/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 12407956              Instructions: 20000000              IPC: 1.61187

Periodic:          Cycles: 6085403               Instructions: 9999996               IPC: 1.64328

ICACHE_MISS                                         56        0.009%              444        0.036%
ICACHE_HIT                                      615325       99.991%          1223853       99.964%
                                                615381      100.000%          1224297      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                  45       80.357%              274       61.712%
ICACHE_MISS_OFFPATH                                 11       19.643%              170       38.288%
                                                    56      100.000%              444      100.000%
                                                  0.20         0.37              0.38         0.45

ICACHE_MISS_NOT_PREFETCHED                           0        0.000%               13        2.995%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH             15       26.786%              198       45.622%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH              41       73.214%              223       51.382%
                                                    56      100.000%              434      100.000%
                                                  3.73         3.25              3.42         2.51

ICACHE_HIT_ONPATH                               344673       56.015%           679382       55.512%
ICACHE_HIT_OFFPATH                              270652       43.985%           544471       44.488%
                                                615325      100.000%          1223853      100.000%
                                                  0.44         0.47              0.44         0.47

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_BY_FDIP_ONPATH                            0         -nan%                0         -nan%
ICACHE_HIT_BY_FDIP_OFFPATH                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH                 41       73.214%              177       42.344%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH                15       26.786%              241       57.656%
                                                    56      100.000%              418      100.000%
                                                  0.27         0.41              0.58         0.54

ICACHE_HIT_ONPATH_BY_FDIP                            0        0.000%                0        0.000%
ICACHE_HIT_OFFPATH_BY_FDIP                           0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP                 45       80.357%              258       58.503%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP                11       19.643%              160       36.281%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                    0        0.000%               13        2.948%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                   0        0.000%               10        2.268%
                                                    56      100.000%              441      100.000%
                                                  2.20         0.40              2.59         1.10

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

FT_UOP_CACHE_HIT_ON_PATH                       1228942       78.095%          2458588       78.343%
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH            344673       21.903%           679382       21.648%
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH               45        0.003%              274        0.009%
                                               1573660      100.000%          3138244      100.000%
                                                  0.22         0.37              0.22         0.36

FT_UOP_CACHE_HIT_OFF_PATH                      1336847       83.163%          2741025       83.424%
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH           270652       16.837%           544471       16.571%
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH              11        0.001%              170        0.005%
                                               1607510      100.000%          3285666      100.000%
                                                  0.17         0.34              0.17         0.34

UOPS_SERVED_BY_ICACHE_ON_PATH                  2652477       21.666%          5230646       21.365%
UOPS_SERVED_BY_UOP_CACHE_ON_PATH               9590341       78.334%         19251872       78.635%
                                              12242818      100.000%         24482518      100.000%
                                                  0.78         0.72              0.79         0.72

UOPS_SERVED_BY_ICACHE_OFF_PATH                 2353560       18.148%          4744501       17.891%
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH             10615209       81.852%         21774994       82.109%
                                              12968769      100.000%         26519495      100.000%
                                                  0.82         0.76              0.82         0.76

ICACHE_HIT_UOP_CACHE_MISS_ON_PATH                    0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH                     0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH                   0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH                   0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH                    0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH                  0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH        128908                         256287              

UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH        118416                         236741              

UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH        223132                         445197              

UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH        207819                         415906              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH             0        0.000%                0        0.000%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH             0        0.000%                0        0.000%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH         18757        5.510%            35816        5.340%
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH           321632       94.490%           634871       94.660%
                                                340389      100.000%           670687      100.000%
                                                  2.94         2.87              2.95         2.88

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH             0        0.000%                0        0.000%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH             0        0.000%                0        0.000%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH         12337        6.075%            25528        6.253%
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH          190729       93.925%           382738       93.747%
                                                203066      100.000%           408266      100.000%
                                                  2.94         2.86              2.94         2.85

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH             0        0.000%                0        0.000%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH             0        0.000%                0        0.000%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH         23483        3.821%            45031        3.713%
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH         591041       96.179%          1167758       96.287%
                                                614524      100.000%          1212789      100.000%
                                                  2.96         2.91              2.96         2.91

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH             0        0.000%                0        0.000%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH             0        0.000%                0        0.000%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH         16967        4.720%            34550        4.778%
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH        342540       95.280%           688527       95.222%
                                                359507      100.000%           723077      100.000%
                                                  2.95         2.89              2.95         2.89

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0         36369       22.603%            73375       23.139%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1         10221        6.352%            20161        6.358%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2         13635        8.474%            26540        8.370%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3         16533       10.275%            31880       10.054%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4         13474        8.374%            26310        8.297%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5         21873       13.594%            42973       13.552%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6         10265        6.380%            19891        6.273%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7         38532       23.947%            75973       23.958%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0        0.000%                0        0.000%
                                                160902      100.000%           317103      100.000%
                                                  3.62         2.02              3.60         2.02

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0         11626        7.877%            24021        8.085%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1          7011        4.750%            13916        4.684%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2         12192        8.261%            24354        8.197%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3         16051       10.876%            31896       10.736%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4         15460       10.475%            31168       10.491%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5         16594       11.244%            33262       11.196%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6         14817       10.040%            29641        9.977%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7         53834       36.477%           108841       36.635%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0        0.000%                0        0.000%
                                                147585      100.000%           297099      100.000%
                                                  4.68         1.94              4.68         1.93

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0         36369       22.603%            73375       23.139%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             1        0.001%                6        0.002%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2          1677        1.042%             3350        1.056%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3          3018        1.876%             6076        1.916%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4          5187        3.224%            10387        3.276%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5          3456        2.148%             6863        2.164%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6          3978        2.472%             8062        2.542%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7        107086       66.554%           208727       65.823%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8            18        0.011%               43        0.014%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9            16        0.010%               44        0.014%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10            42        0.026%               76        0.024%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11            15        0.009%               32        0.010%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12            27        0.017%               39        0.012%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13            12        0.007%               23        0.007%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0        0.000%                0        0.000%
                                                160902      100.000%           317103      100.000%
                                                  5.13         1.61              5.09         1.64

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0         11626        7.877%            24021        8.085%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0        0.000%                2        0.001%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2           580        0.393%             1128        0.380%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3           857        0.581%             1843        0.620%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4          1313        0.890%             2823        0.950%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5          1231        0.834%             2507        0.844%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6          1842        1.248%             3775        1.271%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7        129833       87.972%           260061       87.533%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8            57        0.039%              242        0.081%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9            58        0.039%              187        0.063%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10            71        0.048%              199        0.067%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11            44        0.030%              134        0.045%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12            35        0.024%               87        0.029%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13            29        0.020%               64        0.022%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             9        0.006%               26        0.009%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0        0.000%                0        0.000%
                                                147585      100.000%           297099      100.000%
                                                  6.36         0.78              6.34         0.80

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_LINES_1_ON_PATH                    165307       48.564%           323579       48.246%
UOP_CACHE_FT_LINES_2_ON_PATH                     99237       29.154%           197997       29.522%
UOP_CACHE_FT_LINES_3_ON_PATH                     58673       17.237%           115091       17.160%
UOP_CACHE_FT_LINES_4_ON_PATH                     11136        3.272%            22158        3.304%
UOP_CACHE_FT_LINES_5_ON_PATH                      6036        1.773%            11861        1.768%
UOP_CACHE_FT_LINES_6_ON_PATH                         0        0.000%                1        0.000%
UOP_CACHE_FT_LINES_7_ON_PATH                         0        0.000%                0        0.000%
UOP_CACHE_FT_LINES_8_ON_PATH                         0        0.000%                0        0.000%
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH                0        0.000%                0        0.000%
                                                340389      100.000%           670687      100.000%
                                                  0.81         0.77              0.81         0.77

UOP_CACHE_FT_LINES_1_OFF_PATH                   107841       53.106%           216645       53.065%
UOP_CACHE_FT_LINES_2_OFF_PATH                    49846       24.547%           100598       24.640%
UOP_CACHE_FT_LINES_3_OFF_PATH                    33480       16.487%            66750       16.350%
UOP_CACHE_FT_LINES_4_OFF_PATH                     7961        3.920%            16379        4.012%
UOP_CACHE_FT_LINES_5_OFF_PATH                     3938        1.939%             7894        1.934%
UOP_CACHE_FT_LINES_6_OFF_PATH                        0        0.000%                0        0.000%
UOP_CACHE_FT_LINES_7_OFF_PATH                        0        0.000%                0        0.000%
UOP_CACHE_FT_LINES_8_OFF_PATH                        0        0.000%                0        0.000%
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH               0        0.000%                0        0.000%
                                                203066      100.000%           408266      100.000%
                                                  0.77         0.81              0.77         0.81

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                      68618        1.884%           132125        1.810%
DCACHE_ST_BUFFER_HIT                               409        0.011%              789        0.011%
DCACHE_HIT                                     3572302       98.104%          7165576       98.179%
                                               3641329      100.000%          7298490      100.000%
                                                  1.96         1.94              1.96         1.95

DCACHE_MISS_ONPATH                               68618       97.397%           132125       96.859%
DCACHE_MISS_OFFPATH                               1834        2.603%             4285        3.141%
                                                 70452      100.000%           136410      100.000%
                                                  0.03         0.16              0.03         0.17

DCACHE_ST_BUFFER_HIT_ONPATH                        409       93.379%              789       91.214%
DCACHE_ST_BUFFER_HIT_OFFPATH                        29        6.621%               76        8.786%
                                                   438      100.000%              865      100.000%
                                                  0.07         0.24              0.09         0.27

DCACHE_HIT_ONPATH                              3572302       74.251%          7165576       73.807%
DCACHE_HIT_OFFPATH                             1238805       25.749%          2542960       26.193%
                                               4811107      100.000%          9708536      100.000%
                                                  0.26         0.40              0.26         0.40

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS_LD                                   61742       89.979%           118268       89.512%
DCACHE_MISS_ST                                    6876       10.021%            13857       10.488%
                                                 68618      100.000%           132125      100.000%
                                                  0.10         0.29              0.10         0.29

DCACHE_MISS_LD_ONPATH                            61742       97.288%           118268       96.706%
DCACHE_MISS_LD_OFFPATH                            1721        2.712%             4028        3.294%
                                                 63463      100.000%           122296      100.000%
                                                  0.03         0.16              0.03         0.18

DCACHE_MISS_ST_ONPATH                             6876       98.383%            13857       98.179%
DCACHE_MISS_ST_OFFPATH                             113        1.617%              257        1.821%
                                                  6989      100.000%            14114      100.000%
                                                  0.02         0.13              0.02         0.13

DCACHE_MISS_WAITMEM                                  0                           3648              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

RAMULATOR_QUEUE_ENQUEUED                             0                              0              

RAMULATOR_QUEUE_FULL                                 0                              0              

BUS_DEMAND_ACCESS                                  336                           3884              

BUS_PREF_ACCESS                                      0                            922              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                   732                           7950              

L1_PREF_ACCESS                                       0                           6216              

L1_ACCESS                                          728                          13073              

MLC_DEMAND_ACCESS                                39915                          78072              

MLC_PREF_ACCESS                                    228                           1976              

MLC_ACCESS                                       40143                          80048              

L1_HIT                                              26        7.182%              634       18.813%
L1_MISS                                            336       92.818%             2736       81.187%
                                                   362      100.000%             3370      100.000%
                                                  0.93         0.90              0.81         0.75

L1_HIT_ALL                                          30        8.197%              807       14.377%
L1_MISS_ALL                                        336       91.803%             4806       85.623%
                                                   366      100.000%             5613      100.000%
                                                  0.92         0.88              0.86         0.80

L1_DEMAND_MISS                                     336      100.000%             2733       56.866%
L1_PREF_REQ_MISS                                     0        0.000%              922       19.184%
L1_WB_MISS                                           0        0.000%             1151       23.949%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.67         0.74

L1_DEMAND_HIT                                       26       86.667%              634       78.563%
L1_PREF_REQ_HIT                                      0        0.000%              166       20.570%
L1_WB_HIT                                            4       13.333%                7        0.867%
                                                    30      100.000%              807      100.000%
                                                  0.27         0.65              0.22         0.39

L1_MISS_ONPATH                                     336      100.000%             2730       99.781%
L1_MISS_OFFPATH                                      0        0.000%                6        0.219%
                                                   336      100.000%             2736      100.000%
                                                  0.00         0.00              0.00         0.05

L1_MISS_ALL_ONPATH                                 336      100.000%             3681       76.592%
L1_MISS_ALL_OFFPATH                                  0        0.000%             1125       23.408%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.23         0.39

L1_HIT_ONPATH                                       26      100.000%              634      100.000%
L1_HIT_OFFPATH                                       0        0.000%                0        0.000%
                                                    26      100.000%              634      100.000%
                                                  0.00         0.00              0.00         0.00

L1_HIT_ALL_ONPATH                                   30      100.000%              805       99.752%
L1_HIT_ALL_OFFPATH                                   0        0.000%                2        0.248%
                                                    30      100.000%              807      100.000%
                                                  0.00         0.00              0.00         0.05

L1_HIT_ONPATH_SAT_BY_OFFPATH                         0         -nan%                0         -nan%
L1_HIT_ONPATH_SAT_BY_ONPATH                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH                        0         -nan%                0         -nan%
L1_HIT_OFFPATH_SAT_BY_ONPATH                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  0         -nan%                0         -nan%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_FILL_OFFPATH_IFETCH                               0                              0              

L1_FILL_OFFPATH_DATA                                 0                              0              

L1_FILL_OFFPATH                                      0                              0              

L1_USE_OFFPATH_IFETCH                                0          -nan                0          -nan

L1_USE_OFFPATH_DATA                                  0          -nan                0          -nan

L1_USE_OFFPATH                                       0          -nan                0          -nan

JUST_L1_USE_OFFPATH                                  0          -nan                0          -nan

L1_FILL_ONPATH_IFETCH                                0                              0              

L1_FILL_ONPATH_DATA                                  0                              0              

L1_FILL_ONPATH                                       0                              0              

L1_USE_ONPATH_IFETCH                                 0          -nan                0          -nan

L1_USE_ONPATH_DATA                                   0          -nan                0          -nan

L1_USE_ONPATH                                        0          -nan                0          -nan

L1_CYCLE                                       6085403                       12407956              

L1_LINES                                   28319864211     4653.7369      51463941560     4147.6567

MLC_HIT                                          33628       98.935%            62872       94.920%
MLC_MISS                                           362        1.065%             3365        5.080%
                                                 33990      100.000%            66237      100.000%
                                                  0.01         0.10              0.05         0.21

MLC_HIT_ALL                                      39740       99.097%            75437       94.347%
MLC_MISS_ALL                                       362        0.903%             4520        5.653%
                                                 40102      100.000%            79957      100.000%
                                                  0.01         0.09              0.06         0.22

MLC_DEMAND_MISS                                    362      100.000%             3365       74.447%
MLC_PREF_REQ_MISS                                    0        0.000%                0        0.000%
MLC_WB_MISS                                          0        0.000%             1155       25.553%
                                                   362      100.000%             4520      100.000%
                                                  0.00         0.00              0.51         0.80

MLC_DEMAND_HIT                                   33628       84.620%            62872       83.344%
MLC_PREF_REQ_HIT                                     0        0.000%                0        0.000%
MLC_WB_HIT                                        6112       15.380%            12565       16.656%
                                                 39740      100.000%            75437      100.000%
                                                  0.31         0.67              0.33         0.69

MLC_MISS_ONPATH                                    362      100.000%             3354       99.673%
MLC_MISS_OFFPATH                                     0        0.000%               11        0.327%
                                                   362      100.000%             3365      100.000%
                                                  0.00         0.00              0.00         0.06

MLC_MISS_ALL_ONPATH                                362      100.000%             3386       74.912%
MLC_MISS_ALL_OFFPATH                                 0        0.000%             1134       25.088%
                                                   362      100.000%             4520      100.000%
                                                  0.00         0.00              0.25         0.40

MLC_HIT_ONPATH                                   33158       98.602%            61820       98.327%
MLC_HIT_OFFPATH                                    470        1.398%             1052        1.673%
                                                 33628      100.000%            62872      100.000%
                                                  0.01         0.12              0.02         0.13

MLC_HIT_ALL_ONPATH                               39217       98.684%            73948       98.026%
MLC_HIT_ALL_OFFPATH                                523        1.316%             1489        1.974%
                                                 39740      100.000%            75437      100.000%
                                                  0.01         0.11              0.02         0.14

L1_QUEUE_OCCUPANCY                               13546        0.0011           211714        0.0171

MLC_QUEUE_OCCUPANCY                              13180        0.0011           206101        0.0166

DCACHE_FILL_PORT_UNAVAILABLE_ONPATH               2353                           4579              

DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH                40                             75              

DCACHE_FILL_OFFPATH                                  0                              0              

DCACHE_USE_OFFPATH                                   0          -nan                0          -nan

DCACHE_FILL_ONPATH                                   0                              0              

DCACHE_USE_ONPATH                                    0          -nan                0          -nan

ICACHE_FILL_OFFPATH                                  0                              0              

ICACHE_USE_OFFPATH                                   0          -nan                0          -nan

ICACHE_FILL_ONPATH                                   0                              0              

ICACHE_USE_ONPATH                                    0          -nan                0          -nan

REQBUF_CREATE_ONPATH                             39576                          78404              

REQBUF_ONPATH_MATCH_OFFPATH                          0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_DATA                        33471                          64973              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                     0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_IFETCH                          0                             13              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                   0          -nan                0        0.0000

REQBUF_CREATE_OFFPATH                              529                           2646              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_DCACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_L1_FILL_OFFPATH_USED                            0         -nan%                0         -nan%
DIST_L1_FILL_OFFPATH_NOTUSED                         0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH_PARTIAL                          0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                             0        0.000%                0        0.000%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                               33635      100.000%            66512      100.000%
                                                 33635      100.000%            66512      100.000%
                                                  2.00         2.00              2.00         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL                    0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_USED_FULL                       0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                              33635      100.000%            66512      100.000%
                                                 33635      100.000%            66512      100.000%
                                                  3.00         3.00              3.00         3.00

DIST_ICACHE_FILL                                     0                              0              

DIST_DCACHE_FILL                                     0                              0              

DIST_L1_FILL                                         0                              0              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                               0        0.000%               60        1.772%
MLC_MISS_ONPATH_DFETCH                             355       98.066%             3149       93.001%
MLC_MISS_ONPATH_DSTORE                               7        1.934%              145        4.282%
MLC_MISS_ONPATH_IPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                                   0        0.000%               32        0.945%
MLC_MISS_ONPATH_WB_NODIRTY                           0        0.000%                0        0.000%
                                                   362      100.000%             3386      100.000%
                                                  1.02         0.14              1.06         0.43

MLC_MISS_OFFPATH_IFETCH                              0         -nan%                7        0.617%
MLC_MISS_OFFPATH_DFETCH                              0         -nan%                4        0.353%
MLC_MISS_OFFPATH_DSTORE                              0         -nan%                0        0.000%
MLC_MISS_OFFPATH_IPRF                                0         -nan%                0        0.000%
MLC_MISS_OFFPATH_DPRF                                0         -nan%                0        0.000%
MLC_MISS_OFFPATH_WB                                  0         -nan%                0        0.000%
MLC_MISS_OFFPATH_WB_NODIRTY                          0         -nan%             1123       99.030%
                                                     0         -nan%             1134      100.000%
                                                  -nan         -nan              5.95         5.93

MLC_HIT_ONPATH_IFETCH                               45        0.115%              130        0.176%
MLC_HIT_ONPATH_DFETCH                            29928       76.314%            55325       74.816%
MLC_HIT_ONPATH_DSTORE                             3185        8.121%             6365        8.607%
MLC_HIT_ONPATH_IPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                  122        0.311%              241        0.326%
MLC_HIT_ONPATH_WB_NODIRTY                         5937       15.139%            11887       16.075%
                                                 39217      100.000%            73948      100.000%
                                                  1.85         1.93              1.90         1.98

MLC_HIT_OFFPATH_IFETCH                              11        2.103%               32        2.149%
MLC_HIT_OFFPATH_DFETCH                             397       75.908%              897       60.242%
MLC_HIT_OFFPATH_DSTORE                              62       11.855%              123        8.261%
MLC_HIT_OFFPATH_IPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                   7        1.338%               17        1.142%
MLC_HIT_OFFPATH_WB_NODIRTY                          46        8.795%              420       28.207%
                                                   523      100.000%             1489      100.000%
                                                  1.59         1.54              2.52         2.59

L1_MISS_ONPATH_IFETCH                                0        0.000%               63        1.711%
L1_MISS_ONPATH_DFETCH                              330       98.214%             2557       69.465%
L1_MISS_ONPATH_DSTORE                                6        1.786%              110        2.988%
L1_MISS_ONPATH_IPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                    0        0.000%               32        0.869%
L1_MISS_ONPATH_WB_NODIRTY                            0        0.000%              919       24.966%
                                                   336      100.000%             3681      100.000%
                                                  1.02         0.13              2.30         2.44

L1_MISS_OFFPATH_IFETCH                               0         -nan%                6        0.533%
L1_MISS_OFFPATH_DFETCH                               0         -nan%                0        0.000%
L1_MISS_OFFPATH_DSTORE                               0         -nan%                0        0.000%
L1_MISS_OFFPATH_IPRF                                 0         -nan%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0         -nan%                0        0.000%
L1_MISS_OFFPATH_WB                                   0         -nan%                1        0.089%
L1_MISS_OFFPATH_WB_NODIRTY                           0         -nan%             1118       99.378%
                                                     0         -nan%             1125      100.000%
                                                  -nan         -nan              5.97         5.95

L1_HIT_ONPATH_IFETCH                                 0        0.000%                0        0.000%
L1_HIT_ONPATH_DFETCH                                25       83.333%              599       74.410%
L1_HIT_ONPATH_DSTORE                                 1        3.333%               35        4.348%
L1_HIT_ONPATH_IPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                     0        0.000%                0        0.000%
L1_HIT_ONPATH_WB_NODIRTY                             4       13.333%              171       21.242%
                                                    30      100.000%              805      100.000%
                                                  1.70         1.84              2.11         2.25

L1_HIT_OFFPATH_IFETCH                                0         -nan%                0        0.000%
L1_HIT_OFFPATH_DFETCH                                0         -nan%                0        0.000%
L1_HIT_OFFPATH_DSTORE                                0         -nan%                0        0.000%
L1_HIT_OFFPATH_IPRF                                  0         -nan%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0         -nan%                0        0.000%
L1_HIT_OFFPATH_WB                                    0         -nan%                0        0.000%
L1_HIT_OFFPATH_WB_NODIRTY                            0         -nan%                2      100.000%
                                                     0         -nan%                2      100.000%
                                                  -nan         -nan              6.00         8.49

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                                  0                           7351              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                    0                           3865              

CORE_MEM_BLOCKED                                     0                           1964              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    0         -nan%              217        5.573%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                    0         -nan%             2339       60.067%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                    0         -nan%             1309       33.616%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                      0         -nan%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0         -nan%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0         -nan%               13        0.334%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0         -nan%               16        0.411%
                                                     0         -nan%             3894      100.000%
                                                  -nan         -nan              1.31         0.60

MEM_QUEUE_FULL                                       0                           3457              

MEM_REQ_BUFFER_MISS                              40105       52.233%            81050       52.745%
MEM_REQ_BUFFER_HIT                               36676       47.767%            72615       47.255%
                                                 76781      100.000%           153665      100.000%
                                                  0.48         0.49              0.47         0.49

MEM_REQ_FDIP_BUFFER_HIT                            157                           2112              

MEM_REQ_FDIP_CYCLE_DELTA                           843                         313366              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                     0                             11              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA                    0                            779              

MEM_REQ_IFETCH                                       0        0.000%               23        0.028%
MEM_REQ_DFETCH                                   30679       76.497%            59375       73.257%
MEM_REQ_DSTORE                                    3254        8.114%             6633        8.184%
MEM_REQ_IPRF                                         0        0.000%                0        0.000%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                         164        0.409%              438        0.540%
MEM_REQ_WB_NODIRTY                                6008       14.981%            14581       17.990%
                                                 40105      100.000%            81050      100.000%
                                                  1.85         1.92              2.00         2.09

LD_NO_FORWARD                                  4804231       82.627%          9719764       82.529%
FORWARDED_LD                                   1010127       17.373%          2057687       17.471%
                                               5814358      100.000%         11777451      100.000%
                                                  0.17         0.35              0.17         0.35

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                      63      100.000%              228       97.021%
PROMOTION_QL1                                        0        0.000%                7        2.979%
                                                    63      100.000%              235      100.000%
                                                  0.00         0.00              0.03         0.17

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                    0                              4              

PROMOTION_QMLC_FILL                                  0                              7              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                        7                             26              

ICACHE_FILL_CORRECT_REQ                             56       24.242%              377       18.283%
ICACHE_FILL_INCORRECT_REQ                          175       75.758%             1685       81.717%
                                                   231      100.000%             2062      100.000%
                                                  0.76         0.69              0.82         0.76

ICACHE_FILL_CORRECT_REQ_BY_FDIP                     56       24.242%              360       17.459%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP                  175       75.758%             1679       81.426%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%               17        0.824%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%                6        0.291%
                                                   231      100.000%             2062      100.000%
                                                  0.76         0.21              0.84         0.22

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD            32                            149              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             3                              7              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD            10                             96              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              3              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA          510009040                      767726622              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                           5533              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP           784                          54005              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD           297                           7971              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD            29                             83              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA       1627078847                     2621199405              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                           1376              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP          2451                         385803              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                             52              

MEM_REQ_INIT                                     40105                          81050              

MEM_REQ_COMPLETE                                 40106        1.0000            81050        1.0000

MEM_REQ_KILLED                                       0        0.0000                0        0.0000

MEM_REQ_COMPLETE_MLC                             39740        0.9909            75437        0.9307

MEM_REQ_COMPLETE_L1                                  4        0.0001              171        0.0021

MEM_REQ_COMPLETE_MEM                               362        0.0090             5442        0.0671

MEM_REQ_INIT_ONPATH                              39576        0.9868            78404        0.9674

MEM_REQ_INIT_OFFPATH                               529        0.0132             2646        0.0326

MEM_REQ_COMPLETE_ONPATH                          39583        0.9870            78475        0.9682

MEM_REQ_COMPLETE_OFFPATH                           523        0.0130             2575        0.0318

MEM_REQ_INIT_IFETCH                                  0        0.000%               23        0.034%
MEM_REQ_INIT_DFETCH                              30679       89.799%            59375       87.226%
MEM_REQ_INIT_DSTORE                               3254        9.525%             6633        9.744%
MEM_REQ_INIT_IPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                    164        0.480%              438        0.643%
MEM_REQ_INIT_WB_NODIRTY                             67        0.196%             1601        2.352%
                                                 34164      100.000%            68070      100.000%
                                                  1.12         0.46              1.24         0.88

MEM_REQ_COMPLETE_IFETCH                             56        0.140%             1326        1.635%
MEM_REQ_COMPLETE_DFETCH                          36621       91.311%            71315       87.937%
MEM_REQ_COMPLETE_DSTORE                           3254        8.113%             6633        8.179%
MEM_REQ_COMPLETE_IPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                                129        0.322%              292        0.360%
MEM_REQ_COMPLETE_WB_NODIRTY                         46        0.115%             1532        1.889%
                                                 40106      100.000%            81098      100.000%
                                                  1.10         0.39              1.17         0.78

MEM_REQ_KILLED_IFETCH                             5941      100.000%            12932      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                  5941      100.000%            12932      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                          0        0.000%               10        0.378%
MEM_REQ_INIT_OFFPATH_DFETCH                        400       75.614%              912       34.467%
MEM_REQ_INIT_OFFPATH_DSTORE                         62       11.720%              123        4.649%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                     67       12.665%             1601       60.506%
                                                   529      100.000%             2646      100.000%
                                                  1.75         1.76              4.07         3.96

MEM_REQ_INIT_ONPATH_IFETCH                           0        0.000%               13        0.020%
MEM_REQ_INIT_ONPATH_DFETCH                       30279       90.022%            58463       89.360%
MEM_REQ_INIT_ONPATH_DSTORE                        3192        9.490%             6510        9.950%
MEM_REQ_INIT_ONPATH_IPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                             164        0.488%              438        0.669%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                 33635      100.000%            65424      100.000%
                                                  1.11         0.40              1.13         0.44

MEM_REQ_MATCH_IFETCH                                44        0.103%             1264        1.497%
MEM_REQ_MATCH_DFETCH                             39283       91.922%            75416       89.328%
MEM_REQ_MATCH_DSTORE                              3138        7.343%             6331        7.499%
MEM_REQ_MATCH_IPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                   142        0.332%              586        0.694%
MEM_REQ_MATCH_WB_NODIRTY                           128        0.300%              829        0.982%
                                                 42735      100.000%            84426      100.000%
                                                  1.10         0.44              1.14         0.65

MEM_REQ_COMPLETE_OFFPATH_IFETCH                     11        2.103%               41        1.592%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                    397       75.908%              897       34.835%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                     62       11.855%              123        4.777%
MEM_REQ_COMPLETE_OFFPATH_IPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                          7        1.338%               19        0.738%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY                 46        8.795%             1495       58.058%
                                                   523      100.000%             2575      100.000%
                                                  1.59         1.54              3.96         3.85

MEM_REQ_COMPLETE_ONPATH_IFETCH                      45        0.134%              197        0.301%
MEM_REQ_COMPLETE_ONPATH_DFETCH                   30283       90.015%            58526       89.294%
MEM_REQ_COMPLETE_ONPATH_DSTORE                    3192        9.488%             6510        9.932%
MEM_REQ_COMPLETE_ONPATH_IPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                         122        0.363%              273        0.417%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                   0        0.000%               37        0.056%
                                                 33642      100.000%            65543      100.000%
                                                  1.11         0.38              1.12         0.41

MEM_REQ_COMPLETE_MEM_IFETCH                       5941       94.257%            13008       74.331%
MEM_REQ_COMPLETE_MEM_DFETCH                        355        5.632%             3201       18.291%
MEM_REQ_COMPLETE_MEM_DSTORE                          7        0.111%              145        0.829%
MEM_REQ_COMPLETE_MEM_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                              0        0.000%               34        0.194%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                      0        0.000%             1112        6.354%
                                                  6303      100.000%            17500      100.000%
                                                  0.06         0.23              0.59         1.40

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE                 0                           1484              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF                 0                             28              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                         60        0.177%              333        0.523%
MEM_REQ_COMPLETE_MLC_DFETCH                      30325       89.700%            56222       88.232%
MEM_REQ_COMPLETE_MLC_DSTORE                       3247        9.605%             6488       10.182%
MEM_REQ_COMPLETE_MLC_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                            129        0.382%              258        0.405%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                     46        0.136%              420        0.659%
                                                 33807      100.000%            63721      100.000%
                                                  1.12         0.42              1.15         0.56

CORE_MLP_CLUSTERS                                 5937                          11887              

CORE_MLP                                         40812                         833150              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     6044970       99.336%         12075394       97.320%
CORE_MLP_1                                       40054        0.658%           282004        2.273%
CORE_MLP_2                                         379        0.006%            16472        0.133%
CORE_MLP_3                                           0        0.000%             4425        0.036%
CORE_MLP_4                                           0        0.000%             2012        0.016%
CORE_MLP_5                                           0        0.000%             1348        0.011%
CORE_MLP_6                                           0        0.000%             1024        0.008%
CORE_MLP_7                                           0        0.000%              842        0.007%
CORE_MLP_8                                           0        0.000%              816        0.007%
CORE_MLP_9                                           0        0.000%              734        0.006%
CORE_MLP_10                                          0        0.000%              644        0.005%
CORE_MLP_11                                          0        0.000%              764        0.006%
CORE_MLP_12                                          0        0.000%             1798        0.014%
CORE_MLP_13                                          0        0.000%              885        0.007%
CORE_MLP_14                                          0        0.000%             1031        0.008%
CORE_MLP_15                                          0        0.000%              707        0.006%
CORE_MLP_16                                          0        0.000%              550        0.004%
CORE_MLP_17                                          0        0.000%              795        0.006%
CORE_MLP_18                                          0        0.000%              730        0.006%
CORE_MLP_19                                          0        0.000%              676        0.005%
CORE_MLP_20                                          0        0.000%              739        0.006%
CORE_MLP_21                                          0        0.000%              718        0.006%
CORE_MLP_22                                          0        0.000%             1131        0.009%
CORE_MLP_23                                          0        0.000%             3808        0.031%
CORE_MLP_24                                          0        0.000%             3043        0.025%
CORE_MLP_25                                          0        0.000%             2020        0.016%
CORE_MLP_26                                          0        0.000%              687        0.006%
CORE_MLP_27                                          0        0.000%              466        0.004%
CORE_MLP_28                                          0        0.000%             1693        0.014%
CORE_MLP_29                                          0        0.000%                0        0.000%
CORE_MLP_30                                          0        0.000%                0        0.000%
CORE_MLP_31                                          0        0.000%                0        0.000%
CORE_MLP_32                                          0        0.000%                0        0.000%
                                               6085403      100.000%         12407956      100.000%
                                                  0.01         0.08              0.07         0.93

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                   42        0.123%               91        0.134%
MLC_LD_BANK_AVAIL                                34164       99.877%            68070       99.866%
                                                 34206      100.000%            68161      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                 5937      100.000%            11887      100.000%
                                                  5937      100.000%            11887      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                     0        0.000%             2940       34.394%
L1_LD_BANK_AVAIL                                   362      100.000%             5608       65.606%
                                                   362      100.000%             8548      100.000%
                                                  1.00         1.00              0.66         0.60

L1_ST_BANK_BLOCK                                     0        0.000%                0        0.000%
L1_ST_BANK_AVAIL                                     4      100.000%                5      100.000%
                                                     4      100.000%                5      100.000%
                                                  1.00         1.15              1.00         1.12

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                            336      100.000%             4806      100.000%
L1_WB_FILL                                           0        0.000%                0        0.000%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.00         0.00

L1_DEMAND_FILL                                     336      100.000%             3884       80.816%
L1_PREF_FILL                                         0        0.000%              922       19.184%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.19         0.36

MLC_FILL                                           362      100.000%             4568      100.000%
MLC_WB_FILL                                          0        0.000%                0        0.000%
                                                   362      100.000%             4568      100.000%
                                                  0.00         0.00              0.00         0.00

MLC_DEMAND_FILL                                    362      100.000%             4520       98.949%
MLC_PREF_FILL                                        0        0.000%               48        1.051%
                                                   362      100.000%             4568      100.000%
                                                  0.00         0.00              0.01         0.10

NORESET_L1_FILL                                    336                           4806              

NORESET_L1_FILL_NONPREF                            336                           2733              

NORESET_L1_FILL_PREF                                 0                           2073              

NORESET_L1_EVICT                                     0                              0              

NORESET_L1_EVICT_NONPREF                             0                              0              

NORESET_L1_EVICT_PREF_USED                           0                              0              

NORESET_L1_EVICT_PREF_UNUSED                         0                              0              

NORESET_L1_PREF_USED                                 1                            597              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                                6269                          19907              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                   0                              0              

WB_MLC_MISS_FILL_MLC                                 0                              0              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                      33934                          66056              

DCACHE_WB_REQ                                     5937        0.1750            11887        0.1800

DCACHE_WB_REQ_DIRTY                               5937      100.000%            11887      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                  5937      100.000%            11887      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                         56                            377              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                        0        0.0000                0        0.0000

MLC_FILL_DIRTY                                       4        0.0110                5        0.0011

ICACHE_UNUSEFUL_CL_CYC                               0                              0              

ICACHE_UNUSEFUL_CL                                   0                              0              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                            0                             11              

MLC_NEWREQ_MATCHED_L2_PREF                           0                             48              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   0          -nan                0        0.0000

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                             36019      100.000%            69399      100.000%
                                                 36019      100.000%            69399      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH                3        0.008%               15        0.021%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC         36516       99.992%            70387       99.979%
                                                 36519      100.000%            70402      100.000%
                                                  1.00         1.00              1.00         1.00

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                        336        0.0168             2730        0.1365

PER1K_L1_DEMAND_MISS_OFFPATH                         0        0.0000                6        0.0003

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                                   0                            922              

PREF_L1_TOTAL_USED                                   1          inf%              597       92.702%
PREF_L1_TOTAL_PARTIAL_USED                           0         -nan%               48        7.453%
PREF_L1_TOTAL_NOT_USED                   18446744073709551615          inf%    18446744073709551615 2864401253681607168.000%
PREF_L1_TOTAL_DROPPED                                0         -nan%                0        0.000%
                                                     0         -nan%              644      100.000%
                                                   inf         -nan              0.07 326655596.52

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                                 22      100.000%              778       94.189%
PREF_MLC_TOTAL_PARTIAL_USED                          0        0.000%               48        5.811%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                    22      100.000%              826      100.000%
                                                  0.00         0.00              0.06         0.23

CORE_MLC_PREF_REQ_MISS                               0        0.000%                0        0.000%
CORE_MLC_DEMAND_MISS                               362      100.000%             3365       74.447%
CORE_MLC_WB_MISS                                     0        0.000%             1155       25.553%
                                                   362      100.000%             4520      100.000%
                                                  1.00         0.00              1.26         0.77

CORE_MLC_PREF_REQ_HIT                                0        0.000%                0        0.000%
CORE_MLC_DEMAND_HIT                              33628       84.620%            62872       83.344%
CORE_MLC_WB_HIT                                   6112       15.380%            12565       16.656%
                                                 39740      100.000%            75437      100.000%
                                                  1.15         0.58              1.17         0.60

CORE_MLC_HIT                                     33628       98.935%            62872       94.920%
CORE_MLC_MISS                                      362        1.065%             3365        5.080%
                                                 33990      100.000%            66237      100.000%
                                                  0.01         0.10              0.05         0.21

CORE_MLC_FILL                                      362      100.000%             4568      100.000%
CORE_MLC_WB_FILL                                     0        0.000%                0        0.000%
                                                   362      100.000%             4568      100.000%
                                                  0.00         0.00              0.00         0.00

CORE_MLC_DEMAND_FILL                               362      100.000%             4520       98.949%
CORE_MLC_PREF_FILL                                   0        0.000%               48        1.051%
                                                   362      100.000%             4568      100.000%
                                                  0.00         0.00              0.01         0.10

CORE_MLC_PREF_FILL_USED                             22      100.000%              778       94.189%
CORE_MLC_PREF_FILL_PARTIAL_USED                      0        0.000%               48        5.811%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                    22      100.000%              826      100.000%
                                                  0.00         0.00              0.06         0.23

CORE_L1_PREF_REQ_MISS                                0        0.000%              922       19.184%
CORE_L1_DEMAND_MISS                                336      100.000%             2733       56.866%
CORE_L1_WB_MISS                                      0        0.000%             1151       23.949%
                                                   336      100.000%             4806      100.000%
                                                  1.00         0.00              1.05         0.69

CORE_L1_PREF_REQ_HIT                                 0        0.000%              166       20.570%
CORE_L1_DEMAND_HIT                                  26       86.667%              634       78.563%
CORE_L1_WB_HIT                                       4       13.333%                7        0.867%
                                                    30      100.000%              807      100.000%
                                                  1.13         0.54              0.80         0.22

CORE_L1_HIT                                         26        7.182%              634       18.813%
CORE_L1_MISS                                       336       92.818%             2736       81.187%
                                                   362      100.000%             3370      100.000%
                                                  0.93         0.90              0.81         0.75

CORE_L1_FILL                                       336      100.000%             4806      100.000%
CORE_L1_WB_FILL                                      0        0.000%                0        0.000%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.00         0.00

CORE_L1_DEMAND_FILL                                336      100.000%             3884       80.816%
CORE_L1_PREF_FILL                                    0        0.000%              922       19.184%
                                                   336      100.000%             4806      100.000%
                                                  0.00         0.00              0.19         0.36

CORE_L1_PREF_FILL_USED                               1          inf%              597       92.702%
CORE_L1_PREF_FILL_PARTIAL_USED                       0         -nan%               48        7.453%
CORE_L1_PREF_FILL_NOT_USED               18446744073709551615          inf%    18446744073709551615 2864401253681607168.000%
                                                     0         -nan%              644      100.000%
                                                   inf         -nan              0.07 326879563.36

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS29                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS30                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS31                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS32                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS33                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS34                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS35                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS36                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS37                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS38                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS39                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS40                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS41                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS42                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS43                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS44                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS45                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS46                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS47                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS48                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS49                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS50                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS51                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS52                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS53                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS54                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS55                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS56                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS57                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS58                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS59                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS60                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS61                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS62                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS63                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS64                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS65                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS66                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS67                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS68                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS69                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS70                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS71                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                  22      100.000%              778       94.189%
CORE_PREF_MLC_PARTIAL_USED                           0        0.000%               48        5.811%
CORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000%
CORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                    22      100.000%              826      100.000%
                                                  0.00         0.00              0.06         0.23

CORE_PREF_L1_SENT                                    0                            922              

CORE_PREF_L1_USED                                    1          inf%              597       92.702%
CORE_PREF_L1_PARTIAL_USED                            0         -nan%               48        7.453%
CORE_PREF_L1_NOT_USED                    18446744073709551615          inf%    18446744073709551615 2864401253681607168.000%
CORE_PREF_L1_DROPPED                                 0         -nan%                0        0.000%
                                                     0         -nan%              644      100.000%
                                                   inf         -nan              0.07 326655596.52

TOTAL_MEM_LATENCY                                96388      286.8690          1738635      361.7634

TOTAL_MEM_LATENCY_DEMAND                         96388      286.8690          1263156      325.2204

TOTAL_MEM_LATENCY_PREF                               0          -nan           475479      515.7039

CORE_MEM_LATENCY                                 96388      286.8690          1738635      361.7634

CORE_MEM_LATENCY_DEMAND                          96388      286.8690          1263156      325.2204

CORE_MEM_LATENCY_PREF                                0          -nan           475479      515.7039

CORE_MEM_LATENCY_IFETCH                              0        0.000%            11716        1.398%
CORE_MEM_LATENCY_DFETCH                          40332       98.017%           357198       42.627%
CORE_MEM_LATENCY_DSTORE                            816        1.983%            17691        2.111%
CORE_MEM_LATENCY_IPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                             0        0.000%             4361        0.520%
CORE_MEM_LATENCY_DPRF                                0        0.000%           350319       41.806%
CORE_MEM_LATENCY_WB                                  0        0.000%            96671       11.537%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                                 41148      100.000%           837956      100.000%
                                                  1.02         0.14              3.81         2.57

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                            41148      122.4643           837956      174.3562

TOTAL_L1_MISS_LATENCY_DEMAND                     41148      122.4643           719786      185.3208

TOTAL_L1_MISS_LATENCY_PREF                           0          -nan           118170      128.1670

CORE_L1_MISS_LATENCY                             41148      122.4643           837956      174.3562

CORE_L1_MISS_LATENCY_DEMAND                      41148      122.4643           719786      185.3208

CORE_L1_MISS_LATENCY_PREF                            0          -nan           118170      128.1670

CORE_EVICTED_L1_DEMAND                               0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_USED                            0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_NOT_USED                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_EVICTED_MLC_DEMAND                            137       87.821%              250       85.324%
CORE_EVICTED_MLC_PREF_USED                          10        6.410%               14        4.778%
CORE_EVICTED_MLC_PREF_NOT_USED                       9        5.769%               29        9.898%
                                                   156      100.000%              293      100.000%
                                                  0.18         0.49              0.25         0.58

CORE_MEM_LATENCY_AVE_DEMAND                      15866           inf            29371           inf

CORE_MEM_LATENCY_AVE_PREF_USED                    2454           inf             3836           inf

CORE_MEM_LATENCY_AVE_PREF_NOT_USED                2380           inf             6902           inf

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                                       0          -nan                0          -nan

L1_STAY_PREF_USED                                    0          -nan                0          -nan

L1_STAY_PREF_NOT_USED                                0          -nan                0          -nan

TOTAL_DATA_MISS_LATENCY                          95300                         835639              

TOTAL_DATA_MISS_COUNT                              691                           5913              

CORE_PREF_L1_NOT_USED_LATENCY200                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY400                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY600                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY800                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1000                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1200                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1400                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_1                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_2                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_4                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_8                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_16                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_32                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_LATENCY200                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY400                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY600                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY800                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1000                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1200                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1400                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600MORE                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_DISTANCE_1                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_2                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_4                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_8                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_16                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_32                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_MORE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_DEMAND_LATENCY300                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY400                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY500                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY600                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY700                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY800                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY900                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000                      0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_NOT_USED_LATENCY200                    3       33.333%               14       48.276%
CORE_PREF_MLC_NOT_USED_LATENCY400                    4       44.444%               12       41.379%
CORE_PREF_MLC_NOT_USED_LATENCY600                    2       22.222%                3       10.345%
CORE_PREF_MLC_NOT_USED_LATENCY800                    0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1000                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1200                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1400                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE               0        0.000%                0        0.000%
                                                     9      100.000%               29      100.000%
                                                  0.89         0.56              0.62         0.52

CORE_PREF_MLC_USED_LATENCY200                        5       50.000%                6       42.857%
CORE_PREF_MLC_USED_LATENCY400                        3       30.000%                5       35.714%
CORE_PREF_MLC_USED_LATENCY600                        2       20.000%                2       14.286%
CORE_PREF_MLC_USED_LATENCY800                        0        0.000%                1        7.143%
CORE_PREF_MLC_USED_LATENCY1000                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1200                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1400                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600MORE                   0        0.000%                0        0.000%
                                                    10      100.000%               14      100.000%
                                                  0.70         0.64              0.86         0.75

CORE_PREF_MLC_DEMAND_LATENCY300                    133       97.080%              239       95.600%
CORE_PREF_MLC_DEMAND_LATENCY400                      0        0.000%                3        1.200%
CORE_PREF_MLC_DEMAND_LATENCY500                      0        0.000%                1        0.400%
CORE_PREF_MLC_DEMAND_LATENCY600                      1        0.730%                1        0.400%
CORE_PREF_MLC_DEMAND_LATENCY700                      0        0.000%                0        0.000%
CORE_PREF_MLC_DEMAND_LATENCY800                      0        0.000%                0        0.000%
CORE_PREF_MLC_DEMAND_LATENCY900                      1        0.730%                1        0.400%
CORE_PREF_MLC_DEMAND_LATENCY1000                     0        0.000%                1        0.400%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE                 2        1.460%                4        1.600%
                                                   137      100.000%              250      100.000%
                                                  0.18         1.10              0.21         1.16

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                               12407956                       18730509              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                      9650                          18700              

LONGEST_DCACHE_MISS_CHAIN                        26856                          51781              

NUM_DCACHE_MISSES_IN_WINDOW_1                     5322       55.150%            10268       54.909%
NUM_DCACHE_MISSES_IN_WINDOW_2                     2138       22.155%             4162       22.257%
NUM_DCACHE_MISSES_IN_WINDOW_3                      146        1.513%              341        1.824%
NUM_DCACHE_MISSES_IN_WINDOW_4                       69        0.715%              140        0.749%
NUM_DCACHE_MISSES_IN_WINDOW_5                       61        0.632%              138        0.738%
NUM_DCACHE_MISSES_IN_WINDOW_6                      166        1.720%              288        1.540%
NUM_DCACHE_MISSES_IN_WINDOW_7                      200        2.073%              398        2.128%
NUM_DCACHE_MISSES_IN_WINDOW_8                      433        4.487%              791        4.230%
NUM_DCACHE_MISSES_IN_WINDOW_9                      270        2.798%              577        3.086%
NUM_DCACHE_MISSES_IN_WINDOW_10                     135        1.399%              234        1.251%
NUM_DCACHE_MISSES_IN_WINDOW_11                     133        1.378%              265        1.417%
NUM_DCACHE_MISSES_IN_WINDOW_12                     179        1.855%              317        1.695%
NUM_DCACHE_MISSES_IN_WINDOW_13                     173        1.793%              351        1.877%
NUM_DCACHE_MISSES_IN_WINDOW_14                      92        0.953%              155        0.829%
NUM_DCACHE_MISSES_IN_WINDOW_15                      34        0.352%               71        0.380%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE              99        1.026%              204        1.091%
                                                  9650      100.000%            18700      100.000%
                                                  2.06         3.32              2.05         3.32

DCACHE_MLP_IN_WINDOW_1_0                          9089       94.187%            17529       93.738%
DCACHE_MLP_IN_WINDOW_1_5                           342        3.544%              680        3.636%
DCACHE_MLP_IN_WINDOW_2_0                            86        0.891%              212        1.134%
DCACHE_MLP_IN_WINDOW_2_5                            47        0.487%               95        0.508%
DCACHE_MLP_IN_WINDOW_3_0                            23        0.238%               50        0.267%
DCACHE_MLP_IN_WINDOW_3_5                             9        0.093%               24        0.128%
DCACHE_MLP_IN_WINDOW_4_0                             3        0.031%                6        0.032%
DCACHE_MLP_IN_WINDOW_4_5                             6        0.062%               12        0.064%
DCACHE_MLP_IN_WINDOW_5_0                            11        0.114%               19        0.102%
DCACHE_MLP_IN_WINDOW_5_5                             4        0.041%               12        0.064%
DCACHE_MLP_IN_WINDOW_6_0                            11        0.114%               20        0.107%
DCACHE_MLP_IN_WINDOW_6_5                             3        0.031%                6        0.032%
DCACHE_MLP_IN_WINDOW_7_0                             9        0.093%               15        0.080%
DCACHE_MLP_IN_WINDOW_7_5                             2        0.021%                6        0.032%
DCACHE_MLP_IN_WINDOW_8_0                             2        0.021%                4        0.021%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                     3        0.031%               10        0.053%
                                                  9650      100.000%            18700      100.000%
                                                  0.14         0.85              0.15         0.89

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                                0                         312500              

PARAM_L1_CYCLE_TIME                                  0                         312500              

PARAM_MEMORY_CYCLE_TIME                              0                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                             6074288       99.817%         12379628       99.772%
MEM_REQ_DEMANDS__4                                7200        0.118%            17099        0.138%
MEM_REQ_DEMANDS__8                                2615        0.043%             5618        0.045%
MEM_REQ_DEMANDS_12                                1144        0.019%             2792        0.023%
MEM_REQ_DEMANDS_16                                 148        0.002%              838        0.007%
MEM_REQ_DEMANDS_20                                   8        0.000%              538        0.004%
MEM_REQ_DEMANDS_24                                   0        0.000%              518        0.004%
MEM_REQ_DEMANDS_28                                   0        0.000%              925        0.007%
MEM_REQ_DEMANDS_32                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_36                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                               6085403      100.000%         12407956      100.000%
                                                  0.00         0.07              0.00         0.11

MEM_REQ_PREFS__0                               6085393      100.000%         12375848       99.741%
MEM_REQ_PREFS__4                                    10        0.000%             7994        0.064%
MEM_REQ_PREFS__8                                     0        0.000%             5013        0.040%
MEM_REQ_PREFS_12                                     0        0.000%             3542        0.029%
MEM_REQ_PREFS_16                                     0        0.000%             2883        0.023%
MEM_REQ_PREFS_20                                     0        0.000%             2415        0.019%
MEM_REQ_PREFS_24                                     0        0.000%             9427        0.076%
MEM_REQ_PREFS_28                                     0        0.000%              834        0.007%
MEM_REQ_PREFS_32                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_36                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_40                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_44                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_48                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_52                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_56                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_60                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                               6085403      100.000%         12407956      100.000%
                                                  0.00         0.00              0.01         0.21

MEM_REQ_WRITEBACKS__0                          6085177       99.996%         12407399       99.996%
MEM_REQ_WRITEBACKS__4                              219        0.004%              547        0.004%
MEM_REQ_WRITEBACKS__8                                7        0.000%               10        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                               6085403      100.000%         12407956      100.000%
                                                  0.00         0.01              0.00         0.01

MEM_REQ_DEMAND_CYCLES                           601509                        1565279              

MEM_REQ_PREF_CYCLES                               2700                         587884              

MEM_REQ_WB_CYCLES                                83266                         166603              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                  12229243      100.000%         24898375      100.000%
                                              12229243      100.000%         24898375      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DATA_LD_CYCLES_ONPATH                           593591                        1552640              

DATA_LD_CYCLES_OFFPATH                            7389                          16404              

DATA_LD_MLC_CYCLES_ONPATH                       532197                         991691              

DATA_LD_MLC_CYCLES_OFFPATH                        7389                          16404              

DATA_LD_MLC_ACCESSES_ONPATH                      33113                          61690              

DATA_LD_MLC_ACCESSES_OFFPATH                       459                           1020              

DATA_LD_L1_CYCLES_ONPATH                          1430                          34876              

DATA_LD_L1_CYCLES_OFFPATH                            0                              0              

DATA_LD_L1_ACCESSES_ONPATH                          26                            634              

DATA_LD_L1_ACCESSES_OFFPATH                          0                              0              

DATA_LD_MEM_CYCLES_ONPATH                        59964                         526073              

DATA_LD_MEM_CYCLES_OFFPATH                           0                              0              

DATA_LD_MEM_ACCESSES_ONPATH                        336                           2712              

DATA_LD_MEM_ACCESSES_OFFPATH                         0                              0              

DATA_LD_PREF_CYCLES_ONPATH                           0                              0              

DATA_LD_PREF_CYCLES_OFFPATH                          0                              0              

DATA_LD_PREF_MLC_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MLC_CYCLES_OFFPATH                      0                              0              

DATA_LD_PREF_L1_CYCLES_ONPATH                        0                              0              

DATA_LD_PREF_L1_CYCLES_OFFPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_OFFPATH                      0                              0              



