# VeriGen

This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human errors in codes and rectify them.

## Directory Guide

```
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â”œâ”€â”€ environment.yaml
â”œâ”€â”€ requirements.txt
â”œâ”€â”€ data
â”‚     â””â”€â”€ df_small.csv
â”‚     â””â”€â”€ formatted_small_df.csv
â”œâ”€â”€ preprocessing
â”‚     â””â”€â”€ data_preprocessing.py
â”‚     â””â”€â”€ small_df_preprocessing.py        // generates .csv file with base prompt, instructions, error code and correct (expected) output
â”œâ”€â”€ CodeGen
|     â””â”€â”€ base-codegen-for-verilog-generation.ipynb            
â”œâ”€â”€ Llama2
|     â””â”€â”€ base_llama.ipynb
|     â””â”€â”€ finetuning-llama2-7b-on-verilog-code-data.ipynb
â”œâ”€â”€ ref
|     â””â”€â”€ RTLFixerAutomatically Fixing RTL Syntax Errors with LargeLanguage Models.pdf
|     â””â”€â”€ Phi2-LoRA
|           â””â”€â”€ finetuning-phi2-using-lora-on-dialogsum-dataset.ipynb
â””â”€â”€  utils
      â””â”€â”€ functions.py

```

## Dataset
Dataset Link - [[Link](https://drive.google.com/drive/folders/1kE3Rr6AFidkoaZG_risZXP7fSGhw1vCR?usp=drive_link)]

## Huggingface Directory
You can get the finetuned Llama models and tokenizers at [[ðŸ¤—HuggingFace](https://huggingface.co/SohamD34/Llama-2-7b-Verilog-Correction)].
