git clone --depth 1 --no-tags https://github.com/Kuurouukuu/cycloneII_lcd_display.git f:/verilog_sva_gh_scraper/data/full_repos/292506738
git clone --depth 1 --no-tags https://github.com/kunalg123/SystemDesignWorkshopCollaterals.git f:/verilog_sva_gh_scraper/data/full_repos/297541925
git clone --depth 1 --no-tags https://github.com/pcornier/pit8254.git f:/verilog_sva_gh_scraper/data/full_repos/300067598
git clone --depth 1 --no-tags https://github.com/Kenji-Ishimaru/msim-sample-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300751032
git clone --depth 1 --no-tags https://github.com/usmanaslam712/Verilog-work.git f:/verilog_sva_gh_scraper/data/full_repos/293949257
git clone --depth 1 --no-tags https://github.com/ylyyyyu/CSM152A.git f:/verilog_sva_gh_scraper/data/full_repos/296701940
git clone --depth 1 --no-tags https://github.com/harshitaanand2020/TCAM.git f:/verilog_sva_gh_scraper/data/full_repos/294968760
git clone --depth 1 --no-tags https://github.com/MSaaad/vlsi-lab-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/293349436
git clone --depth 1 --no-tags https://github.com/yoshiki9636/subleq.git f:/verilog_sva_gh_scraper/data/full_repos/295137273
git clone --depth 1 --no-tags https://github.com/vibhor68/Flip-Flop-using-D_Latch.git f:/verilog_sva_gh_scraper/data/full_repos/292519899
git clone --depth 1 --no-tags https://github.com/nerm-osama/UART-hardware-project.git f:/verilog_sva_gh_scraper/data/full_repos/294430673
git clone --depth 1 --no-tags https://github.com/grahamjonesgs/fpga_stepper_car.git f:/verilog_sva_gh_scraper/data/full_repos/294472092
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Synchronous-Dual-port-DRAM.git f:/verilog_sva_gh_scraper/data/full_repos/296924941
git clone --depth 1 --no-tags https://github.com/pradyumnac26/Illustration-of-hamming-code-generation-detection-and-error-correction.git f:/verilog_sva_gh_scraper/data/full_repos/296884137
git clone --depth 1 --no-tags https://github.com/sahanHe/Custom-processor-for-image-down-sampling.git f:/verilog_sva_gh_scraper/data/full_repos/297442872
git clone --depth 1 --no-tags https://github.com/yvkrishna/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/296517094
git clone --depth 1 --no-tags https://github.com/chgarrettv/verilog-matrix-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/294375372
git clone --depth 1 --no-tags https://github.com/rksingh23/Shift_register_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294301338
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/I2C_E2PROM_MASTER.git f:/verilog_sva_gh_scraper/data/full_repos/293332508
git clone --depth 1 --no-tags https://github.com/C-Lappin/apb_interface.git f:/verilog_sva_gh_scraper/data/full_repos/292543880
git clone --depth 1 --no-tags https://github.com/MuhammedSamy/Pipelining-5-Stages-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/293552340
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Traffic-Light-Controller-on-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/296182341
git clone --depth 1 --no-tags https://github.com/bingwaa/simple-2048FFT.git f:/verilog_sva_gh_scraper/data/full_repos/295901264
git clone --depth 1 --no-tags https://github.com/mr-easy1/mMIG.git f:/verilog_sva_gh_scraper/data/full_repos/300583200
git clone --depth 1 --no-tags https://github.com/lcharles123/IO2I_I2OI.git f:/verilog_sva_gh_scraper/data/full_repos/298571192
git clone --depth 1 --no-tags https://github.com/mahmud624683/Hardware-Trojan-Circuit-Code-Repository.git f:/verilog_sva_gh_scraper/data/full_repos/299717273
git clone --depth 1 --no-tags https://github.com/LeiWang1999/EGO1_XADC.git f:/verilog_sva_gh_scraper/data/full_repos/297213857
git clone --depth 1 --no-tags https://github.com/rxlqn/ASI_Design.git f:/verilog_sva_gh_scraper/data/full_repos/292506201
git clone --depth 1 --no-tags https://github.com/yangtau/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/293661297
git clone --depth 1 --no-tags https://github.com/Z20x4/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/293803821
git clone --depth 1 --no-tags https://github.com/SteveLRojas/Pipelined_8X300.git f:/verilog_sva_gh_scraper/data/full_repos/300494112
git clone --depth 1 --no-tags https://github.com/gkalf/RISCV-Theseus.git f:/verilog_sva_gh_scraper/data/full_repos/294073771
git clone --depth 1 --no-tags https://github.com/shawshank96/Round-Robin-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/294230389
git clone --depth 1 --no-tags https://github.com/rksingh23/Cyclic_Redundancy_Code_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294298509
git clone --depth 1 --no-tags https://github.com/bimamuhammad/ALU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/301909891
git clone --depth 1 --no-tags https://github.com/Justherozen/computer_architecture_lab.git f:/verilog_sva_gh_scraper/data/full_repos/297702489
git clone --depth 1 --no-tags https://github.com/TheSuryaTeja/UART-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/300452471
git clone --depth 1 --no-tags https://github.com/ashokn414/Radix-5-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/299980973
git clone --depth 1 --no-tags https://github.com/guguguxiao/pipeline_processor.git f:/verilog_sva_gh_scraper/data/full_repos/296909370
git clone --depth 1 --no-tags https://github.com/lakshay1704/VLSI-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/294677671
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Paths_Timing_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/300694609
git clone --depth 1 --no-tags https://github.com/zarem21/Breakout-Game---System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/301881566
git clone --depth 1 --no-tags https://github.com/yaochongguang/riscv_2020year.git f:/verilog_sva_gh_scraper/data/full_repos/293101879
git clone --depth 1 --no-tags https://github.com/CodiWanKenobi/Senior-Design.git f:/verilog_sva_gh_scraper/data/full_repos/301903933
git clone --depth 1 --no-tags https://github.com/canesche/bench_circuits.git f:/verilog_sva_gh_scraper/data/full_repos/300595020
git clone --depth 1 --no-tags https://github.com/yucheng527/DL_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/296558319
git clone --depth 1 --no-tags https://github.com/CHESS-mission/OBC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/299936323
git clone --depth 1 --no-tags https://github.com/UssashArafat/SCALABLE_UP_DOWN_COUNTER_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/293871229
git clone --depth 1 --no-tags https://github.com/huaixil/bsg_offchip.git f:/verilog_sva_gh_scraper/data/full_repos/296142102
git clone --depth 1 --no-tags https://github.com/BITCPU2020/MultiCPU.git f:/verilog_sva_gh_scraper/data/full_repos/295586239
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Pipeline-MIPS-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297355735
git clone --depth 1 --no-tags https://github.com/cititude/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/299010693
git clone --depth 1 --no-tags https://github.com/Dharmendradp/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/293900213
git clone --depth 1 --no-tags https://github.com/GVictorsd/simple-8bitComputer.git f:/verilog_sva_gh_scraper/data/full_repos/301075466
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/Pipelined-Multiply-and-Accumulate-.git f:/verilog_sva_gh_scraper/data/full_repos/300221697
git clone --depth 1 --no-tags https://github.com/grahamjonesgs/LCD_SPI_controller_16_bit.git f:/verilog_sva_gh_scraper/data/full_repos/300986209
git clone --depth 1 --no-tags https://github.com/JocFrye/HNG_2020FPGA_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/298598057
git clone --depth 1 --no-tags https://github.com/harshitaanand2020/TCAM_.git f:/verilog_sva_gh_scraper/data/full_repos/295162034
git clone --depth 1 --no-tags https://github.com/hei-jung/digitalClockHDL.git f:/verilog_sva_gh_scraper/data/full_repos/295111715
git clone --depth 1 --no-tags https://github.com/vulkanbets/CORDIC2.git f:/verilog_sva_gh_scraper/data/full_repos/298766903
git clone --depth 1 --no-tags https://github.com/mor1ins/fpga-projects.git f:/verilog_sva_gh_scraper/data/full_repos/297760450
git clone --depth 1 --no-tags https://github.com/Nagharjun17/Finite_State_Vending_Machine_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297927546
git clone --depth 1 --no-tags https://github.com/tbh111/Digital-lock.git f:/verilog_sva_gh_scraper/data/full_repos/299599644
git clone --depth 1 --no-tags https://github.com/VsIG-official/Architecture-Of-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/301463515
git clone --depth 1 --no-tags https://github.com/gzyon/1D-Computation-Structures.git f:/verilog_sva_gh_scraper/data/full_repos/302047228
git clone --depth 1 --no-tags https://github.com/armixz/3bit-truth-table.git f:/verilog_sva_gh_scraper/data/full_repos/292692706
git clone --depth 1 --no-tags https://github.com/hetsthr/SPAD_iTOF.git f:/verilog_sva_gh_scraper/data/full_repos/296800642
git clone --depth 1 --no-tags https://github.com/valerieotero/RISC-Pipelined-CPU-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/296683584
git clone --depth 1 --no-tags https://github.com/zkzhoufd/FID-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/294131538
git clone --depth 1 --no-tags https://github.com/cyberfantom2000/pcma_compensator.git f:/verilog_sva_gh_scraper/data/full_repos/293568012
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-psmedinadi22.git f:/verilog_sva_gh_scraper/data/full_repos/294167541
git clone --depth 1 --no-tags https://github.com/rithikrathi19/RV32I-based-RISC-V-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/297005109
git clone --depth 1 --no-tags https://github.com/larigit/SERIAL_COMMUNICATION_FPGA_BNO055.git f:/verilog_sva_gh_scraper/data/full_repos/292766014
git clone --depth 1 --no-tags https://github.com/lixali/FPGA_PPR.git f:/verilog_sva_gh_scraper/data/full_repos/292915300
git clone --depth 1 --no-tags https://github.com/giathinhlenguyen/Floating-Point-ALU-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/297637287
git clone --depth 1 --no-tags https://github.com/lilyli5924/3DQ5.git f:/verilog_sva_gh_scraper/data/full_repos/300771233
git clone --depth 1 --no-tags https://github.com/brown9804/Designs_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/302184110
git clone --depth 1 --no-tags https://github.com/maarizalmamun/hardware-img-decomp-algo.git f:/verilog_sva_gh_scraper/data/full_repos/297405233
git clone --depth 1 --no-tags https://github.com/TanishqSaini/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/297609147
git clone --depth 1 --no-tags https://github.com/BobbyBBY/MultiCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/295456761
git clone --depth 1 --no-tags https://github.com/alan861130/Computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/295597949
git clone --depth 1 --no-tags https://github.com/nimniorel/AES256_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294088762
git clone --depth 1 --no-tags https://github.com/Prussian516/FPGAVerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/293242541
git clone --depth 1 --no-tags https://github.com/puttimeth/HwnSynLab.git f:/verilog_sva_gh_scraper/data/full_repos/295275374
git clone --depth 1 --no-tags https://github.com/fabfish/Analog-and-Digital-Circuits-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/298729975
git clone --depth 1 --no-tags https://github.com/yoshiki9636/stackmachine.git f:/verilog_sva_gh_scraper/data/full_repos/298002469
git clone --depth 1 --no-tags https://github.com/KJeanpol/ProyectosEmbebidos.git f:/verilog_sva_gh_scraper/data/full_repos/301194089
git clone --depth 1 --no-tags https://github.com/jhan1998/Computer_organizer_hw.git f:/verilog_sva_gh_scraper/data/full_repos/294328647
git clone --depth 1 --no-tags https://github.com/vulkanbets/Piecewise_Linear_Approximation_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/301215725
git clone --depth 1 --no-tags https://github.com/sayeekumar332/PROCESSOR-MICROARCHITECTURE.git f:/verilog_sva_gh_scraper/data/full_repos/295619923
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/298848164
git clone --depth 1 --no-tags https://github.com/quhaaST/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/296309904
git clone --depth 1 --no-tags https://github.com/nuPRISM/MAX10_rev0.git f:/verilog_sva_gh_scraper/data/full_repos/296423772
git clone --depth 1 --no-tags https://github.com/vegaluisjose/primitives.git f:/verilog_sva_gh_scraper/data/full_repos/296748019
git clone --depth 1 --no-tags https://github.com/jrolder/z80_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/294209519
git clone --depth 1 --no-tags https://github.com/olekkarlsen/OKK-MIST-MiniMig-AGA-Audio-Fixes-.git f:/verilog_sva_gh_scraper/data/full_repos/293497707
git clone --depth 1 --no-tags https://github.com/AbdullahAnsarii/XilinxMiniProjects.git f:/verilog_sva_gh_scraper/data/full_repos/293893728
git clone --depth 1 --no-tags https://github.com/shasanamin/fpga-comm-with-aes.git f:/verilog_sva_gh_scraper/data/full_repos/299151746
git clone --depth 1 --no-tags https://github.com/joelsanchezmoreno/MIRI_PD_core.git f:/verilog_sva_gh_scraper/data/full_repos/301468069
git clone --depth 1 --no-tags https://github.com/jaguar1700AD/A-pipelined-RISC-32-bit-processor-implemented-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294236420
