
stm-synthesizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041c0  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001050  08004358  08004358  00005358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053a8  080053a8  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  080053a8  080053a8  000063a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053b0  080053b0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053b0  080053b0  000063b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053b4  080053b4  000063b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080053b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d4c  20000060  08005414  00007060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001dac  08005414  00007dac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d25  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003154  00000000  00000000  0001bdb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009dfd  00000000  00000000  0001ef05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bb8  00000000  00000000  00028d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001367  00000000  00000000  000298c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017de5  00000000  00000000  0002ac27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aaa8  00000000  00000000  00042a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096904  00000000  00000000  0005d4b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f3db8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000028b0  00000000  00000000  000f3dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  000f66ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000060 	.word	0x20000060
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004340 	.word	0x08004340

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000064 	.word	0x20000064
 80001d4:	08004340 	.word	0x08004340

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b96a 	b.w	8000ea0 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9d08      	ldr	r5, [sp, #32]
 8000bea:	460c      	mov	r4, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14e      	bne.n	8000c8e <__udivmoddi4+0xaa>
 8000bf0:	4694      	mov	ip, r2
 8000bf2:	458c      	cmp	ip, r1
 8000bf4:	4686      	mov	lr, r0
 8000bf6:	fab2 f282 	clz	r2, r2
 8000bfa:	d962      	bls.n	8000cc2 <__udivmoddi4+0xde>
 8000bfc:	b14a      	cbz	r2, 8000c12 <__udivmoddi4+0x2e>
 8000bfe:	f1c2 0320 	rsb	r3, r2, #32
 8000c02:	4091      	lsls	r1, r2
 8000c04:	fa20 f303 	lsr.w	r3, r0, r3
 8000c08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c0c:	4319      	orrs	r1, r3
 8000c0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c16:	fa1f f68c 	uxth.w	r6, ip
 8000c1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c22:	fb07 1114 	mls	r1, r7, r4, r1
 8000c26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2a:	fb04 f106 	mul.w	r1, r4, r6
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	d90a      	bls.n	8000c48 <__udivmoddi4+0x64>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3a:	f080 8112 	bcs.w	8000e62 <__udivmoddi4+0x27e>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 810f 	bls.w	8000e62 <__udivmoddi4+0x27e>
 8000c44:	3c02      	subs	r4, #2
 8000c46:	4463      	add	r3, ip
 8000c48:	1a59      	subs	r1, r3, r1
 8000c4a:	fa1f f38e 	uxth.w	r3, lr
 8000c4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c52:	fb07 1110 	mls	r1, r7, r0, r1
 8000c56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5a:	fb00 f606 	mul.w	r6, r0, r6
 8000c5e:	429e      	cmp	r6, r3
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x94>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6a:	f080 80fc 	bcs.w	8000e66 <__udivmoddi4+0x282>
 8000c6e:	429e      	cmp	r6, r3
 8000c70:	f240 80f9 	bls.w	8000e66 <__udivmoddi4+0x282>
 8000c74:	4463      	add	r3, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	1b9b      	subs	r3, r3, r6
 8000c7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa6>
 8000c82:	40d3      	lsrs	r3, r2
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xba>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb4>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x150>
 8000ca6:	42a3      	cmp	r3, r4
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xcc>
 8000caa:	4290      	cmp	r0, r2
 8000cac:	f0c0 80f0 	bcc.w	8000e90 <__udivmoddi4+0x2ac>
 8000cb0:	1a86      	subs	r6, r0, r2
 8000cb2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	2d00      	cmp	r5, #0
 8000cba:	d0e6      	beq.n	8000c8a <__udivmoddi4+0xa6>
 8000cbc:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc0:	e7e3      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000cc2:	2a00      	cmp	r2, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x204>
 8000cc8:	eba1 040c 	sub.w	r4, r1, ip
 8000ccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd0:	fa1f f78c 	uxth.w	r7, ip
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cde:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ce6:	fb07 f006 	mul.w	r0, r7, r6
 8000cea:	4298      	cmp	r0, r3
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x11c>
 8000cee:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x11a>
 8000cf8:	4298      	cmp	r0, r3
 8000cfa:	f200 80cd 	bhi.w	8000e98 <__udivmoddi4+0x2b4>
 8000cfe:	4626      	mov	r6, r4
 8000d00:	1a1c      	subs	r4, r3, r0
 8000d02:	fa1f f38e 	uxth.w	r3, lr
 8000d06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d12:	fb00 f707 	mul.w	r7, r0, r7
 8000d16:	429f      	cmp	r7, r3
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x148>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x146>
 8000d24:	429f      	cmp	r7, r3
 8000d26:	f200 80b0 	bhi.w	8000e8a <__udivmoddi4+0x2a6>
 8000d2a:	4620      	mov	r0, r4
 8000d2c:	1bdb      	subs	r3, r3, r7
 8000d2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x9c>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d44:	fa04 f301 	lsl.w	r3, r4, r1
 8000d48:	ea43 030c 	orr.w	r3, r3, ip
 8000d4c:	40f4      	lsrs	r4, r6
 8000d4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d52:	0c38      	lsrs	r0, r7, #16
 8000d54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d58:	fbb4 fef0 	udiv	lr, r4, r0
 8000d5c:	fa1f fc87 	uxth.w	ip, r7
 8000d60:	fb00 441e 	mls	r4, r0, lr, r4
 8000d64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d68:	fb0e f90c 	mul.w	r9, lr, ip
 8000d6c:	45a1      	cmp	r9, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x1a6>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7a:	f080 8084 	bcs.w	8000e86 <__udivmoddi4+0x2a2>
 8000d7e:	45a1      	cmp	r9, r4
 8000d80:	f240 8081 	bls.w	8000e86 <__udivmoddi4+0x2a2>
 8000d84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d88:	443c      	add	r4, r7
 8000d8a:	eba4 0409 	sub.w	r4, r4, r9
 8000d8e:	fa1f f983 	uxth.w	r9, r3
 8000d92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d96:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1d2>
 8000da6:	193c      	adds	r4, r7, r4
 8000da8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dac:	d267      	bcs.n	8000e7e <__udivmoddi4+0x29a>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d965      	bls.n	8000e7e <__udivmoddi4+0x29a>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dba:	fba0 9302 	umull	r9, r3, r0, r2
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	429c      	cmp	r4, r3
 8000dc4:	46ce      	mov	lr, r9
 8000dc6:	469c      	mov	ip, r3
 8000dc8:	d351      	bcc.n	8000e6e <__udivmoddi4+0x28a>
 8000dca:	d04e      	beq.n	8000e6a <__udivmoddi4+0x286>
 8000dcc:	b155      	cbz	r5, 8000de4 <__udivmoddi4+0x200>
 8000dce:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd2:	eb64 040c 	sbc.w	r4, r4, ip
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	40cb      	lsrs	r3, r1
 8000ddc:	431e      	orrs	r6, r3
 8000dde:	40cc      	lsrs	r4, r1
 8000de0:	e9c5 6400 	strd	r6, r4, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	e750      	b.n	8000c8a <__udivmoddi4+0xa6>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f103 	lsr.w	r1, r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa24 f303 	lsr.w	r3, r4, r3
 8000df8:	4094      	lsls	r4, r2
 8000dfa:	430c      	orrs	r4, r1
 8000dfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e00:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e0c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e10:	0c23      	lsrs	r3, r4, #16
 8000e12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e16:	fb00 f107 	mul.w	r1, r0, r7
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x24c>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e26:	d22c      	bcs.n	8000e82 <__udivmoddi4+0x29e>
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d92a      	bls.n	8000e82 <__udivmoddi4+0x29e>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1a5b      	subs	r3, r3, r1
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e38:	fb08 3311 	mls	r3, r8, r1, r3
 8000e3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e40:	fb01 f307 	mul.w	r3, r1, r7
 8000e44:	42a3      	cmp	r3, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x276>
 8000e48:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e50:	d213      	bcs.n	8000e7a <__udivmoddi4+0x296>
 8000e52:	42a3      	cmp	r3, r4
 8000e54:	d911      	bls.n	8000e7a <__udivmoddi4+0x296>
 8000e56:	3902      	subs	r1, #2
 8000e58:	4464      	add	r4, ip
 8000e5a:	1ae4      	subs	r4, r4, r3
 8000e5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e60:	e739      	b.n	8000cd6 <__udivmoddi4+0xf2>
 8000e62:	4604      	mov	r4, r0
 8000e64:	e6f0      	b.n	8000c48 <__udivmoddi4+0x64>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e706      	b.n	8000c78 <__udivmoddi4+0x94>
 8000e6a:	45c8      	cmp	r8, r9
 8000e6c:	d2ae      	bcs.n	8000dcc <__udivmoddi4+0x1e8>
 8000e6e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e72:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e76:	3801      	subs	r0, #1
 8000e78:	e7a8      	b.n	8000dcc <__udivmoddi4+0x1e8>
 8000e7a:	4631      	mov	r1, r6
 8000e7c:	e7ed      	b.n	8000e5a <__udivmoddi4+0x276>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	e799      	b.n	8000db6 <__udivmoddi4+0x1d2>
 8000e82:	4630      	mov	r0, r6
 8000e84:	e7d4      	b.n	8000e30 <__udivmoddi4+0x24c>
 8000e86:	46d6      	mov	lr, sl
 8000e88:	e77f      	b.n	8000d8a <__udivmoddi4+0x1a6>
 8000e8a:	4463      	add	r3, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e74d      	b.n	8000d2c <__udivmoddi4+0x148>
 8000e90:	4606      	mov	r6, r0
 8000e92:	4623      	mov	r3, r4
 8000e94:	4608      	mov	r0, r1
 8000e96:	e70f      	b.n	8000cb8 <__udivmoddi4+0xd4>
 8000e98:	3e02      	subs	r6, #2
 8000e9a:	4463      	add	r3, ip
 8000e9c:	e730      	b.n	8000d00 <__udivmoddi4+0x11c>
 8000e9e:	bf00      	nop

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <ADSR_Init>:
	adsr.sustainLevel=sLevel;
	adsr.releaseTime=rTime;
	adsr.triggered = 0;
	adsr.released = 0;
	adsr.out = 0;
	return adsr;
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	7002      	strb	r2, [r0, #0]
 8000eaa:	ed80 0a01 	vstr	s0, [r0, #4]
 8000eae:	edc0 0a02 	vstr	s1, [r0, #8]
 8000eb2:	ed80 1a03 	vstr	s2, [r0, #12]
 8000eb6:	edc0 1a04 	vstr	s3, [r0, #16]
 8000eba:	6141      	str	r1, [r0, #20]
 8000ebc:	8302      	strh	r2, [r0, #24]
}
 8000ebe:	4770      	bx	lr

08000ec0 <ADSR_Update>:
 *
 *
 */

uint16_t ADSR_Update(struct ADSR adsr, unsigned int in)
{
 8000ec0:	b084      	sub	sp, #16
 8000ec2:	b508      	push	{r3, lr}
 8000ec4:	f10d 0c08 	add.w	ip, sp, #8
 8000ec8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint16_t out=0; //amplitudni izlaz
	float b1=0; //pocetna tocka level segmenta
	float b2=0; //krajnja tocka level segmenta

	switch (adsr.state)
 8000ecc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000ed0:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8000ed4:	f8bd 2022 	ldrh.w	r2, [sp, #34]	@ 0x22
 8000ed8:	eddd 7a03 	vldr	s15, [sp, #12]
 8000edc:	ed9d 7a05 	vldr	s14, [sp, #20]
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d81c      	bhi.n	8000f1e <ADSR_Update+0x5e>
 8000ee4:	e8df f003 	tbb	[pc, r3]
 8000ee8:	35204619 	.word	0x35204619
 8000eec:	03          	.byte	0x03
 8000eed:	00          	.byte	0x00

		break;

	case releaseState:

		if(adsr.triggered==1)
 8000eee:	2901      	cmp	r1, #1
 8000ef0:	d035      	beq.n	8000f5e <ADSR_Update+0x9e>
			b1=0;
			b2=1;
			out=0;
			break;
		}
		if(adsr.counter==Nsamples)
 8000ef2:	4b28      	ldr	r3, [pc, #160]	@ (8000f94 <ADSR_Update+0xd4>)
 8000ef4:	881b      	ldrh	r3, [r3, #0]
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d011      	beq.n	8000f1e <ADSR_Update+0x5e>
		{
			adsr.state=offState;
			adsr.counter=0;
			break;
		}
		out =  (in * b1) - round(adsr.counter * in * (b1- b2) / Nsamples);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f7ff fad0 	bl	80004a0 <__aeabi_f2d>
 8000f00:	ec41 0b10 	vmov	d0, r0, r1
 8000f04:	f003 f81c 	bl	8003f40 <round>
 8000f08:	ec51 0b10 	vmov	r0, r1, d0
 8000f0c:	f7ff fde2 	bl	8000ad4 <__aeabi_d2uiz>
		adsr.counter++;

		break;
	}
	return out;
}
 8000f10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		out =  (in * b1) - round(adsr.counter * in * (b1- b2) / Nsamples);
 8000f14:	b280      	uxth	r0, r0
}
 8000f16:	b004      	add	sp, #16
 8000f18:	4770      	bx	lr
		if(adsr.triggered==1)
 8000f1a:	2901      	cmp	r1, #1
 8000f1c:	d01f      	beq.n	8000f5e <ADSR_Update+0x9e>
}
 8000f1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		out = (int)(adsr.counter * in * (b2-b1) / Nsamples);
 8000f22:	2000      	movs	r0, #0
}
 8000f24:	b004      	add	sp, #16
 8000f26:	4770      	bx	lr
		if(adsr.counter==Nsamples)
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <ADSR_Update+0xd4>)
 8000f2a:	881b      	ldrh	r3, [r3, #0]
 8000f2c:	4293      	cmp	r3, r2
		out =  (in * b1) -  (int)(adsr.counter * in * (b1- b2) / Nsamples);
 8000f2e:	bf09      	itett	eq
 8000f30:	eddd 7a09 	vldreq	s15, [sp, #36]	@ 0x24
 8000f34:	eddf 7a18 	vldrne	s15, [pc, #96]	@ 8000f98 <ADSR_Update+0xd8>
 8000f38:	eef8 7a67 	vcvteq.f32.u32	s15, s15
 8000f3c:	ee67 7a87 	vmuleq.f32	s15, s15, s14
 8000f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f44:	ee17 3a90 	vmov	r3, s15
 8000f48:	b298      	uxth	r0, r3
}
 8000f4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f4e:	b004      	add	sp, #16
 8000f50:	4770      	bx	lr
		if(adsr.released==1)
 8000f52:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d1e1      	bne.n	8000f1e <ADSR_Update+0x5e>
			Nsamples = (SAMPLING_FREQ * adsr.releaseTime) ;
 8000f5a:	eddd 7a06 	vldr	s15, [sp, #24]
			Nsamples = (SAMPLING_FREQ * adsr.attackTime)  ;
 8000f5e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000f9c <ADSR_Update+0xdc>
 8000f62:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <ADSR_Update+0xd4>)
 8000f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f6c:	ee17 2a90 	vmov	r2, s15
 8000f70:	801a      	strh	r2, [r3, #0]
			b2=1;
 8000f72:	e7d4      	b.n	8000f1e <ADSR_Update+0x5e>
		if(adsr.counter==Nsamples)
 8000f74:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <ADSR_Update+0xd4>)
 8000f76:	8819      	ldrh	r1, [r3, #0]
 8000f78:	4291      	cmp	r1, r2
 8000f7a:	d1d0      	bne.n	8000f1e <ADSR_Update+0x5e>
			Nsamples = (SAMPLING_FREQ * adsr.decayTime)  ;
 8000f7c:	eddd 7a04 	vldr	s15, [sp, #16]
 8000f80:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000f9c <ADSR_Update+0xdc>
 8000f84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f8c:	ee17 2a90 	vmov	r2, s15
 8000f90:	801a      	strh	r2, [r3, #0]
			break;
 8000f92:	e7c4      	b.n	8000f1e <ADSR_Update+0x5e>
 8000f94:	2000007c 	.word	0x2000007c
 8000f98:	00000000 	.word	0x00000000
 8000f9c:	472be000 	.word	0x472be000

08000fa0 <Voice_Init>:
#include "ADSR.h"
#include "Voice.h"
#include "math.h"

struct Voice Voice_Init(struct ADSR ovojnica, char nota, char notaVelo)
{
 8000fa0:	b084      	sub	sp, #16
 8000fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fa4:	f89d 6038 	ldrb.w	r6, [sp, #56]	@ 0x38
	struct Voice voice;
	voice.nota = nota;
	voice.notaVelo = notaVelo;
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 8000fa8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001040 <Voice_Init+0xa0>
{
 8000fac:	f89d 703c 	ldrb.w	r7, [sp, #60]	@ 0x3c
 8000fb0:	ac07      	add	r4, sp, #28
 8000fb2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 8000fb6:	f1a6 0345 	sub.w	r3, r6, #69	@ 0x45
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 8000fc2:	4605      	mov	r5, r0
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 8000fc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fc8:	ee17 0a90 	vmov	r0, s15
 8000fcc:	f7ff fa68 	bl	80004a0 <__aeabi_f2d>
 8000fd0:	a319      	add	r3, pc, #100	@ (adr r3, 8001038 <Voice_Init+0x98>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff fabb 	bl	8000550 <__aeabi_dmul>
 8000fda:	ec41 0b10 	vmov	d0, r0, r1
 8000fde:	f002 ff5b 	bl	8003e98 <exp>
 8000fe2:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <Voice_Init+0xa4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	ec51 0b10 	vmov	r0, r1, d0
 8000fea:	f7ff fab1 	bl	8000550 <__aeabi_dmul>
 8000fee:	f7ff fd91 	bl	8000b14 <__aeabi_d2f>
	voice.notaStanje = 1;
	voice.pomakUTablici_f = 2048.0f * voice.frekvencija_f / 44000.0f;
	voice.accFaze_f = 0;
	voice.adsr = ovojnica;
 8000ff2:	46a4      	mov	ip, r4
	voice.adsr.triggered = 1;
	voice.aktivan = 1;
	return voice;
 8000ff4:	2300      	movs	r3, #0
	voice.frekvencija_f = 440.0f * (pow(2,((voice.nota - 69) * 0.0833333f ))) / 2;
 8000ff6:	ee07 0a90 	vmov	s15, r0
	return voice;
 8000ffa:	60a8      	str	r0, [r5, #8]
 8000ffc:	612b      	str	r3, [r5, #16]
	voice.adsr = ovojnica;
 8000ffe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001002:	f105 0414 	add.w	r4, r5, #20
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	voice.pomakUTablici_f = 2048.0f * voice.frekvencija_f / 44000.0f;
 800100c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001048 <Voice_Init+0xa8>
	return voice;
 8001010:	712e      	strb	r6, [r5, #4]
	voice.pomakUTablici_f = 2048.0f * voice.frekvencija_f / 44000.0f;
 8001012:	ee27 7a87 	vmul.f32	s14, s15, s14
	return voice;
 8001016:	2601      	movs	r6, #1
	voice.adsr = ovojnica;
 8001018:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return voice;
 800101c:	716f      	strb	r7, [r5, #5]
 800101e:	f885 602c 	strb.w	r6, [r5, #44]	@ 0x2c
}
 8001022:	4628      	mov	r0, r5
	return voice;
 8001024:	ed85 7a03 	vstr	s14, [r5, #12]
 8001028:	602e      	str	r6, [r5, #0]
 800102a:	632e      	str	r6, [r5, #48]	@ 0x30
}
 800102c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001030:	b004      	add	sp, #16
 8001032:	4770      	bx	lr
 8001034:	f3af 8000 	nop.w
 8001038:	fefa39ef 	.word	0xfefa39ef
 800103c:	3fe62e42 	.word	0x3fe62e42
 8001040:	3daaaaa6 	.word	0x3daaaaa6
 8001044:	406b8000 	.word	0x406b8000
 8001048:	3d3ea672 	.word	0x3d3ea672

0800104c <HAL_ADC_ConvCpltCallback>:
/* USER CODE BEGIN 0 */
	//DMA za citanje analognih ulaza - potenciometri
	void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
		uint16_t ad_rez = 0;
		sumAdc = sumAdc + adc1_buf[0];
		numADCconvert++;
 800104c:	4811      	ldr	r0, [pc, #68]	@ (8001094 <HAL_ADC_ConvCpltCallback+0x48>)
		sumAdc = sumAdc + adc1_buf[0];
 800104e:	4912      	ldr	r1, [pc, #72]	@ (8001098 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_ADC_ConvCpltCallback+0x50>)
		numADCconvert++;
 8001052:	8802      	ldrh	r2, [r0, #0]
		sumAdc = sumAdc + adc1_buf[0];
 8001054:	881b      	ldrh	r3, [r3, #0]
	void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8001056:	b410      	push	{r4}
		numADCconvert++;
 8001058:	3201      	adds	r2, #1
		sumAdc = sumAdc + adc1_buf[0];
 800105a:	680c      	ldr	r4, [r1, #0]
		numADCconvert++;
 800105c:	b292      	uxth	r2, r2
		sumAdc = sumAdc + adc1_buf[0];
 800105e:	4423      	add	r3, r4
		if (numADCconvert >= 250) {
 8001060:	2af9      	cmp	r2, #249	@ 0xf9
		sumAdc = sumAdc + adc1_buf[0];
 8001062:	600b      	str	r3, [r1, #0]
		if (numADCconvert >= 250) {
 8001064:	d803      	bhi.n	800106e <HAL_ADC_ConvCpltCallback+0x22>
			ad_rez = ad_rez >> 2;
			numADCconvert = 0;
			sumAdc = 0;
			ADCGain = ad_rez / 1024.0f;
		}
	}
 8001066:	f85d 4b04 	ldr.w	r4, [sp], #4
		numADCconvert++;
 800106a:	8002      	strh	r2, [r0, #0]
	}
 800106c:	4770      	bx	lr
			ad_rez = sumAdc / 250;
 800106e:	4a0c      	ldr	r2, [pc, #48]	@ (80010a0 <HAL_ADC_ConvCpltCallback+0x54>)
			ADCGain = ad_rez / 1024.0f;
 8001070:	4c0c      	ldr	r4, [pc, #48]	@ (80010a4 <HAL_ADC_ConvCpltCallback+0x58>)
			ad_rez = sumAdc / 250;
 8001072:	fba2 2303 	umull	r2, r3, r2, r3
			ADCGain = ad_rez / 1024.0f;
 8001076:	f3c3 138d 	ubfx	r3, r3, #6, #14
 800107a:	ee07 3a90 	vmov	s15, r3
 800107e:	eefa 7acb 	vcvt.f32.s32	s15, s15, #10
			numADCconvert = 0;
 8001082:	2300      	movs	r3, #0
			ADCGain = ad_rez / 1024.0f;
 8001084:	edc4 7a00 	vstr	s15, [r4]
			numADCconvert = 0;
 8001088:	8003      	strh	r3, [r0, #0]
	}
 800108a:	f85d 4b04 	ldr.w	r4, [sp], #4
			sumAdc = 0;
 800108e:	600b      	str	r3, [r1, #0]
	}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200009c4 	.word	0x200009c4
 8001098:	200009cc 	.word	0x200009cc
 800109c:	200009d4 	.word	0x200009d4
 80010a0:	10624dd3 	.word	0x10624dd3
 80010a4:	200009c0 	.word	0x200009c0

080010a8 <HAL_UART_RxCpltCallback>:
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);

	}
	////////////////////////////////////////////////////
	// MIDI IN obrada
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1) {
 80010a8:	b5f0      	push	{r4, r5, r6, r7, lr}

		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
		char notaStanje = rxBuff[0];  // ON ili OFF
 80010aa:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <HAL_UART_RxCpltCallback+0x100>)
 80010ac:	781a      	ldrb	r2, [r3, #0]
		char nota = rxBuff[1];  // koja tipka u MIDI sustavu
 80010ae:	785c      	ldrb	r4, [r3, #1]
		char notaVelo = rxBuff[2];   // glasnoca
 80010b0:	789d      	ldrb	r5, [r3, #2]

		if (notaStanje == NOTE_ON)
 80010b2:	2a90      	cmp	r2, #144	@ 0x90
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1) {
 80010b4:	b09b      	sub	sp, #108	@ 0x6c
		if (notaStanje == NOTE_ON)
 80010b6:	d018      	beq.n	80010ea <HAL_UART_RxCpltCallback+0x42>
				}
			}

		}

		if (notaStanje == NOTE_OFF)
 80010b8:	2a80      	cmp	r2, #128	@ 0x80
 80010ba:	d114      	bne.n	80010e6 <HAL_UART_RxCpltCallback+0x3e>
				{
			for (int i = 0; i < POLYNUM; ++i) {
				if (stanjeTipki[i] == nota) {
 80010bc:	4b3b      	ldr	r3, [pc, #236]	@ (80011ac <HAL_UART_RxCpltCallback+0x104>)
 80010be:	781a      	ldrb	r2, [r3, #0]
 80010c0:	42a2      	cmp	r2, r4
 80010c2:	d053      	beq.n	800116c <HAL_UART_RxCpltCallback+0xc4>
 80010c4:	785a      	ldrb	r2, [r3, #1]
 80010c6:	42a2      	cmp	r2, r4
 80010c8:	d05d      	beq.n	8001186 <HAL_UART_RxCpltCallback+0xde>
 80010ca:	789a      	ldrb	r2, [r3, #2]
 80010cc:	42a2      	cmp	r2, r4
 80010ce:	d05e      	beq.n	800118e <HAL_UART_RxCpltCallback+0xe6>
 80010d0:	78da      	ldrb	r2, [r3, #3]
 80010d2:	42a2      	cmp	r2, r4
 80010d4:	d05f      	beq.n	8001196 <HAL_UART_RxCpltCallback+0xee>
 80010d6:	791a      	ldrb	r2, [r3, #4]
 80010d8:	42a2      	cmp	r2, r4
 80010da:	d060      	beq.n	800119e <HAL_UART_RxCpltCallback+0xf6>
 80010dc:	795b      	ldrb	r3, [r3, #5]
 80010de:	42a3      	cmp	r3, r4
			for (int i = 0; i < POLYNUM; ++i) {
 80010e0:	bf08      	it	eq
 80010e2:	2005      	moveq	r0, #5
				if (stanjeTipki[i] == nota) {
 80010e4:	d043      	beq.n	800116e <HAL_UART_RxCpltCallback+0xc6>
					break;
				}
			}
		}
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
	}
 80010e6:	b01b      	add	sp, #108	@ 0x6c
 80010e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (stanjeTipki[i] == 0) //nailazak prvog praznog mjesta u polju
 80010ea:	4b30      	ldr	r3, [pc, #192]	@ (80011ac <HAL_UART_RxCpltCallback+0x104>)
 80010ec:	781e      	ldrb	r6, [r3, #0]
 80010ee:	b17e      	cbz	r6, 8001110 <HAL_UART_RxCpltCallback+0x68>
 80010f0:	785a      	ldrb	r2, [r3, #1]
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d049      	beq.n	800118a <HAL_UART_RxCpltCallback+0xe2>
 80010f6:	789a      	ldrb	r2, [r3, #2]
 80010f8:	2a00      	cmp	r2, #0
 80010fa:	d04a      	beq.n	8001192 <HAL_UART_RxCpltCallback+0xea>
 80010fc:	78da      	ldrb	r2, [r3, #3]
 80010fe:	2a00      	cmp	r2, #0
 8001100:	d04b      	beq.n	800119a <HAL_UART_RxCpltCallback+0xf2>
 8001102:	791a      	ldrb	r2, [r3, #4]
 8001104:	2a00      	cmp	r2, #0
 8001106:	d04c      	beq.n	80011a2 <HAL_UART_RxCpltCallback+0xfa>
 8001108:	795a      	ldrb	r2, [r3, #5]
			for (int i = 0; i < POLYNUM; ++i) {
 800110a:	2605      	movs	r6, #5
				if (stanjeTipki[i] == 0) //nailazak prvog praznog mjesta u polju
 800110c:	2a00      	cmp	r2, #0
 800110e:	d1ea      	bne.n	80010e6 <HAL_UART_RxCpltCallback+0x3e>
					struct ADSR adsr = ADSR_Init(A_TIME_MS, D_TIME_MS, S_LEVEL, R_TIME_MS);
 8001110:	eef3 1a04 	vmov.f32	s3, #52	@ 0x41a00000  20.0
 8001114:	af06      	add	r7, sp, #24
 8001116:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800111a:	eef0 0a61 	vmov.f32	s1, s3
 800111e:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001122:	4638      	mov	r0, r7
					stanjeTipki[i] = nota;
 8001124:	559c      	strb	r4, [r3, r6]
					struct ADSR adsr = ADSR_Init(A_TIME_MS, D_TIME_MS, S_LEVEL, R_TIME_MS);
 8001126:	f7ff febd 	bl	8000ea4 <ADSR_Init>
					struct Voice v = Voice_Init(adsr, nota, notaVelo);
 800112a:	9404      	str	r4, [sp, #16]
 800112c:	9505      	str	r5, [sp, #20]
 800112e:	ab09      	add	r3, sp, #36	@ 0x24
 8001130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001132:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8001136:	a80d      	add	r0, sp, #52	@ 0x34
 8001138:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800113c:	f7ff ff30 	bl	8000fa0 <Voice_Init>
					voices[i] = v;
 8001140:	4b1b      	ldr	r3, [pc, #108]	@ (80011b0 <HAL_UART_RxCpltCallback+0x108>)
 8001142:	2234      	movs	r2, #52	@ 0x34
 8001144:	ac0d      	add	r4, sp, #52	@ 0x34
 8001146:	fb02 3c06 	mla	ip, r2, r6, r3
 800114a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001152:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001156:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001158:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
					brojAktiviranihTipki++;
 800115c:	4a15      	ldr	r2, [pc, #84]	@ (80011b4 <HAL_UART_RxCpltCallback+0x10c>)
					voices[i] = v;
 800115e:	6821      	ldr	r1, [r4, #0]
					brojAktiviranihTipki++;
 8001160:	7813      	ldrb	r3, [r2, #0]
					voices[i] = v;
 8001162:	f8cc 1000 	str.w	r1, [ip]
					brojAktiviranihTipki++;
 8001166:	3301      	adds	r3, #1
 8001168:	7013      	strb	r3, [r2, #0]
		if (notaStanje == NOTE_OFF)
 800116a:	e7bc      	b.n	80010e6 <HAL_UART_RxCpltCallback+0x3e>
			for (int i = 0; i < POLYNUM; ++i) {
 800116c:	2000      	movs	r0, #0
					brojAktiviranihTipki--;
 800116e:	4911      	ldr	r1, [pc, #68]	@ (80011b4 <HAL_UART_RxCpltCallback+0x10c>)
					voices[i].adsr.released = 1;
 8001170:	4a0f      	ldr	r2, [pc, #60]	@ (80011b0 <HAL_UART_RxCpltCallback+0x108>)
					brojAktiviranihTipki--;
 8001172:	780b      	ldrb	r3, [r1, #0]
					voices[i].adsr.released = 1;
 8001174:	2434      	movs	r4, #52	@ 0x34
 8001176:	fb04 2200 	mla	r2, r4, r0, r2
					brojAktiviranihTipki--;
 800117a:	3b01      	subs	r3, #1
					voices[i].adsr.released = 1;
 800117c:	2001      	movs	r0, #1
 800117e:	f882 002d 	strb.w	r0, [r2, #45]	@ 0x2d
					brojAktiviranihTipki--;
 8001182:	700b      	strb	r3, [r1, #0]
	}
 8001184:	e7af      	b.n	80010e6 <HAL_UART_RxCpltCallback+0x3e>
			for (int i = 0; i < POLYNUM; ++i) {
 8001186:	2001      	movs	r0, #1
 8001188:	e7f1      	b.n	800116e <HAL_UART_RxCpltCallback+0xc6>
			for (int i = 0; i < POLYNUM; ++i) {
 800118a:	2601      	movs	r6, #1
 800118c:	e7c0      	b.n	8001110 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 800118e:	2002      	movs	r0, #2
 8001190:	e7ed      	b.n	800116e <HAL_UART_RxCpltCallback+0xc6>
			for (int i = 0; i < POLYNUM; ++i) {
 8001192:	2602      	movs	r6, #2
 8001194:	e7bc      	b.n	8001110 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 8001196:	2003      	movs	r0, #3
 8001198:	e7e9      	b.n	800116e <HAL_UART_RxCpltCallback+0xc6>
			for (int i = 0; i < POLYNUM; ++i) {
 800119a:	2603      	movs	r6, #3
 800119c:	e7b8      	b.n	8001110 <HAL_UART_RxCpltCallback+0x68>
			for (int i = 0; i < POLYNUM; ++i) {
 800119e:	2004      	movs	r0, #4
 80011a0:	e7e5      	b.n	800116e <HAL_UART_RxCpltCallback+0xc6>
			for (int i = 0; i < POLYNUM; ++i) {
 80011a2:	2604      	movs	r6, #4
 80011a4:	e7b4      	b.n	8001110 <HAL_UART_RxCpltCallback+0x68>
 80011a6:	bf00      	nop
 80011a8:	200009d0 	.word	0x200009d0
 80011ac:	20000080 	.word	0x20000080
 80011b0:	20000088 	.word	0x20000088
 80011b4:	2000007e 	.word	0x2000007e

080011b8 <ArangeSamplesInBuff>:

	////////////////////////////////////////////////////

	void ArangeSamplesInBuff(int dioBuffera) {
 80011b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011bc:	ed2d 8b02 	vpush	{d8}
		uint32_t accFaze_uw;
		uint32_t sumSample_uw = 0; //sadrzi ukupnu vrijednost svih sampla koja se dijeli s brojem aktiviranih tipki

		if (dioBuffera == QUARTER_BUFFER_SIZE)   // prvi  dio
 80011c0:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
		{
			indeksRadnogPolja_uw = 0;
 80011c4:	f8df 9144 	ldr.w	r9, [pc, #324]	@ 800130c <ArangeSamplesInBuff+0x154>
	void ArangeSamplesInBuff(int dioBuffera) {
 80011c8:	b087      	sub	sp, #28
 80011ca:	4682      	mov	sl, r0
		if (dioBuffera == QUARTER_BUFFER_SIZE)   // prvi  dio
 80011cc:	f000 808f 	beq.w	80012ee <ArangeSamplesInBuff+0x136>
		}
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 80011d0:	f8d9 2000 	ldr.w	r2, [r9]
 80011d4:	4290      	cmp	r0, r2
 80011d6:	d95b      	bls.n	8001290 <ArangeSamplesInBuff+0xd8>
 80011d8:	4d47      	ldr	r5, [pc, #284]	@ (80012f8 <ArangeSamplesInBuff+0x140>)
		{  //Ogranicavanje rubnog uvjeta
			{
				for (volatile int i = 0; i < POLYNUM; ++i) {

						while (voices[i].accFaze_f + voices[i].pomakUTablici_f > TABLE_SIZE) {
 80011da:	ed9f 8a48 	vldr	s16, [pc, #288]	@ 80012fc <ArangeSamplesInBuff+0x144>
								stanjeTipki[i] = 0;


							} else {
								accFaze_uw = round(voices[i].accFaze_f);
								uint16_t sample_ui = CURRENT_LUT[accFaze_uw];
 80011de:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8001310 <ArangeSamplesInBuff+0x158>
								stanjeTipki[i] = 0;
 80011e2:	4f47      	ldr	r7, [pc, #284]	@ (8001300 <ArangeSamplesInBuff+0x148>)
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 80011e4:	2600      	movs	r6, #0
				for (volatile int i = 0; i < POLYNUM; ++i) {
 80011e6:	2300      	movs	r3, #0
 80011e8:	9305      	str	r3, [sp, #20]
 80011ea:	9b05      	ldr	r3, [sp, #20]
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	dc40      	bgt.n	8001272 <ArangeSamplesInBuff+0xba>
						while (voices[i].accFaze_f + voices[i].pomakUTablici_f > TABLE_SIZE) {
 80011f0:	2434      	movs	r4, #52	@ 0x34
 80011f2:	9a05      	ldr	r2, [sp, #20]
 80011f4:	9b05      	ldr	r3, [sp, #20]
 80011f6:	fb04 5202 	mla	r2, r4, r2, r5
 80011fa:	edd2 7a04 	vldr	s15, [r2, #16]
 80011fe:	fb04 5303 	mla	r3, r4, r3, r5
 8001202:	e010      	b.n	8001226 <ArangeSamplesInBuff+0x6e>
							voices[i].accFaze_f -= TABLE_SIZE;
 8001204:	9b05      	ldr	r3, [sp, #20]
						while (voices[i].accFaze_f + voices[i].pomakUTablici_f > TABLE_SIZE) {
 8001206:	9905      	ldr	r1, [sp, #20]
 8001208:	9a05      	ldr	r2, [sp, #20]
							voices[i].accFaze_f -= TABLE_SIZE;
 800120a:	fb04 5303 	mla	r3, r4, r3, r5
 800120e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001212:	ee77 7ac8 	vsub.f32	s15, s15, s16
						while (voices[i].accFaze_f + voices[i].pomakUTablici_f > TABLE_SIZE) {
 8001216:	fb04 5101 	mla	r1, r4, r1, r5
							voices[i].accFaze_f -= TABLE_SIZE;
 800121a:	edc3 7a04 	vstr	s15, [r3, #16]
						while (voices[i].accFaze_f + voices[i].pomakUTablici_f > TABLE_SIZE) {
 800121e:	edd1 7a04 	vldr	s15, [r1, #16]
 8001222:	fb04 5302 	mla	r3, r4, r2, r5
 8001226:	ed93 7a03 	vldr	s14, [r3, #12]
 800122a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800122e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	dce5      	bgt.n	8001204 <ArangeSamplesInBuff+0x4c>
						voices[i].accFaze_f += voices[i].pomakUTablici_f;
 8001238:	9905      	ldr	r1, [sp, #20]
 800123a:	9b05      	ldr	r3, [sp, #20]
						if (voices[i].adsr.state == offState) {
 800123c:	9a05      	ldr	r2, [sp, #20]
						voices[i].accFaze_f += voices[i].pomakUTablici_f;
 800123e:	fb04 5303 	mla	r3, r4, r3, r5
 8001242:	fb04 5101 	mla	r1, r4, r1, r5
 8001246:	edd3 7a04 	vldr	s15, [r3, #16]
 800124a:	ed91 7a03 	vldr	s14, [r1, #12]
						if (voices[i].adsr.state == offState) {
 800124e:	fb04 5202 	mla	r2, r4, r2, r5
						voices[i].accFaze_f += voices[i].pomakUTablici_f;
 8001252:	ee77 7a87 	vadd.f32	s15, s15, s14
						if (voices[i].adsr.state == offState) {
 8001256:	7d12      	ldrb	r2, [r2, #20]
						voices[i].accFaze_f += voices[i].pomakUTablici_f;
 8001258:	edc3 7a04 	vstr	s15, [r3, #16]
						if (voices[i].adsr.state == offState) {
 800125c:	b9ea      	cbnz	r2, 800129a <ArangeSamplesInBuff+0xe2>
								stanjeTipki[i] = 0;
 800125e:	9905      	ldr	r1, [sp, #20]
				for (volatile int i = 0; i < POLYNUM; ++i) {
 8001260:	9b05      	ldr	r3, [sp, #20]
								stanjeTipki[i] = 0;
 8001262:	547a      	strb	r2, [r7, r1]
				for (volatile int i = 0; i < POLYNUM; ++i) {
 8001264:	3301      	adds	r3, #1
 8001266:	9305      	str	r3, [sp, #20]
 8001268:	9b05      	ldr	r3, [sp, #20]
 800126a:	2b05      	cmp	r3, #5
 800126c:	ddc1      	ble.n	80011f2 <ArangeSamplesInBuff+0x3a>

								sumSample_uw += processedSample_ui;
							}
				}

				WorkingBuffer[indeksRadnogPolja_uw] = sumSample_uw / POLYNUM;
 800126e:	f8d9 2000 	ldr.w	r2, [r9]
 8001272:	4b24      	ldr	r3, [pc, #144]	@ (8001304 <ArangeSamplesInBuff+0x14c>)
 8001274:	fba3 1306 	umull	r1, r3, r3, r6
 8001278:	4923      	ldr	r1, [pc, #140]	@ (8001308 <ArangeSamplesInBuff+0x150>)
 800127a:	089b      	lsrs	r3, r3, #2

				if (indeksRadnogPolja_uw < HALF_BUFFER_SIZE)
 800127c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
				WorkingBuffer[indeksRadnogPolja_uw] = sumSample_uw / POLYNUM;
 8001280:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
				if (indeksRadnogPolja_uw < HALF_BUFFER_SIZE)
 8001284:	d22c      	bcs.n	80012e0 <ArangeSamplesInBuff+0x128>
					indeksRadnogPolja_uw++;
 8001286:	3201      	adds	r2, #1
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 8001288:	4552      	cmp	r2, sl
					indeksRadnogPolja_uw++;
 800128a:	f8c9 2000 	str.w	r2, [r9]
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 800128e:	d3aa      	bcc.n	80011e6 <ArangeSamplesInBuff+0x2e>

			}

		}
	}
 8001290:	b007      	add	sp, #28
 8001292:	ecbd 8b02 	vpop	{d8}
 8001296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
								accFaze_uw = round(voices[i].accFaze_f);
 800129a:	9b05      	ldr	r3, [sp, #20]
 800129c:	fb04 5303 	mla	r3, r4, r3, r5
 80012a0:	6918      	ldr	r0, [r3, #16]
 80012a2:	f7ff f8fd 	bl	80004a0 <__aeabi_f2d>
 80012a6:	ec41 0b10 	vmov	d0, r0, r1
 80012aa:	f002 fe49 	bl	8003f40 <round>
								uint16_t processedSample_ui = ADSR_Update(voices[i].adsr,
 80012ae:	9b05      	ldr	r3, [sp, #20]
								accFaze_uw = round(voices[i].accFaze_f);
 80012b0:	ec51 0b10 	vmov	r0, r1, d0
								uint16_t processedSample_ui = ADSR_Update(voices[i].adsr,
 80012b4:	fb04 5b03 	mla	fp, r4, r3, r5
								accFaze_uw = round(voices[i].accFaze_f);
 80012b8:	f7ff fc0c 	bl	8000ad4 <__aeabi_d2uiz>
								uint16_t processedSample_ui = ADSR_Update(voices[i].adsr,
 80012bc:	f10b 0224 	add.w	r2, fp, #36	@ 0x24
								accFaze_uw = round(voices[i].accFaze_f);
 80012c0:	4684      	mov	ip, r0
								uint16_t processedSample_ui = ADSR_Update(voices[i].adsr,
 80012c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012c4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80012c8:	f838 c01c 	ldrh.w	ip, [r8, ip, lsl #1]
 80012cc:	f8cd c00c 	str.w	ip, [sp, #12]
 80012d0:	f10b 0314 	add.w	r3, fp, #20
 80012d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d6:	f7ff fdf3 	bl	8000ec0 <ADSR_Update>
				for (volatile int i = 0; i < POLYNUM; ++i) {
 80012da:	9b05      	ldr	r3, [sp, #20]
								sumSample_uw += processedSample_ui;
 80012dc:	4406      	add	r6, r0
 80012de:	e7c1      	b.n	8001264 <ArangeSamplesInBuff+0xac>
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 80012e0:	4592      	cmp	sl, r2
 80012e2:	d880      	bhi.n	80011e6 <ArangeSamplesInBuff+0x2e>
	}
 80012e4:	b007      	add	sp, #28
 80012e6:	ecbd 8b02 	vpop	{d8}
 80012ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			indeksRadnogPolja_uw = 0;
 80012ee:	2200      	movs	r2, #0
 80012f0:	f8c9 2000 	str.w	r2, [r9]
		while (indeksRadnogPolja_uw < dioBuffera) //priprema radnog buffera HALF_BUF ili FULL_BUF
 80012f4:	e770      	b.n	80011d8 <ArangeSamplesInBuff+0x20>
 80012f6:	bf00      	nop
 80012f8:	20000088 	.word	0x20000088
 80012fc:	45000000 	.word	0x45000000
 8001300:	20000080 	.word	0x20000080
 8001304:	aaaaaaab 	.word	0xaaaaaaab
 8001308:	200001c0 	.word	0x200001c0
 800130c:	200009c8 	.word	0x200009c8
 8001310:	08004358 	.word	0x08004358

08001314 <HAL_I2S_TxHalfCpltCallback>:
	void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s2) {
 8001314:	b508      	push	{r3, lr}
		ArangeSamplesInBuff(QUARTER_BUFFER_SIZE);
 8001316:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800131a:	f7ff ff4d 	bl	80011b8 <ArangeSamplesInBuff>
		ADCGain = 0.2f;
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 8001320:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001364 <HAL_I2S_TxHalfCpltCallback+0x50>
 8001324:	4910      	ldr	r1, [pc, #64]	@ (8001368 <HAL_I2S_TxHalfCpltCallback+0x54>)
 8001326:	4811      	ldr	r0, [pc, #68]	@ (800136c <HAL_I2S_TxHalfCpltCallback+0x58>)
 8001328:	ed83 7a00 	vstr	s14, [r3]
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 800132c:	f501 6c80 	add.w	ip, r1, #1024	@ 0x400
			temp_w = (WorkingBuffer[i]);
 8001330:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8001334:	ee07 3a90 	vmov	s15, r3
			dma_out[j] = (ADCGain * temp_w);
 8001338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800133c:	2200      	movs	r2, #0
 800133e:	ee67 7a87 	vmul.f32	s15, s15, s14
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 8001342:	458c      	cmp	ip, r1
			dma_out[j] = (ADCGain * temp_w);
 8001344:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001348:	ee17 3a90 	vmov	r3, s15
 800134c:	b21b      	sxth	r3, r3
 800134e:	f363 020f 	bfi	r2, r3, #0, #16
 8001352:	f363 421f 	bfi	r2, r3, #16, #16
 8001356:	f840 2f04 	str.w	r2, [r0, #4]!
		for (int i = 0; i < QUARTER_BUFFER_SIZE; i++) {
 800135a:	d1e9      	bne.n	8001330 <HAL_I2S_TxHalfCpltCallback+0x1c>
	}
 800135c:	bd08      	pop	{r3, pc}
 800135e:	bf00      	nop
 8001360:	200009c0 	.word	0x200009c0
 8001364:	3e4ccccd 	.word	0x3e4ccccd
 8001368:	200001be 	.word	0x200001be
 800136c:	200009d4 	.word	0x200009d4

08001370 <HAL_I2S_TxCpltCallback>:
	void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s2) {
 8001370:	b508      	push	{r3, lr}
		ArangeSamplesInBuff(HALF_BUFFER_SIZE);
 8001372:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001376:	f7ff ff1f 	bl	80011b8 <ArangeSamplesInBuff>
		ADCGain = 0.2f;
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_I2S_TxCpltCallback+0x4c>)
 800137c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80013c0 <HAL_I2S_TxCpltCallback+0x50>
 8001380:	4910      	ldr	r1, [pc, #64]	@ (80013c4 <HAL_I2S_TxCpltCallback+0x54>)
 8001382:	4811      	ldr	r0, [pc, #68]	@ (80013c8 <HAL_I2S_TxCpltCallback+0x58>)
 8001384:	ed83 7a00 	vstr	s14, [r3]
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 8001388:	f501 6c80 	add.w	ip, r1, #1024	@ 0x400
			temp_w = (WorkingBuffer[i]);
 800138c:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8001390:	ee07 3a90 	vmov	s15, r3
			dma_out[j] = (ADCGain * temp_w);
 8001394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001398:	2200      	movs	r2, #0
 800139a:	ee67 7a87 	vmul.f32	s15, s15, s14
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 800139e:	458c      	cmp	ip, r1
			dma_out[j] = (ADCGain * temp_w);
 80013a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	f363 020f 	bfi	r2, r3, #0, #16
 80013ae:	f363 421f 	bfi	r2, r3, #16, #16
 80013b2:	f840 2f04 	str.w	r2, [r0, #4]!
		for (int i = QUARTER_BUFFER_SIZE; i < HALF_BUFFER_SIZE; i++) {
 80013b6:	d1e9      	bne.n	800138c <HAL_I2S_TxCpltCallback+0x1c>
	}
 80013b8:	bd08      	pop	{r3, pc}
 80013ba:	bf00      	nop
 80013bc:	200009c0 	.word	0x200009c0
 80013c0:	3e4ccccd 	.word	0x3e4ccccd
 80013c4:	200005be 	.word	0x200005be
 80013c8:	200011d4 	.word	0x200011d4

080013cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013cc:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ce:	2300      	movs	r3, #0
{
 80013d0:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d2:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80013d6:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013da:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80013de:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	4920      	ldr	r1, [pc, #128]	@ (8001464 <SystemClock_Config+0x98>)
 80013e4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e6:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e8:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001468 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ec:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80013f0:	6408      	str	r0, [r1, #64]	@ 0x40
 80013f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80013f4:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80013f8:	9101      	str	r1, [sp, #4]
 80013fa:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013fc:	9302      	str	r3, [sp, #8]
 80013fe:	6813      	ldr	r3, [r2, #0]
 8001400:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001408:	2001      	movs	r0, #1
 800140a:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800140e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001412:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001416:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001418:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800141c:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800141e:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001422:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001424:	2104      	movs	r1, #4
 8001426:	2002      	movs	r0, #2
 8001428:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 800142c:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 800142e:	2360      	movs	r3, #96	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001430:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001432:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001434:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001436:	f001 fd91 	bl	8002f5c <HAL_RCC_OscConfig>
 800143a:	b108      	cbz	r0, 8001440 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800143c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
			/* User can add his own implementation to report the HAL error return Ovojnica */
			__disable_irq();
			while (1) {
 800143e:	e7fe      	b.n	800143e <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001440:	210f      	movs	r1, #15
 8001442:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001444:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001448:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800144c:	a803      	add	r0, sp, #12
 800144e:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001450:	e9cd 3205 	strd	r3, r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001454:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001456:	f001 ff97 	bl	8003388 <HAL_RCC_ClockConfig>
 800145a:	b108      	cbz	r0, 8001460 <SystemClock_Config+0x94>
 800145c:	b672      	cpsid	i
			while (1) {
 800145e:	e7fe      	b.n	800145e <SystemClock_Config+0x92>
}
 8001460:	b014      	add	sp, #80	@ 0x50
 8001462:	bd10      	pop	{r4, pc}
 8001464:	40023800 	.word	0x40023800
 8001468:	40007000 	.word	0x40007000

0800146c <main>:
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001470:	2400      	movs	r4, #0
  HAL_Init();
 8001472:	f000 fb45 	bl	8001b00 <HAL_Init>
  SystemClock_Config();
 8001476:	f7ff ffa9 	bl	80013cc <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147a:	4b75      	ldr	r3, [pc, #468]	@ (8001650 <main+0x1e4>)
 800147c:	9403      	str	r4, [sp, #12]
 800147e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
  hi2s2.Instance = SPI2;
 8001480:	4d74      	ldr	r5, [pc, #464]	@ (8001654 <main+0x1e8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001482:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8001486:	6319      	str	r1, [r3, #48]	@ 0x30
 8001488:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800148a:	f000 0080 	and.w	r0, r0, #128	@ 0x80
 800148e:	9003      	str	r0, [sp, #12]
 8001490:	9803      	ldr	r0, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	9404      	str	r4, [sp, #16]
 8001494:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001496:	f040 0001 	orr.w	r0, r0, #1
 800149a:	6318      	str	r0, [r3, #48]	@ 0x30
 800149c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800149e:	f000 0001 	and.w	r0, r0, #1
 80014a2:	9004      	str	r0, [sp, #16]
 80014a4:	9804      	ldr	r0, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	9405      	str	r4, [sp, #20]
 80014a8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014aa:	f040 0002 	orr.w	r0, r0, #2
 80014ae:	6318      	str	r0, [r3, #48]	@ 0x30
 80014b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014b2:	f000 0002 	and.w	r0, r0, #2
 80014b6:	9005      	str	r0, [sp, #20]
 80014b8:	9805      	ldr	r0, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ba:	9401      	str	r4, [sp, #4]
 80014bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014be:	f440 1000 	orr.w	r0, r0, #2097152	@ 0x200000
 80014c2:	6318      	str	r0, [r3, #48]	@ 0x30
 80014c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014c6:	f400 1000 	and.w	r0, r0, #2097152	@ 0x200000
 80014ca:	9001      	str	r0, [sp, #4]
 80014cc:	9801      	ldr	r0, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014ce:	9402      	str	r4, [sp, #8]
 80014d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014d2:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 80014d6:	6318      	str	r0, [r3, #48]	@ 0x30
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80014de:	4622      	mov	r2, r4
 80014e0:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014e2:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80014e4:	200f      	movs	r0, #15
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014e6:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80014e8:	f000 fe20 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80014ec:	200f      	movs	r0, #15
 80014ee:	f000 fe59 	bl	80021a4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014f2:	4622      	mov	r2, r4
 80014f4:	4621      	mov	r1, r4
 80014f6:	2038      	movs	r0, #56	@ 0x38
 80014f8:	f000 fe18 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014fc:	2038      	movs	r0, #56	@ 0x38
 80014fe:	f000 fe51 	bl	80021a4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001502:	4622      	mov	r2, r4
 8001504:	4621      	mov	r1, r4
 8001506:	203a      	movs	r0, #58	@ 0x3a
 8001508:	f000 fe10 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800150c:	203a      	movs	r0, #58	@ 0x3a
 800150e:	f000 fe49 	bl	80021a4 <HAL_NVIC_EnableIRQ>
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001512:	4a51      	ldr	r2, [pc, #324]	@ (8001658 <main+0x1ec>)
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001514:	622c      	str	r4, [r5, #32]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800151a:	e9c5 2300 	strd	r2, r3, [r5]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 800151e:	2601      	movs	r6, #1
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001520:	f64a 4344 	movw	r3, #44100	@ 0xac44
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001524:	4628      	mov	r0, r5
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8001526:	e9c5 4602 	strd	r4, r6, [r5, #8]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800152a:	e9c5 4304 	strd	r4, r3, [r5, #16]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800152e:	e9c5 4406 	strd	r4, r4, [r5, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001532:	f001 fa25 	bl	8002980 <HAL_I2S_Init>
 8001536:	b108      	cbz	r0, 800153c <main+0xd0>
 8001538:	b672      	cpsid	i
			while (1) {
 800153a:	e7fe      	b.n	800153a <main+0xce>
  hadc1.Instance = ADC1;
 800153c:	4c47      	ldr	r4, [pc, #284]	@ (800165c <main+0x1f0>)
 800153e:	4b48      	ldr	r3, [pc, #288]	@ (8001660 <main+0x1f4>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001540:	4a48      	ldr	r2, [pc, #288]	@ (8001664 <main+0x1f8>)
  hadc1.Instance = ADC1;
 8001542:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001544:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001548:	e9c4 3001 	strd	r3, r0, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800154c:	e9cd 0007 	strd	r0, r0, [sp, #28]
 8001550:	9006      	str	r0, [sp, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001552:	f884 0020 	strb.w	r0, [r4, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001556:	60e0      	str	r0, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001558:	6160      	str	r0, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800155a:	9009      	str	r0, [sp, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800155c:	2300      	movs	r3, #0
  hadc1.Init.NbrOfConversion = 2;
 800155e:	2702      	movs	r7, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001560:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001562:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
  hadc1.Init.ScanConvMode = ENABLE;
 8001566:	6126      	str	r6, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001568:	7626      	strb	r6, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800156a:	f884 6030 	strb.w	r6, [r4, #48]	@ 0x30
  hadc1.Init.NbrOfConversion = 2;
 800156e:	61e7      	str	r7, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001570:	f000 faf2 	bl	8001b58 <HAL_ADC_Init>
 8001574:	b108      	cbz	r0, 800157a <main+0x10e>
 8001576:	b672      	cpsid	i
			while (1) {
 8001578:	e7fe      	b.n	8001578 <main+0x10c>
  sConfig.Channel = ADC_CHANNEL_0;
 800157a:	2200      	movs	r2, #0
 800157c:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800157e:	a906      	add	r1, sp, #24
 8001580:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8001582:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001586:	9708      	str	r7, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001588:	f000 fd06 	bl	8001f98 <HAL_ADC_ConfigChannel>
 800158c:	b108      	cbz	r0, 8001592 <main+0x126>
 800158e:	b672      	cpsid	i
			while (1) {
 8001590:	e7fe      	b.n	8001590 <main+0x124>
  sConfig.Channel = ADC_CHANNEL_1;
 8001592:	2201      	movs	r2, #1
 8001594:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001596:	a906      	add	r1, sp, #24
 8001598:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800159a:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800159e:	f000 fcfb 	bl	8001f98 <HAL_ADC_ConfigChannel>
 80015a2:	b9b0      	cbnz	r0, 80015d2 <main+0x166>
  huart1.Instance = USART1;
 80015a4:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 8001694 <main+0x228>
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015a8:	e9c8 0002 	strd	r0, r0, [r8, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ac:	e9c8 0006 	strd	r0, r0, [r8, #24]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015b0:	f8c8 0010 	str.w	r0, [r8, #16]
  huart1.Init.BaudRate = 31250;
 80015b4:	482c      	ldr	r0, [pc, #176]	@ (8001668 <main+0x1fc>)
 80015b6:	f647 2312 	movw	r3, #31250	@ 0x7a12
 80015ba:	e9c8 0300 	strd	r0, r3, [r8]
  huart1.Init.Mode = UART_MODE_RX;
 80015be:	2304      	movs	r3, #4
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015c0:	4640      	mov	r0, r8
  huart1.Init.Mode = UART_MODE_RX;
 80015c2:	f8c8 3014 	str.w	r3, [r8, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015c6:	f002 f873 	bl	80036b0 <HAL_UART_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	b118      	cbz	r0, 80015d6 <main+0x16a>
 80015ce:	b672      	cpsid	i
			while (1) {
 80015d0:	e7fe      	b.n	80015d0 <main+0x164>
 80015d2:	b672      	cpsid	i
 80015d4:	e7fe      	b.n	80015d4 <main+0x168>
  hi2c1.Instance = I2C1;
 80015d6:	4825      	ldr	r0, [pc, #148]	@ (800166c <main+0x200>)
  hi2c1.Init.ClockSpeed = 100000;
 80015d8:	4925      	ldr	r1, [pc, #148]	@ (8001670 <main+0x204>)
  hi2c1.Init.OwnAddress1 = 0;
 80015da:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.OwnAddress2 = 0;
 80015de:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e2:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <main+0x208>)
 80015e8:	e9c0 1300 	strd	r1, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015f0:	6103      	str	r3, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015f2:	f001 f8fd 	bl	80027f0 <HAL_I2C_Init>
 80015f6:	4603      	mov	r3, r0
 80015f8:	b108      	cbz	r0, 80015fe <main+0x192>
 80015fa:	b672      	cpsid	i
			while (1) {
 80015fc:	e7fe      	b.n	80015fc <main+0x190>
  huart2.Instance = USART2;
 80015fe:	481e      	ldr	r0, [pc, #120]	@ (8001678 <main+0x20c>)
  huart2.Init.BaudRate = 2000000;
 8001600:	4a1e      	ldr	r2, [pc, #120]	@ (800167c <main+0x210>)
  huart2.Init.Parity = UART_PARITY_NONE;
 8001602:	6103      	str	r3, [r0, #16]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001604:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001608:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.BaudRate = 2000000;
 800160c:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <main+0x214>)
 800160e:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX;
 8001612:	2308      	movs	r3, #8
 8001614:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001616:	f002 f84b 	bl	80036b0 <HAL_UART_Init>
 800161a:	b108      	cbz	r0, 8001620 <main+0x1b4>
 800161c:	b672      	cpsid	i
			while (1) {
 800161e:	e7fe      	b.n	800161e <main+0x1b2>
			HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) dma_out, FULL_BUFFER_SIZE);
 8001620:	4918      	ldr	r1, [pc, #96]	@ (8001684 <main+0x218>)
 8001622:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001626:	4628      	mov	r0, r5
 8001628:	f001 fa56 	bl	8002ad8 <HAL_I2S_Transmit_DMA>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1_buf, ADC_BUFFER_SIZE);
 800162c:	4916      	ldr	r1, [pc, #88]	@ (8001688 <main+0x21c>)
 800162e:	463a      	mov	r2, r7
 8001630:	4620      	mov	r0, r4
 8001632:	f000 fb3d 	bl	8001cb0 <HAL_ADC_Start_DMA>
			HAL_UART_Receive_DMA(&huart1, rxBuff, 3);
 8001636:	4915      	ldr	r1, [pc, #84]	@ (800168c <main+0x220>)
 8001638:	2203      	movs	r2, #3
 800163a:	4640      	mov	r0, r8
 800163c:	f002 fbee 	bl	8003e1c <HAL_UART_Receive_DMA>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);  //LED za debug
 8001640:	4813      	ldr	r0, [pc, #76]	@ (8001690 <main+0x224>)
 8001642:	4632      	mov	r2, r6
 8001644:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001648:	f001 f8ce 	bl	80027e8 <HAL_GPIO_WritePin>
			while (1) {
 800164c:	e7fe      	b.n	800164c <main+0x1e0>
 800164e:	bf00      	nop
 8001650:	40023800 	.word	0x40023800
 8001654:	20001b28 	.word	0x20001b28
 8001658:	40003800 	.word	0x40003800
 800165c:	20001c28 	.word	0x20001c28
 8001660:	40012000 	.word	0x40012000
 8001664:	0f000001 	.word	0x0f000001
 8001668:	40011000 	.word	0x40011000
 800166c:	20001b70 	.word	0x20001b70
 8001670:	40005400 	.word	0x40005400
 8001674:	000186a0 	.word	0x000186a0
 8001678:	20001a38 	.word	0x20001a38
 800167c:	40004400 	.word	0x40004400
 8001680:	001e8480 	.word	0x001e8480
 8001684:	200009d8 	.word	0x200009d8
 8001688:	200009d4 	.word	0x200009d4
 800168c:	200009d0 	.word	0x200009d0
 8001690:	40020800 	.word	0x40020800
 8001694:	20001a80 	.word	0x20001a80

08001698 <Error_Handler>:
 8001698:	b672      	cpsid	i
			while (1) {
 800169a:	e7fe      	b.n	800169a <Error_Handler+0x2>

0800169c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800169c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169e:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <HAL_MspInit+0x34>)
 80016a0:	2100      	movs	r1, #0
 80016a2:	9100      	str	r1, [sp, #0]
 80016a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80016aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80016ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016ae:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80016b2:	9200      	str	r2, [sp, #0]
 80016b4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b6:	9101      	str	r1, [sp, #4]
 80016b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016ba:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016be:	641a      	str	r2, [r3, #64]	@ 0x40
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	b002      	add	sp, #8
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800

080016d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80016d6:	4b29      	ldr	r3, [pc, #164]	@ (800177c <HAL_ADC_MspInit+0xa8>)
 80016d8:	6802      	ldr	r2, [r0, #0]
{
 80016da:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80016de:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80016e4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80016e8:	9406      	str	r4, [sp, #24]
  if(hadc->Instance==ADC1)
 80016ea:	d001      	beq.n	80016f0 <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80016ec:	b008      	add	sp, #32
 80016ee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016f0:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 80016f4:	9400      	str	r4, [sp, #0]
 80016f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80016f8:	4e21      	ldr	r6, [pc, #132]	@ (8001780 <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80016fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8001700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001702:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001706:	9200      	str	r2, [sp, #0]
 8001708:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	9401      	str	r4, [sp, #4]
 800170c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800170e:	f042 0201 	orr.w	r2, r2, #1
 8001712:	631a      	str	r2, [r3, #48]	@ 0x30
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800171c:	2203      	movs	r2, #3
 800171e:	2303      	movs	r3, #3
 8001720:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	a902      	add	r1, sp, #8
 8001724:	4817      	ldr	r0, [pc, #92]	@ (8001784 <HAL_ADC_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001726:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	f000 ff66 	bl	80025fc <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001730:	4a15      	ldr	r2, [pc, #84]	@ (8001788 <HAL_ADC_MspInit+0xb4>)
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001732:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001734:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001738:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800173c:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800173e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001742:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001746:	e9c6 2305 	strd	r2, r3, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800174a:	4630      	mov	r0, r6
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800174c:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001750:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001754:	e9c6 3407 	strd	r3, r4, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001758:	f000 fd4c 	bl	80021f4 <HAL_DMA_Init>
 800175c:	b958      	cbnz	r0, 8001776 <HAL_ADC_MspInit+0xa2>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800175e:	2200      	movs	r2, #0
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001760:	63ae      	str	r6, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001762:	4611      	mov	r1, r2
 8001764:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001766:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001768:	f000 fce0 	bl	800212c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800176c:	2012      	movs	r0, #18
 800176e:	f000 fd19 	bl	80021a4 <HAL_NVIC_EnableIRQ>
}
 8001772:	b008      	add	sp, #32
 8001774:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001776:	f7ff ff8f 	bl	8001698 <Error_Handler>
 800177a:	e7f0      	b.n	800175e <HAL_ADC_MspInit+0x8a>
 800177c:	40012000 	.word	0x40012000
 8001780:	20001bc4 	.word	0x20001bc4
 8001784:	40020000 	.word	0x40020000
 8001788:	40026410 	.word	0x40026410

0800178c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800178c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800178e:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <HAL_I2C_MspInit+0x64>)
 8001790:	6802      	ldr	r2, [r0, #0]
{
 8001792:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8001796:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800179c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80017a0:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 80017a2:	d001      	beq.n	80017a8 <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017a4:	b009      	add	sp, #36	@ 0x24
 80017a6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4d12      	ldr	r5, [pc, #72]	@ (80017f4 <HAL_I2C_MspInit+0x68>)
 80017aa:	9400      	str	r4, [sp, #0]
 80017ac:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ae:	4812      	ldr	r0, [pc, #72]	@ (80017f8 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	632b      	str	r3, [r5, #48]	@ 0x30
 80017b6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017be:	22c0      	movs	r2, #192	@ 0xc0
 80017c0:	2312      	movs	r3, #18
 80017c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ca:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017cc:	2304      	movs	r3, #4
 80017ce:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d0:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d2:	f000 ff13 	bl	80025fc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d6:	9401      	str	r4, [sp, #4]
 80017d8:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80017da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017de:	642b      	str	r3, [r5, #64]	@ 0x40
 80017e0:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80017e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e6:	9301      	str	r3, [sp, #4]
 80017e8:	9b01      	ldr	r3, [sp, #4]
}
 80017ea:	b009      	add	sp, #36	@ 0x24
 80017ec:	bd30      	pop	{r4, r5, pc}
 80017ee:	bf00      	nop
 80017f0:	40005400 	.word	0x40005400
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020400 	.word	0x40020400

080017fc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80017fc:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  if(hi2s->Instance==SPI2)
 80017fe:	4a32      	ldr	r2, [pc, #200]	@ (80018c8 <HAL_I2S_MspInit+0xcc>)
 8001800:	6801      	ldr	r1, [r0, #0]
{
 8001802:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	2300      	movs	r3, #0
  if(hi2s->Instance==SPI2)
 8001806:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800180c:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001810:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	9306      	str	r3, [sp, #24]
  if(hi2s->Instance==SPI2)
 8001816:	d001      	beq.n	800181c <HAL_I2S_MspInit+0x20>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001818:	b00e      	add	sp, #56	@ 0x38
 800181a:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800181c:	2201      	movs	r2, #1
 800181e:	2319      	movs	r3, #25
 8001820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001824:	4604      	mov	r4, r0
 8001826:	22d6      	movs	r2, #214	@ 0xd6
 8001828:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800182a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800182c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001830:	f001 fe68 	bl	8003504 <HAL_RCCEx_PeriphCLKConfig>
 8001834:	2800      	cmp	r0, #0
 8001836:	d141      	bne.n	80018bc <HAL_I2S_MspInit+0xc0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001838:	4b24      	ldr	r3, [pc, #144]	@ (80018cc <HAL_I2S_MspInit+0xd0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	4825      	ldr	r0, [pc, #148]	@ (80018d0 <HAL_I2S_MspInit+0xd4>)
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800183c:	4d25      	ldr	r5, [pc, #148]	@ (80018d4 <HAL_I2S_MspInit+0xd8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800183e:	2600      	movs	r6, #0
 8001840:	9600      	str	r6, [sp, #0]
 8001842:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001844:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001848:	641a      	str	r2, [r3, #64]	@ 0x40
 800184a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800184c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001850:	9200      	str	r2, [sp, #0]
 8001852:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001854:	9601      	str	r6, [sp, #4]
 8001856:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001858:	f042 0202 	orr.w	r2, r2, #2
 800185c:	631a      	str	r2, [r3, #48]	@ 0x30
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 8001866:	f44f 4214 	mov.w	r2, #37888	@ 0x9400
 800186a:	2302      	movs	r3, #2
 800186c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001870:	2200      	movs	r2, #0
 8001872:	2300      	movs	r3, #0
 8001874:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800187a:	2305      	movs	r3, #5
 800187c:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187e:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001880:	f000 febc 	bl	80025fc <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001884:	4a14      	ldr	r2, [pc, #80]	@ (80018d8 <HAL_I2S_MspInit+0xdc>)
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001886:	2340      	movs	r3, #64	@ 0x40
 8001888:	e9c5 2600 	strd	r2, r6, [r5]
 800188c:	60ab      	str	r3, [r5, #8]
 800188e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001892:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001896:	e9c5 6203 	strd	r6, r2, [r5, #12]
 800189a:	616b      	str	r3, [r5, #20]
 800189c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80018a4:	4628      	mov	r0, r5
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80018a6:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018aa:	e9c5 6608 	strd	r6, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80018ae:	f000 fca1 	bl	80021f4 <HAL_DMA_Init>
 80018b2:	b930      	cbnz	r0, 80018c2 <HAL_I2S_MspInit+0xc6>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80018b4:	63a5      	str	r5, [r4, #56]	@ 0x38
 80018b6:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 80018b8:	b00e      	add	sp, #56	@ 0x38
 80018ba:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80018bc:	f7ff feec 	bl	8001698 <Error_Handler>
 80018c0:	e7ba      	b.n	8001838 <HAL_I2S_MspInit+0x3c>
      Error_Handler();
 80018c2:	f7ff fee9 	bl	8001698 <Error_Handler>
 80018c6:	e7f5      	b.n	80018b4 <HAL_I2S_MspInit+0xb8>
 80018c8:	40003800 	.word	0x40003800
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40020400 	.word	0x40020400
 80018d4:	20001ac8 	.word	0x20001ac8
 80018d8:	40026070 	.word	0x40026070

080018dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018dc:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 80018de:	6803      	ldr	r3, [r0, #0]
 80018e0:	4a3d      	ldr	r2, [pc, #244]	@ (80019d8 <HAL_UART_MspInit+0xfc>)
{
 80018e2:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 80018e6:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80018ec:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80018f0:	9408      	str	r4, [sp, #32]
  if(huart->Instance==USART1)
 80018f2:	d004      	beq.n	80018fe <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80018f4:	4a39      	ldr	r2, [pc, #228]	@ (80019dc <HAL_UART_MspInit+0x100>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d047      	beq.n	800198a <HAL_UART_MspInit+0xae>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018fa:	b00a      	add	sp, #40	@ 0x28
 80018fc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80018fe:	4b38      	ldr	r3, [pc, #224]	@ (80019e0 <HAL_UART_MspInit+0x104>)
 8001900:	9400      	str	r4, [sp, #0]
 8001902:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001904:	4e37      	ldr	r6, [pc, #220]	@ (80019e4 <HAL_UART_MspInit+0x108>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001906:	f042 0210 	orr.w	r2, r2, #16
 800190a:	645a      	str	r2, [r3, #68]	@ 0x44
 800190c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800190e:	f002 0210 	and.w	r2, r2, #16
 8001912:	9200      	str	r2, [sp, #0]
 8001914:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	9401      	str	r4, [sp, #4]
 8001918:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800191a:	f042 0201 	orr.w	r2, r2, #1
 800191e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001928:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800192c:	2302      	movs	r3, #2
 800192e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001932:	2303      	movs	r3, #3
 8001934:	9307      	str	r3, [sp, #28]
 8001936:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193a:	482b      	ldr	r0, [pc, #172]	@ (80019e8 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001940:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001942:	f000 fe5b 	bl	80025fc <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001946:	4a29      	ldr	r2, [pc, #164]	@ (80019ec <HAL_UART_MspInit+0x110>)
 8001948:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800194c:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001950:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001952:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001956:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800195a:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800195e:	e9c6 2404 	strd	r2, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001962:	e9c6 4306 	strd	r4, r3, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001966:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800196a:	f000 fc43 	bl	80021f4 <HAL_DMA_Init>
 800196e:	2800      	cmp	r0, #0
 8001970:	d12e      	bne.n	80019d0 <HAL_UART_MspInit+0xf4>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001972:	2200      	movs	r2, #0
 8001974:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001976:	63ee      	str	r6, [r5, #60]	@ 0x3c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001978:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800197a:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800197c:	f000 fbd6 	bl	800212c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001980:	2025      	movs	r0, #37	@ 0x25
 8001982:	f000 fc0f 	bl	80021a4 <HAL_NVIC_EnableIRQ>
}
 8001986:	b00a      	add	sp, #40	@ 0x28
 8001988:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800198a:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_UART_MspInit+0x104>)
 800198c:	9402      	str	r4, [sp, #8]
 800198e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	4815      	ldr	r0, [pc, #84]	@ (80019e8 <HAL_UART_MspInit+0x10c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001992:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001996:	641a      	str	r2, [r3, #64]	@ 0x40
 8001998:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800199a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800199e:	9202      	str	r2, [sp, #8]
 80019a0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	9403      	str	r4, [sp, #12]
 80019a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019a6:	f042 0201 	orr.w	r2, r2, #1
 80019aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2203      	movs	r2, #3
 80019b6:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ba:	240c      	movs	r4, #12
 80019bc:	2502      	movs	r5, #2
 80019be:	e9cd 4504 	strd	r4, r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	e9cd 2307 	strd	r2, r3, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f000 fe18 	bl	80025fc <HAL_GPIO_Init>
}
 80019cc:	b00a      	add	sp, #40	@ 0x28
 80019ce:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80019d0:	f7ff fe62 	bl	8001698 <Error_Handler>
 80019d4:	e7cd      	b.n	8001972 <HAL_UART_MspInit+0x96>
 80019d6:	bf00      	nop
 80019d8:	40011000 	.word	0x40011000
 80019dc:	40004400 	.word	0x40004400
 80019e0:	40023800 	.word	0x40023800
 80019e4:	200019d8 	.word	0x200019d8
 80019e8:	40020000 	.word	0x40020000
 80019ec:	40026440 	.word	0x40026440

080019f0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f0:	e7fe      	b.n	80019f0 <NMI_Handler>
 80019f2:	bf00      	nop

080019f4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <HardFault_Handler>
 80019f6:	bf00      	nop

080019f8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <MemManage_Handler>
 80019fa:	bf00      	nop

080019fc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <BusFault_Handler>
 80019fe:	bf00      	nop

08001a00 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <UsageFault_Handler>
 8001a02:	bf00      	nop

08001a04 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop

08001a08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop

08001a0c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop

08001a10 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 b890 	b.w	8001b34 <HAL_IncTick>

08001a14 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001a14:	4801      	ldr	r0, [pc, #4]	@ (8001a1c <DMA1_Stream4_IRQHandler+0x8>)
 8001a16:	f000 bd1b 	b.w	8002450 <HAL_DMA_IRQHandler>
 8001a1a:	bf00      	nop
 8001a1c:	20001ac8 	.word	0x20001ac8

08001a20 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a20:	4801      	ldr	r0, [pc, #4]	@ (8001a28 <ADC_IRQHandler+0x8>)
 8001a22:	f000 b9e7 	b.w	8001df4 <HAL_ADC_IRQHandler>
 8001a26:	bf00      	nop
 8001a28:	20001c28 	.word	0x20001c28

08001a2c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a2c:	4801      	ldr	r0, [pc, #4]	@ (8001a34 <USART1_IRQHandler+0x8>)
 8001a2e:	f001 bffb 	b.w	8003a28 <HAL_UART_IRQHandler>
 8001a32:	bf00      	nop
 8001a34:	20001a80 	.word	0x20001a80

08001a38 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a38:	4801      	ldr	r0, [pc, #4]	@ (8001a40 <DMA2_Stream0_IRQHandler+0x8>)
 8001a3a:	f000 bd09 	b.w	8002450 <HAL_DMA_IRQHandler>
 8001a3e:	bf00      	nop
 8001a40:	20001bc4 	.word	0x20001bc4

08001a44 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a44:	4801      	ldr	r0, [pc, #4]	@ (8001a4c <DMA2_Stream2_IRQHandler+0x8>)
 8001a46:	f000 bd03 	b.w	8002450 <HAL_DMA_IRQHandler>
 8001a4a:	bf00      	nop
 8001a4c:	200019d8 	.word	0x200019d8

08001a50 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a50:	4a03      	ldr	r2, [pc, #12]	@ (8001a60 <SystemInit+0x10>)
 8001a52:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a5a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a5e:	4770      	bx	lr
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a68:	f7ff fff2 	bl	8001a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a6c:	480c      	ldr	r0, [pc, #48]	@ (8001aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a6e:	490d      	ldr	r1, [pc, #52]	@ (8001aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a70:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a74:	e002      	b.n	8001a7c <LoopCopyDataInit>

08001a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7a:	3304      	adds	r3, #4

08001a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a80:	d3f9      	bcc.n	8001a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a82:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a84:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a88:	e001      	b.n	8001a8e <LoopFillZerobss>

08001a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a8c:	3204      	adds	r2, #4

08001a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a90:	d3fb      	bcc.n	8001a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a92:	f002 f9db 	bl	8003e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a96:	f7ff fce9 	bl	800146c <main>
  bx  lr    
 8001a9a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001aa8:	080053b8 	.word	0x080053b8
  ldr r2, =_sbss
 8001aac:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001ab0:	20001dac 	.word	0x20001dac

08001ab4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <DMA1_Stream0_IRQHandler>
	...

08001ab8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aba:	4a0e      	ldr	r2, [pc, #56]	@ (8001af4 <HAL_InitTick+0x3c>)
 8001abc:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <HAL_InitTick+0x40>)
 8001abe:	7812      	ldrb	r2, [r2, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
{
 8001ac2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ac4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ac8:	fbb0 f0f2 	udiv	r0, r0, r2
 8001acc:	fbb3 f0f0 	udiv	r0, r3, r0
 8001ad0:	f000 fb76 	bl	80021c0 <HAL_SYSTICK_Config>
 8001ad4:	b908      	cbnz	r0, 8001ada <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad6:	2d0f      	cmp	r5, #15
 8001ad8:	d901      	bls.n	8001ade <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001ada:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001adc:	bd38      	pop	{r3, r4, r5, pc}
 8001ade:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae8:	f000 fb20 	bl	800212c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aec:	4b03      	ldr	r3, [pc, #12]	@ (8001afc <HAL_InitTick+0x44>)
 8001aee:	4620      	mov	r0, r4
 8001af0:	601d      	str	r5, [r3, #0]
}
 8001af2:	bd38      	pop	{r3, r4, r5, pc}
 8001af4:	20000004 	.word	0x20000004
 8001af8:	20000000 	.word	0x20000000
 8001afc:	20000008 	.word	0x20000008

08001b00 <HAL_Init>:
{
 8001b00:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b02:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <HAL_Init+0x30>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b12:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b1a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	f000 faf3 	bl	8002108 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b22:	200f      	movs	r0, #15
 8001b24:	f7ff ffc8 	bl	8001ab8 <HAL_InitTick>
  HAL_MspInit();
 8001b28:	f7ff fdb8 	bl	800169c <HAL_MspInit>
}
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	bd08      	pop	{r3, pc}
 8001b30:	40023c00 	.word	0x40023c00

08001b34 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001b34:	4a03      	ldr	r2, [pc, #12]	@ (8001b44 <HAL_IncTick+0x10>)
 8001b36:	4b04      	ldr	r3, [pc, #16]	@ (8001b48 <HAL_IncTick+0x14>)
 8001b38:	6811      	ldr	r1, [r2, #0]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	6013      	str	r3, [r2, #0]
}
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	20001c70 	.word	0x20001c70
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001b4c:	4b01      	ldr	r3, [pc, #4]	@ (8001b54 <HAL_GetTick+0x8>)
 8001b4e:	6818      	ldr	r0, [r3, #0]
}
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20001c70 	.word	0x20001c70

08001b58 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	f000 809e 	beq.w	8001c9a <HAL_ADC_Init+0x142>
{
 8001b5e:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b60:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001b62:	4604      	mov	r4, r0
 8001b64:	b13d      	cbz	r5, 8001b76 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b68:	06db      	lsls	r3, r3, #27
 8001b6a:	d50c      	bpl.n	8001b86 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8001b72:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8001b74:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8001b76:	f7ff fdad 	bl	80016d4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001b7a:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8001b7e:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b82:	06db      	lsls	r3, r3, #27
 8001b84:	d4f2      	bmi.n	8001b6c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8001b86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b88:	4a47      	ldr	r2, [pc, #284]	@ (8001ca8 <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8001b8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b8e:	f023 0302 	bic.w	r3, r3, #2
 8001b92:	f043 0302 	orr.w	r3, r3, #2
 8001b96:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b98:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b9a:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b9c:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8001ba0:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ba2:	6851      	ldr	r1, [r2, #4]
 8001ba4:	6860      	ldr	r0, [r4, #4]
 8001ba6:	4301      	orrs	r1, r0
 8001ba8:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001baa:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001bac:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bae:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001bb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001bbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bbe:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bc0:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001bc2:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001bc6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bce:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bd0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	4302      	orrs	r2, r0
 8001bdc:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bde:	4a33      	ldr	r2, [pc, #204]	@ (8001cac <HAL_ADC_Init+0x154>)
 8001be0:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001be2:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001be4:	d051      	beq.n	8001c8a <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001be6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001bea:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001bec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	4311      	orrs	r1, r2
 8001bf2:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001bfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	4302      	orrs	r2, r0
 8001c00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	f022 0202 	bic.w	r2, r2, #2
 8001c08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	7e21      	ldrb	r1, [r4, #24]
 8001c0e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001c12:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c14:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001c18:	2a00      	cmp	r2, #0
 8001c1a:	d040      	beq.n	8001c9e <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c1c:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c1e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c24:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001c2c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	3901      	subs	r1, #1
 8001c32:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001c36:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c3a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c3c:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c44:	3901      	subs	r1, #1
 8001c46:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001c4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c4c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c4e:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c50:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8001c5c:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 8001c60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c6a:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001c6c:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c6e:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001c72:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001c76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c78:	f023 0303 	bic.w	r3, r3, #3
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 8001c82:	2300      	movs	r3, #0
 8001c84:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001c88:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c8a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	e7b3      	b.n	8001c02 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8001c9a:	2001      	movs	r0, #1
}
 8001c9c:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	e7c7      	b.n	8001c38 <HAL_ADC_Init+0xe0>
 8001ca8:	40012300 	.word	0x40012300
 8001cac:	0f000001 	.word	0x0f000001

08001cb0 <HAL_ADC_Start_DMA>:
{
 8001cb0:	b570      	push	{r4, r5, r6, lr}
 8001cb2:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8001cb4:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
{
 8001cb8:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001cba:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8001cbc:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 8001cbe:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001cc0:	d07b      	beq.n	8001dba <HAL_ADC_Start_DMA+0x10a>
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cc2:	682e      	ldr	r6, [r5, #0]
 8001cc4:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ccc:	68b2      	ldr	r2, [r6, #8]
 8001cce:	07d2      	lsls	r2, r2, #31
 8001cd0:	d414      	bmi.n	8001cfc <HAL_ADC_Start_DMA+0x4c>
    __HAL_ADC_ENABLE(hadc);
 8001cd2:	68b2      	ldr	r2, [r6, #8]
 8001cd4:	f042 0201 	orr.w	r2, r2, #1
 8001cd8:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cda:	4a39      	ldr	r2, [pc, #228]	@ (8001dc0 <HAL_ADC_Start_DMA+0x110>)
 8001cdc:	6810      	ldr	r0, [r2, #0]
 8001cde:	4a39      	ldr	r2, [pc, #228]	@ (8001dc4 <HAL_ADC_Start_DMA+0x114>)
 8001ce0:	fba2 2000 	umull	r2, r0, r2, r0
 8001ce4:	0c80      	lsrs	r0, r0, #18
 8001ce6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001cea:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001cec:	9a01      	ldr	r2, [sp, #4]
 8001cee:	b12a      	cbz	r2, 8001cfc <HAL_ADC_Start_DMA+0x4c>
      counter--;
 8001cf0:	9c01      	ldr	r4, [sp, #4]
 8001cf2:	3c01      	subs	r4, #1
 8001cf4:	9401      	str	r4, [sp, #4]
    while (counter != 0U)
 8001cf6:	9801      	ldr	r0, [sp, #4]
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	d1f9      	bne.n	8001cf0 <HAL_ADC_Start_DMA+0x40>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001cfc:	68b2      	ldr	r2, [r6, #8]
 8001cfe:	05d4      	lsls	r4, r2, #23
 8001d00:	d503      	bpl.n	8001d0a <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d02:	68b2      	ldr	r2, [r6, #8]
 8001d04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d08:	60b2      	str	r2, [r6, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d0a:	68b2      	ldr	r2, [r6, #8]
 8001d0c:	07d0      	lsls	r0, r2, #31
 8001d0e:	d540      	bpl.n	8001d92 <HAL_ADC_Start_DMA+0xe2>
    ADC_STATE_CLR_SET(hadc->State,
 8001d10:	6c28      	ldr	r0, [r5, #64]	@ 0x40
 8001d12:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 8001d16:	f020 0001 	bic.w	r0, r0, #1
 8001d1a:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001d1e:	6428      	str	r0, [r5, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d20:	6872      	ldr	r2, [r6, #4]
 8001d22:	0552      	lsls	r2, r2, #21
 8001d24:	d505      	bpl.n	8001d32 <HAL_ADC_Start_DMA+0x82>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d26:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8001d28:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001d2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001d30:	642a      	str	r2, [r5, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d32:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d34:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d3a:	bf1c      	itt	ne
 8001d3c:	6c6a      	ldrne	r2, [r5, #68]	@ 0x44
 8001d3e:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001d42:	646a      	str	r2, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8001d44:	2200      	movs	r2, #0
 8001d46:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d4a:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d4c:	491e      	ldr	r1, [pc, #120]	@ (8001dc8 <HAL_ADC_Start_DMA+0x118>)
 8001d4e:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d50:	491e      	ldr	r1, [pc, #120]	@ (8001dcc <HAL_ADC_Start_DMA+0x11c>)
 8001d52:	6401      	str	r1, [r0, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d54:	491e      	ldr	r1, [pc, #120]	@ (8001dd0 <HAL_ADC_Start_DMA+0x120>)
 8001d56:	64c1      	str	r1, [r0, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d58:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 8001d5c:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d5e:	6871      	ldr	r1, [r6, #4]
 8001d60:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8001d64:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001d66:	68b1      	ldr	r1, [r6, #8]
 8001d68:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8001d6c:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d6e:	f106 014c 	add.w	r1, r6, #76	@ 0x4c
 8001d72:	f000 fad5 	bl	8002320 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d76:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <HAL_ADC_Start_DMA+0x124>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	06db      	lsls	r3, r3, #27
 8001d7c:	d114      	bne.n	8001da8 <HAL_ADC_Start_DMA+0xf8>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d7e:	682b      	ldr	r3, [r5, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001d86:	d10c      	bne.n	8001da2 <HAL_ADC_Start_DMA+0xf2>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	e007      	b.n	8001da2 <HAL_ADC_Start_DMA+0xf2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d92:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8001d94:	f043 0310 	orr.w	r3, r3, #16
 8001d98:	642b      	str	r3, [r5, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d9a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	646b      	str	r3, [r5, #68]	@ 0x44
  return HAL_OK;
 8001da2:	2000      	movs	r0, #0
}
 8001da4:	b002      	add	sp, #8
 8001da6:	bd70      	pop	{r4, r5, r6, pc}
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001da8:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd8 <HAL_ADC_Start_DMA+0x128>)
 8001daa:	682b      	ldr	r3, [r5, #0]
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d1f8      	bne.n	8001da2 <HAL_ADC_Start_DMA+0xf2>
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001db6:	d1f4      	bne.n	8001da2 <HAL_ADC_Start_DMA+0xf2>
 8001db8:	e7e6      	b.n	8001d88 <HAL_ADC_Start_DMA+0xd8>
  __HAL_LOCK(hadc);
 8001dba:	2002      	movs	r0, #2
}
 8001dbc:	b002      	add	sp, #8
 8001dbe:	bd70      	pop	{r4, r5, r6, pc}
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	431bde83 	.word	0x431bde83
 8001dc8:	08001f2d 	.word	0x08001f2d
 8001dcc:	08001de1 	.word	0x08001de1
 8001dd0:	08001f15 	.word	0x08001f15
 8001dd4:	40012300 	.word	0x40012300
 8001dd8:	40012000 	.word	0x40012000

08001ddc <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop

08001de0 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001de0:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001de2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001de4:	f7ff fffa 	bl	8001ddc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001de8:	bd08      	pop	{r3, pc}
 8001dea:	bf00      	nop

08001dec <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop

08001df0 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop

08001df4 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 8001df4:	6803      	ldr	r3, [r0, #0]
{
 8001df6:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8001df8:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001dfa:	685e      	ldr	r6, [r3, #4]
  if (tmp1 && tmp2)
 8001dfc:	07aa      	lsls	r2, r5, #30
{
 8001dfe:	4604      	mov	r4, r0
  if (tmp1 && tmp2)
 8001e00:	d501      	bpl.n	8001e06 <HAL_ADC_IRQHandler+0x12>
 8001e02:	06b0      	lsls	r0, r6, #26
 8001e04:	d44d      	bmi.n	8001ea2 <HAL_ADC_IRQHandler+0xae>
  if (tmp1 && tmp2)
 8001e06:	0769      	lsls	r1, r5, #29
 8001e08:	d501      	bpl.n	8001e0e <HAL_ADC_IRQHandler+0x1a>
 8001e0a:	0632      	lsls	r2, r6, #24
 8001e0c:	d417      	bmi.n	8001e3e <HAL_ADC_IRQHandler+0x4a>
  if (tmp1 && tmp2)
 8001e0e:	07e9      	lsls	r1, r5, #31
 8001e10:	d501      	bpl.n	8001e16 <HAL_ADC_IRQHandler+0x22>
 8001e12:	0672      	lsls	r2, r6, #25
 8001e14:	d404      	bmi.n	8001e20 <HAL_ADC_IRQHandler+0x2c>
  if (tmp1 && tmp2)
 8001e16:	06a9      	lsls	r1, r5, #26
 8001e18:	d501      	bpl.n	8001e1e <HAL_ADC_IRQHandler+0x2a>
 8001e1a:	0172      	lsls	r2, r6, #5
 8001e1c:	d469      	bmi.n	8001ef2 <HAL_ADC_IRQHandler+0xfe>
}
 8001e1e:	bd70      	pop	{r4, r5, r6, pc}
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	07d0      	lsls	r0, r2, #31
 8001e24:	d5f7      	bpl.n	8001e16 <HAL_ADC_IRQHandler+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e2c:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e2e:	4620      	mov	r0, r4
 8001e30:	f7ff ffdc 	bl	8001dec <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e34:	6823      	ldr	r3, [r4, #0]
 8001e36:	f06f 0201 	mvn.w	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	e7eb      	b.n	8001e16 <HAL_ADC_IRQHandler+0x22>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e3e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001e40:	06d0      	lsls	r0, r2, #27
 8001e42:	d403      	bmi.n	8001e4c <HAL_ADC_IRQHandler+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e44:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001e46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e4a:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 8001e52:	d11e      	bne.n	8001e92 <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001e54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001e56:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 8001e5a:	d002      	beq.n	8001e62 <HAL_ADC_IRQHandler+0x6e>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001e5c:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001e5e:	0551      	lsls	r1, r2, #21
 8001e60:	d417      	bmi.n	8001e92 <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001e62:	685a      	ldr	r2, [r3, #4]
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001e64:	0552      	lsls	r2, r2, #21
 8001e66:	d414      	bmi.n	8001e92 <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001e68:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001e6a:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001e6e:	d110      	bne.n	8001e92 <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001e70:	7e22      	ldrb	r2, [r4, #24]
 8001e72:	b972      	cbnz	r2, 8001e92 <HAL_ADC_IRQHandler+0x9e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e7a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001e7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e82:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e86:	05d8      	lsls	r0, r3, #23
 8001e88:	d403      	bmi.n	8001e92 <HAL_ADC_IRQHandler+0x9e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e92:	4620      	mov	r0, r4
 8001e94:	f000 f936 	bl	8002104 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e98:	6823      	ldr	r3, [r4, #0]
 8001e9a:	f06f 020c 	mvn.w	r2, #12
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	e7b5      	b.n	8001e0e <HAL_ADC_IRQHandler+0x1a>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ea2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001ea4:	06d1      	lsls	r1, r2, #27
 8001ea6:	d403      	bmi.n	8001eb0 <HAL_ADC_IRQHandler+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ea8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eae:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001eb6:	d114      	bne.n	8001ee2 <HAL_ADC_IRQHandler+0xee>
 8001eb8:	7e22      	ldrb	r2, [r4, #24]
 8001eba:	b992      	cbnz	r2, 8001ee2 <HAL_ADC_IRQHandler+0xee>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ebe:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001ec2:	d123      	bne.n	8001f0c <HAL_ADC_IRQHandler+0x118>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	f022 0220 	bic.w	r2, r2, #32
 8001eca:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ecc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ece:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ed2:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ed4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ed6:	04d8      	lsls	r0, r3, #19
 8001ed8:	d403      	bmi.n	8001ee2 <HAL_ADC_IRQHandler+0xee>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001ee2:	4620      	mov	r0, r4
 8001ee4:	f7ff f8b2 	bl	800104c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ee8:	6823      	ldr	r3, [r4, #0]
 8001eea:	f06f 0212 	mvn.w	r2, #18
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	e789      	b.n	8001e06 <HAL_ADC_IRQHandler+0x12>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ef2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ef4:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ef8:	f042 0202 	orr.w	r2, r2, #2
 8001efc:	6462      	str	r2, [r4, #68]	@ 0x44
    HAL_ADC_ErrorCallback(hadc);
 8001efe:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f00:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 8001f02:	f7ff ff75 	bl	8001df0 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	601d      	str	r5, [r3, #0]
}
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f0c:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f0e:	0552      	lsls	r2, r2, #21
 8001f10:	d4e7      	bmi.n	8001ee2 <HAL_ADC_IRQHandler+0xee>
 8001f12:	e7d7      	b.n	8001ec4 <HAL_ADC_IRQHandler+0xd0>

08001f14 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f14:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001f16:	b508      	push	{r3, lr}
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001f18:	2340      	movs	r3, #64	@ 0x40
 8001f1a:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001f1c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f24:	f7ff ff64 	bl	8001df0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f28:	bd08      	pop	{r3, pc}
 8001f2a:	bf00      	nop

08001f2c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f2c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f30:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8001f34:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f38:	d123      	bne.n	8001f82 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f3e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f40:	641a      	str	r2, [r3, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f42:	688a      	ldr	r2, [r1, #8]
 8001f44:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001f48:	d117      	bne.n	8001f7a <ADC_DMAConvCplt+0x4e>
 8001f4a:	7e1a      	ldrb	r2, [r3, #24]
 8001f4c:	b9aa      	cbnz	r2, 8001f7a <ADC_DMAConvCplt+0x4e>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f4e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f50:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001f54:	d002      	beq.n	8001f5c <ADC_DMAConvCplt+0x30>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f56:	688a      	ldr	r2, [r1, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f58:	0550      	lsls	r0, r2, #21
 8001f5a:	d40e      	bmi.n	8001f7a <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f5c:	684a      	ldr	r2, [r1, #4]
 8001f5e:	f022 0220 	bic.w	r2, r2, #32
 8001f62:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f6a:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f6e:	04d1      	lsls	r1, r2, #19
 8001f70:	d403      	bmi.n	8001f7a <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f74:	f042 0201 	orr.w	r2, r2, #1
 8001f78:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff f866 	bl	800104c <HAL_ADC_ConvCpltCallback>
}
 8001f80:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f82:	06d2      	lsls	r2, r2, #27
 8001f84:	d404      	bmi.n	8001f90 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8001f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff2d 	bl	8001df0 <HAL_ADC_ErrorCallback>
}
 8001f96:	bd10      	pop	{r4, pc}

08001f98 <HAL_ADC_ConfigChannel>:
{
 8001f98:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001f9a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8001fa2:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001fa4:	f04f 0000 	mov.w	r0, #0
 8001fa8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8001faa:	f000 809e 	beq.w	80020ea <HAL_ADC_ConfigChannel+0x152>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fb4:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fb6:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fb8:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fba:	2d09      	cmp	r5, #9
 8001fbc:	b2a8      	uxth	r0, r5
 8001fbe:	d828      	bhi.n	8002012 <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fc0:	691e      	ldr	r6, [r3, #16]
 8001fc2:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001fc6:	f04f 0c07 	mov.w	ip, #7
 8001fca:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001fce:	ea26 060c 	bic.w	r6, r6, ip
 8001fd2:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fd4:	691e      	ldr	r6, [r3, #16]
 8001fd6:	fa04 f40e 	lsl.w	r4, r4, lr
 8001fda:	4334      	orrs	r4, r6
 8001fdc:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 8001fde:	684c      	ldr	r4, [r1, #4]
 8001fe0:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fe2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8001fe6:	d82a      	bhi.n	800203e <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fe8:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8001fea:	3905      	subs	r1, #5
 8001fec:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ff0:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ff2:	fa0c f101 	lsl.w	r1, ip, r1
 8001ff6:	ea24 0101 	bic.w	r1, r4, r1
 8001ffa:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ffc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ffe:	4308      	orrs	r0, r1
 8002000:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002002:	493b      	ldr	r1, [pc, #236]	@ (80020f0 <HAL_ADC_ConfigChannel+0x158>)
 8002004:	428b      	cmp	r3, r1
 8002006:	d02b      	beq.n	8002060 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8002008:	2000      	movs	r0, #0
 800200a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 800200e:	b002      	add	sp, #8
 8002010:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002012:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8002016:	68de      	ldr	r6, [r3, #12]
 8002018:	f1ac 0c1e 	sub.w	ip, ip, #30
 800201c:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002020:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002024:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002028:	ea26 060c 	bic.w	r6, r6, ip
 800202c:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800202e:	68de      	ldr	r6, [r3, #12]
 8002030:	4334      	orrs	r4, r6
 8002032:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8002034:	684c      	ldr	r4, [r1, #4]
 8002036:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002038:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 800203c:	d9d4      	bls.n	8001fe8 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 800203e:	2c0c      	cmp	r4, #12
 8002040:	d81f      	bhi.n	8002082 <HAL_ADC_ConfigChannel+0xea>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002042:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8002044:	3923      	subs	r1, #35	@ 0x23
 8002046:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002048:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800204a:	fa06 f101 	lsl.w	r1, r6, r1
 800204e:	ea24 0101 	bic.w	r1, r4, r1
 8002052:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002054:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002056:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002058:	4925      	ldr	r1, [pc, #148]	@ (80020f0 <HAL_ADC_ConfigChannel+0x158>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800205a:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205c:	428b      	cmp	r3, r1
 800205e:	d1d3      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x70>
 8002060:	2d12      	cmp	r5, #18
 8002062:	d01b      	beq.n	800209c <HAL_ADC_ConfigChannel+0x104>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002064:	4b23      	ldr	r3, [pc, #140]	@ (80020f4 <HAL_ADC_ConfigChannel+0x15c>)
 8002066:	429d      	cmp	r5, r3
 8002068:	d022      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x118>
 800206a:	2d11      	cmp	r5, #17
 800206c:	d1cc      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800206e:	4b22      	ldr	r3, [pc, #136]	@ (80020f8 <HAL_ADC_ConfigChannel+0x160>)
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8002076:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002078:	6859      	ldr	r1, [r3, #4]
 800207a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800207e:	6059      	str	r1, [r3, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002080:	e7c2      	b.n	8002008 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002082:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002084:	3941      	subs	r1, #65	@ 0x41
 8002086:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002088:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800208a:	fa06 f101 	lsl.w	r1, r6, r1
 800208e:	ea24 0101 	bic.w	r1, r4, r1
 8002092:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002094:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002096:	4308      	orrs	r0, r1
 8002098:	62d8      	str	r0, [r3, #44]	@ 0x2c
 800209a:	e7b2      	b.n	8002002 <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800209c:	4b16      	ldr	r3, [pc, #88]	@ (80020f8 <HAL_ADC_ConfigChannel+0x160>)
 800209e:	6859      	ldr	r1, [r3, #4]
 80020a0:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 80020a4:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 80020ac:	6059      	str	r1, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020ae:	e7ab      	b.n	8002008 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HAL_ADC_ConfigChannel+0x160>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020b2:	4c12      	ldr	r4, [pc, #72]	@ (80020fc <HAL_ADC_ConfigChannel+0x164>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020b4:	6859      	ldr	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020b6:	4812      	ldr	r0, [pc, #72]	@ (8002100 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020b8:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 80020bc:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020be:	6859      	ldr	r1, [r3, #4]
 80020c0:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80020c4:	6059      	str	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	fba0 0303 	umull	r0, r3, r0, r3
 80020cc:	0c9b      	lsrs	r3, r3, #18
 80020ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 80020d6:	9b01      	ldr	r3, [sp, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d095      	beq.n	8002008 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 80020dc:	9b01      	ldr	r3, [sp, #4]
 80020de:	3b01      	subs	r3, #1
 80020e0:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 80020e2:	9b01      	ldr	r3, [sp, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f9      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x144>
 80020e8:	e78e      	b.n	8002008 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80020ea:	2002      	movs	r0, #2
}
 80020ec:	b002      	add	sp, #8
 80020ee:	bd70      	pop	{r4, r5, r6, pc}
 80020f0:	40012000 	.word	0x40012000
 80020f4:	10000012 	.word	0x10000012
 80020f8:	40012300 	.word	0x40012300
 80020fc:	20000000 	.word	0x20000000
 8002100:	431bde83 	.word	0x431bde83

08002104 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop

08002108 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002108:	4907      	ldr	r1, [pc, #28]	@ (8002128 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800210a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800210c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800210e:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002112:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002116:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002118:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800211a:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800211e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002122:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800212c:	4b1b      	ldr	r3, [pc, #108]	@ (800219c <HAL_NVIC_SetPriority+0x70>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002134:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002136:	f1c3 0e07 	rsb	lr, r3, #7
 800213a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002142:	bf28      	it	cs
 8002144:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002148:	f1bc 0f06 	cmp.w	ip, #6
 800214c:	d91c      	bls.n	8002188 <HAL_NVIC_SetPriority+0x5c>
 800214e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	fa03 f30c 	lsl.w	r3, r3, ip
 800215a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
 8002162:	fa03 f30e 	lsl.w	r3, r3, lr
 8002166:	ea21 0303 	bic.w	r3, r1, r3
 800216a:	fa03 f30c 	lsl.w	r3, r3, ip
 800216e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8002172:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002174:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002176:	db0a      	blt.n	800218e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002178:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800217c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002180:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002184:	f85d fb04 	ldr.w	pc, [sp], #4
 8002188:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218a:	4694      	mov	ip, r2
 800218c:	e7e7      	b.n	800215e <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <HAL_NVIC_SetPriority+0x74>)
 8002190:	f000 000f 	and.w	r0, r0, #15
 8002194:	4402      	add	r2, r0
 8002196:	7613      	strb	r3, [r2, #24]
 8002198:	f85d fb04 	ldr.w	pc, [sp], #4
 800219c:	e000ed00 	.word	0xe000ed00
 80021a0:	e000ecfc 	.word	0xe000ecfc

080021a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80021a4:	2800      	cmp	r0, #0
 80021a6:	db07      	blt.n	80021b8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a8:	4a04      	ldr	r2, [pc, #16]	@ (80021bc <HAL_NVIC_EnableIRQ+0x18>)
 80021aa:	0941      	lsrs	r1, r0, #5
 80021ac:	2301      	movs	r3, #1
 80021ae:	f000 001f 	and.w	r0, r0, #31
 80021b2:	4083      	lsls	r3, r0
 80021b4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000e100 	.word	0xe000e100

080021c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	3801      	subs	r0, #1
 80021c2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80021c6:	d301      	bcc.n	80021cc <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021c8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80021ca:	4770      	bx	lr
{
 80021cc:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d2:	4c07      	ldr	r4, [pc, #28]	@ (80021f0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021d4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d6:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80021da:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021de:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021e2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e4:	619a      	str	r2, [r3, #24]
}
 80021e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ea:	6119      	str	r1, [r3, #16]
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021f4:	b538      	push	{r3, r4, r5, lr}
 80021f6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80021f8:	f7ff fca8 	bl	8001b4c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021fc:	2c00      	cmp	r4, #0
 80021fe:	d06f      	beq.n	80022e0 <HAL_DMA_Init+0xec>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002200:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002202:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002204:	2102      	movs	r1, #2
 8002206:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 800220a:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	f022 0201 	bic.w	r2, r2, #1
 8002214:	4605      	mov	r5, r0
 8002216:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002218:	e005      	b.n	8002226 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800221a:	f7ff fc97 	bl	8001b4c <HAL_GetTick>
 800221e:	1b43      	subs	r3, r0, r5
 8002220:	2b05      	cmp	r3, #5
 8002222:	d839      	bhi.n	8002298 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002224:	6823      	ldr	r3, [r4, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	07d1      	lsls	r1, r2, #31
 800222a:	d4f6      	bmi.n	800221a <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800222c:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002230:	68e1      	ldr	r1, [r4, #12]
 8002232:	4302      	orrs	r2, r0
 8002234:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002236:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800223a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800223c:	432a      	orrs	r2, r5
 800223e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002240:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8002242:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002244:	4302      	orrs	r2, r0
 8002246:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002248:	4932      	ldr	r1, [pc, #200]	@ (8002314 <HAL_DMA_Init+0x120>)
 800224a:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800224c:	6a25      	ldr	r5, [r4, #32]
 800224e:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002250:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002252:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002254:	2904      	cmp	r1, #4
 8002256:	d026      	beq.n	80022a6 <HAL_DMA_Init+0xb2>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002258:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800225a:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800225c:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002260:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002262:	b2d8      	uxtb	r0, r3
 8002264:	4a2c      	ldr	r2, [pc, #176]	@ (8002318 <HAL_DMA_Init+0x124>)
  hdma->Instance->FCR = tmp;
 8002266:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002268:	3810      	subs	r0, #16
 800226a:	fba2 5200 	umull	r5, r2, r2, r0
 800226e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002270:	492a      	ldr	r1, [pc, #168]	@ (800231c <HAL_DMA_Init+0x128>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002272:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002276:	5c89      	ldrb	r1, [r1, r2]
 8002278:	65e1      	str	r1, [r4, #92]	@ 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800227a:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800227e:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002280:	bf88      	it	hi
 8002282:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002284:	223f      	movs	r2, #63	@ 0x3f
 8002286:	408a      	lsls	r2, r1
 8002288:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800228a:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800228c:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 800228e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002290:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002292:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8002296:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002298:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800229a:	2220      	movs	r2, #32
 800229c:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800229e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 80022a2:	4618      	mov	r0, r3
}
 80022a4:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022a6:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 80022aa:	4329      	orrs	r1, r5
 80022ac:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 80022ae:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 80022b0:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 80022b2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022b4:	f021 0107 	bic.w	r1, r1, #7
 80022b8:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 80022ba:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022be:	2d00      	cmp	r5, #0
 80022c0:	d0cf      	beq.n	8002262 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022c2:	b178      	cbz	r0, 80022e4 <HAL_DMA_Init+0xf0>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022c4:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 80022c8:	d016      	beq.n	80022f8 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022ca:	2a02      	cmp	r2, #2
 80022cc:	d903      	bls.n	80022d6 <HAL_DMA_Init+0xe2>
 80022ce:	2a03      	cmp	r2, #3
 80022d0:	d1c7      	bne.n	8002262 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d2:	01ea      	lsls	r2, r5, #7
 80022d4:	d5c5      	bpl.n	8002262 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022d6:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 80022d8:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022da:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80022dc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 80022e0:	2001      	movs	r0, #1
}
 80022e2:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 80022e4:	2a01      	cmp	r2, #1
 80022e6:	d003      	beq.n	80022f0 <HAL_DMA_Init+0xfc>
 80022e8:	f032 0202 	bics.w	r2, r2, #2
 80022ec:	d1b9      	bne.n	8002262 <HAL_DMA_Init+0x6e>
 80022ee:	e7f0      	b.n	80022d2 <HAL_DMA_Init+0xde>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022f0:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 80022f4:	d1b5      	bne.n	8002262 <HAL_DMA_Init+0x6e>
 80022f6:	e7ee      	b.n	80022d6 <HAL_DMA_Init+0xe2>
    switch (tmp)
 80022f8:	2a03      	cmp	r2, #3
 80022fa:	d8b2      	bhi.n	8002262 <HAL_DMA_Init+0x6e>
 80022fc:	a001      	add	r0, pc, #4	@ (adr r0, 8002304 <HAL_DMA_Init+0x110>)
 80022fe:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002302:	bf00      	nop
 8002304:	080022d7 	.word	0x080022d7
 8002308:	080022d3 	.word	0x080022d3
 800230c:	080022d7 	.word	0x080022d7
 8002310:	080022f1 	.word	0x080022f1
 8002314:	f010803f 	.word	0xf010803f
 8002318:	aaaaaaab 	.word	0xaaaaaaab
 800231c:	08005370 	.word	0x08005370

08002320 <HAL_DMA_Start_IT>:
{
 8002320:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8002322:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002326:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8002328:	2c01      	cmp	r4, #1
 800232a:	d00a      	beq.n	8002342 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 800232c:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8002330:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002334:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8002336:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800233a:	d005      	beq.n	8002348 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 800233c:	2300      	movs	r3, #0
 800233e:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8002342:	2002      	movs	r0, #2
}
 8002344:	bc70      	pop	{r4, r5, r6}
 8002346:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002348:	2602      	movs	r6, #2
 800234a:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800234e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002350:	2600      	movs	r6, #0
 8002352:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002354:	6826      	ldr	r6, [r4, #0]
 8002356:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 800235a:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800235c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800235e:	6883      	ldr	r3, [r0, #8]
 8002360:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8002362:	bf0e      	itee	eq
 8002364:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002366:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002368:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800236a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 800236c:	bf08      	it	eq
 800236e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002370:	233f      	movs	r3, #63	@ 0x3f
 8002372:	4093      	lsls	r3, r2
 8002374:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002376:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002378:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800237a:	f043 0316 	orr.w	r3, r3, #22
 800237e:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002380:	b11a      	cbz	r2, 800238a <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002382:	6823      	ldr	r3, [r4, #0]
 8002384:	f043 0308 	orr.w	r3, r3, #8
 8002388:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800238a:	6823      	ldr	r3, [r4, #0]
 800238c:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002390:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002392:	6023      	str	r3, [r4, #0]
}
 8002394:	bc70      	pop	{r4, r5, r6}
 8002396:	4770      	bx	lr

08002398 <HAL_DMA_Abort>:
{
 8002398:	b570      	push	{r4, r5, r6, lr}
 800239a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800239c:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 800239e:	f7ff fbd5 	bl	8001b4c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023a2:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d006      	beq.n	80023b8 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80023ae:	2300      	movs	r3, #0
 80023b0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80023b4:	2001      	movs	r0, #1
}
 80023b6:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f022 0216 	bic.w	r2, r2, #22
 80023c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023c8:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023ca:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80023cc:	4605      	mov	r5, r0
 80023ce:	b342      	cbz	r2, 8002422 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	f022 0208 	bic.w	r2, r2, #8
 80023d6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	f022 0201 	bic.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023e0:	e005      	b.n	80023ee <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023e2:	f7ff fbb3 	bl	8001b4c <HAL_GetTick>
 80023e6:	1b43      	subs	r3, r0, r5
 80023e8:	2b05      	cmp	r3, #5
 80023ea:	d810      	bhi.n	800240e <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f013 0301 	ands.w	r3, r3, #1
 80023f4:	d1f5      	bne.n	80023e2 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023f6:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80023f8:	223f      	movs	r2, #63	@ 0x3f
 80023fa:	408a      	lsls	r2, r1
  return HAL_OK;
 80023fc:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80023fe:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8002400:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002402:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002404:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002408:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 800240c:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800240e:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002410:	2220      	movs	r2, #32
 8002412:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002414:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002416:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800241a:	2300      	movs	r3, #0
 800241c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002420:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002422:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002424:	2a00      	cmp	r2, #0
 8002426:	d1d3      	bne.n	80023d0 <HAL_DMA_Abort+0x38>
 8002428:	e7d6      	b.n	80023d8 <HAL_DMA_Abort+0x40>
 800242a:	bf00      	nop

0800242c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800242c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002430:	2b02      	cmp	r3, #2
 8002432:	d003      	beq.n	800243c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002434:	2380      	movs	r3, #128	@ 0x80
 8002436:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002438:	2001      	movs	r0, #1
 800243a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800243c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800243e:	2305      	movs	r3, #5
 8002440:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002444:	6813      	ldr	r3, [r2, #0]
 8002446:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 800244a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 800244c:	6013      	str	r3, [r2, #0]
}
 800244e:	4770      	bx	lr

08002450 <HAL_DMA_IRQHandler>:
{
 8002450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002452:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8002454:	4a67      	ldr	r2, [pc, #412]	@ (80025f4 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002456:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002458:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800245e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8002460:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002462:	2208      	movs	r2, #8
 8002464:	409a      	lsls	r2, r3
 8002466:	422a      	tst	r2, r5
{
 8002468:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800246a:	d003      	beq.n	8002474 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800246c:	6801      	ldr	r1, [r0, #0]
 800246e:	6808      	ldr	r0, [r1, #0]
 8002470:	0740      	lsls	r0, r0, #29
 8002472:	d478      	bmi.n	8002566 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002474:	2201      	movs	r2, #1
 8002476:	409a      	lsls	r2, r3
 8002478:	422a      	tst	r2, r5
 800247a:	d003      	beq.n	8002484 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800247c:	6821      	ldr	r1, [r4, #0]
 800247e:	6949      	ldr	r1, [r1, #20]
 8002480:	0608      	lsls	r0, r1, #24
 8002482:	d46a      	bmi.n	800255a <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002484:	2204      	movs	r2, #4
 8002486:	409a      	lsls	r2, r3
 8002488:	422a      	tst	r2, r5
 800248a:	d003      	beq.n	8002494 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800248c:	6821      	ldr	r1, [r4, #0]
 800248e:	6809      	ldr	r1, [r1, #0]
 8002490:	0789      	lsls	r1, r1, #30
 8002492:	d45c      	bmi.n	800254e <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002494:	2210      	movs	r2, #16
 8002496:	409a      	lsls	r2, r3
 8002498:	422a      	tst	r2, r5
 800249a:	d003      	beq.n	80024a4 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800249c:	6821      	ldr	r1, [r4, #0]
 800249e:	6808      	ldr	r0, [r1, #0]
 80024a0:	0700      	lsls	r0, r0, #28
 80024a2:	d441      	bmi.n	8002528 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024a4:	2220      	movs	r2, #32
 80024a6:	409a      	lsls	r2, r3
 80024a8:	422a      	tst	r2, r5
 80024aa:	d014      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024ac:	6821      	ldr	r1, [r4, #0]
 80024ae:	6808      	ldr	r0, [r1, #0]
 80024b0:	06c0      	lsls	r0, r0, #27
 80024b2:	d510      	bpl.n	80024d6 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024b4:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024b6:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 80024ba:	2a05      	cmp	r2, #5
 80024bc:	d063      	beq.n	8002586 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024be:	680b      	ldr	r3, [r1, #0]
 80024c0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024c4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024c6:	d07e      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024c8:	0319      	lsls	r1, r3, #12
 80024ca:	f140 8089 	bpl.w	80025e0 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 80024ce:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80024d0:	b10b      	cbz	r3, 80024d6 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 80024d2:	4620      	mov	r0, r4
 80024d4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024d6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024d8:	b323      	cbz	r3, 8002524 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80024da:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024dc:	07da      	lsls	r2, r3, #31
 80024de:	d51a      	bpl.n	8002516 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 80024e0:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024e2:	4945      	ldr	r1, [pc, #276]	@ (80025f8 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 80024e4:	2305      	movs	r3, #5
 80024e6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 80024ea:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024ec:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 80024f0:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80024f4:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	e002      	b.n	8002500 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024fa:	6813      	ldr	r3, [r2, #0]
 80024fc:	07db      	lsls	r3, r3, #31
 80024fe:	d504      	bpl.n	800250a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8002500:	9b01      	ldr	r3, [sp, #4]
 8002502:	3301      	adds	r3, #1
 8002504:	42b3      	cmp	r3, r6
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	d9f7      	bls.n	80024fa <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 800250a:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800250c:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 800250e:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002512:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002516:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002518:	b123      	cbz	r3, 8002524 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800251a:	4620      	mov	r0, r4
}
 800251c:	b003      	add	sp, #12
 800251e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002522:	4718      	bx	r3
}
 8002524:	b003      	add	sp, #12
 8002526:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002528:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800252a:	680a      	ldr	r2, [r1, #0]
 800252c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002530:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002532:	d122      	bne.n	800257a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002534:	05d2      	lsls	r2, r2, #23
 8002536:	d403      	bmi.n	8002540 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002538:	680a      	ldr	r2, [r1, #0]
 800253a:	f022 0208 	bic.w	r2, r2, #8
 800253e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002540:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002542:	2a00      	cmp	r2, #0
 8002544:	d0ae      	beq.n	80024a4 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002546:	4620      	mov	r0, r4
 8002548:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800254a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800254c:	e7aa      	b.n	80024a4 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800254e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002550:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002552:	f042 0204 	orr.w	r2, r2, #4
 8002556:	6562      	str	r2, [r4, #84]	@ 0x54
 8002558:	e79c      	b.n	8002494 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800255a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800255c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800255e:	f042 0202 	orr.w	r2, r2, #2
 8002562:	6562      	str	r2, [r4, #84]	@ 0x54
 8002564:	e78e      	b.n	8002484 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002566:	6808      	ldr	r0, [r1, #0]
 8002568:	f020 0004 	bic.w	r0, r0, #4
 800256c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800256e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002570:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002572:	f042 0201 	orr.w	r2, r2, #1
 8002576:	6562      	str	r2, [r4, #84]	@ 0x54
 8002578:	e77c      	b.n	8002474 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800257a:	0311      	lsls	r1, r2, #12
 800257c:	d5e0      	bpl.n	8002540 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800257e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002580:	2a00      	cmp	r2, #0
 8002582:	d1e0      	bne.n	8002546 <HAL_DMA_IRQHandler+0xf6>
 8002584:	e78e      	b.n	80024a4 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002586:	680a      	ldr	r2, [r1, #0]
 8002588:	f022 0216 	bic.w	r2, r2, #22
 800258c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800258e:	694a      	ldr	r2, [r1, #20]
 8002590:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002594:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002596:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002598:	b33a      	cbz	r2, 80025ea <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800259a:	680a      	ldr	r2, [r1, #0]
 800259c:	f022 0208 	bic.w	r2, r2, #8
 80025a0:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025a2:	223f      	movs	r2, #63	@ 0x3f
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 80025a8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025aa:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80025ac:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 80025ae:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 80025b0:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80025b4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80025b8:	2900      	cmp	r1, #0
 80025ba:	d0b3      	beq.n	8002524 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 80025bc:	4620      	mov	r0, r4
}
 80025be:	b003      	add	sp, #12
 80025c0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 80025c4:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025c6:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 80025ca:	d180      	bne.n	80024ce <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025cc:	680a      	ldr	r2, [r1, #0]
 80025ce:	f022 0210 	bic.w	r2, r2, #16
 80025d2:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80025d4:	2201      	movs	r2, #1
 80025d6:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80025da:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 80025de:	e776      	b.n	80024ce <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 80025e0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f47f af75 	bne.w	80024d2 <HAL_DMA_IRQHandler+0x82>
 80025e8:	e775      	b.n	80024d6 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ea:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80025ec:	2a00      	cmp	r2, #0
 80025ee:	d1d4      	bne.n	800259a <HAL_DMA_IRQHandler+0x14a>
 80025f0:	e7d7      	b.n	80025a2 <HAL_DMA_IRQHandler+0x152>
 80025f2:	bf00      	nop
 80025f4:	20000000 	.word	0x20000000
 80025f8:	1b4e81b5 	.word	0x1b4e81b5

080025fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002600:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002602:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002604:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 80027dc <HAL_GPIO_Init+0x1e0>
{
 8002608:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800260a:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800260e:	4689      	mov	r9, r1
 8002610:	e003      	b.n	800261a <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002612:	3301      	adds	r3, #1
 8002614:	2b10      	cmp	r3, #16
 8002616:	f000 8082 	beq.w	800271e <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 800261a:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800261e:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8002622:	43a2      	bics	r2, r4
 8002624:	d1f5      	bne.n	8002612 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002626:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800262a:	f001 0203 	and.w	r2, r1, #3
 800262e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002632:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002634:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002636:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800263a:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800263c:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002640:	d970      	bls.n	8002724 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002642:	2a03      	cmp	r2, #3
 8002644:	f040 80a7 	bne.w	8002796 <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 8002648:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800264a:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800264e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002650:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002652:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002656:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002658:	d0db      	beq.n	8002612 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800265a:	2200      	movs	r2, #0
 800265c:	9203      	str	r2, [sp, #12]
 800265e:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8002662:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002666:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 800266a:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 800266e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002672:	9203      	str	r2, [sp, #12]
 8002674:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002676:	f023 0203 	bic.w	r2, r3, #3
 800267a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800267e:	f003 0703 	and.w	r7, r3, #3
 8002682:	260f      	movs	r6, #15
 8002684:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8002688:	00bf      	lsls	r7, r7, #2
 800268a:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800268e:	4e50      	ldr	r6, [pc, #320]	@ (80027d0 <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8002690:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002692:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002694:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002698:	d018      	beq.n	80026cc <HAL_GPIO_Init+0xd0>
 800269a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800269e:	42b0      	cmp	r0, r6
 80026a0:	f000 8084 	beq.w	80027ac <HAL_GPIO_Init+0x1b0>
 80026a4:	4e4b      	ldr	r6, [pc, #300]	@ (80027d4 <HAL_GPIO_Init+0x1d8>)
 80026a6:	42b0      	cmp	r0, r6
 80026a8:	f000 8086 	beq.w	80027b8 <HAL_GPIO_Init+0x1bc>
 80026ac:	f8df c130 	ldr.w	ip, [pc, #304]	@ 80027e0 <HAL_GPIO_Init+0x1e4>
 80026b0:	4560      	cmp	r0, ip
 80026b2:	f000 8087 	beq.w	80027c4 <HAL_GPIO_Init+0x1c8>
 80026b6:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 80027e4 <HAL_GPIO_Init+0x1e8>
 80026ba:	4560      	cmp	r0, ip
 80026bc:	bf0c      	ite	eq
 80026be:	f04f 0c04 	moveq.w	ip, #4
 80026c2:	f04f 0c07 	movne.w	ip, #7
 80026c6:	fa0c f707 	lsl.w	r7, ip, r7
 80026ca:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026cc:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ce:	4a42      	ldr	r2, [pc, #264]	@ (80027d8 <HAL_GPIO_Init+0x1dc>)
 80026d0:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026d2:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80026d4:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80026d8:	4e3f      	ldr	r6, [pc, #252]	@ (80027d8 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 80026da:	bf54      	ite	pl
 80026dc:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80026de:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80026e2:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80026e4:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80026e6:	4e3c      	ldr	r6, [pc, #240]	@ (80027d8 <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026e8:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80026ea:	bf54      	ite	pl
 80026ec:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80026ee:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 80026f2:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 80026f4:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026f6:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80026f8:	4e37      	ldr	r6, [pc, #220]	@ (80027d8 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 80026fa:	bf54      	ite	pl
 80026fc:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80026fe:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8002702:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002704:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002706:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002708:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800270c:	4932      	ldr	r1, [pc, #200]	@ (80027d8 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 800270e:	bf54      	ite	pl
 8002710:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8002712:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002716:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8002718:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800271a:	f47f af7e 	bne.w	800261a <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 800271e:	b005      	add	sp, #20
 8002720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8002724:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002726:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272a:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800272e:	fa07 f70c 	lsl.w	r7, r7, ip
 8002732:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002736:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002738:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800273a:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800273e:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8002742:	409f      	lsls	r7, r3
 8002744:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002748:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800274a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800274c:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002750:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002754:	fa07 f70c 	lsl.w	r7, r7, ip
 8002758:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275c:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 800275e:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002760:	f47f af72 	bne.w	8002648 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8002764:	08df      	lsrs	r7, r3, #3
 8002766:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800276a:	9701      	str	r7, [sp, #4]
 800276c:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800276e:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8002772:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002774:	f003 0e07 	and.w	lr, r3, #7
 8002778:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800277c:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800277e:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002782:	fa06 fe0e 	lsl.w	lr, r6, lr
 8002786:	9e00      	ldr	r6, [sp, #0]
 8002788:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 800278c:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800278e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002792:	6237      	str	r7, [r6, #32]
 8002794:	e758      	b.n	8002648 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 8002796:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002798:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800279c:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80027a0:	fa07 f70c 	lsl.w	r7, r7, ip
 80027a4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80027a8:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027aa:	e74d      	b.n	8002648 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027ac:	f04f 0c01 	mov.w	ip, #1
 80027b0:	fa0c f707 	lsl.w	r7, ip, r7
 80027b4:	433d      	orrs	r5, r7
 80027b6:	e789      	b.n	80026cc <HAL_GPIO_Init+0xd0>
 80027b8:	f04f 0c02 	mov.w	ip, #2
 80027bc:	fa0c f707 	lsl.w	r7, ip, r7
 80027c0:	433d      	orrs	r5, r7
 80027c2:	e783      	b.n	80026cc <HAL_GPIO_Init+0xd0>
 80027c4:	f04f 0c03 	mov.w	ip, #3
 80027c8:	fa0c f707 	lsl.w	r7, ip, r7
 80027cc:	433d      	orrs	r5, r7
 80027ce:	e77d      	b.n	80026cc <HAL_GPIO_Init+0xd0>
 80027d0:	40020000 	.word	0x40020000
 80027d4:	40020800 	.word	0x40020800
 80027d8:	40013c00 	.word	0x40013c00
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020c00 	.word	0x40020c00
 80027e4:	40021000 	.word	0x40021000

080027e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027e8:	b902      	cbnz	r2, 80027ec <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027ea:	0409      	lsls	r1, r1, #16
 80027ec:	6181      	str	r1, [r0, #24]
  }
}
 80027ee:	4770      	bx	lr

080027f0 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027f0:	2800      	cmp	r0, #0
 80027f2:	f000 80b8 	beq.w	8002966 <HAL_I2C_Init+0x176>
{
 80027f6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027f8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80027fc:	4604      	mov	r4, r0
 80027fe:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 8098 	beq.w	8002938 <HAL_I2C_Init+0x148>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002808:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800280a:	2224      	movs	r2, #36	@ 0x24
 800280c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800281e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002826:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002828:	f000 fe4c 	bl	80034c4 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800282c:	6865      	ldr	r5, [r4, #4]
 800282e:	4b4f      	ldr	r3, [pc, #316]	@ (800296c <HAL_I2C_Init+0x17c>)
 8002830:	429d      	cmp	r5, r3
 8002832:	d84f      	bhi.n	80028d4 <HAL_I2C_Init+0xe4>
 8002834:	4b4e      	ldr	r3, [pc, #312]	@ (8002970 <HAL_I2C_Init+0x180>)
 8002836:	4298      	cmp	r0, r3
 8002838:	d97c      	bls.n	8002934 <HAL_I2C_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800283a:	4b4e      	ldr	r3, [pc, #312]	@ (8002974 <HAL_I2C_Init+0x184>)
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800283c:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 800283e:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002842:	1e43      	subs	r3, r0, #1
 8002844:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002848:	6822      	ldr	r2, [r4, #0]
 800284a:	6851      	ldr	r1, [r2, #4]
 800284c:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002850:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 8002854:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002856:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8002858:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800285c:	f10c 0c01 	add.w	ip, ip, #1
 8002860:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002864:	ea41 010c 	orr.w	r1, r1, ip
 8002868:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800286a:	69d1      	ldr	r1, [r2, #28]
 800286c:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8002870:	3301      	adds	r3, #1
 8002872:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002876:	4203      	tst	r3, r0
 8002878:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800287c:	d161      	bne.n	8002942 <HAL_I2C_Init+0x152>
 800287e:	2304      	movs	r3, #4
 8002880:	430b      	orrs	r3, r1
 8002882:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002884:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002888:	6811      	ldr	r1, [r2, #0]
 800288a:	4303      	orrs	r3, r0
 800288c:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8002890:	430b      	orrs	r3, r1
 8002892:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002894:	6891      	ldr	r1, [r2, #8]
 8002896:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800289a:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 800289e:	4303      	orrs	r3, r0
 80028a0:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80028a4:	430b      	orrs	r3, r1
 80028a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028a8:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80028ac:	68d1      	ldr	r1, [r2, #12]
 80028ae:	4303      	orrs	r3, r0
 80028b0:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80028b4:	430b      	orrs	r3, r1
 80028b6:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028b8:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ba:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80028bc:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80028c0:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 80028c2:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c4:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ca:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028cc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e

  return HAL_OK;
 80028d0:	4618      	mov	r0, r3
}
 80028d2:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028d4:	4b28      	ldr	r3, [pc, #160]	@ (8002978 <HAL_I2C_Init+0x188>)
 80028d6:	4298      	cmp	r0, r3
 80028d8:	d92c      	bls.n	8002934 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028da:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80028dc:	4b25      	ldr	r3, [pc, #148]	@ (8002974 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028de:	4e27      	ldr	r6, [pc, #156]	@ (800297c <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 80028e0:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028e4:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028e6:	6850      	ldr	r0, [r2, #4]
 80028e8:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 80028ec:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 80028f0:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80028f2:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028f6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80028fa:	fb00 f101 	mul.w	r1, r0, r1
 80028fe:	fba6 6101 	umull	r6, r1, r6, r1
 8002902:	6a10      	ldr	r0, [r2, #32]
 8002904:	0989      	lsrs	r1, r1, #6
 8002906:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 800290a:	3101      	adds	r1, #1
 800290c:	4301      	orrs	r1, r0
 800290e:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002910:	69d1      	ldr	r1, [r2, #28]
 8002912:	68a0      	ldr	r0, [r4, #8]
 8002914:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002918:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800291c:	b9a0      	cbnz	r0, 8002948 <HAL_I2C_Init+0x158>
 800291e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002922:	fbb3 f3f5 	udiv	r3, r3, r5
 8002926:	3301      	adds	r3, #1
 8002928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800292c:	b1cb      	cbz	r3, 8002962 <HAL_I2C_Init+0x172>
 800292e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002932:	e7a5      	b.n	8002880 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002934:	2001      	movs	r0, #1
}
 8002936:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002938:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 800293c:	f7fe ff26 	bl	800178c <HAL_I2C_MspInit>
 8002940:	e762      	b.n	8002808 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002942:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002946:	e79b      	b.n	8002880 <HAL_I2C_Init+0x90>
 8002948:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800294c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002950:	fbb3 f3f5 	udiv	r3, r3, r5
 8002954:	3301      	adds	r3, #1
 8002956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295a:	b113      	cbz	r3, 8002962 <HAL_I2C_Init+0x172>
 800295c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002960:	e78e      	b.n	8002880 <HAL_I2C_Init+0x90>
 8002962:	2301      	movs	r3, #1
 8002964:	e78c      	b.n	8002880 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002966:	2001      	movs	r0, #1
}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	000186a0 	.word	0x000186a0
 8002970:	001e847f 	.word	0x001e847f
 8002974:	431bde83 	.word	0x431bde83
 8002978:	003d08ff 	.word	0x003d08ff
 800297c:	10624dd3 	.word	0x10624dd3

08002980 <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002980:	2800      	cmp	r0, #0
 8002982:	f000 809b 	beq.w	8002abc <HAL_I2S_Init+0x13c>
{
 8002986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002988:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800298c:	4604      	mov	r4, r0
 800298e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002992:	2b00      	cmp	r3, #0
 8002994:	d077      	beq.n	8002a86 <HAL_I2S_Init+0x106>

  hi2s->State = HAL_I2S_STATE_BUSY;

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002996:	6821      	ldr	r1, [r4, #0]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002998:	6960      	ldr	r0, [r4, #20]
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800299a:	68e5      	ldr	r5, [r4, #12]
  hi2s->State = HAL_I2S_STATE_BUSY;
 800299c:	2202      	movs	r2, #2
 800299e:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029a2:	69cb      	ldr	r3, [r1, #28]
 80029a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80029a8:	f023 030f 	bic.w	r3, r3, #15
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80029ac:	4290      	cmp	r0, r2
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029ae:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 80029b0:	620a      	str	r2, [r1, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80029b2:	d028      	beq.n	8002a06 <HAL_I2S_Init+0x86>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80029b4:	2d00      	cmp	r5, #0
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80029b6:	68a2      	ldr	r2, [r4, #8]
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80029b8:	bf15      	itete	ne
 80029ba:	2640      	movne	r6, #64	@ 0x40
 80029bc:	2620      	moveq	r6, #32
 80029be:	2320      	movne	r3, #32
 80029c0:	2310      	moveq	r3, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80029c2:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80029c4:	2a20      	cmp	r2, #32
 80029c6:	bf88      	it	hi
 80029c8:	461e      	movhi	r6, r3
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80029ca:	f000 fe45 	bl	8003658 <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80029ce:	6922      	ldr	r2, [r4, #16]
 80029d0:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80029d4:	d05e      	beq.n	8002a94 <HAL_I2S_Init+0x114>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80029d6:	fbb0 f0f6 	udiv	r0, r0, r6
 80029da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029de:	6961      	ldr	r1, [r4, #20]
 80029e0:	0043      	lsls	r3, r0, #1
 80029e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029e6:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80029e8:	4935      	ldr	r1, [pc, #212]	@ (8002ac0 <HAL_I2S_Init+0x140>)
 80029ea:	fba1 1303 	umull	r1, r3, r1, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80029ee:	0918      	lsrs	r0, r3, #4
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80029f0:	1e81      	subs	r1, r0, #2
 80029f2:	29fd      	cmp	r1, #253	@ 0xfd
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80029f4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80029f8:	d959      	bls.n	8002aae <HAL_I2S_Init+0x12e>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80029fa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80029fc:	f043 0310 	orr.w	r3, r3, #16
 8002a00:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 8002a02:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 8002a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002a06:	6922      	ldr	r2, [r4, #16]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002a08:	f8df c0c8 	ldr.w	ip, [pc, #200]	@ 8002ad4 <HAL_I2S_Init+0x154>
 8002a0c:	69a7      	ldr	r7, [r4, #24]
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002a0e:	4302      	orrs	r2, r0
 8002a10:	620a      	str	r2, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002a12:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002a16:	69cb      	ldr	r3, [r1, #28]
 8002a18:	ea42 0600 	orr.w	r6, r2, r0
 8002a1c:	ea03 030c 	and.w	r3, r3, ip
 8002a20:	4333      	orrs	r3, r6
 8002a22:	432b      	orrs	r3, r5
 8002a24:	433b      	orrs	r3, r7
 8002a26:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a2a:	61cb      	str	r3, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002a2c:	6a23      	ldr	r3, [r4, #32]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d123      	bne.n	8002a7a <HAL_I2S_Init+0xfa>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a32:	4b24      	ldr	r3, [pc, #144]	@ (8002ac4 <HAL_I2S_Init+0x144>)
 8002a34:	4e24      	ldr	r6, [pc, #144]	@ (8002ac8 <HAL_I2S_Init+0x148>)
 8002a36:	4299      	cmp	r1, r3
 8002a38:	bf18      	it	ne
 8002a3a:	f04f 2640 	movne.w	r6, #1073758208	@ 0x40004000
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002a3e:	4b23      	ldr	r3, [pc, #140]	@ (8002acc <HAL_I2S_Init+0x14c>)
 8002a40:	6363      	str	r3, [r4, #52]	@ 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a42:	69f3      	ldr	r3, [r6, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a44:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a48:	ea03 030c 	and.w	r3, r3, ip
 8002a4c:	61f3      	str	r3, [r6, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a4e:	bf18      	it	ne
 8002a50:	fab2 f282 	clzne	r2, r2
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002a54:	f04f 0302 	mov.w	r3, #2
 8002a58:	6233      	str	r3, [r6, #32]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a5a:	bf18      	it	ne
 8002a5c:	0952      	lsrne	r2, r2, #5
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002a5e:	69f3      	ldr	r3, [r6, #28]
                         (uint16_t)tmp                   | \
 8002a60:	bf14      	ite	ne
 8002a62:	0212      	lslne	r2, r2, #8
 8002a64:	f44f 7280 	moveq.w	r2, #256	@ 0x100
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a68:	4328      	orrs	r0, r5
 8002a6a:	4302      	orrs	r2, r0
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002a6c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a6e:	433a      	orrs	r2, r7
 8002a70:	4313      	orrs	r3, r2
 8002a72:	b29b      	uxth	r3, r3
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002a74:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a78:	61f3      	str	r3, [r6, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a7a:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a7c:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a7e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a80:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8002a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <HAL_I2S_Init+0x150>)
    hi2s->Lock = HAL_UNLOCKED;
 8002a88:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002a8c:	6343      	str	r3, [r0, #52]	@ 0x34
    HAL_I2S_MspInit(hi2s);
 8002a8e:	f7fe feb5 	bl	80017fc <HAL_I2S_MspInit>
 8002a92:	e780      	b.n	8002996 <HAL_I2S_Init+0x16>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a94:	68e5      	ldr	r5, [r4, #12]
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a96:	6961      	ldr	r1, [r4, #20]
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a98:	b175      	cbz	r5, 8002ab8 <HAL_I2S_Init+0x138>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a9a:	00b6      	lsls	r6, r6, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a9c:	fbb0 f0f6 	udiv	r0, r0, r6
 8002aa0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002aa4:	0043      	lsls	r3, r0, #1
 8002aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aaa:	3305      	adds	r3, #5
 8002aac:	e79c      	b.n	80029e8 <HAL_I2S_Init+0x68>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002aae:	6821      	ldr	r1, [r4, #0]
 8002ab0:	68e5      	ldr	r5, [r4, #12]
 8002ab2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002ab6:	e7a7      	b.n	8002a08 <HAL_I2S_Init+0x88>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ab8:	00f6      	lsls	r6, r6, #3
 8002aba:	e7ef      	b.n	8002a9c <HAL_I2S_Init+0x11c>
    return HAL_ERROR;
 8002abc:	2001      	movs	r0, #1
}
 8002abe:	4770      	bx	lr
 8002ac0:	cccccccd 	.word	0xcccccccd
 8002ac4:	40003800 	.word	0x40003800
 8002ac8:	40003400 	.word	0x40003400
 8002acc:	08002d01 	.word	0x08002d01
 8002ad0:	08002bc9 	.word	0x08002bc9
 8002ad4:	fffff040 	.word	0xfffff040

08002ad8 <HAL_I2S_Transmit_DMA>:
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002ad8:	2900      	cmp	r1, #0
 8002ada:	d051      	beq.n	8002b80 <HAL_I2S_Transmit_DMA+0xa8>
 8002adc:	2a00      	cmp	r2, #0
 8002ade:	d04f      	beq.n	8002b80 <HAL_I2S_Transmit_DMA+0xa8>
{
 8002ae0:	b538      	push	{r3, r4, r5, lr}
  {
    return  HAL_ERROR;
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002ae2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	4604      	mov	r4, r0
 8002aea:	b2d8      	uxtb	r0, r3
 8002aec:	d135      	bne.n	8002b5a <HAL_I2S_Transmit_DMA+0x82>
  {
    return HAL_BUSY;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002aee:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d031      	beq.n	8002b5a <HAL_I2S_Transmit_DMA+0x82>

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002af6:	2303      	movs	r3, #3
  __HAL_LOCK(hi2s);
 8002af8:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002afc:	6825      	ldr	r5, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002afe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002b02:	2300      	movs	r3, #0
 8002b04:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002b06:	69e8      	ldr	r0, [r5, #28]
  hi2s->pTxBuffPtr = pData;
 8002b08:	6261      	str	r1, [r4, #36]	@ 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002b0a:	f000 0007 	and.w	r0, r0, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002b0e:	2328      	movs	r3, #40	@ 0x28
 8002b10:	40c3      	lsrs	r3, r0
 8002b12:	07d8      	lsls	r0, r3, #31
 8002b14:	d423      	bmi.n	8002b5e <HAL_I2S_Transmit_DMA+0x86>
    hi2s->TxXferSize = (Size << 1U);
    hi2s->TxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002b16:	8522      	strh	r2, [r4, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8002b18:	8562      	strh	r2, [r4, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002b1a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002b1c:	4b19      	ldr	r3, [pc, #100]	@ (8002b84 <HAL_I2S_Transmit_DMA+0xac>)
 8002b1e:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <HAL_I2S_Transmit_DMA+0xb0>)
 8002b22:	63c3      	str	r3, [r0, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002b24:	4b19      	ldr	r3, [pc, #100]	@ (8002b8c <HAL_I2S_Transmit_DMA+0xb4>)
 8002b26:	64c3      	str	r3, [r0, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
                                 (uint32_t)hi2s->pTxBuffPtr,
                                 (uint32_t)&hi2s->Instance->DR,
                                 hi2s->TxXferSize))
 8002b28:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002b2a:	f105 020c 	add.w	r2, r5, #12
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	f7ff fbf6 	bl	8002320 <HAL_DMA_Start_IT>
 8002b34:	b9c0      	cbnz	r0, 8002b68 <HAL_I2S_Transmit_DMA+0x90>
  }

  __HAL_UNLOCK(hi2s);

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002b36:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hi2s);
 8002b38:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	0791      	lsls	r1, r2, #30
 8002b40:	d403      	bmi.n	8002b4a <HAL_I2S_Transmit_DMA+0x72>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	f042 0202 	orr.w	r2, r2, #2
 8002b48:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002b4a:	69da      	ldr	r2, [r3, #28]
 8002b4c:	0552      	lsls	r2, r2, #21
 8002b4e:	d403      	bmi.n	8002b58 <HAL_I2S_Transmit_DMA+0x80>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002b50:	69da      	ldr	r2, [r3, #28]
 8002b52:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b56:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
}
 8002b58:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002b5a:	2002      	movs	r0, #2
}
 8002b5c:	bd38      	pop	{r3, r4, r5, pc}
    hi2s->TxXferSize = (Size << 1U);
 8002b5e:	0053      	lsls	r3, r2, #1
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002b64:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8002b66:	e7d8      	b.n	8002b1a <HAL_I2S_Transmit_DMA+0x42>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b68:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002b6a:	2101      	movs	r1, #1
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b6c:	f043 0308 	orr.w	r3, r3, #8
    __HAL_UNLOCK(hi2s);
 8002b70:	2200      	movs	r2, #0
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b72:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002b74:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8002b78:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
    return  HAL_ERROR;
 8002b7c:	2001      	movs	r0, #1
}
 8002b7e:	bd38      	pop	{r3, r4, r5, pc}
    return  HAL_ERROR;
 8002b80:	2001      	movs	r0, #1
}
 8002b82:	4770      	bx	lr
 8002b84:	08002b91 	.word	0x08002b91
 8002b88:	08002b9d 	.word	0x08002b9d
 8002b8c:	08002cd1 	.word	0x08002cd1

08002b90 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b90:	b508      	push	{r3, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002b92:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002b94:	f7fe fbbe 	bl	8001314 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b98:	bd08      	pop	{r3, pc}
 8002b9a:	bf00      	nop

08002b9c <I2S_DMATxCplt>:
{
 8002b9c:	b508      	push	{r3, lr}
  if (hdma->Init.Mode == DMA_NORMAL)
 8002b9e:	69c3      	ldr	r3, [r0, #28]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ba0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8002ba2:	b94b      	cbnz	r3, 8002bb8 <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ba4:	6801      	ldr	r1, [r0, #0]
 8002ba6:	684a      	ldr	r2, [r1, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002ba8:	f04f 0c01 	mov.w	ip, #1
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002bac:	f022 0202 	bic.w	r2, r2, #2
 8002bb0:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8002bb2:	8543      	strh	r3, [r0, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002bb4:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 8002bb8:	f7fe fbda 	bl	8001370 <HAL_I2S_TxCpltCallback>
}
 8002bbc:	bd08      	pop	{r3, pc}
 8002bbe:	bf00      	nop

08002bc0 <HAL_I2S_RxCpltCallback>:
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop

08002bc4 <HAL_I2S_ErrorCallback>:
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop

08002bc8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bc8:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002bca:	6803      	ldr	r3, [r0, #0]
{
 8002bcc:	b084      	sub	sp, #16
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002bd2:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8002bd6:	2a04      	cmp	r2, #4
{
 8002bd8:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002bda:	d005      	beq.n	8002be8 <I2S_IRQHandler+0x20>
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002bdc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8002be0:	2b03      	cmp	r3, #3
 8002be2:	d031      	beq.n	8002c48 <I2S_IRQHandler+0x80>
#else
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002be4:	b004      	add	sp, #16
 8002be6:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002be8:	9a01      	ldr	r2, [sp, #4]
 8002bea:	07d1      	lsls	r1, r2, #31
 8002bec:	d50f      	bpl.n	8002c0e <I2S_IRQHandler+0x46>
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	0652      	lsls	r2, r2, #25
 8002bf2:	d50c      	bpl.n	8002c0e <I2S_IRQHandler+0x46>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002bf4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	f821 2b02 	strh.w	r2, [r1], #2
  hi2s->RxXferCount--;
 8002bfc:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
  hi2s->pRxBuffPtr++;
 8002bfe:	62c1      	str	r1, [r0, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002c00:	3a01      	subs	r2, #1
 8002c02:	b292      	uxth	r2, r2
 8002c04:	8642      	strh	r2, [r0, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 8002c06:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 8002c08:	b292      	uxth	r2, r2
 8002c0a:	2a00      	cmp	r2, #0
 8002c0c:	d04a      	beq.n	8002ca4 <I2S_IRQHandler+0xdc>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c0e:	9b01      	ldr	r3, [sp, #4]
 8002c10:	0659      	lsls	r1, r3, #25
 8002c12:	d5e3      	bpl.n	8002bdc <I2S_IRQHandler+0x14>
 8002c14:	6823      	ldr	r3, [r4, #0]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	0692      	lsls	r2, r2, #26
 8002c1a:	d5df      	bpl.n	8002bdc <I2S_IRQHandler+0x14>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c1c:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c1e:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c24:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c26:	9102      	str	r1, [sp, #8]
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	9202      	str	r2, [sp, #8]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	9302      	str	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c30:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c32:	9a02      	ldr	r2, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c34:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c38:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002c3a:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002c3e:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c40:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002c42:	f7ff ffbf 	bl	8002bc4 <HAL_I2S_ErrorCallback>
 8002c46:	e7c9      	b.n	8002bdc <I2S_IRQHandler+0x14>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002c48:	9b01      	ldr	r3, [sp, #4]
 8002c4a:	079b      	lsls	r3, r3, #30
 8002c4c:	d50f      	bpl.n	8002c6e <I2S_IRQHandler+0xa6>
 8002c4e:	6823      	ldr	r3, [r4, #0]
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	0610      	lsls	r0, r2, #24
 8002c54:	d50b      	bpl.n	8002c6e <I2S_IRQHandler+0xa6>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002c56:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002c58:	f831 2b02 	ldrh.w	r2, [r1], #2
 8002c5c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002c5e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  hi2s->pTxBuffPtr++;
 8002c60:	6261      	str	r1, [r4, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002c62:	3a01      	subs	r2, #1
 8002c64:	b292      	uxth	r2, r2
 8002c66:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8002c68:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	b322      	cbz	r2, 8002cb8 <I2S_IRQHandler+0xf0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c6e:	9b01      	ldr	r3, [sp, #4]
 8002c70:	0719      	lsls	r1, r3, #28
 8002c72:	d5b7      	bpl.n	8002be4 <I2S_IRQHandler+0x1c>
 8002c74:	6823      	ldr	r3, [r4, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	0692      	lsls	r2, r2, #26
 8002c7a:	d5b3      	bpl.n	8002be4 <I2S_IRQHandler+0x1c>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c7c:	685a      	ldr	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c7e:	2100      	movs	r1, #0
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c84:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c86:	9103      	str	r1, [sp, #12]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	9303      	str	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c8c:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c8e:	9a03      	ldr	r2, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8002c90:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c94:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002c96:	f043 0304 	orr.w	r3, r3, #4
      HAL_I2S_ErrorCallback(hi2s);
 8002c9a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c9c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002c9e:	f7ff ff91 	bl	8002bc4 <HAL_I2S_ErrorCallback>
}
 8002ca2:	e79f      	b.n	8002be4 <I2S_IRQHandler+0x1c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ca4:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002ca6:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ca8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cac:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002cae:	f880 1041 	strb.w	r1, [r0, #65]	@ 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8002cb2:	f7ff ff85 	bl	8002bc0 <HAL_I2S_RxCpltCallback>
 8002cb6:	e7aa      	b.n	8002c0e <I2S_IRQHandler+0x46>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cb8:	685a      	ldr	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002cba:	2101      	movs	r1, #1
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cbc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cc0:	605a      	str	r2, [r3, #4]
    HAL_I2S_TxCpltCallback(hi2s);
 8002cc2:	4620      	mov	r0, r4
    hi2s->State = HAL_I2S_STATE_READY;
 8002cc4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8002cc8:	f7fe fb52 	bl	8001370 <HAL_I2S_TxCpltCallback>
 8002ccc:	e7cf      	b.n	8002c6e <I2S_IRQHandler+0xa6>
 8002cce:	bf00      	nop

08002cd0 <I2S_DMAError>:
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002cd0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002cd2:	6801      	ldr	r1, [r0, #0]
{
 8002cd4:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002cd6:	684b      	ldr	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8002cd8:	2200      	movs	r2, #0
  hi2s->State = HAL_I2S_STATE_READY;
 8002cda:	f04f 0c01 	mov.w	ip, #1
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002cde:	f023 0303 	bic.w	r3, r3, #3
 8002ce2:	604b      	str	r3, [r1, #4]
  hi2s->TxXferCount = 0U;
 8002ce4:	8542      	strh	r2, [r0, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002ce6:	8642      	strh	r2, [r0, #50]	@ 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8002ce8:	f880 c041 	strb.w	ip, [r0, #65]	@ 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002cec:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002cee:	f043 0308 	orr.w	r3, r3, #8
 8002cf2:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8002cf4:	f7ff ff66 	bl	8002bc4 <HAL_I2S_ErrorCallback>
}
 8002cf8:	bd08      	pop	{r3, pc}
 8002cfa:	bf00      	nop

08002cfc <HAL_I2SEx_TxRxCpltCallback>:
/**
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop

08002d00 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8002d00:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002d02:	6801      	ldr	r1, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d04:	4a93      	ldr	r2, [pc, #588]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002d06:	688b      	ldr	r3, [r1, #8]
{
 8002d08:	b086      	sub	sp, #24
 8002d0a:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002d0c:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d0e:	4b92      	ldr	r3, [pc, #584]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002d10:	4291      	cmp	r1, r2
 8002d12:	bf18      	it	ne
 8002d14:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	9201      	str	r2, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002d1c:	684a      	ldr	r2, [r1, #4]
 8002d1e:	9202      	str	r2, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	9203      	str	r2, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d24:	6842      	ldr	r2, [r0, #4]
 8002d26:	f432 7200 	bics.w	r2, r2, #512	@ 0x200
 8002d2a:	d078      	beq.n	8002e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x11e>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002d2c:	9a01      	ldr	r2, [sp, #4]
 8002d2e:	0792      	lsls	r2, r2, #30
 8002d30:	d51a      	bpl.n	8002d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
 8002d32:	9a03      	ldr	r2, [sp, #12]
 8002d34:	0611      	lsls	r1, r2, #24
 8002d36:	d517      	bpl.n	8002d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002d38:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8002d3a:	1c91      	adds	r1, r2, #2
 8002d3c:	8812      	ldrh	r2, [r2, #0]
 8002d3e:	6241      	str	r1, [r0, #36]	@ 0x24
 8002d40:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002d42:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8002d44:	3a01      	subs	r2, #1
 8002d46:	b292      	uxth	r2, r2
 8002d48:	8542      	strh	r2, [r0, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002d4a:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8002d4c:	b292      	uxth	r2, r2
 8002d4e:	b95a      	cbnz	r2, 8002d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d56:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002d58:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	b923      	cbnz	r3, 8002d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x68>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002d64:	f7ff ffca 	bl	8002cfc <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002d68:	9b00      	ldr	r3, [sp, #0]
 8002d6a:	07da      	lsls	r2, r3, #31
 8002d6c:	d51c      	bpl.n	8002da8 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
 8002d6e:	9b02      	ldr	r3, [sp, #8]
 8002d70:	065b      	lsls	r3, r3, #25
 8002d72:	d519      	bpl.n	8002da8 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002d74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002d76:	6822      	ldr	r2, [r4, #0]
 8002d78:	1c98      	adds	r0, r3, #2
 8002d7a:	68d1      	ldr	r1, [r2, #12]
 8002d7c:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002d7e:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8002d80:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d88:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	b963      	cbnz	r3, 8002da8 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d8e:	6853      	ldr	r3, [r2, #4]
 8002d90:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002d94:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8002d96:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	b92b      	cbnz	r3, 8002da8 <HAL_I2SEx_FullDuplex_IRQHandler+0xa8>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002da2:	4620      	mov	r0, r4
 8002da4:	f7ff ffaa 	bl	8002cfc <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002da8:	9b00      	ldr	r3, [sp, #0]
 8002daa:	0658      	lsls	r0, r3, #25
 8002dac:	d51b      	bpl.n	8002de6 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
 8002dae:	9b02      	ldr	r3, [sp, #8]
 8002db0:	0699      	lsls	r1, r3, #26
 8002db2:	d518      	bpl.n	8002de6 <HAL_I2SEx_FullDuplex_IRQHandler+0xe6>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002db4:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002db6:	4867      	ldr	r0, [pc, #412]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002db8:	6851      	ldr	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dba:	4b67      	ldr	r3, [pc, #412]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dbc:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dc0:	4282      	cmp	r2, r0
 8002dc2:	bf18      	it	ne
 8002dc4:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dc8:	6051      	str	r1, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dca:	685a      	ldr	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002dcc:	2101      	movs	r1, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002dd2:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002dd4:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002dd8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002dda:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002dde:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002de0:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002de2:	f7ff feef 	bl	8002bc4 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002de6:	9b01      	ldr	r3, [sp, #4]
 8002de8:	071a      	lsls	r2, r3, #28
 8002dea:	d571      	bpl.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8002dec:	9b03      	ldr	r3, [sp, #12]
 8002dee:	069b      	lsls	r3, r3, #26
 8002df0:	d56e      	bpl.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002df2:	6822      	ldr	r2, [r4, #0]
 8002df4:	4957      	ldr	r1, [pc, #348]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002df6:	4b58      	ldr	r3, [pc, #352]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002df8:	428a      	cmp	r2, r1
 8002dfa:	bf18      	it	ne
 8002dfc:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      hi2s->State = HAL_I2S_STATE_READY;
 8002e00:	f04f 0c01 	mov.w	ip, #1
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e04:	6859      	ldr	r1, [r3, #4]
 8002e06:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
 8002e0a:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e0c:	6853      	ldr	r3, [r2, #4]
 8002e0e:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002e12:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002e14:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e18:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002e1a:	4620      	mov	r0, r4
 8002e1c:	e050      	b.n	8002ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c0>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002e1e:	9b00      	ldr	r3, [sp, #0]
 8002e20:	079a      	lsls	r2, r3, #30
 8002e22:	d502      	bpl.n	8002e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
 8002e24:	9b02      	ldr	r3, [sp, #8]
 8002e26:	061b      	lsls	r3, r3, #24
 8002e28:	d454      	bmi.n	8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002e2a:	9b01      	ldr	r3, [sp, #4]
 8002e2c:	07d8      	lsls	r0, r3, #31
 8002e2e:	d502      	bpl.n	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8002e30:	9b03      	ldr	r3, [sp, #12]
 8002e32:	0659      	lsls	r1, r3, #25
 8002e34:	d469      	bmi.n	8002f0a <HAL_I2SEx_FullDuplex_IRQHandler+0x20a>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002e36:	9b01      	ldr	r3, [sp, #4]
 8002e38:	065a      	lsls	r2, r3, #25
 8002e3a:	d522      	bpl.n	8002e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
 8002e3c:	9b03      	ldr	r3, [sp, #12]
 8002e3e:	069b      	lsls	r3, r3, #26
 8002e40:	d51f      	bpl.n	8002e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x182>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e42:	6823      	ldr	r3, [r4, #0]
 8002e44:	4943      	ldr	r1, [pc, #268]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002e46:	4a44      	ldr	r2, [pc, #272]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002e48:	428b      	cmp	r3, r1
 8002e4a:	bf18      	it	ne
 8002e4c:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e50:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e52:	6851      	ldr	r1, [r2, #4]
 8002e54:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8002e58:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e60:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e62:	9004      	str	r0, [sp, #16]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	9204      	str	r2, [sp, #16]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	9304      	str	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8002e6c:	2101      	movs	r1, #1
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e6e:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8002e70:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e74:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e76:	f043 0302 	orr.w	r3, r3, #2
      HAL_I2S_ErrorCallback(hi2s);
 8002e7a:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e7c:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002e7e:	f7ff fea1 	bl	8002bc4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e82:	9b00      	ldr	r3, [sp, #0]
 8002e84:	0718      	lsls	r0, r3, #28
 8002e86:	d523      	bpl.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8002e88:	9b02      	ldr	r3, [sp, #8]
 8002e8a:	0699      	lsls	r1, r3, #26
 8002e8c:	d520      	bpl.n	8002ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e8e:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e90:	4830      	ldr	r0, [pc, #192]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e92:	6859      	ldr	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e94:	4a30      	ldr	r2, [pc, #192]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e96:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e9a:	4283      	cmp	r3, r0
 8002e9c:	bf18      	it	ne
 8002e9e:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ea2:	6059      	str	r1, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ea4:	6851      	ldr	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002ea6:	2000      	movs	r0, #0
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ea8:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8002eac:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002eae:	9005      	str	r0, [sp, #20]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	9305      	str	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8002eb4:	2301      	movs	r3, #1
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002eb6:	9a05      	ldr	r2, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8002eb8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ebc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002ebe:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	6463      	str	r3, [r4, #68]	@ 0x44
}
 8002ec6:	b006      	add	sp, #24
 8002ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 8002ecc:	f7ff be7a 	b.w	8002bc4 <HAL_I2S_ErrorCallback>
}
 8002ed0:	b006      	add	sp, #24
 8002ed2:	bd10      	pop	{r4, pc}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002ed4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002ed6:	1c9a      	adds	r2, r3, #2
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	6242      	str	r2, [r0, #36]	@ 0x24
 8002edc:	60cb      	str	r3, [r1, #12]
  hi2s->TxXferCount--;
 8002ede:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8002ee6:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d19d      	bne.n	8002e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002eee:	684b      	ldr	r3, [r1, #4]
 8002ef0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ef4:	604b      	str	r3, [r1, #4]
    if (hi2s->RxXferCount == 0U)
 8002ef6:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d195      	bne.n	8002e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
      hi2s->State = HAL_I2S_STATE_READY;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f04:	f7ff fefa 	bl	8002cfc <HAL_I2SEx_TxRxCpltCallback>
 8002f08:	e78f      	b.n	8002e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x12a>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002f0a:	6820      	ldr	r0, [r4, #0]
 8002f0c:	4911      	ldr	r1, [pc, #68]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002f0e:	4a12      	ldr	r2, [pc, #72]	@ (8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x258>)
 8002f10:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002f12:	4288      	cmp	r0, r1
 8002f14:	bf18      	it	ne
 8002f16:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 8002f1a:	1c98      	adds	r0, r3, #2
 8002f1c:	68d1      	ldr	r1, [r2, #12]
 8002f1e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002f20:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8002f22:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002f24:	3b01      	subs	r3, #1
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	8663      	strh	r3, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002f2a:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d181      	bne.n	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f32:	6853      	ldr	r3, [r2, #4]
 8002f34:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002f38:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8002f3a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f47f af79 	bne.w	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f44:	2301      	movs	r3, #1
 8002f46:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	f7ff fed6 	bl	8002cfc <HAL_I2SEx_TxRxCpltCallback>
 8002f50:	e771      	b.n	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 8002f52:	bf00      	nop
 8002f54:	40003800 	.word	0x40003800
 8002f58:	40003400 	.word	0x40003400

08002f5c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f5c:	2800      	cmp	r0, #0
 8002f5e:	f000 81d8 	beq.w	8003312 <HAL_RCC_OscConfig+0x3b6>
{
 8002f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f66:	6803      	ldr	r3, [r0, #0]
 8002f68:	07dd      	lsls	r5, r3, #31
{
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f6e:	d52f      	bpl.n	8002fd0 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f70:	499d      	ldr	r1, [pc, #628]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8002f72:	688a      	ldr	r2, [r1, #8]
 8002f74:	f002 020c 	and.w	r2, r2, #12
 8002f78:	2a04      	cmp	r2, #4
 8002f7a:	f000 80ec 	beq.w	8003156 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f7e:	688a      	ldr	r2, [r1, #8]
 8002f80:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f84:	2a08      	cmp	r2, #8
 8002f86:	f000 80e2 	beq.w	800314e <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f8a:	6863      	ldr	r3, [r4, #4]
 8002f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f90:	f000 80eb 	beq.w	800316a <HAL_RCC_OscConfig+0x20e>
 8002f94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f98:	f000 8173 	beq.w	8003282 <HAL_RCC_OscConfig+0x326>
 8002f9c:	4d92      	ldr	r5, [pc, #584]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8002f9e:	682a      	ldr	r2, [r5, #0]
 8002fa0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002fa4:	602a      	str	r2, [r5, #0]
 8002fa6:	682a      	ldr	r2, [r5, #0]
 8002fa8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002fac:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f040 80e0 	bne.w	8003174 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb4:	f7fe fdca 	bl	8001b4c <HAL_GetTick>
 8002fb8:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fba:	e005      	b.n	8002fc8 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7fe fdc6 	bl	8001b4c <HAL_GetTick>
 8002fc0:	1b80      	subs	r0, r0, r6
 8002fc2:	2864      	cmp	r0, #100	@ 0x64
 8002fc4:	f200 8100 	bhi.w	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc8:	682b      	ldr	r3, [r5, #0]
 8002fca:	039f      	lsls	r7, r3, #14
 8002fcc:	d4f6      	bmi.n	8002fbc <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	079d      	lsls	r5, r3, #30
 8002fd2:	d528      	bpl.n	8003026 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fd4:	4a84      	ldr	r2, [pc, #528]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8002fd6:	6891      	ldr	r1, [r2, #8]
 8002fd8:	f011 0f0c 	tst.w	r1, #12
 8002fdc:	f000 809b 	beq.w	8003116 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fe0:	6891      	ldr	r1, [r2, #8]
 8002fe2:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fe6:	2908      	cmp	r1, #8
 8002fe8:	f000 8091 	beq.w	800310e <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fec:	68e3      	ldr	r3, [r4, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 810c 	beq.w	800320c <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff4:	4b7d      	ldr	r3, [pc, #500]	@ (80031ec <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff6:	4e7c      	ldr	r6, [pc, #496]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fda6 	bl	8001b4c <HAL_GetTick>
 8003000:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003002:	e005      	b.n	8003010 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003004:	f7fe fda2 	bl	8001b4c <HAL_GetTick>
 8003008:	1b40      	subs	r0, r0, r5
 800300a:	2802      	cmp	r0, #2
 800300c:	f200 80dc 	bhi.w	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003010:	6833      	ldr	r3, [r6, #0]
 8003012:	079f      	lsls	r7, r3, #30
 8003014:	d5f6      	bpl.n	8003004 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003016:	6833      	ldr	r3, [r6, #0]
 8003018:	6922      	ldr	r2, [r4, #16]
 800301a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800301e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003022:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	071a      	lsls	r2, r3, #28
 8003028:	d45c      	bmi.n	80030e4 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800302a:	075d      	lsls	r5, r3, #29
 800302c:	d53a      	bpl.n	80030a4 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800302e:	4a6e      	ldr	r2, [pc, #440]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8003030:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003032:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8003036:	f040 8088 	bne.w	800314a <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800303a:	9301      	str	r3, [sp, #4]
 800303c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003042:	6413      	str	r3, [r2, #64]	@ 0x40
 8003044:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800304e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003050:	4e67      	ldr	r6, [pc, #412]	@ (80031f0 <HAL_RCC_OscConfig+0x294>)
 8003052:	6833      	ldr	r3, [r6, #0]
 8003054:	05d8      	lsls	r0, r3, #23
 8003056:	f140 80a7 	bpl.w	80031a8 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800305a:	68a3      	ldr	r3, [r4, #8]
 800305c:	2b01      	cmp	r3, #1
 800305e:	f000 80b7 	beq.w	80031d0 <HAL_RCC_OscConfig+0x274>
 8003062:	2b05      	cmp	r3, #5
 8003064:	f000 811d 	beq.w	80032a2 <HAL_RCC_OscConfig+0x346>
 8003068:	4e5f      	ldr	r6, [pc, #380]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 800306a:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	6732      	str	r2, [r6, #112]	@ 0x70
 8003072:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8003074:	f022 0204 	bic.w	r2, r2, #4
 8003078:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800307a:	2b00      	cmp	r3, #0
 800307c:	f040 80ad 	bne.w	80031da <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003080:	f7fe fd64 	bl	8001b4c <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003084:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003088:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308a:	e005      	b.n	8003098 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f7fe fd5e 	bl	8001b4c <HAL_GetTick>
 8003090:	1bc0      	subs	r0, r0, r7
 8003092:	4540      	cmp	r0, r8
 8003094:	f200 8098 	bhi.w	80031c8 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003098:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800309a:	079b      	lsls	r3, r3, #30
 800309c:	d4f6      	bmi.n	800308c <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800309e:	2d00      	cmp	r5, #0
 80030a0:	f040 80f9 	bne.w	8003296 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030a4:	69a3      	ldr	r3, [r4, #24]
 80030a6:	b1cb      	cbz	r3, 80030dc <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030a8:	4d4f      	ldr	r5, [pc, #316]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 80030aa:	68aa      	ldr	r2, [r5, #8]
 80030ac:	f002 020c 	and.w	r2, r2, #12
 80030b0:	2a08      	cmp	r2, #8
 80030b2:	f000 80bc 	beq.w	800322e <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030b6:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b8:	4b4c      	ldr	r3, [pc, #304]	@ (80031ec <HAL_RCC_OscConfig+0x290>)
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030c0:	f000 80f9 	beq.w	80032b6 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7fe fd42 	bl	8001b4c <HAL_GetTick>
 80030c8:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ca:	e004      	b.n	80030d6 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030cc:	f7fe fd3e 	bl	8001b4c <HAL_GetTick>
 80030d0:	1b00      	subs	r0, r0, r4
 80030d2:	2802      	cmp	r0, #2
 80030d4:	d878      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d6:	682b      	ldr	r3, [r5, #0]
 80030d8:	019b      	lsls	r3, r3, #6
 80030da:	d4f7      	bmi.n	80030cc <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80030dc:	2000      	movs	r0, #0
}
 80030de:	b002      	add	sp, #8
 80030e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030e4:	6963      	ldr	r3, [r4, #20]
 80030e6:	b1fb      	cbz	r3, 8003128 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 80030e8:	4b40      	ldr	r3, [pc, #256]	@ (80031ec <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ea:	4e3f      	ldr	r6, [pc, #252]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 80030ec:	2201      	movs	r2, #1
 80030ee:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 80030f2:	f7fe fd2b 	bl	8001b4c <HAL_GetTick>
 80030f6:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f8:	e004      	b.n	8003104 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030fa:	f7fe fd27 	bl	8001b4c <HAL_GetTick>
 80030fe:	1b40      	subs	r0, r0, r5
 8003100:	2802      	cmp	r0, #2
 8003102:	d861      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003104:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003106:	079b      	lsls	r3, r3, #30
 8003108:	d5f7      	bpl.n	80030fa <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	e78d      	b.n	800302a <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800310e:	6852      	ldr	r2, [r2, #4]
 8003110:	0251      	lsls	r1, r2, #9
 8003112:	f53f af6b 	bmi.w	8002fec <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003116:	4a34      	ldr	r2, [pc, #208]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	0792      	lsls	r2, r2, #30
 800311c:	d538      	bpl.n	8003190 <HAL_RCC_OscConfig+0x234>
 800311e:	68e2      	ldr	r2, [r4, #12]
 8003120:	2a01      	cmp	r2, #1
 8003122:	d035      	beq.n	8003190 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8003124:	2001      	movs	r0, #1
 8003126:	e7da      	b.n	80030de <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8003128:	4a30      	ldr	r2, [pc, #192]	@ (80031ec <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800312a:	4e2f      	ldr	r6, [pc, #188]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 800312c:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8003130:	f7fe fd0c 	bl	8001b4c <HAL_GetTick>
 8003134:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003136:	e004      	b.n	8003142 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003138:	f7fe fd08 	bl	8001b4c <HAL_GetTick>
 800313c:	1b40      	subs	r0, r0, r5
 800313e:	2802      	cmp	r0, #2
 8003140:	d842      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003142:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003144:	079f      	lsls	r7, r3, #30
 8003146:	d4f7      	bmi.n	8003138 <HAL_RCC_OscConfig+0x1dc>
 8003148:	e7df      	b.n	800310a <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 800314a:	2500      	movs	r5, #0
 800314c:	e780      	b.n	8003050 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800314e:	684a      	ldr	r2, [r1, #4]
 8003150:	0251      	lsls	r1, r2, #9
 8003152:	f57f af1a 	bpl.w	8002f8a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003156:	4a24      	ldr	r2, [pc, #144]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	0392      	lsls	r2, r2, #14
 800315c:	f57f af38 	bpl.w	8002fd0 <HAL_RCC_OscConfig+0x74>
 8003160:	6862      	ldr	r2, [r4, #4]
 8003162:	2a00      	cmp	r2, #0
 8003164:	f47f af34 	bne.w	8002fd0 <HAL_RCC_OscConfig+0x74>
 8003168:	e7dc      	b.n	8003124 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800316a:	4a1f      	ldr	r2, [pc, #124]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 800316c:	6813      	ldr	r3, [r2, #0]
 800316e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003172:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003174:	f7fe fcea 	bl	8001b4c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003178:	4e1b      	ldr	r6, [pc, #108]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800317a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317c:	e004      	b.n	8003188 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800317e:	f7fe fce5 	bl	8001b4c <HAL_GetTick>
 8003182:	1b40      	subs	r0, r0, r5
 8003184:	2864      	cmp	r0, #100	@ 0x64
 8003186:	d81f      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003188:	6833      	ldr	r3, [r6, #0]
 800318a:	039b      	lsls	r3, r3, #14
 800318c:	d5f7      	bpl.n	800317e <HAL_RCC_OscConfig+0x222>
 800318e:	e71e      	b.n	8002fce <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003190:	4915      	ldr	r1, [pc, #84]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 8003192:	6920      	ldr	r0, [r4, #16]
 8003194:	680a      	ldr	r2, [r1, #0]
 8003196:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 800319a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800319e:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a0:	071a      	lsls	r2, r3, #28
 80031a2:	f57f af42 	bpl.w	800302a <HAL_RCC_OscConfig+0xce>
 80031a6:	e79d      	b.n	80030e4 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a8:	6833      	ldr	r3, [r6, #0]
 80031aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ae:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80031b0:	f7fe fccc 	bl	8001b4c <HAL_GetTick>
 80031b4:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	6833      	ldr	r3, [r6, #0]
 80031b8:	05d9      	lsls	r1, r3, #23
 80031ba:	f53f af4e 	bmi.w	800305a <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031be:	f7fe fcc5 	bl	8001b4c <HAL_GetTick>
 80031c2:	1bc0      	subs	r0, r0, r7
 80031c4:	2802      	cmp	r0, #2
 80031c6:	d9f6      	bls.n	80031b6 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 80031c8:	2003      	movs	r0, #3
}
 80031ca:	b002      	add	sp, #8
 80031cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031d0:	4a05      	ldr	r2, [pc, #20]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
 80031d2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80031da:	f7fe fcb7 	bl	8001b4c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031de:	4f02      	ldr	r7, [pc, #8]	@ (80031e8 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80031e0:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e2:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e6:	e00a      	b.n	80031fe <HAL_RCC_OscConfig+0x2a2>
 80031e8:	40023800 	.word	0x40023800
 80031ec:	42470000 	.word	0x42470000
 80031f0:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f4:	f7fe fcaa 	bl	8001b4c <HAL_GetTick>
 80031f8:	1b80      	subs	r0, r0, r6
 80031fa:	4540      	cmp	r0, r8
 80031fc:	d8e4      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003200:	079a      	lsls	r2, r3, #30
 8003202:	d5f7      	bpl.n	80031f4 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8003204:	2d00      	cmp	r5, #0
 8003206:	f43f af4d 	beq.w	80030a4 <HAL_RCC_OscConfig+0x148>
 800320a:	e044      	b.n	8003296 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 800320c:	4a42      	ldr	r2, [pc, #264]	@ (8003318 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800320e:	4e43      	ldr	r6, [pc, #268]	@ (800331c <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8003210:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003212:	f7fe fc9b 	bl	8001b4c <HAL_GetTick>
 8003216:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003218:	e004      	b.n	8003224 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800321a:	f7fe fc97 	bl	8001b4c <HAL_GetTick>
 800321e:	1b40      	subs	r0, r0, r5
 8003220:	2802      	cmp	r0, #2
 8003222:	d8d1      	bhi.n	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003224:	6833      	ldr	r3, [r6, #0]
 8003226:	0799      	lsls	r1, r3, #30
 8003228:	d4f7      	bmi.n	800321a <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	e6fb      	b.n	8003026 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800322e:	2b01      	cmp	r3, #1
 8003230:	f43f af78 	beq.w	8003124 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8003234:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003236:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003238:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800323c:	4291      	cmp	r1, r2
 800323e:	f47f af71 	bne.w	8003124 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003242:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003244:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003248:	4291      	cmp	r1, r2
 800324a:	f47f af6b 	bne.w	8003124 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800324e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003250:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8003254:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003256:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800325a:	f47f af63 	bne.w	8003124 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800325e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003260:	0852      	lsrs	r2, r2, #1
 8003262:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8003266:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003268:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800326c:	f47f af5a 	bne.w	8003124 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003270:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003272:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003276:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800327a:	bf14      	ite	ne
 800327c:	2001      	movne	r0, #1
 800327e:	2000      	moveq	r0, #0
 8003280:	e72d      	b.n	80030de <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003282:	4b26      	ldr	r3, [pc, #152]	@ (800331c <HAL_RCC_OscConfig+0x3c0>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003292:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003294:	e76e      	b.n	8003174 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003296:	4a21      	ldr	r2, [pc, #132]	@ (800331c <HAL_RCC_OscConfig+0x3c0>)
 8003298:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800329a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800329e:	6413      	str	r3, [r2, #64]	@ 0x40
 80032a0:	e700      	b.n	80030a4 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a2:	4b1e      	ldr	r3, [pc, #120]	@ (800331c <HAL_RCC_OscConfig+0x3c0>)
 80032a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032a6:	f042 0204 	orr.w	r2, r2, #4
 80032aa:	671a      	str	r2, [r3, #112]	@ 0x70
 80032ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032ae:	f042 0201 	orr.w	r2, r2, #1
 80032b2:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032b4:	e791      	b.n	80031da <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80032b6:	f7fe fc49 	bl	8001b4c <HAL_GetTick>
 80032ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032bc:	e005      	b.n	80032ca <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032be:	f7fe fc45 	bl	8001b4c <HAL_GetTick>
 80032c2:	1b80      	subs	r0, r0, r6
 80032c4:	2802      	cmp	r0, #2
 80032c6:	f63f af7f 	bhi.w	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ca:	682b      	ldr	r3, [r5, #0]
 80032cc:	0199      	lsls	r1, r3, #6
 80032ce:	d4f6      	bmi.n	80032be <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032d0:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 80032d4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80032d6:	430b      	orrs	r3, r1
 80032d8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80032dc:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 80032e0:	0852      	lsrs	r2, r2, #1
 80032e2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80032e6:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80032e8:	490b      	ldr	r1, [pc, #44]	@ (8003318 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80032ee:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032f0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80032f2:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80032f4:	f7fe fc2a 	bl	8001b4c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f8:	4d08      	ldr	r5, [pc, #32]	@ (800331c <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 80032fa:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fc:	e005      	b.n	800330a <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fe:	f7fe fc25 	bl	8001b4c <HAL_GetTick>
 8003302:	1b00      	subs	r0, r0, r4
 8003304:	2802      	cmp	r0, #2
 8003306:	f63f af5f 	bhi.w	80031c8 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800330a:	682b      	ldr	r3, [r5, #0]
 800330c:	019a      	lsls	r2, r3, #6
 800330e:	d5f6      	bpl.n	80032fe <HAL_RCC_OscConfig+0x3a2>
 8003310:	e6e4      	b.n	80030dc <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8003312:	2001      	movs	r0, #1
}
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	42470000 	.word	0x42470000
 800331c:	40023800 	.word	0x40023800

08003320 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003320:	4916      	ldr	r1, [pc, #88]	@ (800337c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8003322:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003324:	688b      	ldr	r3, [r1, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	2b04      	cmp	r3, #4
 800332c:	d01b      	beq.n	8003366 <HAL_RCC_GetSysClockFreq+0x46>
 800332e:	2b08      	cmp	r3, #8
 8003330:	d117      	bne.n	8003362 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003332:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003334:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003336:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003338:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800333c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003340:	d113      	bne.n	800336a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003342:	480f      	ldr	r0, [pc, #60]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x60>)
 8003344:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003348:	fba1 0100 	umull	r0, r1, r1, r0
 800334c:	f7fd fc32 	bl	8000bb4 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003350:	4b0a      	ldr	r3, [pc, #40]	@ (800337c <HAL_RCC_GetSysClockFreq+0x5c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003358:	3301      	adds	r3, #1
 800335a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800335c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003360:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8003362:	4807      	ldr	r0, [pc, #28]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8003364:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003366:	4807      	ldr	r0, [pc, #28]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003368:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800336a:	4806      	ldr	r0, [pc, #24]	@ (8003384 <HAL_RCC_GetSysClockFreq+0x64>)
 800336c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003370:	2300      	movs	r3, #0
 8003372:	fba1 0100 	umull	r0, r1, r1, r0
 8003376:	f7fd fc1d 	bl	8000bb4 <__aeabi_uldivmod>
 800337a:	e7e9      	b.n	8003350 <HAL_RCC_GetSysClockFreq+0x30>
 800337c:	40023800 	.word	0x40023800
 8003380:	00f42400 	.word	0x00f42400
 8003384:	017d7840 	.word	0x017d7840

08003388 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003388:	2800      	cmp	r0, #0
 800338a:	f000 8087 	beq.w	800349c <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800338e:	4a48      	ldr	r2, [pc, #288]	@ (80034b0 <HAL_RCC_ClockConfig+0x128>)
 8003390:	6813      	ldr	r3, [r2, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	428b      	cmp	r3, r1
{
 8003398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800339c:	460d      	mov	r5, r1
 800339e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033a0:	d209      	bcs.n	80033b6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a2:	b2cb      	uxtb	r3, r1
 80033a4:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	6813      	ldr	r3, [r2, #0]
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	428b      	cmp	r3, r1
 80033ae:	d002      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80033b0:	2001      	movs	r0, #1
}
 80033b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b6:	6823      	ldr	r3, [r4, #0]
 80033b8:	0798      	lsls	r0, r3, #30
 80033ba:	d514      	bpl.n	80033e6 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	0759      	lsls	r1, r3, #29
 80033be:	d504      	bpl.n	80033ca <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033c0:	493c      	ldr	r1, [pc, #240]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 80033c2:	688a      	ldr	r2, [r1, #8]
 80033c4:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 80033c8:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ca:	071a      	lsls	r2, r3, #28
 80033cc:	d504      	bpl.n	80033d8 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033ce:	4939      	ldr	r1, [pc, #228]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 80033d0:	688a      	ldr	r2, [r1, #8]
 80033d2:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 80033d6:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d8:	4936      	ldr	r1, [pc, #216]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 80033da:	68a0      	ldr	r0, [r4, #8]
 80033dc:	688a      	ldr	r2, [r1, #8]
 80033de:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80033e2:	4302      	orrs	r2, r0
 80033e4:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e6:	07df      	lsls	r7, r3, #31
 80033e8:	d521      	bpl.n	800342e <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ea:	6862      	ldr	r2, [r4, #4]
 80033ec:	2a01      	cmp	r2, #1
 80033ee:	d057      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033f0:	1e93      	subs	r3, r2, #2
 80033f2:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f4:	4b2f      	ldr	r3, [pc, #188]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033f8:	d94d      	bls.n	8003496 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fa:	0799      	lsls	r1, r3, #30
 80033fc:	d5d8      	bpl.n	80033b0 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033fe:	4e2d      	ldr	r6, [pc, #180]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 8003400:	68b3      	ldr	r3, [r6, #8]
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	4313      	orrs	r3, r2
 8003408:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800340a:	f7fe fb9f 	bl	8001b4c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800340e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003412:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003414:	e004      	b.n	8003420 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003416:	f7fe fb99 	bl	8001b4c <HAL_GetTick>
 800341a:	1bc0      	subs	r0, r0, r7
 800341c:	4540      	cmp	r0, r8
 800341e:	d844      	bhi.n	80034aa <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003420:	68b3      	ldr	r3, [r6, #8]
 8003422:	6862      	ldr	r2, [r4, #4]
 8003424:	f003 030c 	and.w	r3, r3, #12
 8003428:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800342c:	d1f3      	bne.n	8003416 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800342e:	4a20      	ldr	r2, [pc, #128]	@ (80034b0 <HAL_RCC_ClockConfig+0x128>)
 8003430:	6813      	ldr	r3, [r2, #0]
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	42ab      	cmp	r3, r5
 8003438:	d906      	bls.n	8003448 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343a:	b2eb      	uxtb	r3, r5
 800343c:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800343e:	6813      	ldr	r3, [r2, #0]
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	42ab      	cmp	r3, r5
 8003446:	d1b3      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	075a      	lsls	r2, r3, #29
 800344c:	d506      	bpl.n	800345c <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800344e:	4919      	ldr	r1, [pc, #100]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 8003450:	68e0      	ldr	r0, [r4, #12]
 8003452:	688a      	ldr	r2, [r1, #8]
 8003454:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8003458:	4302      	orrs	r2, r0
 800345a:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345c:	071b      	lsls	r3, r3, #28
 800345e:	d507      	bpl.n	8003470 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003460:	4a14      	ldr	r2, [pc, #80]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 8003462:	6921      	ldr	r1, [r4, #16]
 8003464:	6893      	ldr	r3, [r2, #8]
 8003466:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800346a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800346e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003470:	f7ff ff56 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003474:	4a0f      	ldr	r2, [pc, #60]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 8003476:	4c10      	ldr	r4, [pc, #64]	@ (80034b8 <HAL_RCC_ClockConfig+0x130>)
 8003478:	6892      	ldr	r2, [r2, #8]
 800347a:	4910      	ldr	r1, [pc, #64]	@ (80034bc <HAL_RCC_ClockConfig+0x134>)
 800347c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003480:	4603      	mov	r3, r0
 8003482:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8003484:	480e      	ldr	r0, [pc, #56]	@ (80034c0 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003486:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8003488:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800348a:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800348c:	f7fe fb14 	bl	8001ab8 <HAL_InitTick>
  return HAL_OK;
 8003490:	2000      	movs	r0, #0
}
 8003492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003496:	0198      	lsls	r0, r3, #6
 8003498:	d4b1      	bmi.n	80033fe <HAL_RCC_ClockConfig+0x76>
 800349a:	e789      	b.n	80033b0 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 800349c:	2001      	movs	r0, #1
}
 800349e:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a0:	4b04      	ldr	r3, [pc, #16]	@ (80034b4 <HAL_RCC_ClockConfig+0x12c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	039e      	lsls	r6, r3, #14
 80034a6:	d4aa      	bmi.n	80033fe <HAL_RCC_ClockConfig+0x76>
 80034a8:	e782      	b.n	80033b0 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80034aa:	2003      	movs	r0, #3
 80034ac:	e781      	b.n	80033b2 <HAL_RCC_ClockConfig+0x2a>
 80034ae:	bf00      	nop
 80034b0:	40023c00 	.word	0x40023c00
 80034b4:	40023800 	.word	0x40023800
 80034b8:	08005360 	.word	0x08005360
 80034bc:	20000000 	.word	0x20000000
 80034c0:	20000008 	.word	0x20000008

080034c4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034c4:	4b04      	ldr	r3, [pc, #16]	@ (80034d8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80034c6:	4905      	ldr	r1, [pc, #20]	@ (80034dc <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	4a05      	ldr	r2, [pc, #20]	@ (80034e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80034cc:	6808      	ldr	r0, [r1, #0]
 80034ce:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80034d2:	5cd3      	ldrb	r3, [r2, r3]
}
 80034d4:	40d8      	lsrs	r0, r3
 80034d6:	4770      	bx	lr
 80034d8:	40023800 	.word	0x40023800
 80034dc:	20000000 	.word	0x20000000
 80034e0:	08005358 	.word	0x08005358

080034e4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034e4:	4b04      	ldr	r3, [pc, #16]	@ (80034f8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80034e6:	4905      	ldr	r1, [pc, #20]	@ (80034fc <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	4a05      	ldr	r2, [pc, #20]	@ (8003500 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80034ec:	6808      	ldr	r0, [r1, #0]
 80034ee:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
}
 80034f4:	40d8      	lsrs	r0, r3
 80034f6:	4770      	bx	lr
 80034f8:	40023800 	.word	0x40023800
 80034fc:	20000000 	.word	0x20000000
 8003500:	08005358 	.word	0x08005358

08003504 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003504:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003506:	6803      	ldr	r3, [r0, #0]
 8003508:	f013 0f05 	tst.w	r3, #5
{
 800350c:	b083      	sub	sp, #12
 800350e:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003510:	d10b      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x26>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003512:	079d      	lsls	r5, r3, #30
 8003514:	d444      	bmi.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003516:	071b      	lsls	r3, r3, #28
 8003518:	d402      	bmi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800351a:	2000      	movs	r0, #0
}
 800351c:	b003      	add	sp, #12
 800351e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003520:	4b49      	ldr	r3, [pc, #292]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003522:	7d22      	ldrb	r2, [r4, #20]
 8003524:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
 8003528:	e7f7      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x16>
    __HAL_RCC_PLLI2S_DISABLE();
 800352a:	4b48      	ldr	r3, [pc, #288]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x148>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800352c:	4e48      	ldr	r6, [pc, #288]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    __HAL_RCC_PLLI2S_DISABLE();
 800352e:	2200      	movs	r2, #0
 8003530:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8003532:	f7fe fb0b 	bl	8001b4c <HAL_GetTick>
 8003536:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003538:	e004      	b.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800353a:	f7fe fb07 	bl	8001b4c <HAL_GetTick>
 800353e:	1b43      	subs	r3, r0, r5
 8003540:	2b02      	cmp	r3, #2
 8003542:	d82a      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x96>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003544:	6833      	ldr	r3, [r6, #0]
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	d4f7      	bmi.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800354a:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800354e:	6862      	ldr	r2, [r4, #4]
 8003550:	071b      	lsls	r3, r3, #28
 8003552:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8003556:	4313      	orrs	r3, r2
    __HAL_RCC_PLLI2S_ENABLE();
 8003558:	4a3c      	ldr	r2, [pc, #240]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x148>)
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800355a:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800355e:	2101      	movs	r1, #1
 8003560:	6691      	str	r1, [r2, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8003562:	f7fe faf3 	bl	8001b4c <HAL_GetTick>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003566:	4e3a      	ldr	r6, [pc, #232]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    tickstart = HAL_GetTick();
 8003568:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800356a:	e004      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x72>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800356c:	f7fe faee 	bl	8001b4c <HAL_GetTick>
 8003570:	1b43      	subs	r3, r0, r5
 8003572:	2b02      	cmp	r3, #2
 8003574:	d811      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x96>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003576:	6833      	ldr	r3, [r6, #0]
 8003578:	011f      	lsls	r7, r3, #4
 800357a:	d5f7      	bpl.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x68>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	e7c8      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xe>
        tickstart = HAL_GetTick();
 8003580:	f7fe fae4 	bl	8001b4c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003584:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003588:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800358c:	079a      	lsls	r2, r3, #30
 800358e:	d43c      	bmi.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x106>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003590:	f7fe fadc 	bl	8001b4c <HAL_GetTick>
 8003594:	1b80      	subs	r0, r0, r6
 8003596:	42b8      	cmp	r0, r7
 8003598:	d9f7      	bls.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x86>
        return HAL_TIMEOUT;
 800359a:	2003      	movs	r0, #3
}
 800359c:	b003      	add	sp, #12
 800359e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80035a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    PWR->CR |= PWR_CR_DBP;
 80035a2:	4d2c      	ldr	r5, [pc, #176]	@ (8003654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80035a4:	2200      	movs	r2, #0
 80035a6:	9201      	str	r2, [sp, #4]
 80035a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035aa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80035ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80035ba:	682b      	ldr	r3, [r5, #0]
 80035bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80035c2:	f7fe fac3 	bl	8001b4c <HAL_GetTick>
 80035c6:	4606      	mov	r6, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80035c8:	e004      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ca:	f7fe fabf 	bl	8001b4c <HAL_GetTick>
 80035ce:	1b83      	subs	r3, r0, r6
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d8e2      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x96>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80035d4:	682b      	ldr	r3, [r5, #0]
 80035d6:	05d8      	lsls	r0, r3, #23
 80035d8:	d5f7      	bpl.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035da:	4d1d      	ldr	r5, [pc, #116]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035dc:	6923      	ldr	r3, [r4, #16]
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035de:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035e0:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 80035e4:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 80035e8:	d012      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035ea:	428a      	cmp	r2, r1
 80035ec:	d010      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ee:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80035f0:	4a16      	ldr	r2, [pc, #88]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80035f2:	2101      	movs	r1, #1
 80035f4:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035fc:	2100      	movs	r1, #0
 80035fe:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 8003602:	672b      	str	r3, [r5, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003604:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003606:	07d9      	lsls	r1, r3, #31
 8003608:	d4ba      	bmi.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800360a:	6923      	ldr	r3, [r4, #16]
 800360c:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8003610:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8003614:	d00c      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003616:	490e      	ldr	r1, [pc, #56]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003618:	688a      	ldr	r2, [r1, #8]
 800361a:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800361e:	608a      	str	r2, [r1, #8]
 8003620:	4a0b      	ldr	r2, [pc, #44]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003622:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8003624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003628:	430b      	orrs	r3, r1
 800362a:	6713      	str	r3, [r2, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800362c:	6823      	ldr	r3, [r4, #0]
 800362e:	e772      	b.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x12>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003630:	4807      	ldr	r0, [pc, #28]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003632:	6882      	ldr	r2, [r0, #8]
 8003634:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003638:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800363c:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8003640:	430a      	orrs	r2, r1
 8003642:	6082      	str	r2, [r0, #8]
 8003644:	e7ec      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003646:	bf00      	nop
 8003648:	42471000 	.word	0x42471000
 800364c:	42470000 	.word	0x42470000
 8003650:	40023800 	.word	0x40023800
 8003654:	40007000 	.word	0x40007000

08003658 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8003658:	2801      	cmp	r0, #1
 800365a:	d001      	beq.n	8003660 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
 800365c:	2000      	movs	r0, #0
 800365e:	4770      	bx	lr
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003660:	4b0f      	ldr	r3, [pc, #60]	@ (80036a0 <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
 8003662:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8003664:	0211      	lsls	r1, r2, #8
 8003666:	d501      	bpl.n	800366c <HAL_RCCEx_GetPeriphCLKFreq+0x14>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003668:	480e      	ldr	r0, [pc, #56]	@ (80036a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
    {
      break;
    }
  }
  return frequency;
}
 800366a:	4770      	bx	lr
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800366c:	685a      	ldr	r2, [r3, #4]
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800366e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003672:	0252      	lsls	r2, r2, #9
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003674:	bf4c      	ite	mi
 8003676:	4a0c      	ldrmi	r2, [pc, #48]	@ (80036a8 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003678:	4a0c      	ldrpl	r2, [pc, #48]	@ (80036ac <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
 800367a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800367e:	fbb2 f2f3 	udiv	r2, r2, r3
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003682:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
 8003684:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003688:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800368c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8003690:	fb02 f000 	mul.w	r0, r2, r0
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003694:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003698:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800
 80036a4:	00bb8000 	.word	0x00bb8000
 80036a8:	017d7840 	.word	0x017d7840
 80036ac:	00f42400 	.word	0x00f42400

080036b0 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036b0:	2800      	cmp	r0, #0
 80036b2:	f000 8087 	beq.w	80037c4 <HAL_UART_Init+0x114>
{
 80036b6:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036b8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80036bc:	4604      	mov	r4, r0
 80036be:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d079      	beq.n	80037ba <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036c6:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036c8:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 80036ca:	2224      	movs	r2, #36	@ 0x24
 80036cc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036d6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036d8:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036da:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036dc:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80036e0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036e2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036e4:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036e6:	4302      	orrs	r2, r0
 80036e8:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80036ea:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036ec:	4302      	orrs	r2, r0
 80036ee:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80036f0:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80036f4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036f8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80036fa:	430a      	orrs	r2, r1
 80036fc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036fe:	695a      	ldr	r2, [r3, #20]
 8003700:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003702:	4931      	ldr	r1, [pc, #196]	@ (80037c8 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003704:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003708:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800370a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800370c:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800370e:	d036      	beq.n	800377e <HAL_UART_Init+0xce>
 8003710:	4a2e      	ldr	r2, [pc, #184]	@ (80037cc <HAL_UART_Init+0x11c>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d033      	beq.n	800377e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003716:	f7ff fed5 	bl	80034c4 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800371a:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800371c:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800371e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003722:	e9d4 5300 	ldrd	r5, r3, [r4]
 8003726:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800372a:	d02b      	beq.n	8003784 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800372c:	009a      	lsls	r2, r3, #2
 800372e:	0f9b      	lsrs	r3, r3, #30
 8003730:	f7fd fa40 	bl	8000bb4 <__aeabi_uldivmod>
 8003734:	4a26      	ldr	r2, [pc, #152]	@ (80037d0 <HAL_UART_Init+0x120>)
 8003736:	fba2 1300 	umull	r1, r3, r2, r0
 800373a:	095b      	lsrs	r3, r3, #5
 800373c:	2164      	movs	r1, #100	@ 0x64
 800373e:	fb01 0013 	mls	r0, r1, r3, r0
 8003742:	0100      	lsls	r0, r0, #4
 8003744:	3032      	adds	r0, #50	@ 0x32
 8003746:	fba2 2000 	umull	r2, r0, r2, r0
 800374a:	011b      	lsls	r3, r3, #4
 800374c:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8003750:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003752:	692a      	ldr	r2, [r5, #16]
 8003754:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003758:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375a:	696a      	ldr	r2, [r5, #20]
 800375c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003760:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8003762:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003764:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8003766:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003768:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800376c:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800376e:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003770:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003774:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8003778:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800377a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800377c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800377e:	f7ff feb1 	bl	80034e4 <HAL_RCC_GetPCLK2Freq>
 8003782:	e7ca      	b.n	800371a <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003784:	18da      	adds	r2, r3, r3
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	415b      	adcs	r3, r3
 800378c:	f7fd fa12 	bl	8000bb4 <__aeabi_uldivmod>
 8003790:	4a0f      	ldr	r2, [pc, #60]	@ (80037d0 <HAL_UART_Init+0x120>)
 8003792:	fba2 3100 	umull	r3, r1, r2, r0
 8003796:	0949      	lsrs	r1, r1, #5
 8003798:	2364      	movs	r3, #100	@ 0x64
 800379a:	fb03 0311 	mls	r3, r3, r1, r0
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	3332      	adds	r3, #50	@ 0x32
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80037aa:	091b      	lsrs	r3, r3, #4
 80037ac:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80037b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80037b4:	4413      	add	r3, r2
 80037b6:	60ab      	str	r3, [r5, #8]
 80037b8:	e7cb      	b.n	8003752 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80037ba:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80037be:	f7fe f88d 	bl	80018dc <HAL_UART_MspInit>
 80037c2:	e780      	b.n	80036c6 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80037c4:	2001      	movs	r0, #1
}
 80037c6:	4770      	bx	lr
 80037c8:	40011000 	.word	0x40011000
 80037cc:	40011400 	.word	0x40011400
 80037d0:	51eb851f 	.word	0x51eb851f

080037d4 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop

080037d8 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop

080037dc <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop

080037e0 <UART_DMAError>:
{
 80037e0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037e2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80037e4:	6803      	ldr	r3, [r0, #0]
 80037e6:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80037e8:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80037ec:	2a21      	cmp	r2, #33	@ 0x21
 80037ee:	d00b      	beq.n	8003808 <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037f0:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80037f2:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 80037f6:	2a22      	cmp	r2, #34	@ 0x22
 80037f8:	d01e      	beq.n	8003838 <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80037fa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80037fc:	f043 0310 	orr.w	r3, r3, #16
 8003800:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 8003802:	f7ff ffeb 	bl	80037dc <HAL_UART_ErrorCallback>
}
 8003806:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003808:	0609      	lsls	r1, r1, #24
 800380a:	d5f1      	bpl.n	80037f0 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 800380c:	2200      	movs	r2, #0
 800380e:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003810:	f103 020c 	add.w	r2, r3, #12
 8003814:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003818:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381c:	f103 0c0c 	add.w	ip, r3, #12
 8003820:	e84c 2100 	strex	r1, r2, [ip]
 8003824:	2900      	cmp	r1, #0
 8003826:	d1f3      	bne.n	8003810 <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 8003828:	2220      	movs	r2, #32
 800382a:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800382e:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003830:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8003834:	2a22      	cmp	r2, #34	@ 0x22
 8003836:	d1e0      	bne.n	80037fa <UART_DMAError+0x1a>
 8003838:	064a      	lsls	r2, r1, #25
 800383a:	d5de      	bpl.n	80037fa <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 800383c:	2200      	movs	r2, #0
 800383e:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003840:	f103 020c 	add.w	r2, r3, #12
 8003844:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003848:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384c:	f103 0c0c 	add.w	ip, r3, #12
 8003850:	e84c 2100 	strex	r1, r2, [ip]
 8003854:	2900      	cmp	r1, #0
 8003856:	d1f3      	bne.n	8003840 <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003858:	f103 0214 	add.w	r2, r3, #20
 800385c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003860:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003864:	f103 0c14 	add.w	ip, r3, #20
 8003868:	e84c 2100 	strex	r1, r2, [ip]
 800386c:	2900      	cmp	r1, #0
 800386e:	d1f3      	bne.n	8003858 <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003870:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003872:	2a01      	cmp	r2, #1
 8003874:	d005      	beq.n	8003882 <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8003876:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003878:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800387a:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8003880:	e7bb      	b.n	80037fa <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003882:	f103 020c 	add.w	r2, r3, #12
 8003886:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800388a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800388e:	f103 0c0c 	add.w	ip, r3, #12
 8003892:	e84c 2100 	strex	r1, r2, [ip]
 8003896:	2900      	cmp	r1, #0
 8003898:	d1f3      	bne.n	8003882 <UART_DMAError+0xa2>
 800389a:	e7ec      	b.n	8003876 <UART_DMAError+0x96>

0800389c <UART_DMAAbortOnError>:
{
 800389c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800389e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80038a4:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80038a6:	f7ff ff99 	bl	80037dc <HAL_UART_ErrorCallback>
}
 80038aa:	bd08      	pop	{r3, pc}

080038ac <HAL_UARTEx_RxEventCallback>:
}
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop

080038b0 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038b0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80038b2:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80038b4:	2301      	movs	r3, #1
 80038b6:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038b8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d002      	beq.n	80038c4 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80038be:	f7ff ff8b 	bl	80037d8 <HAL_UART_RxHalfCpltCallback>
}
 80038c2:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80038c4:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80038c6:	0849      	lsrs	r1, r1, #1
 80038c8:	f7ff fff0 	bl	80038ac <HAL_UARTEx_RxEventCallback>
}
 80038cc:	bd08      	pop	{r3, pc}
 80038ce:	bf00      	nop

080038d0 <UART_DMAReceiveCplt>:
{
 80038d0:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80038d2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038d4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 80038dc:	d12b      	bne.n	8003936 <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 80038de:	6803      	ldr	r3, [r0, #0]
 80038e0:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e2:	f103 020c 	add.w	r2, r3, #12
 80038e6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ee:	f103 0c0c 	add.w	ip, r3, #12
 80038f2:	e84c 2100 	strex	r1, r2, [ip]
 80038f6:	2900      	cmp	r1, #0
 80038f8:	d1f3      	bne.n	80038e2 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fa:	f103 0214 	add.w	r2, r3, #20
 80038fe:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003906:	f103 0c14 	add.w	ip, r3, #20
 800390a:	e84c 2100 	strex	r1, r2, [ip]
 800390e:	2900      	cmp	r1, #0
 8003910:	d1f3      	bne.n	80038fa <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003912:	f103 0214 	add.w	r2, r3, #20
 8003916:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391e:	f103 0c14 	add.w	ip, r3, #20
 8003922:	e84c 2100 	strex	r1, r2, [ip]
 8003926:	2900      	cmp	r1, #0
 8003928:	d1f3      	bne.n	8003912 <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 800392a:	2220      	movs	r2, #32
 800392c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003930:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003932:	2a01      	cmp	r2, #1
 8003934:	d007      	beq.n	8003946 <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003936:	2300      	movs	r3, #0
 8003938:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800393c:	2b01      	cmp	r3, #1
 800393e:	d00f      	beq.n	8003960 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8003940:	f7fd fbb2 	bl	80010a8 <HAL_UART_RxCpltCallback>
}
 8003944:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003946:	f103 020c 	add.w	r2, r3, #12
 800394a:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800394e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003952:	f103 0c0c 	add.w	ip, r3, #12
 8003956:	e84c 2100 	strex	r1, r2, [ip]
 800395a:	2900      	cmp	r1, #0
 800395c:	d1f3      	bne.n	8003946 <UART_DMAReceiveCplt+0x76>
 800395e:	e7ea      	b.n	8003936 <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003960:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8003962:	f7ff ffa3 	bl	80038ac <HAL_UARTEx_RxEventCallback>
}
 8003966:	bd08      	pop	{r3, pc}

08003968 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003968:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800396a:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800396c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800396e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003972:	d042      	beq.n	80039fa <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003974:	2b00      	cmp	r3, #0
 8003976:	d039      	beq.n	80039ec <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003978:	684b      	ldr	r3, [r1, #4]
 800397a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800397e:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8003980:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8003982:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8003984:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 8003986:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8003988:	3b01      	subs	r3, #1
 800398a:	b29b      	uxth	r3, r3
 800398c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800398e:	2b00      	cmp	r3, #0
 8003990:	d132      	bne.n	80039f8 <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003992:	6802      	ldr	r2, [r0, #0]
 8003994:	68d1      	ldr	r1, [r2, #12]
 8003996:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800399a:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800399c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800399e:	68d1      	ldr	r1, [r2, #12]
 80039a0:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80039a4:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039a6:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80039a8:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039ac:	f021 0101 	bic.w	r1, r1, #1
 80039b0:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80039b2:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039b6:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039b8:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80039ba:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80039bc:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039be:	d125      	bne.n	8003a0c <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c0:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c2:	f102 030c 	add.w	r3, r2, #12
 80039c6:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ca:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	f102 0c0c 	add.w	ip, r2, #12
 80039d2:	e84c 3100 	strex	r1, r3, [ip]
 80039d6:	2900      	cmp	r1, #0
 80039d8:	d1f3      	bne.n	80039c2 <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80039da:	6813      	ldr	r3, [r2, #0]
 80039dc:	06db      	lsls	r3, r3, #27
 80039de:	d41a      	bmi.n	8003a16 <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039e0:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80039e2:	f7ff ff63 	bl	80038ac <HAL_UARTEx_RxEventCallback>
}
 80039e6:	b003      	add	sp, #12
 80039e8:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039ec:	6903      	ldr	r3, [r0, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1c2      	bne.n	8003978 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039f2:	684b      	ldr	r3, [r1, #4]
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	e7c2      	b.n	800397e <UART_Receive_IT.part.0.isra.0+0x16>
 80039f8:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039fa:	6903      	ldr	r3, [r0, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f8      	bne.n	80039f2 <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a00:	684b      	ldr	r3, [r1, #4]
 8003a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a06:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 8003a0a:	e7bb      	b.n	8003984 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 8003a0c:	f7fd fb4c 	bl	80010a8 <HAL_UART_RxCpltCallback>
}
 8003a10:	b003      	add	sp, #12
 8003a12:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a16:	2300      	movs	r3, #0
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	6813      	ldr	r3, [r2, #0]
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	6853      	ldr	r3, [r2, #4]
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	9b01      	ldr	r3, [sp, #4]
 8003a24:	e7dc      	b.n	80039e0 <UART_Receive_IT.part.0.isra.0+0x78>
 8003a26:	bf00      	nop

08003a28 <HAL_UART_IRQHandler>:
{
 8003a28:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a2a:	6803      	ldr	r3, [r0, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a2e:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a30:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 8003a32:	f012 0f0f 	tst.w	r2, #15
{
 8003a36:	b083      	sub	sp, #12
 8003a38:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003a3a:	d170      	bne.n	8003b1e <HAL_UART_IRQHandler+0xf6>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a3c:	0691      	lsls	r1, r2, #26
 8003a3e:	d502      	bpl.n	8003a46 <HAL_UART_IRQHandler+0x1e>
 8003a40:	06a9      	lsls	r1, r5, #26
 8003a42:	f100 80a1 	bmi.w	8003b88 <HAL_UART_IRQHandler+0x160>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a46:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003a48:	2901      	cmp	r1, #1
 8003a4a:	d00b      	beq.n	8003a64 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a4c:	0610      	lsls	r0, r2, #24
 8003a4e:	d502      	bpl.n	8003a56 <HAL_UART_IRQHandler+0x2e>
 8003a50:	0629      	lsls	r1, r5, #24
 8003a52:	f100 80a3 	bmi.w	8003b9c <HAL_UART_IRQHandler+0x174>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a56:	0652      	lsls	r2, r2, #25
 8003a58:	d502      	bpl.n	8003a60 <HAL_UART_IRQHandler+0x38>
 8003a5a:	0668      	lsls	r0, r5, #25
 8003a5c:	f100 80bd 	bmi.w	8003bda <HAL_UART_IRQHandler+0x1b2>
}
 8003a60:	b003      	add	sp, #12
 8003a62:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003a64:	06d0      	lsls	r0, r2, #27
 8003a66:	d5f1      	bpl.n	8003a4c <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003a68:	06e9      	lsls	r1, r5, #27
 8003a6a:	d5ef      	bpl.n	8003a4c <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	9201      	str	r2, [sp, #4]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	9201      	str	r2, [sp, #4]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	9201      	str	r2, [sp, #4]
 8003a78:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a7a:	695a      	ldr	r2, [r3, #20]
 8003a7c:	0655      	lsls	r5, r2, #25
 8003a7e:	f140 8136 	bpl.w	8003cee <HAL_UART_IRQHandler+0x2c6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a82:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003a84:	6802      	ldr	r2, [r0, #0]
 8003a86:	6852      	ldr	r2, [r2, #4]
 8003a88:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003a8a:	2a00      	cmp	r2, #0
 8003a8c:	d0e8      	beq.n	8003a60 <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a8e:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8003a90:	4291      	cmp	r1, r2
 8003a92:	d9e5      	bls.n	8003a60 <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 8003a94:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a96:	69c2      	ldr	r2, [r0, #28]
 8003a98:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8003a9c:	d036      	beq.n	8003b0c <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	f103 020c 	add.w	r2, r3, #12
 8003aa2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003aa6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aaa:	f103 050c 	add.w	r5, r3, #12
 8003aae:	e845 2100 	strex	r1, r2, [r5]
 8003ab2:	2900      	cmp	r1, #0
 8003ab4:	d1f3      	bne.n	8003a9e <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab6:	f103 0214 	add.w	r2, r3, #20
 8003aba:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003abe:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac2:	f103 0514 	add.w	r5, r3, #20
 8003ac6:	e845 2100 	strex	r1, r2, [r5]
 8003aca:	2900      	cmp	r1, #0
 8003acc:	d1f3      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ace:	f103 0214 	add.w	r2, r3, #20
 8003ad2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ada:	f103 0514 	add.w	r5, r3, #20
 8003ade:	e845 2100 	strex	r1, r2, [r5]
 8003ae2:	2900      	cmp	r1, #0
 8003ae4:	d1f3      	bne.n	8003ace <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aec:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aee:	f103 020c 	add.w	r2, r3, #12
 8003af2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003af6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afa:	f103 050c 	add.w	r5, r3, #12
 8003afe:	e845 2100 	strex	r1, r2, [r5]
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d1f3      	bne.n	8003aee <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b06:	f7fe fc47 	bl	8002398 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b0a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b10:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003b12:	1ac9      	subs	r1, r1, r3
 8003b14:	4620      	mov	r0, r4
 8003b16:	b289      	uxth	r1, r1
 8003b18:	f7ff fec8 	bl	80038ac <HAL_UARTEx_RxEventCallback>
 8003b1c:	e7a0      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b1e:	f011 0101 	ands.w	r1, r1, #1
 8003b22:	d178      	bne.n	8003c16 <HAL_UART_IRQHandler+0x1ee>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b24:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8003b28:	d08d      	beq.n	8003a46 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b2a:	07d0      	lsls	r0, r2, #31
 8003b2c:	d50a      	bpl.n	8003b44 <HAL_UART_IRQHandler+0x11c>
 8003b2e:	05e8      	lsls	r0, r5, #23
 8003b30:	f140 80d9 	bpl.w	8003ce6 <HAL_UART_IRQHandler+0x2be>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b34:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003b36:	f040 0001 	orr.w	r0, r0, #1
 8003b3a:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b3c:	0750      	lsls	r0, r2, #29
 8003b3e:	d55b      	bpl.n	8003bf8 <HAL_UART_IRQHandler+0x1d0>
 8003b40:	2900      	cmp	r1, #0
 8003b42:	d16c      	bne.n	8003c1e <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b44:	0790      	lsls	r0, r2, #30
 8003b46:	d570      	bpl.n	8003c2a <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b48:	0710      	lsls	r0, r2, #28
 8003b4a:	f100 80c9 	bmi.w	8003ce0 <HAL_UART_IRQHandler+0x2b8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b4e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b50:	2900      	cmp	r1, #0
 8003b52:	d085      	beq.n	8003a60 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b54:	0691      	lsls	r1, r2, #26
 8003b56:	d509      	bpl.n	8003b6c <HAL_UART_IRQHandler+0x144>
 8003b58:	06aa      	lsls	r2, r5, #26
 8003b5a:	d507      	bpl.n	8003b6c <HAL_UART_IRQHandler+0x144>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b5c:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8003b60:	2a22      	cmp	r2, #34	@ 0x22
 8003b62:	d103      	bne.n	8003b6c <HAL_UART_IRQHandler+0x144>
 8003b64:	4620      	mov	r0, r4
 8003b66:	f7ff feff 	bl	8003968 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b6e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b70:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b74:	f001 0108 	and.w	r1, r1, #8
 8003b78:	ea52 0501 	orrs.w	r5, r2, r1
 8003b7c:	d15c      	bne.n	8003c38 <HAL_UART_IRQHandler+0x210>
        HAL_UART_ErrorCallback(huart);
 8003b7e:	4620      	mov	r0, r4
 8003b80:	f7ff fe2c 	bl	80037dc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b84:	6465      	str	r5, [r4, #68]	@ 0x44
 8003b86:	e76b      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b88:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003b8c:	2b22      	cmp	r3, #34	@ 0x22
 8003b8e:	f47f af67 	bne.w	8003a60 <HAL_UART_IRQHandler+0x38>
}
 8003b92:	b003      	add	sp, #12
 8003b94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b98:	f7ff bee6 	b.w	8003968 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b9c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8003ba0:	2a21      	cmp	r2, #33	@ 0x21
 8003ba2:	f47f af5d 	bne.w	8003a60 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ba6:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ba8:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003baa:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003bae:	f000 80d9 	beq.w	8003d64 <HAL_UART_IRQHandler+0x33c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003bb2:	1c51      	adds	r1, r2, #1
 8003bb4:	6221      	str	r1, [r4, #32]
 8003bb6:	7812      	ldrb	r2, [r2, #0]
 8003bb8:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003bba:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003bbc:	3a01      	subs	r2, #1
 8003bbe:	b292      	uxth	r2, r2
 8003bc0:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8003bc2:	2a00      	cmp	r2, #0
 8003bc4:	f47f af4c 	bne.w	8003a60 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003bce:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bd6:	60da      	str	r2, [r3, #12]
 8003bd8:	e742      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003bda:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003bdc:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003bde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003be2:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003be4:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003be6:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8003bea:	f7ff fdf3 	bl	80037d4 <HAL_UART_TxCpltCallback>
    return;
 8003bee:	e737      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bf0:	05e8      	lsls	r0, r5, #23
 8003bf2:	d49f      	bmi.n	8003b34 <HAL_UART_IRQHandler+0x10c>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf4:	0750      	lsls	r0, r2, #29
 8003bf6:	d412      	bmi.n	8003c1e <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf8:	0790      	lsls	r0, r2, #30
 8003bfa:	d516      	bpl.n	8003c2a <HAL_UART_IRQHandler+0x202>
 8003bfc:	2900      	cmp	r1, #0
 8003bfe:	d0a3      	beq.n	8003b48 <HAL_UART_IRQHandler+0x120>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003c02:	f041 0104 	orr.w	r1, r1, #4
 8003c06:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c08:	0711      	lsls	r1, r2, #28
 8003c0a:	d5a0      	bpl.n	8003b4e <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003c0e:	f041 0108 	orr.w	r1, r1, #8
 8003c12:	6461      	str	r1, [r4, #68]	@ 0x44
 8003c14:	e79b      	b.n	8003b4e <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c16:	07d0      	lsls	r0, r2, #31
 8003c18:	d4ea      	bmi.n	8003bf0 <HAL_UART_IRQHandler+0x1c8>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c1a:	0750      	lsls	r0, r2, #29
 8003c1c:	d55b      	bpl.n	8003cd6 <HAL_UART_IRQHandler+0x2ae>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c1e:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003c20:	f040 0002 	orr.w	r0, r0, #2
 8003c24:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c26:	0790      	lsls	r0, r2, #30
 8003c28:	d4ea      	bmi.n	8003c00 <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c2a:	0710      	lsls	r0, r2, #28
 8003c2c:	d58f      	bpl.n	8003b4e <HAL_UART_IRQHandler+0x126>
 8003c2e:	f005 0020 	and.w	r0, r5, #32
 8003c32:	4308      	orrs	r0, r1
 8003c34:	d08b      	beq.n	8003b4e <HAL_UART_IRQHandler+0x126>
 8003c36:	e7e9      	b.n	8003c0c <HAL_UART_IRQHandler+0x1e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c38:	f103 020c 	add.w	r2, r3, #12
 8003c3c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c40:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c44:	f103 000c 	add.w	r0, r3, #12
 8003c48:	e840 2100 	strex	r1, r2, [r0]
 8003c4c:	2900      	cmp	r1, #0
 8003c4e:	d1f3      	bne.n	8003c38 <HAL_UART_IRQHandler+0x210>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	f103 0214 	add.w	r2, r3, #20
 8003c54:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c58:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5c:	f103 0014 	add.w	r0, r3, #20
 8003c60:	e840 2100 	strex	r1, r2, [r0]
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d1f3      	bne.n	8003c50 <HAL_UART_IRQHandler+0x228>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c68:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003c6a:	2a01      	cmp	r2, #1
 8003c6c:	d022      	beq.n	8003cb4 <HAL_UART_IRQHandler+0x28c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003c70:	2120      	movs	r1, #32
 8003c72:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c76:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	0655      	lsls	r5, r2, #25
 8003c7c:	d527      	bpl.n	8003cce <HAL_UART_IRQHandler+0x2a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7e:	f103 0214 	add.w	r2, r3, #20
 8003c82:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8a:	f103 0014 	add.w	r0, r3, #20
 8003c8e:	e840 2100 	strex	r1, r2, [r0]
 8003c92:	2900      	cmp	r1, #0
 8003c94:	d1f3      	bne.n	8003c7e <HAL_UART_IRQHandler+0x256>
          if (huart->hdmarx != NULL)
 8003c96:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003c98:	b1c8      	cbz	r0, 8003cce <HAL_UART_IRQHandler+0x2a6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c9a:	4b38      	ldr	r3, [pc, #224]	@ (8003d7c <HAL_UART_IRQHandler+0x354>)
 8003c9c:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c9e:	f7fe fbc5 	bl	800242c <HAL_DMA_Abort_IT>
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	f43f aedc 	beq.w	8003a60 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ca8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003caa:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8003cac:	b003      	add	sp, #12
 8003cae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003cb2:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb4:	f103 020c 	add.w	r2, r3, #12
 8003cb8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cbc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc0:	f103 000c 	add.w	r0, r3, #12
 8003cc4:	e840 2100 	strex	r1, r2, [r0]
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	d1f3      	bne.n	8003cb4 <HAL_UART_IRQHandler+0x28c>
 8003ccc:	e7cf      	b.n	8003c6e <HAL_UART_IRQHandler+0x246>
            HAL_UART_ErrorCallback(huart);
 8003cce:	4620      	mov	r0, r4
 8003cd0:	f7ff fd84 	bl	80037dc <HAL_UART_ErrorCallback>
 8003cd4:	e6c4      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cd6:	0791      	lsls	r1, r2, #30
 8003cd8:	d492      	bmi.n	8003c00 <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003cda:	0711      	lsls	r1, r2, #28
 8003cdc:	d496      	bmi.n	8003c0c <HAL_UART_IRQHandler+0x1e4>
 8003cde:	e736      	b.n	8003b4e <HAL_UART_IRQHandler+0x126>
 8003ce0:	06a9      	lsls	r1, r5, #26
 8003ce2:	d493      	bmi.n	8003c0c <HAL_UART_IRQHandler+0x1e4>
 8003ce4:	e733      	b.n	8003b4e <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ce6:	0750      	lsls	r0, r2, #29
 8003ce8:	f53f af2c 	bmi.w	8003b44 <HAL_UART_IRQHandler+0x11c>
 8003cec:	e784      	b.n	8003bf8 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cee:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8003cf0:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cf2:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 8003cf4:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cf6:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003cf8:	2a00      	cmp	r2, #0
 8003cfa:	f43f aeb1 	beq.w	8003a60 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cfe:	1a41      	subs	r1, r0, r1
 8003d00:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003d02:	2900      	cmp	r1, #0
 8003d04:	f43f aeac 	beq.w	8003a60 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	f103 020c 	add.w	r2, r3, #12
 8003d0c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d10:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d14:	f103 050c 	add.w	r5, r3, #12
 8003d18:	e845 2000 	strex	r0, r2, [r5]
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d1f3      	bne.n	8003d08 <HAL_UART_IRQHandler+0x2e0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d20:	f103 0214 	add.w	r2, r3, #20
 8003d24:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d28:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2c:	f103 0514 	add.w	r5, r3, #20
 8003d30:	e845 2000 	strex	r0, r2, [r5]
 8003d34:	2800      	cmp	r0, #0
 8003d36:	d1f3      	bne.n	8003d20 <HAL_UART_IRQHandler+0x2f8>
        huart->RxState = HAL_UART_STATE_READY;
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d3e:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d40:	f103 020c 	add.w	r2, r3, #12
 8003d44:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d48:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4c:	f103 050c 	add.w	r5, r3, #12
 8003d50:	e845 2000 	strex	r0, r2, [r5]
 8003d54:	2800      	cmp	r0, #0
 8003d56:	d1f3      	bne.n	8003d40 <HAL_UART_IRQHandler+0x318>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d58:	2302      	movs	r3, #2
 8003d5a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	f7ff fda5 	bl	80038ac <HAL_UARTEx_RxEventCallback>
 8003d62:	e67d      	b.n	8003a60 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d64:	6921      	ldr	r1, [r4, #16]
 8003d66:	2900      	cmp	r1, #0
 8003d68:	f47f af23 	bne.w	8003bb2 <HAL_UART_IRQHandler+0x18a>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d6c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003d70:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003d74:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d76:	6222      	str	r2, [r4, #32]
 8003d78:	e71f      	b.n	8003bba <HAL_UART_IRQHandler+0x192>
 8003d7a:	bf00      	nop
 8003d7c:	0800389d 	.word	0x0800389d

08003d80 <UART_Start_Receive_DMA>:
{
 8003d80:	b570      	push	{r4, r5, r6, lr}
 8003d82:	4613      	mov	r3, r2
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d86:	2222      	movs	r2, #34	@ 0x22
{
 8003d88:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->pRxBuffPtr = pData;
 8003d8c:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d8e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->RxXferSize = Size;
 8003d92:	8583      	strh	r3, [r0, #44]	@ 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d94:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8003d96:	4e1e      	ldr	r6, [pc, #120]	@ (8003e10 <UART_Start_Receive_DMA+0x90>)
  huart->hdmarx->XferAbortCallback = NULL;
 8003d98:	6505      	str	r5, [r0, #80]	@ 0x50
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003d9a:	460a      	mov	r2, r1
 8003d9c:	6821      	ldr	r1, [r4, #0]
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003d9e:	63c6      	str	r6, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003da0:	4e1c      	ldr	r6, [pc, #112]	@ (8003e14 <UART_Start_Receive_DMA+0x94>)
 8003da2:	6406      	str	r6, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003da4:	4e1c      	ldr	r6, [pc, #112]	@ (8003e18 <UART_Start_Receive_DMA+0x98>)
 8003da6:	64c6      	str	r6, [r0, #76]	@ 0x4c
{
 8003da8:	b082      	sub	sp, #8
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003daa:	3104      	adds	r1, #4
 8003dac:	f7fe fab8 	bl	8002320 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	9501      	str	r5, [sp, #4]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	9201      	str	r2, [sp, #4]
 8003db8:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dba:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003dbc:	9101      	str	r1, [sp, #4]
 8003dbe:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dc0:	b15a      	cbz	r2, 8003dda <UART_Start_Receive_DMA+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc2:	f103 020c 	add.w	r2, r3, #12
 8003dc6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003dca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	f103 000c 	add.w	r0, r3, #12
 8003dd2:	e840 2100 	strex	r1, r2, [r0]
 8003dd6:	2900      	cmp	r1, #0
 8003dd8:	d1f3      	bne.n	8003dc2 <UART_Start_Receive_DMA+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	f103 0214 	add.w	r2, r3, #20
 8003dde:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de2:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de6:	f103 0014 	add.w	r0, r3, #20
 8003dea:	e840 2100 	strex	r1, r2, [r0]
 8003dee:	2900      	cmp	r1, #0
 8003df0:	d1f3      	bne.n	8003dda <UART_Start_Receive_DMA+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	f103 0214 	add.w	r2, r3, #20
 8003df6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfe:	f103 0114 	add.w	r1, r3, #20
 8003e02:	e841 2000 	strex	r0, r2, [r1]
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d1f3      	bne.n	8003df2 <UART_Start_Receive_DMA+0x72>
}
 8003e0a:	b002      	add	sp, #8
 8003e0c:	bd70      	pop	{r4, r5, r6, pc}
 8003e0e:	bf00      	nop
 8003e10:	080038d1 	.word	0x080038d1
 8003e14:	080038b1 	.word	0x080038b1
 8003e18:	080037e1 	.word	0x080037e1

08003e1c <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e1c:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8003e20:	f1bc 0f20 	cmp.w	ip, #32
 8003e24:	d105      	bne.n	8003e32 <HAL_UART_Receive_DMA+0x16>
{
 8003e26:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 8003e28:	b101      	cbz	r1, 8003e2c <HAL_UART_Receive_DMA+0x10>
 8003e2a:	b922      	cbnz	r2, 8003e36 <HAL_UART_Receive_DMA+0x1a>
      return HAL_ERROR;
 8003e2c:	2001      	movs	r0, #1
}
 8003e2e:	bc30      	pop	{r4, r5}
 8003e30:	4770      	bx	lr
    return HAL_BUSY;
 8003e32:	2002      	movs	r0, #2
}
 8003e34:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e36:	2400      	movs	r4, #0
 8003e38:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8003e3a:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003e3c:	f7ff bfa0 	b.w	8003d80 <UART_Start_Receive_DMA>

08003e40 <__errno>:
 8003e40:	4b01      	ldr	r3, [pc, #4]	@ (8003e48 <__errno+0x8>)
 8003e42:	6818      	ldr	r0, [r3, #0]
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	2000000c 	.word	0x2000000c

08003e4c <__libc_init_array>:
 8003e4c:	b570      	push	{r4, r5, r6, lr}
 8003e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8003e84 <__libc_init_array+0x38>)
 8003e50:	4c0d      	ldr	r4, [pc, #52]	@ (8003e88 <__libc_init_array+0x3c>)
 8003e52:	1b64      	subs	r4, r4, r5
 8003e54:	10a4      	asrs	r4, r4, #2
 8003e56:	2600      	movs	r6, #0
 8003e58:	42a6      	cmp	r6, r4
 8003e5a:	d109      	bne.n	8003e70 <__libc_init_array+0x24>
 8003e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8003e8c <__libc_init_array+0x40>)
 8003e5e:	4c0c      	ldr	r4, [pc, #48]	@ (8003e90 <__libc_init_array+0x44>)
 8003e60:	f000 fa6e 	bl	8004340 <_init>
 8003e64:	1b64      	subs	r4, r4, r5
 8003e66:	10a4      	asrs	r4, r4, #2
 8003e68:	2600      	movs	r6, #0
 8003e6a:	42a6      	cmp	r6, r4
 8003e6c:	d105      	bne.n	8003e7a <__libc_init_array+0x2e>
 8003e6e:	bd70      	pop	{r4, r5, r6, pc}
 8003e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e74:	4798      	blx	r3
 8003e76:	3601      	adds	r6, #1
 8003e78:	e7ee      	b.n	8003e58 <__libc_init_array+0xc>
 8003e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e7e:	4798      	blx	r3
 8003e80:	3601      	adds	r6, #1
 8003e82:	e7f2      	b.n	8003e6a <__libc_init_array+0x1e>
 8003e84:	080053b0 	.word	0x080053b0
 8003e88:	080053b0 	.word	0x080053b0
 8003e8c:	080053b0 	.word	0x080053b0
 8003e90:	080053b4 	.word	0x080053b4
 8003e94:	00000000 	.word	0x00000000

08003e98 <exp>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	ed2d 8b02 	vpush	{d8}
 8003e9e:	ec55 4b10 	vmov	r4, r5, d0
 8003ea2:	f000 f895 	bl	8003fd0 <__ieee754_exp>
 8003ea6:	eeb0 8a40 	vmov.f32	s16, s0
 8003eaa:	eef0 8a60 	vmov.f32	s17, s1
 8003eae:	ec45 4b10 	vmov	d0, r4, r5
 8003eb2:	f000 f839 	bl	8003f28 <finite>
 8003eb6:	b168      	cbz	r0, 8003ed4 <exp+0x3c>
 8003eb8:	a317      	add	r3, pc, #92	@ (adr r3, 8003f18 <exp+0x80>)
 8003eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	f7fc fdd5 	bl	8000a70 <__aeabi_dcmpgt>
 8003ec6:	b160      	cbz	r0, 8003ee2 <exp+0x4a>
 8003ec8:	f7ff ffba 	bl	8003e40 <__errno>
 8003ecc:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 8003f08 <exp+0x70>
 8003ed0:	2322      	movs	r3, #34	@ 0x22
 8003ed2:	6003      	str	r3, [r0, #0]
 8003ed4:	eeb0 0a48 	vmov.f32	s0, s16
 8003ed8:	eef0 0a68 	vmov.f32	s1, s17
 8003edc:	ecbd 8b02 	vpop	{d8}
 8003ee0:	bd38      	pop	{r3, r4, r5, pc}
 8003ee2:	a30f      	add	r3, pc, #60	@ (adr r3, 8003f20 <exp+0x88>)
 8003ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee8:	4620      	mov	r0, r4
 8003eea:	4629      	mov	r1, r5
 8003eec:	f7fc fda2 	bl	8000a34 <__aeabi_dcmplt>
 8003ef0:	2800      	cmp	r0, #0
 8003ef2:	d0ef      	beq.n	8003ed4 <exp+0x3c>
 8003ef4:	f7ff ffa4 	bl	8003e40 <__errno>
 8003ef8:	2322      	movs	r3, #34	@ 0x22
 8003efa:	ed9f 8b05 	vldr	d8, [pc, #20]	@ 8003f10 <exp+0x78>
 8003efe:	6003      	str	r3, [r0, #0]
 8003f00:	e7e8      	b.n	8003ed4 <exp+0x3c>
 8003f02:	bf00      	nop
 8003f04:	f3af 8000 	nop.w
 8003f08:	00000000 	.word	0x00000000
 8003f0c:	7ff00000 	.word	0x7ff00000
	...
 8003f18:	fefa39ef 	.word	0xfefa39ef
 8003f1c:	40862e42 	.word	0x40862e42
 8003f20:	d52d3051 	.word	0xd52d3051
 8003f24:	c0874910 	.word	0xc0874910

08003f28 <finite>:
 8003f28:	b082      	sub	sp, #8
 8003f2a:	ed8d 0b00 	vstr	d0, [sp]
 8003f2e:	9801      	ldr	r0, [sp, #4]
 8003f30:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003f34:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8003f38:	0fc0      	lsrs	r0, r0, #31
 8003f3a:	b002      	add	sp, #8
 8003f3c:	4770      	bx	lr
	...

08003f40 <round>:
 8003f40:	ec51 0b10 	vmov	r0, r1, d0
 8003f44:	b570      	push	{r4, r5, r6, lr}
 8003f46:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8003f4a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8003f4e:	2a13      	cmp	r2, #19
 8003f50:	460b      	mov	r3, r1
 8003f52:	4605      	mov	r5, r0
 8003f54:	dc1b      	bgt.n	8003f8e <round+0x4e>
 8003f56:	2a00      	cmp	r2, #0
 8003f58:	da0b      	bge.n	8003f72 <round+0x32>
 8003f5a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8003f5e:	3201      	adds	r2, #1
 8003f60:	bf04      	itt	eq
 8003f62:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8003f66:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4610      	mov	r0, r2
 8003f70:	e015      	b.n	8003f9e <round+0x5e>
 8003f72:	4c15      	ldr	r4, [pc, #84]	@ (8003fc8 <round+0x88>)
 8003f74:	4114      	asrs	r4, r2
 8003f76:	ea04 0601 	and.w	r6, r4, r1
 8003f7a:	4306      	orrs	r6, r0
 8003f7c:	d00f      	beq.n	8003f9e <round+0x5e>
 8003f7e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8003f82:	fa41 f202 	asr.w	r2, r1, r2
 8003f86:	4413      	add	r3, r2
 8003f88:	ea23 0304 	bic.w	r3, r3, r4
 8003f8c:	e7ed      	b.n	8003f6a <round+0x2a>
 8003f8e:	2a33      	cmp	r2, #51	@ 0x33
 8003f90:	dd08      	ble.n	8003fa4 <round+0x64>
 8003f92:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8003f96:	d102      	bne.n	8003f9e <round+0x5e>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	f7fc f923 	bl	80001e4 <__adddf3>
 8003f9e:	ec41 0b10 	vmov	d0, r0, r1
 8003fa2:	bd70      	pop	{r4, r5, r6, pc}
 8003fa4:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8003fa8:	f04f 34ff 	mov.w	r4, #4294967295
 8003fac:	40f4      	lsrs	r4, r6
 8003fae:	4204      	tst	r4, r0
 8003fb0:	d0f5      	beq.n	8003f9e <round+0x5e>
 8003fb2:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	408a      	lsls	r2, r1
 8003fba:	1952      	adds	r2, r2, r5
 8003fbc:	bf28      	it	cs
 8003fbe:	3301      	addcs	r3, #1
 8003fc0:	ea22 0204 	bic.w	r2, r2, r4
 8003fc4:	e7d2      	b.n	8003f6c <round+0x2c>
 8003fc6:	bf00      	nop
 8003fc8:	000fffff 	.word	0x000fffff
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <__ieee754_exp>:
 8003fd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd4:	ec55 4b10 	vmov	r4, r5, d0
 8003fd8:	49b1      	ldr	r1, [pc, #708]	@ (80042a0 <__ieee754_exp+0x2d0>)
 8003fda:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003fde:	428a      	cmp	r2, r1
 8003fe0:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8003fe4:	d936      	bls.n	8004054 <__ieee754_exp+0x84>
 8003fe6:	49af      	ldr	r1, [pc, #700]	@ (80042a4 <__ieee754_exp+0x2d4>)
 8003fe8:	428a      	cmp	r2, r1
 8003fea:	d914      	bls.n	8004016 <__ieee754_exp+0x46>
 8003fec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8003ff0:	4323      	orrs	r3, r4
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	d007      	beq.n	8004006 <__ieee754_exp+0x36>
 8003ff6:	462b      	mov	r3, r5
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	4629      	mov	r1, r5
 8003ffc:	f7fc f8f2 	bl	80001e4 <__adddf3>
 8004000:	4604      	mov	r4, r0
 8004002:	460d      	mov	r5, r1
 8004004:	e002      	b.n	800400c <__ieee754_exp+0x3c>
 8004006:	2e00      	cmp	r6, #0
 8004008:	f040 8118 	bne.w	800423c <__ieee754_exp+0x26c>
 800400c:	ec45 4b10 	vmov	d0, r4, r5
 8004010:	b004      	add	sp, #16
 8004012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004016:	a38c      	add	r3, pc, #560	@ (adr r3, 8004248 <__ieee754_exp+0x278>)
 8004018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401c:	4620      	mov	r0, r4
 800401e:	4629      	mov	r1, r5
 8004020:	f7fc fd26 	bl	8000a70 <__aeabi_dcmpgt>
 8004024:	4607      	mov	r7, r0
 8004026:	b128      	cbz	r0, 8004034 <__ieee754_exp+0x64>
 8004028:	2000      	movs	r0, #0
 800402a:	b004      	add	sp, #16
 800402c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004030:	f000 b97e 	b.w	8004330 <__math_oflow>
 8004034:	a386      	add	r3, pc, #536	@ (adr r3, 8004250 <__ieee754_exp+0x280>)
 8004036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403a:	4620      	mov	r0, r4
 800403c:	4629      	mov	r1, r5
 800403e:	f7fc fcf9 	bl	8000a34 <__aeabi_dcmplt>
 8004042:	2800      	cmp	r0, #0
 8004044:	f000 8087 	beq.w	8004156 <__ieee754_exp+0x186>
 8004048:	4638      	mov	r0, r7
 800404a:	b004      	add	sp, #16
 800404c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004050:	f000 b966 	b.w	8004320 <__math_uflow>
 8004054:	4b94      	ldr	r3, [pc, #592]	@ (80042a8 <__ieee754_exp+0x2d8>)
 8004056:	429a      	cmp	r2, r3
 8004058:	f240 80a9 	bls.w	80041ae <__ieee754_exp+0x1de>
 800405c:	4b93      	ldr	r3, [pc, #588]	@ (80042ac <__ieee754_exp+0x2dc>)
 800405e:	429a      	cmp	r2, r3
 8004060:	d879      	bhi.n	8004156 <__ieee754_exp+0x186>
 8004062:	4b93      	ldr	r3, [pc, #588]	@ (80042b0 <__ieee754_exp+0x2e0>)
 8004064:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406c:	4620      	mov	r0, r4
 800406e:	4629      	mov	r1, r5
 8004070:	f7fc f8b6 	bl	80001e0 <__aeabi_dsub>
 8004074:	4b8f      	ldr	r3, [pc, #572]	@ (80042b4 <__ieee754_exp+0x2e4>)
 8004076:	00f7      	lsls	r7, r6, #3
 8004078:	443b      	add	r3, r7
 800407a:	ed93 7b00 	vldr	d7, [r3]
 800407e:	ed8d 7b00 	vstr	d7, [sp]
 8004082:	f1c6 0a01 	rsb	sl, r6, #1
 8004086:	4680      	mov	r8, r0
 8004088:	4689      	mov	r9, r1
 800408a:	ebaa 0a06 	sub.w	sl, sl, r6
 800408e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004092:	4640      	mov	r0, r8
 8004094:	4649      	mov	r1, r9
 8004096:	f7fc f8a3 	bl	80001e0 <__aeabi_dsub>
 800409a:	4604      	mov	r4, r0
 800409c:	460d      	mov	r5, r1
 800409e:	4622      	mov	r2, r4
 80040a0:	462b      	mov	r3, r5
 80040a2:	4620      	mov	r0, r4
 80040a4:	4629      	mov	r1, r5
 80040a6:	f7fc fa53 	bl	8000550 <__aeabi_dmul>
 80040aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8004258 <__ieee754_exp+0x288>)
 80040ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b0:	4606      	mov	r6, r0
 80040b2:	460f      	mov	r7, r1
 80040b4:	f7fc fa4c 	bl	8000550 <__aeabi_dmul>
 80040b8:	a369      	add	r3, pc, #420	@ (adr r3, 8004260 <__ieee754_exp+0x290>)
 80040ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040be:	f7fc f88f 	bl	80001e0 <__aeabi_dsub>
 80040c2:	4632      	mov	r2, r6
 80040c4:	463b      	mov	r3, r7
 80040c6:	f7fc fa43 	bl	8000550 <__aeabi_dmul>
 80040ca:	a367      	add	r3, pc, #412	@ (adr r3, 8004268 <__ieee754_exp+0x298>)
 80040cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d0:	f7fc f888 	bl	80001e4 <__adddf3>
 80040d4:	4632      	mov	r2, r6
 80040d6:	463b      	mov	r3, r7
 80040d8:	f7fc fa3a 	bl	8000550 <__aeabi_dmul>
 80040dc:	a364      	add	r3, pc, #400	@ (adr r3, 8004270 <__ieee754_exp+0x2a0>)
 80040de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e2:	f7fc f87d 	bl	80001e0 <__aeabi_dsub>
 80040e6:	4632      	mov	r2, r6
 80040e8:	463b      	mov	r3, r7
 80040ea:	f7fc fa31 	bl	8000550 <__aeabi_dmul>
 80040ee:	a362      	add	r3, pc, #392	@ (adr r3, 8004278 <__ieee754_exp+0x2a8>)
 80040f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f4:	f7fc f876 	bl	80001e4 <__adddf3>
 80040f8:	4632      	mov	r2, r6
 80040fa:	463b      	mov	r3, r7
 80040fc:	f7fc fa28 	bl	8000550 <__aeabi_dmul>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4620      	mov	r0, r4
 8004106:	4629      	mov	r1, r5
 8004108:	f7fc f86a 	bl	80001e0 <__aeabi_dsub>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4606      	mov	r6, r0
 8004112:	460f      	mov	r7, r1
 8004114:	4620      	mov	r0, r4
 8004116:	4629      	mov	r1, r5
 8004118:	f7fc fa1a 	bl	8000550 <__aeabi_dmul>
 800411c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004120:	f1ba 0f00 	cmp.w	sl, #0
 8004124:	d15c      	bne.n	80041e0 <__ieee754_exp+0x210>
 8004126:	2200      	movs	r2, #0
 8004128:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800412c:	4630      	mov	r0, r6
 800412e:	4639      	mov	r1, r7
 8004130:	f7fc f856 	bl	80001e0 <__aeabi_dsub>
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800413c:	f7fc fb32 	bl	80007a4 <__aeabi_ddiv>
 8004140:	4622      	mov	r2, r4
 8004142:	462b      	mov	r3, r5
 8004144:	f7fc f84c 	bl	80001e0 <__aeabi_dsub>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	2000      	movs	r0, #0
 800414e:	495a      	ldr	r1, [pc, #360]	@ (80042b8 <__ieee754_exp+0x2e8>)
 8004150:	f7fc f846 	bl	80001e0 <__aeabi_dsub>
 8004154:	e754      	b.n	8004000 <__ieee754_exp+0x30>
 8004156:	4b59      	ldr	r3, [pc, #356]	@ (80042bc <__ieee754_exp+0x2ec>)
 8004158:	4620      	mov	r0, r4
 800415a:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800415e:	4629      	mov	r1, r5
 8004160:	a347      	add	r3, pc, #284	@ (adr r3, 8004280 <__ieee754_exp+0x2b0>)
 8004162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004166:	f7fc f9f3 	bl	8000550 <__aeabi_dmul>
 800416a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800416e:	f7fc f839 	bl	80001e4 <__adddf3>
 8004172:	f7fc fc87 	bl	8000a84 <__aeabi_d2iz>
 8004176:	4682      	mov	sl, r0
 8004178:	f7fc f980 	bl	800047c <__aeabi_i2d>
 800417c:	a342      	add	r3, pc, #264	@ (adr r3, 8004288 <__ieee754_exp+0x2b8>)
 800417e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004182:	4606      	mov	r6, r0
 8004184:	460f      	mov	r7, r1
 8004186:	f7fc f9e3 	bl	8000550 <__aeabi_dmul>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4620      	mov	r0, r4
 8004190:	4629      	mov	r1, r5
 8004192:	f7fc f825 	bl	80001e0 <__aeabi_dsub>
 8004196:	a33e      	add	r3, pc, #248	@ (adr r3, 8004290 <__ieee754_exp+0x2c0>)
 8004198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419c:	4680      	mov	r8, r0
 800419e:	4689      	mov	r9, r1
 80041a0:	4630      	mov	r0, r6
 80041a2:	4639      	mov	r1, r7
 80041a4:	f7fc f9d4 	bl	8000550 <__aeabi_dmul>
 80041a8:	e9cd 0100 	strd	r0, r1, [sp]
 80041ac:	e76f      	b.n	800408e <__ieee754_exp+0xbe>
 80041ae:	4b44      	ldr	r3, [pc, #272]	@ (80042c0 <__ieee754_exp+0x2f0>)
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d810      	bhi.n	80041d6 <__ieee754_exp+0x206>
 80041b4:	a338      	add	r3, pc, #224	@ (adr r3, 8004298 <__ieee754_exp+0x2c8>)
 80041b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ba:	4620      	mov	r0, r4
 80041bc:	4629      	mov	r1, r5
 80041be:	f7fc f811 	bl	80001e4 <__adddf3>
 80041c2:	4b3d      	ldr	r3, [pc, #244]	@ (80042b8 <__ieee754_exp+0x2e8>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	f7fc fc53 	bl	8000a70 <__aeabi_dcmpgt>
 80041ca:	b138      	cbz	r0, 80041dc <__ieee754_exp+0x20c>
 80041cc:	4b3a      	ldr	r3, [pc, #232]	@ (80042b8 <__ieee754_exp+0x2e8>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	4620      	mov	r0, r4
 80041d2:	4629      	mov	r1, r5
 80041d4:	e712      	b.n	8003ffc <__ieee754_exp+0x2c>
 80041d6:	f04f 0a00 	mov.w	sl, #0
 80041da:	e760      	b.n	800409e <__ieee754_exp+0xce>
 80041dc:	4682      	mov	sl, r0
 80041de:	e75e      	b.n	800409e <__ieee754_exp+0xce>
 80041e0:	4632      	mov	r2, r6
 80041e2:	463b      	mov	r3, r7
 80041e4:	2000      	movs	r0, #0
 80041e6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80041ea:	f7fb fff9 	bl	80001e0 <__aeabi_dsub>
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041f6:	f7fc fad5 	bl	80007a4 <__aeabi_ddiv>
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004202:	f7fb ffed 	bl	80001e0 <__aeabi_dsub>
 8004206:	4642      	mov	r2, r8
 8004208:	464b      	mov	r3, r9
 800420a:	f7fb ffe9 	bl	80001e0 <__aeabi_dsub>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	2000      	movs	r0, #0
 8004214:	4928      	ldr	r1, [pc, #160]	@ (80042b8 <__ieee754_exp+0x2e8>)
 8004216:	f7fb ffe3 	bl	80001e0 <__aeabi_dsub>
 800421a:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 800421e:	4592      	cmp	sl, r2
 8004220:	db02      	blt.n	8004228 <__ieee754_exp+0x258>
 8004222:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8004226:	e6eb      	b.n	8004000 <__ieee754_exp+0x30>
 8004228:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 800422c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8004230:	2200      	movs	r2, #0
 8004232:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 8004236:	f7fc f98b 	bl	8000550 <__aeabi_dmul>
 800423a:	e6e1      	b.n	8004000 <__ieee754_exp+0x30>
 800423c:	2400      	movs	r4, #0
 800423e:	2500      	movs	r5, #0
 8004240:	e6e4      	b.n	800400c <__ieee754_exp+0x3c>
 8004242:	bf00      	nop
 8004244:	f3af 8000 	nop.w
 8004248:	fefa39ef 	.word	0xfefa39ef
 800424c:	40862e42 	.word	0x40862e42
 8004250:	d52d3051 	.word	0xd52d3051
 8004254:	c0874910 	.word	0xc0874910
 8004258:	72bea4d0 	.word	0x72bea4d0
 800425c:	3e663769 	.word	0x3e663769
 8004260:	c5d26bf1 	.word	0xc5d26bf1
 8004264:	3ebbbd41 	.word	0x3ebbbd41
 8004268:	af25de2c 	.word	0xaf25de2c
 800426c:	3f11566a 	.word	0x3f11566a
 8004270:	16bebd93 	.word	0x16bebd93
 8004274:	3f66c16c 	.word	0x3f66c16c
 8004278:	5555553e 	.word	0x5555553e
 800427c:	3fc55555 	.word	0x3fc55555
 8004280:	652b82fe 	.word	0x652b82fe
 8004284:	3ff71547 	.word	0x3ff71547
 8004288:	fee00000 	.word	0xfee00000
 800428c:	3fe62e42 	.word	0x3fe62e42
 8004290:	35793c76 	.word	0x35793c76
 8004294:	3dea39ef 	.word	0x3dea39ef
 8004298:	8800759c 	.word	0x8800759c
 800429c:	7e37e43c 	.word	0x7e37e43c
 80042a0:	40862e41 	.word	0x40862e41
 80042a4:	7fefffff 	.word	0x7fefffff
 80042a8:	3fd62e42 	.word	0x3fd62e42
 80042ac:	3ff0a2b1 	.word	0x3ff0a2b1
 80042b0:	08005388 	.word	0x08005388
 80042b4:	08005378 	.word	0x08005378
 80042b8:	3ff00000 	.word	0x3ff00000
 80042bc:	08005398 	.word	0x08005398
 80042c0:	3defffff 	.word	0x3defffff

080042c4 <with_errno>:
 80042c4:	b510      	push	{r4, lr}
 80042c6:	ed2d 8b02 	vpush	{d8}
 80042ca:	eeb0 8a40 	vmov.f32	s16, s0
 80042ce:	eef0 8a60 	vmov.f32	s17, s1
 80042d2:	4604      	mov	r4, r0
 80042d4:	f7ff fdb4 	bl	8003e40 <__errno>
 80042d8:	eeb0 0a48 	vmov.f32	s0, s16
 80042dc:	eef0 0a68 	vmov.f32	s1, s17
 80042e0:	ecbd 8b02 	vpop	{d8}
 80042e4:	6004      	str	r4, [r0, #0]
 80042e6:	bd10      	pop	{r4, pc}

080042e8 <xflow>:
 80042e8:	4603      	mov	r3, r0
 80042ea:	b507      	push	{r0, r1, r2, lr}
 80042ec:	ec51 0b10 	vmov	r0, r1, d0
 80042f0:	b183      	cbz	r3, 8004314 <xflow+0x2c>
 80042f2:	4602      	mov	r2, r0
 80042f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042f8:	e9cd 2300 	strd	r2, r3, [sp]
 80042fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004300:	f7fc f926 	bl	8000550 <__aeabi_dmul>
 8004304:	ec41 0b10 	vmov	d0, r0, r1
 8004308:	2022      	movs	r0, #34	@ 0x22
 800430a:	b003      	add	sp, #12
 800430c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004310:	f7ff bfd8 	b.w	80042c4 <with_errno>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
 8004318:	e7ee      	b.n	80042f8 <xflow+0x10>
 800431a:	0000      	movs	r0, r0
 800431c:	0000      	movs	r0, r0
	...

08004320 <__math_uflow>:
 8004320:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004328 <__math_uflow+0x8>
 8004324:	f7ff bfe0 	b.w	80042e8 <xflow>
 8004328:	00000000 	.word	0x00000000
 800432c:	10000000 	.word	0x10000000

08004330 <__math_oflow>:
 8004330:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004338 <__math_oflow+0x8>
 8004334:	f7ff bfd8 	b.w	80042e8 <xflow>
 8004338:	00000000 	.word	0x00000000
 800433c:	70000000 	.word	0x70000000

08004340 <_init>:
 8004340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004342:	bf00      	nop
 8004344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004346:	bc08      	pop	{r3}
 8004348:	469e      	mov	lr, r3
 800434a:	4770      	bx	lr

0800434c <_fini>:
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434e:	bf00      	nop
 8004350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004352:	bc08      	pop	{r3}
 8004354:	469e      	mov	lr, r3
 8004356:	4770      	bx	lr
