[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC27524DR production of TEXAS INSTRUMENTS from the text:1\n2\n3\n4ENA\nINA\nGND\nINB8\n7\n6\n5ENB\nOUTA\nVDD\nOUTBUCC27523Dual Inverting Inputs\n1\n2\n3\n4ENA\nINA\nGND\nINB8\n7\n6\n5ENB\nOUTA\nVDD\nOUTBUCC27524Dual Non-Inverting Inputs\n1\n2\n3\n4ENA\nINA\nGND\nINB8\n7\n6\n5ENB\nOUTA\nVDD\nOUTBUCC27525One Inverting and One\nNon-Inverting Input\n1\n2\n3\n4INA-\nINB-\nGND\nOUTB8\n7\n6\n5INA+\nINB+\nOUTA\nVDDUCC27526Dual Input Configuration\n++\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nUCC2752x Dual5-AHigh-Speed, Low-Side GateDriver\n1Features 3Description\nThe UCC2752x family ofdevices aredual-channel,\n1•Industry-Standard Pinout\nhigh-speed, low-side gate-driver devices capable of•Two Independent Gate-Drive Channelseffectively driving MOSFET and IGBT power\n•5-APeak Source andSink-Drive Current switches. Using adesign that inherently minimizes\nshoot-through current, UCC2752x can deliver high- •Independent-Enable Function forEach Output\npeak current pulses ofupto5-Asource and5-Asink•TTL andCMOS Compatible Logic Thresholdinto capacitive loads along with rail-to-rail driveIndependent ofSupply Voltagecapability and extremely small propagation delay\n•Hysteretic-Logic Thresholds forHigh Noise (typically 13ns). Inaddition, the drivers feature\nImmunity matched internal propagation delays between thetwo\nchannels. These delays are very well suited for •Inputs andEnable Pin-Voltage Levels Not\napplications requiring dual-gate drives with criticalRestricted byVDD PinBias Supply Voltagetiming, such assynchronous rectifiers. This also•4.5-V to18-V Single-Supply Rangeenables connecting two channels inparallel to\n•Outputs Held Low During VDD-UVLO, (Ensures effectively increase current-drive capability ordriving\nGlitch-Free Operation atPower upandPower two switches inparallel with one input signal. The\ninput pinthresholds arebased onTTL and CMOS Down)\ncompatible low-voltage logic, which isfixed and•Fast Propagation Delays (13-ns Typical)independent ofthe VDD supply voltage. Wide•Fast Rise andFallTimes (7-ns and6-ns Typical)hysteresis between thehigh andlowthresholds offers\n•1-ns Typical Delay Matching Between Two excellent noise immunity.\nChannels\nDevice Information(1)•Two Outputs areinParallel forHigher Drive\nPART NUMBER PACKAGE BODY SIZE (NOM) Current\nSOT-23 (8) 4.90 mm×3.91 mm•Outputs Held Low When Inputs Floating\nUCC27523 HVSSOP (8)•PDIP (8),SOIC (8),MSOP (8)PowerPAD ™and 3.00 mm×3.00 mm\nWSON (8)3-mm ×3-mm WSON-8 Package Options\nSOT-23 (8) 4.90 mm×3.91 mm•Operating Temperature Range of–40°Cto140°C\nHVSSOP (8)\nUCC27524 3.00 mm×3.00 mm\nWSON (8) 2Applications\nPDIP (8) 9.81 mm×6.35 mm•Switched-Mode Power Supplies\nSOT-23 (8) 4.90 mm×3.91 mm•DC-DC Converters\nUCC27525 HVSSOP (8)•Motor Control, Solar Power 3.00 mm×3.00 mm\nWSON (8)•Gate Drive forEmerging Wide Band-Gap PowerUCC27526 WSON (8) 3.00 mm×3.00 mmDevices such asGaN\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nPinConfiguration\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTable ofContents\n8.3 Feature Description ................................................. 13 1Features .................................................................. 1\n8.4 Device Functional Modes ........................................ 20 2Applications ........................................................... 1\n9Application andImplementation ........................ 21 3Description ............................................................. 1\n9.1 Application Information ............................................ 214Revision History ..................................................... 2\n9.2 Typical Application .................................................. 215Description (continued) ......................................... 4\n10Power Supply Recommendations ..................... 266PinConfiguration andFunctions ......................... 4\n11Layout ................................................................... 267Specifications ......................................................... 6\n11.1 Layout Guidelines ................................................. 267.1 Absolute Maximum Ratings ...................................... 6\n11.2 Layout Example .................................................... 277.2 ESD Ratings .............................................................. 6\n11.3 Thermal Considerations ........................................ 277.3 Recommended Operating Conditions ....................... 6\n12Device andDocumentation Support ................. 297.4 Thermal Information .................................................. 6\n12.1 Related Links ........................................................ 297.5 Electrical Characteristics ........................................... 7\n12.2 Trademarks ........................................................... 297.6 Switching Characteristics .......................................... 8\n12.3 Electrostatic Discharge Caution ............................ 297.7 Typical Characteristics .............................................. 9\n12.4 Glossary ................................................................ 298Detailed Description ............................................ 12\n13Mechanical, Packaging, andOrderable8.1 Overview ................................................................. 12Information ........................................................... 298.2 Functional Block Diagrams ..................................... 12\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(May, 2013) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed UCC2752X Gate Driver Output Structure image. ................................................................................................. 17\nChanges from Revision E(June 2012) toRevision F Page\n•Added 0.5toPSWequation inDrive Current andPower Dissipation section ....................................................................... 24\nChanges from Revision D(April 2012) toRevision E Page\n•Added OUTA, OUTB voltage field andvalues. ...................................................................................................................... 6\n•Changed table note from "Values areverified bycharacterization andarenotproduction tested. "to"Values are\nverified bycharacterization onbench. "................................................................................................................................... 6\n•Added note, "Values areverified bycharacterization andarenotproduction tested. ".......................................................... 6\n•Changed Switching Time tPWvalues from 10nsand25nsto15nsand25nsns............................................................... 7\n•Changed Functional Block Diagrams images. ...................................................................................................................... 12\n•Changed Slow Input Signal Figure 33.................................................................................................................................. 18\n2 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nChanges from Revision C(March 2012) toRevision D Page\n•Changed Inputs (INA, INB, INA+, INA–,INB+, INB-) section toinclude UCC2752X (D,DGN, DSD) information. ............... 7\n•Added Inputs (INA, INB, INA+, INA-, INB+, INB-) UCC27524P ONLY section. .................................................................... 7\n•Changed Enable (ENA, ENB) section toinclude UCC2752X (D,DGN, DSD) information. ................................................... 7\n•Added ENABLE (ENA, ENB) UCC27524P ONLY section. .................................................................................................... 7\nChanges from Revision B(December 2011) toRevision C Page\n•Added ROHnote intheOutputs (OUTA, OUTB) section. ....................................................................................................... 7\n•Added anupdated Output Stage section. ............................................................................................................................ 17\n•Added UCC2752X Gate Driver Output Structure image ...................................................................................................... 17\n•Added anupdated Low Propagation Delays andTightly Matched Outputs section. ........................................................... 18\n•Added Slow Input Signal Combined with Differences inInput Threshold Voltage image. ................................................... 18\n•Added updated Drive Current andPower Dissipation section. ............................................................................................ 23\n•Added aPSW... equation. .................................................................................................................................................... 24\nChanges from Revision A(November 2011) toRevision B Page\n•Changed Supply start threshold rowtoinclude twotemperature ranges. .............................................................................. 7\n•Changed Minimum operating voltage after supply start minandmax values from 3.6Vto4.2Vto3.40 Vand4.40 V......7\n•Changed Supply voltage hysteresis typvalue from 0.35 to0.30. .......................................................................................... 7\n•Changed UCC27526 Block Diagram drawing. ..................................................................................................................... 13\n•Changed UCC27526 Channel AinInverting andChannel BinNon-Inverting Configuration drawing. ............................... 21\nChanges from Original (November 2011) toRevision A Page\n•Changed data sheet status toProduction Data. ..................................................................................................................... 1\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nINA-\nINB-\nGND\nOUTBINA+\nINB+\nOUTA\nVDD1\n2\n3\n48\n7\n6\n5INA-\nINB-\nGND\nOUTBINA+\nINB+\nOUTA\nVDD1\n2\n3\n48\n7\n6\n5\nENA\nINA\nGND\nINBENB\nOUTA\nVDD\nOUTB1\n2\n3\n48\n7\n6\n5ENA\nINA\nGND\nINBENB\nOUTA\nVDD\nOUTB1\n2\n3\n48\n7\n6\n5\nENA\nINA\nGND\nINBENB\nOUTA\nVDD\nOUTB1\n2\n3\n48\n7\n6\n5ENA\nINA\nGND\nINBENB\nOUTA\nVDD\nOUTB1\n2\n3\n48\n7\n6\n5\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n5Description (continued)\nThe UCC2752x family provide the combination ofthree standard logic options —dual inverting, dual\nnoninverting, one inverting and one noninverting driver. UCC27526 features adual input design which offers\nflexibility ofboth inverting (IN–pin)andnon-inverting (IN+ pin)configuration foreach channel. Either IN+orIN–\npincontrols thestate ofthedriver output. The unused input pinisused forenable and disable functions. For\nsafety purpose, internal pullup and pulldown resistors ontheinput pins ofallthedevices inUCC2752x family\nensure that outputs areheld LOW when input pins areinfloating condition. The UCC27523, UCC27524, and\nUCC27525 devices feature Enable pins (ENA and ENB) tohave better control oftheoperation ofthedriver\napplications. The pins areinternally pulled uptoVDD foractive-high logic and areleftopen forstandard\noperation.\nUCC2752x family ofdevices areavailable inSOIC-8 (D),MSOP-8 with exposed pad(DGN) and3-mm ×3-mm\nWSON-8 with exposed pad (DSD) packages. UCC27524 isalso offered inPDIP-8 (P)package. UCC27526 is\nonly offered in3-mm ×3-mm WSON (DSD) package.\n6PinConfiguration andFunctions\nD,DGN, orPPackage UCC2752(3,4,5)DSD Package UCC2752(3,4,5)8-Pin SOT-23, HVSSOP, orPDIP8-Pin WSONTopViewTopView\nDSD Package UCC27526\n8-Pin WSON\nTopView\n4 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nPinFunctions (UCC27523 /UCC27524 /UCC27525)\nPIN\nI/O DESCRIPTION\nNO. NAME\nEnable input forChannel A:ENA biased LOW Disables Channel Aoutput regardless ofINAstate,\n1 ENA I ENA biased HIGH orfloating Enables Channel Aoutput, ENA allowed tofloat hence thepin-to-pin\ncompatibility with UCC2732X N/Cpin.\nInput toChannel A:Inverting Input inUCC27523, Non-Inverting Input inUCC27524, Inverting2 INA IInput inUCC27525, OUTA held LOW ifINAisunbiased orfloating.\n3 GND - Ground: Allsignals referenced tothispin.\nInput toChannel B:Inverting Input inUCC27523, Non-Inverting Input inUCC27524, Non-Inverting4 INB IInput inUCC27525, OUTB held LOW ifINBisunbiased orfloating.\n5 OUTB O Output ofChannel B\n6 VDD I Bias supply input\n7 OUTA O Output ofChannel A\nEnable input forChannel B:ENB biased LOW Disables Channel Boutput regardless ofINBstate,\n8 ENB I ENB biased HIGH orfloating Enables Channel Boutput, ENB allowed tofloat hence thepin-to-pin\ncompatibility with UCC2732X N/Cpin.\nPinFunctions (UCC27526)\nPIN\nI/O DESCRIPTION\nNO. NAME\nInverting Input toChannel A:When Channel Aisused inNon-Inverting configuration, connect1 INA– IINA–toGND inorder toEnable Channel Aoutput, OUTA held LOW ifINA–isunbiased orfloating.\nInverting Input toChannel B:When Channel Bisused inNon-Inverting configuration, connect2 INB– IINB–toGND inorder toEnable Channel Boutput, OUTB held LOW ifINB–isunbiased orfloating.\n3 GND - Ground: Allsignals referenced tothispin.\n4 OUTB I Output ofChannel B\n5 VDD O Bias Supply Input\n6 OUTA I Output ofChannel A\nNon-Inverting Input toChannel B:When Channel Bisused inInverting configuration, connect7 INB+ OINB+ toVDD inorder toEnable Channel Boutput, OUTB held LOW ifINB+ isunbiased orfloating.\nNon-Inverting Input toChannel A:When Channel Aisused inInverting configuration, connect8 INA+ IINA+ toVDD inorder toEnable Channel Aoutput, OUTA held LOW ifINA+ isunbiased orfloating.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)(2)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nSupply voltage VDD –0.3 20\nDC –0.3 VDD +0.3 V\nOUTA, OUTB voltage\nRepetitive pulse <200ns(3)–2 VDD +0.3\nOutput continuous source/sinkIOUT_DC 0.3current\nA\nOutput pulsed source/sink currentIOUT_pulsed 5(0.5µs)\nINA, INB, INA+, INA–,INB+, INB–,ENA, ENB voltage(4)–0.3 20 V\nOperating virtual junction temperature, TJ –40 150\nSoldering, 10s 300 °C\nLead temperature\nReflow 260\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toGND unless otherwise noted. Currents arepositive into, negative outofthespecified terminal. See\nMechanical, Packaging, andOrderable Information forthermal limitations andconsiderations ofpackages.\n(3) Values areverified bycharacterization onbench.\n(4) Themaximum voltage ontheInput andEnable pins isnotrestricted bythevoltage ontheVDDpin.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22- ±1000\nC101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltage, VDD 4.5 12 18 V\nOperating junction temperature –40 140 °C\nInput voltage, INA, INB, INA+, INA–,INB+, INB– 0 18 V\nEnable voltage, ENA andENB 0 18\n7.4 Thermal Information\nUCC27523/4/5 UCC27524 UCC27523/4/5/6\nTHERMAL METRIC(1)SOIC (D) MSOP (DGN) PDIP (P) WSON (DSD) UNIT\n8PINS 8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 130.9 71.8 62.1 46.7\nRθJC(top) Junction-to-case (top) thermal resistance 80 65.6 52.7 46.7\nRθJB Junction-to-board thermal resistance 71.4 7.4 39.1 22.4\n°C/W\nψJT Junction-to-top characterization parameter 21.9 7.4 31 0.7\nψJB Junction-to-board characterization parameter 70.9 31.5 39.1 22.6\nRθJC(bot) Junction-to-case (bottom) thermal resistance – 19.6 – 9.5\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\n7.5 Electrical Characteristics\nVDD=12V,TA=TJ=–40°Cto140°C,1-µFcapacitor from VDDtoGND. Currents arepositive into, negative outofthe\nspecified terminal (unless otherwise noted,)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nBIAS CURRENTS\nVDD=3.4V,\nINA=VDD, 55 110 175\nStart-up current,INB=VDDIDD(off) (based onUCC27524 Input μA\nVDD=3.4V, configuration)\nINA=GND, 25 75 145\nINB=GND\nUNDERVOLTAGE LOCKOUT (UVLO)\nTJ=25°C 3.91 4.2 4.5\nVON Supply start threshold\nTJ=–40°Cto140°C 3.7 4.2 4.65\nV Minimum operating voltageVOFF 3.4 3.9 4.4after supply start\nVDD_H Supply voltage hysteresis 0.2 0.3 0.5\nINPUTS (INA, INB, INA+, INA–,INB+, INB–),UCC2752X (D,DGN, DSD)\nOutput high fornon-inverting input pinsVIN_H Input signal high threshold 1.9 2.1 2.3Output lowforinverting input pins\nOutput lowfornon-inverting input pins VVIN_L Input signal lowthreshold 1 1.2 1.4Output high forinverting input pins\nVIN_HYS Input hysteresis 0.7 0.9 1.1\nINPUTS (INA, INB, INA+, INA–,INB+, INB–)UCC27524P ONLY\nOutput high fornon-inverting input pinsVIN_H Input signal high threshold 2.3Output lowforinverting input pins\nOutput lowfornon-inverting input pins VVIN_L Input signal lowthreshold 1Output high forinverting input pins\nVIN_HYS Input hysteresis 0.9\nENABLE (ENA, ENB) UCC2752X (D,DGN, DSD)\nVEN_H Enable signal high threshold Output enabled 1.9 2.1 2.3\nVEN_L Enable signal lowthreshold Output disabled 0.95 1.15 1.35 V\nVEN_HYS Enable hysteresis 0.7 0.95 1.1\nENABLE (ENA, ENB) UCC27524P ONLY\nVEN_H Enable signal high threshold Output enabled 2.3\nVEN_L Enable signal lowthreshold Output disabled 0.95 V\nVEN_HYS Enable hysteresis 0.95\nOUTPUTS (OUTA, OUTB)\nISNK/SRC Sink/source peak current(1)CLOAD =0.22 µF,FSW=1kHz ±5 A\nVDD-VOH High output voltage IOUT=–10mA 0.075\nV\nVOL Low output voltage IOUT=10mA 0.01\nROH Output pullup resistance(2)IOUT=–10mA 2.5 5 7.5 Ω\nROL Output pulldown resistance IOUT=10mA 0.15 0.5 1Ω\n(1) Ensured bydesign.\n(2) ROHrepresents on-resistance ofonly theP-Channel MOSFET device inpullup structure ofUCC2752X output stage.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n10%90%Enable\nOutputLowHighLowHigh\nInput\ntD1 tD2UDG-11219\n10%90%Enable\nOutputLowHighLowHigh\nInput\ntD1 tD2UDG-11220\n10%90%Enable\nOutputLowHighLowHigh\nInput\ntD3 tD4 UDG-11217\n10%90%Enable\nOutputLowHighLowHigh\nInput\ntD3 tD4 UDG-11218\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n7.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntR Rise time(1)CLOAD =1.8nF 7 18\ntF Falltime(1)CLOAD =1.8nF 6 10\nINA=INB, OUTA andOUTB at50%tM Delay matching between 2channels 1 4transition point\nns\nMinimum input pulse width thattPW 15 25changes theoutput state\ntD1,tD2 Input tooutput propagation delay(1)CLOAD =1.8nF,5-Vinput pulse 6 13 23\ntD3,tD4 ENtooutput propagation delay(1)CLOAD =1.8nF,5-Venable pulse 6 13 23\n(1) See timing diagrams inFigure 1,Figure 2,Figure 3,andFigure 4\nFigure 1.Enable Function Figure 2.Enable Function\n(For Non-Inverting Input Driver Operation) (For Inverting Input Driver Operation)\nFigure 3.Non-Inverting Input Driver Operation Figure 4.Inverting Input Driver Operation\n8 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n0.511.522.5\n−50 0 50 100 150\nTemperature (°C)Input Threshold (V)\nInput High Threshold\nInput Low ThresholdVDD = 12 V\nG004 \n0.511.522.5\n−50 0 50 100 150\nTemperature (°C)Enable Threshold (V)\nEnable High Threshold\nEnable Low ThresholdVDD = 12 V\nG005 \n0.20.30.40.50.6\n−50 0 50 100 150\nTemperature (°C)Supply Current (mA)Input=GND\nInput=VDD\nEnable=12 V\nVDD = 12 V\nG012 \n33.544.55\n−50 0 50 100 150\nTemperature (°C)UVLO Threshold (V)UVLO Rising\nUVLO Falling\nG003 \n0.060.080.10.120.14\n−50 0 50 100 150\nTemperature (°C)Startup Current (mA) Input=VDD\n Input=GND\nVDD=3.4V\nG001 \n2.533.54\n−50 0 50 100 150\nTemperature (°C)Operating Supply Current (mA)VDD = 12 V\nfSW = 500 kHz\nCL = 500 pF\nG002 \nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\n7.7 Typical Characteristics\nFigure 5.Start-Up Current vsTemperature Figure 6.Operating Supply Current vsTemperature\n(Outputs Switching)\nFigure 7.Supply Current vsTemperature (Outputs inDC Figure 8.UVLO Threshold vsTemperature\nON/OFF Condition)\nFigure 9.Input Threshold vsTemperature Figure 10.Enable Threshold vsTemperature\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n81012141618\n−50 0 50 100 150\nTemperature (°C)Input to Output Propagation Delay (ns)Turn−on\nTurn−off\nVDD = 12 V\nCLOAD = 1.8 nF\nG010 \n81012141618\n−50 0 50 100 150\nTemperature (°C)EN to Output Propagation Delay (ns)EN to Output High\nEN to Output Low\nVDD = 12 V\nCLOAD = 1.8 nF\nG011 \n5678910\n−50 0 50 100 150\nTemperature (°C)Rise Time (ns)VDD = 12 V\nCLOAD = 1.8 nF\nG008 \n56789\n−50 0 50 100 150\nTemperature (°C)Fall Time (ns)VDD = 12 V\nCLOAD = 1.8 nF\nG009 \n34567\n−50 0 50 100 150\nTemperature (°C)Output Pull−up Resistance ( Ω)VDD = 12 V\nIOUT = −10 mA\nG006 \n0.20.40.60.81\n−50 0 50 100 150\nTemperature (°C)Output Pull−down Resistance ( Ω)VDD = 12 V\nIOUT = 10 mA\nG007 \nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 11.Output Pullup Resistance vsTemperature Figure 12.Output Pulldown Resistance vsTemperature\nFigure 13.Rise Time vsTemperature Figure 14.FallTime vsTemperature\nFigure 15.Input toOutput Propagation Delay vs Figure 16.ENtoOutput Propagation Delay vsTemperature\nTemperature\n10 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n0.511.522.5\n−50 0 50 100 150\nTemperature (°C)Enable Threshold (V)Enable High Threshold\nEnable Low ThresholdVDD = 4.5 V\nG017 \n6101418\n4 8 12 16 20\nSupply Voltage (V)Rise Time (ns)CLOAD = 1.8 nF\nG015 \n46810\n4 8 12 16 20\nSupply Voltage (V)Fall Time (ns)CLOAD = 1.8 nF\nG016 \n0102030405060\n0 100 200 300 400 500 600 700 800 900 1000\nFrequency (kHz)Operating Supply Current (mA)VDD = 4.5 V\nVDD = 12 V\nVDD = 15 V\nCLOAD = 1.8 nF\nBoth channels switching\nG013 \n610141822\n4 8 12 16 20\nSupply Voltage (V)Propagation Delays (ns)Input to Output On delay\nInput to Ouptut Off Delay\nEN to Output On Delay\nEN to Output Off Delay\nCLOAD = 1.8 nF\nG014 \nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nTypical Characteristics (continued)\nFigure 17.Operating Supply Current vsFrequency Figure 18.Propagation Delays vsSupply Voltage\nFigure 19.Rise Time vsSupply Voltage Figure 20.FallTime vsSupply Voltage\nFigure 21.Enable Threshold vsTemperature\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n1 ENA200 k /c87VDD\n2INA\n400 k /c87\n3 GND\n4INB\n400 k /c87UVLOVDDVDD\nVDD8\n7\n6\n5ENB\nOUTA\nVDD\nOUTB200 k /c87VDD\nVDD\n1 ENA200 k /c87VDD\n2 INA200 k /c87VDD\n3 GND\n4 INB200 k /c87VDD UVLOVDDVDD\nVDD8\n7\n6\n5ENB\nOUTA\nVDD\nOUTB200 k /c87VDD\nVDD\nUDG-11221\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe UCC2752x family ofproducts represent TI’slatest generation ofdual-channel, low-side, high-speed gate-\ndriver devices featuring 5-Asource and sink current capability, industry best-in-class switching characteristics\nand ahost ofother features listed inTable 1allofwhich combine toensure efficient, robust and reliable\noperation inhigh-frequency switching power circuits.\nTable 1.UCC2752x Family ofFeatures andBenefits\nFEATURE BENEFIT\nBest-in-class 13-ns (typ) propagation delay Extremely low-pulse transmission distortion\n1-ns (typ) delay matching between channels Ease ofparalleling outputs forhigher (2times) current capability,\nease ofdriving parallel-power switches\nExpanded VDD Operating range of4.5to18V Flexibility insystem design\nExpanded operating temperature range of–40°Cto140°C\n(See Electrical Characteristics )\nVDD UVLO Protection Outputs areheld Low inUVLO condition, which ensures predictable,\nglitch-free operation atpower-up andpower-down\nOutputs held Low when input pins (INx) infloating condition Safety feature, especially useful inpassing abnormal condition tests\nduring safety certification\nOutputs enable when enable pins (ENx) infloating condition Pin-to-pin compatibility with UCC2732X family ofproducts from TI,in\ndesigns where pin1and8areinfloating condition\nCMOS/TTL compatible input andenable threshold with wide Enhanced noise immunity, while retaining compatibility with\nhysteresis microcontroller logic level input signals (3.3V,5V)optimized for\ndigital power\nAbility ofinput andenable pins tohandle voltage levels notrestricted System simplification, especially related toauxiliary bias supply\nbyVDDpinbias voltage architecture\n8.2 Functional Block Diagrams\nFigure 22.UCC27523 Block Diagram Figure 23.UCC27524 Block Diagram\n12 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n8 INA+\n200 k /c87VDD\n1 INA-400 k /c87\n3 GND\n7 INB+\n400 k /c87UVLOVDDVDD\nVDD65\n4OUTAVDD\nOUTBVDD\nUDG-112222 INB-200 k /c87VDD\n1 ENA200 k /c87VDD\n2 INA\n3 GND\n4 INB\n400 k /c87UVLOVDDVDD\nVDD8\n7\n6\n5ENB\nOUTA\nVDD\nOUTB200 k /c87VDD\nVDD\nUDG-11223200 k /c87VDD\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nFunctional Block Diagrams (continued)\nFigure 24.UCC27525 Block Diagram Figure 25.UCC27526 Block Diagram\n8.3 Feature Description\n8.3.1 VDDandUndervoltage Lockout\nThe UCC2752x devices have internal undervoltage-lockout (UVLO) protection feature ontheVDDpinsupply\ncircuit blocks. When VDDisrising andthelevel isstillbelow UVLO threshold, thiscircuit holds theoutput LOW,\nregardless ofthestatus oftheinputs. TheUVLO istypically 4.2Vwith 300-mV typical hysteresis. This hysteresis\nprevents chatter when lowVDDsupply voltages have noise from thepower supply and also when there are\ndroops intheVDDbias voltage when thesystem commences switching and there isasudden increase inIDD.\nThe capability tooperate atlow voltage levels such asbelow 5V,along with best-in-class switching\ncharacteristics, isespecially suited fordriving emerging GaN power semiconductor devices.\nForexample, atpower up,theUCC2752x driver-device output remains LOW until theVDDvoltage reaches the\nUVLO threshold ifEnable pinisactive orfloating. The magnitude oftheOUT signal rises with VDDuntil steady-\nstate VDDisreached. The non-inverting operation inFigure 26shows that theoutput remains LOW until the\nUVLO threshold isreached, andthen theoutput isin-phase with theinput. The inverting operation inFigure 27\nshows thattheoutput remains LOW until theUVLO threshold isreached, andthen theoutput isout-phase with\ntheinput. With UCC27526 theoutput turns tohigh-state only ifINX+ ishigh and INX–islowafter theUVLO\nthreshold isreached.\nBecause thedevice draws current from theVDDpintobias allinternal circuits, forthebest high-speed circuit\nperformance, TIrecommends twoVDDbypass capacitors toprevent noise problems. TIhighly recommends using\nsurface-mount components. A0.1-μFceramic capacitor must belocated asclose aspossible totheVDDtoGND\npins ofthegate-driver device. Inaddition, alarger capacitor (such as1-μF)with relatively lowESR must be\nconnected inparallel and close proximity, inorder tohelp deliver thehigh-current peaks required bytheload.\nThe parallel combination ofcapacitors presents alowimpedance characteristic fortheexpected current levels\nandswitching frequencies intheapplication.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nVDD\nEN\nIN\nOUTVDD Threshold\nUDG-11228\nVDD\nEN\nIN\nOUTVDD Threshold\nUDG-11229\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFeature Description (continued)\nFigure 27.Power upInverting Driver Figure 26.Power upNon-Inverting Driver\n8.3.2 Operating Supply Current\nThe UCC2752x products feature very lowquiescent IDDcurrents. The typical operating-supply current inUVLO\nstate and fully onstate (under static and switching conditions) aresummarized inFigure 5,Figure 6and\nFigure 7.The IDDcurrent when thedevice isfully onandoutputs areinastatic state (DC high orDClow, refer\nFigure 6)represents lowest quiescent IDDcurrent when alltheinternal logic circuits ofthedevice arefully\noperational. The total supply current isthesum ofthequiescent IDDcurrent, theaverage IOUTcurrent due to\nswitching and finally any current related topullup resistors ontheenable pins and inverting input pins. For\nexample when theinverting Input pins arepulled lowadditional current isdrawn from VDDsupply through the\npullup resistors (refer toFigure 22though Figure 25).Knowing theoperating frequency (fSW)andtheMOSFET\ngate (QG)charge atthedrive voltage being used, theaverage IOUTcurrent canbecalculated asproduct ofQG\nandfSW.\nAcomplete characterization oftheIDDcurrent asafunction ofswitching frequency atdifferent VDDbias voltages\nunder 1.8-nF switching load inboth channels isprovided inFigure 17.The strikingly linear variation and close\ncorrelation with theoretical value ofaverage IOUTindicates negligible shoot-through inside thegate-driver device\nattesting toitshigh-speed characteristics.\n14 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nFeature Description (continued)\n8.3.3 Input Stage\nTheinput pins ofUCC2752x gate-driver devices arebased onaTTL andCMOS compatible input-threshold logic\nthatisindependent oftheVDDsupply voltage. With typically high threshold =2.1Vandtypically lowthreshold =\n1.2V,thelogic level thresholds areconveniently driven with PWM control signals derived from 3.3-V and 5-V\ndigital power-controller devices. Wider hysteresis (typ 0.9V)offers enhanced noise immunity compared to\ntraditional TTL logic implementations, where thehysteresis istypically less than 0.5V.UCC2752x devices also\nfeature tight control oftheinput pinthreshold voltage levels which eases system design considerations and\nensures stable operation across temperature (refer toFigure 9).The very lowinput capacitance onthese pins\nreduces loading andincreases switching speed.\nThe UCC2752x devices feature animportant safety feature wherein, whenever any oftheinput pins isina\nfloating condition, theoutput oftherespective channel isheld inthelowstate. This isachieved using VDDpullup\nresistors onalltheInverting inputs (INA, INBinUCC27523, INAinUCC27525 andINA–,INB–inUCC27526) or\nGND pulldown resistors onallthenon-inverting input pins (INA, INBinUCC27524, INBinUCC27525 andINA+,\nINB+ inUCC27526), asshown inthedevice block diagrams.\nWhile UCC27523/4/5 devices feature one input pinper channel, the UCC27526 features adual input\nconfiguration with twoinput pins available tocontrol theoutput state ofeach channel. With theUCC27526 device\ntheuser hastheflexibility todrive each channel using either anon-inverting input pin(INx+) oraninverting input\npin(INx–).Thestate oftheoutput pinisdependent onthebias onboth theINx+ andINx–pins (where x=A,B).\nOnce anInput pinischosen todrive achannel, theother input pinofthatchannel (theunused input pin)must be\nproperly biased inorder toenable theoutput ofthechannel. The unused input pincannot remain inafloating\ncondition because, asmentioned earlier, whenever anyinput pinisleftinafloating condition, theoutput ofthat\nchannel isdisabled using theinternal pullup orpulldown resistors forsafety purposes. Alternatively, theunused\ninput pinisused effectively toimplement anenable/disable function, asexplained below.\n•Inorder todrive thechannel x(x=AorB)inanon-inverting configuration, apply thePWM control input\nsignal toINx+ pin.Inthiscase, theunused input pin,INx-, must bebiased low(forexample, tiedtoGND) in\norder toenable theoutput ofthischannel.\n–Alternately, theINx–pincan beused toimplement theenable/disable function using anexternal logic\nsignal. OUTx isdisabled when INx- isbiased High andOUTx isenabled when INX–isbiased low.\n•Inorder todrive thechannel x(x=AorB)inanInverting configuration, apply thePWM control input signal to\nINX–pin.Inthiscase, theunused input pin,INX+, must bebiased high (forexample, tiedtoVDD) inorder to\nenable theoutput ofthechannel.\n–Alternately, theINX+ pincanbeused toimplement theenable/disable function using anexternal logic\nsignal. OUTX isdisabled when INX+ isbiased lowandOUTX isenabled when INX+ isbiased high.\n•Finally, itisworth noting thattheUCC27526 output pincanbedriven intohigh state only when INx+ pinis\nbiased high andINx- input isbiased low.\nRefer totheinput/output logic truth table andtypical application diagrams, (Figure 34,Figure 35,andFigure 35),\nforadditional clarification.\nThe input stage ofeach driver isdriven byasignal with ashort riseorfalltime. This condition issatisfied in\ntypical power supply applications, where theinput signals areprovided byaPWM controller orlogic gates with\nfasttransition times (<200ns)with aslow changing input voltage, theoutput ofthedriver may switch repeatedly\natahigh frequency. While thewide hysteresis offered inUCC2752x definitely alleviates thisconcern over most\nother TTL input threshold devices, extra care isnecessary inthese implementations. Iflimiting theriseorfall\ntimes tothepower device istheprimary goal, then TIhighly recommends anexternal resistance between the\noutput ofthedriver andthepower device. This external resistor hastheadditional benefit ofreducing partofthe\ngate-charge related power dissipation inthegate-driver device package and transferring itinto theexternal\nresistor itself.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFeature Description (continued)\n8.3.4 Enable Function\nThe enable function isanextremely beneficial feature ingate-driver devices especially forcertain applications\nsuch assynchronous rectification where thedriver outputs disable inlight-load conditions toprevent negative\ncurrent circulation andtoimprove light-load efficiency.\nUCC27523/4/5 devices areprovided with independent enable pins ENx forexclusive control ofeach driver-\nchannel operation. The enable pins arebased onanon-inverting configuration (active-high operation). Thus\nwhen ENx pins aredriven high thedrivers areenabled and when ENx pins aredriven lowthedrivers are\ndisabled. Like theinput pins, theenable pins arealso based onaTTL and CMOS compatible input-threshold\nlogic thatisindependent ofthesupply voltage andareeffectively controlled using logic signals from 3.3-V and5-\nVmicrocontrollers. The UCC2752X devices also feature tight control oftheEnable-function threshold-voltage\nlevels which eases system design considerations and ensures stable operation across temperature (refer to\nFigure 10).TheENx pins areinternally pulled uptoVDDusing pullup resistors asaresult ofwhich theoutputs of\nthedevice areenabled inthedefault state. Hence theENx pins areleftfloating orNotConnected (N/C) for\nstandard operation, where theenable feature isnotneeded. Essentially, thisfloating allows theUCC27523/4/5\ndevices tobepin-to-pin compatible with TI’sprevious generation drivers UCC27323/4/5 respectively, where pins\n1,8areN/C pins. IftheChannel AandChannel Binputs andoutputs areconnected inparallel toincrease the\ndriver current capacity, ENA andENB areconnected anddriven together.\nThe UCC27526 device does not feature dedicated enable pins. However, asmentioned earlier, an\nenable/disable function iseasily implemented inUCC27526 using theunused input pin. When INx+ ispulled\ndown toGND orINx–ispulled down toVDD, theoutput isdisabled. Thus INx+ pinisused likeanenable pinthat\nisbased onactive high logic, while INx–isused likeanenable pinthatisbased onactive lowlogic. Note that\nwhile theENA, ENB pins inUCC27523/4/5 areallowed tobeinfloating condition during standard operation and\ntheoutputs willbeenabled, theINx+, INx–pins inUCC27526 arenotallowed tobefloating because thiswill\ndisable theoutputs.\n16 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nVCC\nROH\nROLGate\nVoltage\nBoost\nNarrow Pulse at\neach Turn OnAnti Shoot-\nThrough\nCircuitryInput SignalRNMOS, Pull Up\nOUT\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nFeature Description (continued)\n8.3.5 Output Stage\nThe UCC2752x device output stage features aunique architecture onthepullup structure which delivers the\nhighest peak-source current when itismost needed during theMiller plateau region ofthepower-switch turnon\ntransition (when thepower switch drain orcollector voltage experiences dV/dt). Theoutput stage pullup structure\nfeatures aP-channel MOSFET andanadditional N-channel MOSFET inparallel. The function oftheN-channel\nMOSFET istoprovide abrief boost inthepeak sourcing current enabling fastturnon. This isaccomplished by\nbriefly turning-on theN-channel MOSFET during anarrow instant when theoutput ischanging state from Low to\nHigh.\nFigure 28.UCC2752x Gate Driver Output Structure\nThe ROHparameter (see Electrical Characteristics )isaDCmeasurement and itisrepresentative oftheon-\nresistance oftheP-Channel device only. This isbecause theN-Channel device isheld intheoffstate inDC\ncondition and isturned-on only foranarrow instant when output changes state from lowtohigh. Note that\neffective resistance ofUCC2752x pullup stage during theturnon instant ismuch lower than what isrepresented\nbyROHparameter.\nThe pulldown structure inUCC2752x issimply composed ofaN-Channel MOSFET. The ROLparameter (see\nElectrical Characteristics ),which isalso aDCmeasurement, isrepresentative oftheimpedance ofthepulldown\nstage inthedevice. InUCC2752x, theeffective resistance ofthehybrid pullup structure during turnon is\nestimated tobeapproximately 1.5×ROL,estimated based ondesign considerations.\nEach output stage inUCC2752x can supply 5-Apeak source and 5-Apeak sink current pulses. The output\nvoltage swings between VDDand GND providing rail-to-rail operation, thanks totheMOS-output stage which\ndelivers very lowdrop-out. The presence oftheMOSFET-body diodes also offers lowimpedance toswitching\novershoots and undershoots which means that inmany cases, external Schottky-diode clamps may be\neliminated. The outputs ofthese drivers aredesigned towithstand 500-mA reverse current without either\ndamage tothedevice orlogic malfunction.\nThe UCC2752x devices areparticularly suited fordual-polarity, symmetrical drive-gate transformer applications\nwhere theprimary winding oftransformer driven byOUTA and OUTB, with inputs INA and INB being driven\ncomplementary toeach other. This situation isdue totheextremely lowdrop-out offered bytheMOS output\nstage ofthese devices, both during high (VOH)andlow(VOL)states along with thelowimpedance ofthedriver\noutput stage, allofwhich allow alleviate concerns regarding transformer demagnetization and fluximbalance.\nThelowpropagation delays also ensure accurate reset forhigh-frequency applications.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n1 ENA200 k /c87VDD\n2INA\n400 k /c87\n3 GND\n4INB\n400 k /c87UVLOVDDVDD\nVDD8\n7\n6\n5ENB\nOUTA\nVDD\nOUTB200 k /c87VDD\nVDDISHOOT-THROUGH\nVIN_H\n(Channel B )\nVIN_H\n(Channel A)Slow Input Signal\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFeature Description (continued)\nForapplications that have zero voltage switching during power MOSFET turnon orturnoff interval, thedriver\nsupplies high-peak current forfastswitching even though themiller plateau isnotpresent. This situation often\noccurs insynchronous rectifier applications because thebody diode isgenerally conducting before power\nMOSFET isswitched on.\n8.3.6 Low Propagation Delays andTightly Matched Outputs\nTheUCC2752x driver devices feature abest inclass, 13-ns (typical) propagation delay between input andoutput\nwhich goes tooffer thelowest level ofpulse-transmission distortion available intheindustry forhigh frequency\nswitching applications. Forexample insynchronous rectifier applications, theSRMOSFETs aredriven with very\nlowdistortion when one driver device isused todrive both theSRMOSFETs. Further, thedriver devices also\nfeature anextremely accurate, 1-ns (typ) matched internal-propagation delays between thetwochannels which\nisbeneficial forapplications requiring dual gate drives with critical timing. Forexample inaPFC application, a\npair ofparalleled MOSFETs may bedriven independently using each output channel, which theinputs ofboth\nchannels aredriven byacommon control signal from thePFC controller device. Inthiscase the1ns delay\nmatching ensures thattheparalleled MOSFETs aredriven inasimultaneous fashion with theminimum ofturnon\ndelay difference. Yetanother benefit ofthetight matching between thetwochannels isthatthetwochannels are\nconnected together toeffectively increase current drive capability, forexample Aand Bchannels may be\ncombined into one driver byconnecting theINA and INB inputs together and theOUTA and OUTB outputs\ntogether. Then, onesignal controls theparalleled combination.\nCaution must beexercised when directly connecting OUTA and OUTB pins together because there isthe\npossibility thatanydelay between thetwochannels during turnon orturnoff may result inshoot-through current\nconduction asshown inFigure 29.While thetwo channels areinherently very well matched (4-ns Max\npropagation delay), note that there may bedifferences intheinput threshold voltage level between thetwo\nchannels which causes thedelay between thetwo outputs especially when slow dV/dt input signals are\nemployed. TIrecommends thefollowing guidelines whenever thetwodriver channels areparalleled using direct\nconnections between OUTA andOUTB along with INAandINB:\n•Use very fastdV/dt input signals (20V/µsorgreater) onINAandINBpins tominimize impact ofdifferences\nininput thresholds causing delays between thechannels.\n•INAandINBconnections must bemade asclose tothedevice pins aspossible.\nWherever possible, asafe practice would betoaddanoption inthedesign tohave gate resistors inseries with\nOUTA andOUTB. This allows theoption touse0-Ωresistors forparalleling outputs directly ortoaddappropriate\nseries resistances tolimit shoot-through current, should itbecome necessary.\nFigure 29.Slow Input Signal May Cause Shoot-Through Between Channels During Paralleling\n(Recommended dV/dT is20V/ΜsorHigher)\n18 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nFeature Description (continued)\nFigure 30.Turnon Propagation Delay Figure 31.Turnon Rise Time\n(CL=1.8nF,VDD=12V) (CL=1.8nF,VDD=12V)\nFigure 32.Turnoff Propagation Delay Figure 33.Turnoff FallTime\n(CL=1.8nF,VDD=12V) (CL=1.8nF,VDD=12V)\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n8.4 Device Functional Modes\nTable 2.Device Logic Table (UCC27523/4/5)\nUCC27523/4/5 UCC27523 UCC27524 UCC27525\nENA ENB INA INB OUTA OUTB OUTA OUTB OUTA OUTB\nH H L L H H L L H L\nH H L H H L L H H H\nH H H L L H H L L L\nH H H H L L H H L H\nL L Any Any L L L L L L\nAny Any x(1)x(1)L L L L L L\nx(1)x(1)L L H H L L H L\nx(1)x(1)L H H L L H H H\nx(1)x(1)H L L H H L L L\nx(1)x(1)H H L L H H L H\n(1) Floating condition.\nTable 3.Device Logic Table (UCC27526)\nINx+ (x=AorB) INx- (x=AorB) OUTx (x=AorB)\nL L L\nL H L\nH L H\nH H L\nx(1)Any L\nAny x(1)L\n(1) x=Floating condition.\n20 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n1\n2\n3\n4ENA\nINA\nGND\nINB8\n7\n6\n5ENB\nOUTA\nVDD\nOUTBUCC2752x\nGND\nGNDGNDV+\nINBINAENAENB\nUDG-11225\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nHigh-current gate-driver devices arerequired inswitching power applications foravariety ofreasons. Inorder to\neffect fast switching ofpower devices and reduce associated switching-power losses, apowerful gate-driver\ndevice employs between thePWM output ofcontrol devices andthegates ofthepower semiconductor devices.\nFurther, gate-driver devices areindispensable when having thePWM controller device directly drive thegates of\ntheswitching devices issometimes notfeasible. With advent ofdigital power, thissituation isoften encountered\nbecause thePWM signal from thedigital controller isoften a3.3-V logic signal which cannot effectively turnona\npower switch. Alevel-shifting circuitry isneeded toboost the3.3-V signal tothegate-drive voltage (such as12V)\ninorder tofully turn onthepower device andminimize conduction losses. Traditional buffer-drive circuits based\nonNPN/PNP bipolar transistors intotem-pole arrangement, being emitter-follower configurations, prove\ninadequate with digital power because they lack level-shifting capability. Gate-driver devices effectively combine\nboth thelevel-shifting and buffer-drive functions. Gate-driver devices also findother needs such asminimizing\ntheeffect ofhigh-frequency switching noise bylocating thehigh-current driver physically close tothepower\nswitch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation\nandthermal stress incontroller devices bymoving gate-charge power losses intothecontroller.\nFinally, emerging wide band-gap power-device technologies such asGaN based switches, which cansupport\nvery high switching frequency operation, aredriving special requirements interms ofgate-drive capability. These\nrequirements include operation atlowVDDvoltages (5Vorlower), lowpropagation delays, tight delay matching\nandavailability incompact, low-inductance packages with good thermal capability.\nInsummary gate-driver devices areextremely important components inswitching power combining benefits of\nhigh-performance, low-cost, component-count, board-space reduction, andsimplified system design.\n9.2 Typical Application\nFigure 34.UCC2752x Typical Application Diagram (x=3,4,or5)\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\n1\n2\n3\n4INA-\nINB-\nGND\nOUTB8\n7\n6\n5INA+\nINB+\nOUTA\nVDDUCC27526\nGND\nGNDGNDV+INA-\nINB+ENA\nENB\nOUTB is\nENABLED when\nENB is LOWOUTA is\nENABLED when\nENA is HIGH\nUDG-11227\n1\n2\n3\n4INA-\nINB-\nGND\nOUTB8\n7\n6\n5INA+\nINB+\nOUTA\nVDDUCC27526\nGND\nGNDGNDV+INA-\nINB+\nUDG-11226\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Application (continued)\nFigure 35.UCC27526 Channel AinInverting andChannel BinNon-Inverting Configuration (Enable\nFunction NotUsed)\nFigure 36.UCC27526 Channel AinInverting andChannel BinNon-Inverting Configuration (Enable\nFunction Implemented)\n9.2.1 Design Requirements\nWhen selecting theproper gate-driver device foranend application, some design considerations must be\nevaluated firstinorder tomake themost appropriate selection. Among these considerations areinput-to-output\nlogic, VDD, UVLO, Drive current andpower dissipation.\n9.2.2 Detailed Design Procedure\n9.2.2.1 Input-to-Output Logic\nThedesign should specify which type ofinput-to-output configuration should beused. TheUCC27523 device can\nprovide dual inverting input tooutput with enable control. The UCC27524 device canprovide dual non-inverting\ninput tooutput with enable control. TheUCC27525 device canprovide oneinverting andonenon-inverting input\ntooutput control. Ifturning onthepower MOSFET orIGBT when theinput signal isinhigh state ispreferred,\nthen thenon-inverting configuration must beselected. Ifturning offthepower MOSFET orIGBT when theinput\n22 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nTypical Application (continued)\nsignal isinhigh state ispreferred, theinverting configuration must bechosen. UCC27526 hasdual configuration\nchannel. Each Channel ofUCC27526 device canbeconfigured ineither aninverting ornon-inverting input-to-\noutput configuration using theINx–orINx+ pins respectively likeinFigure 35and Figure 36.Toconfigure the\nchannel foruseininverting mode, tietheINx+ pintoVDD andapply theinput signal totheINx–pin.Forthenon-\ninverting configuration, tietheINx–pintoGND andapply theinput signal totheINx+ pin.\n9.2.2.2 Enable andDisable Function\nCertain applications demand independent control oftheoutput state ofthedriver. The UCC27523/4/5 device\noffers twoindependent enable pins ENx forexclusive control ofeach driver channels aslisted inTable 2.\nThe UCC27526 device does not feature dedicated enable pins. However, asmentioned earlier, an\nenable/disable function can beeasily implemented inUCC27526 using theunused input pin. When INx+ is\npulled-down toGND orINx–ispulled-down toVDD, theoutput isdisabled aslisted inTable 3.Thus INx+ pincan\nbeused likeanenable pinthatisbased onactive high logic, while INx–canbeused likeanenable pinthatis\nbased onactive lowlogic. Itisimportant tonote thatwhile theENA, ENB pins intheUCC27523/4/5 areallowed\ntobeinfloating condition during standard operation and theoutputs willbeenabled, theINx+, INx–pins in\nUCC27526 arenotallowed tobefloating because thiswilldisable theoutputs.\n9.2.2.3 VDD Bias Supply Voltage\nThe bias supply voltage tobeapplied totheVDD pinofthedevice should never exceed thevalues listed inthe\nRecommended Operating Conditions .However, different power switches demand different voltage levels tobe\napplied atthegate terminals foreffective turnon andturnoff. With certain power switches, apositive gate voltage\nmay berequired forturnon andanegative gate voltage may berequired forturnoff, inwhich case theVDD bias\nsupply equals thevoltage differential. With awide operating range from 4.5Vto18V,theUCC2752x device can\nbeused todrive avariety ofpower switches, such asSiMOSFETs (forexample, VGS =4.5V,10V,12V),\nIGBTs (VGE =15V,18V).\n9.2.2.4 Propagation Delay\nThe acceptable propagation delay from thegate driver isdependent ontheswitching frequency atwhich itis\nused and theacceptable level ofpulse distortion tothesystem. The UCC2752x device features fast 13-ns\n(typical) propagation delays which ensures very little pulse distortion and allows operation atvery high-\nfrequencies. See the Switching Characteristics forthe propagation and switching characteristics ofthe\nUCC2752x device.\n9.2.2.5 Drive Current andPower Dissipation\nTheUCC27523/4/5/6 family ofdrivers arecapable ofdelivering 5-Aofcurrent toaMOSFET gate foraperiod of\nseveral-hundred nanoseconds atVDD=12V.High peak current isrequired toturn thedevice ONquickly. Then,\ntoturn thedevice OFF, thedriver isrequired tosink asimilar amount ofcurrent toground which repeats atthe\noperating frequency ofthepower device. Thepower dissipated inthegate-driver device package depends onthe\nfollowing factors:\n•Gate charge required ofthepower MOSFET (usually afunction ofthedrive voltage VGS,which isvery close\ntoinput bias supply voltage VDDduetolowVOHdrop-out)\n•Switching frequency\n•Use ofexternal gate resistors\nBecause UCC2752x features very lowquiescent currents andinternal logic toeliminate anyshoot-through inthe\noutput driver stage, their effect onthepower dissipation within thegate driver can besafely assumed tobe\nnegligible.\nWhen adriver device istested with adiscrete, capacitive load calculating thepower thatisrequired from thebias\nsupply isfairly simple. Theenergy thatmust betransferred from thebias supply tocharge thecapacitor isgiven\nbyEquation 1.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nQP 0.6 mA 12V 7.2mW/c61 /c180 /c61\nQ DD DDP I V/c61\nOFF ON\nSW G SW\nOFF GATE ON GATER RP 0.5 Q VDD fR R R R/c230 /c246/c61 /c180 /c180 /c180 /c180 /c43 /c231 /c247/c43 /c43/c232 /c248\nGP 2x 60nC 12V 300kHz 0.432W/c61 /c180 /c180 /c61\n2\nG LOAD DD SW g DD SWP C V f Q V f/c61 /c61\n2\nGP 10nF 12V 300kHz 0.432W/c61 /c180 /c180 /c61\n2\nG LOAD DD SWP C V f/c61\n2\nG LOAD DD1E C V2/c61\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Application (continued)\nwhere\n•CLOAD isload capacitor\n•VDDisbias voltage feeding thedriver. (1)\nThere isanequal amount ofenergy dissipated when thecapacitor ischarged. This leads toatotal power loss\ngiven byEquation 2.\nwhere\n•fSWistheswitching frequency (2)\nWith VDD=12V,CLOAD =10nFandƒSW=300kHzthepower loss iscalculated as(see Equation 3):\n(3)\nThe switching load presented byapower MOSFET isconverted toanequivalent capacitance byexamining the\ngate charge required toswitch thedevice. This gate charge includes theeffects oftheinput capacitance plus the\nadded charge needed toswing thedrain voltage ofthepower device asitswitches between theONand OFF\nstates. Most manufacturers provide specifications thatprovide thetypical and maximum gate charge, innC,to\nswitch thedevice under specified conditions. Using thegate charge Qg,thepower thatmust bedissipated when\ncharging acapacitor isdetermined which byusing theequivalence Qg=CLOADVDDtoprovide Equation 4for\npower:\n(4)\nAssuming thatUCC2752x isdriving power MOSFET with 60nCofgate charge (Qg=60nCatVDD=12V)on\neach output, thegate charge related power loss iscalculated as(see Equation 5):\n(5)\nThis power PGisdissipated intheresistive elements ofthecircuit when theMOSFET turns onorturns off.Half\nofthetotal power isdissipated when theload capacitor ischarged during turnon, andtheother halfisdissipated\nwhen theload capacitor isdischarged during turnoff. When noexternal gate resistor isemployed between the\ndriver andMOSFET/IGBT, thispower iscompletely dissipated inside thedriver package. With theuseofexternal\ngate drive resistors, thepower dissipation isshared between theinternal resistance ofdriver andexternal gate\nresistor inaccordance totheratio oftheresistances (more power dissipated inthehigher resistance component).\nBased onthissimplified analysis, thedriver power dissipation during switching iscalculated asfollows (see\nEquation 6):\nwhere\n•ROFF=ROL\n•RON(effective resistance ofpullup structure) =1.5xROL (6)\nInaddition totheabove gate-charge related power dissipation, additional dissipation inthedriver isrelated tothe\npower associated with thequiescent bias current consumed bythedevice tobias allinternal circuits such as\ninput stage (with pullup andpulldown resistors), enable, andUVLO sections. Asshown inFigure 6,thequiescent\ncurrent isless than 0.6mAeven inthehighest case. The quiescent power dissipation iscalculated easily with\nEquation 7.\n(7)\nAssuming ,IDD=6mA, thepower loss is:\n(8)\nClearly, thispower loss isinsignificant compared togate charge related power dissipation calculated earlier.\n24 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nG\nDD\nDDP 0.432 WI ~ 0.036 AV 12 V/c61 /c61\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nTypical Application (continued)\nWith a12-V supply, thebias current isestimated asfollows, with anadditional 0.6-mA overhead forthe\nquiescent consumption:\n(9)\n9.2.3 Application Curves\nFigure 37andFigure 38show thetypical switching characteristics ofthenon-inverting input driver operation for\nUCC27523/4/5/6 device. CL=1.8nF,VDD=12V\nFigure 37.Typical Turnon Waveform Figure 38.Typical Turnoff Waveform\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\n10Power Supply Recommendations\nThe bias supply voltage range forwhich theUCC2752X device israted tooperate isfrom 4.5Vto18V.The\nlower endofthisrange isgoverned bytheinternal undervoltage-lockout (UVLO) protection feature ontheVDD\npinsupply circuit blocks. Whenever thedriver isinUVLO condition when theVDD pinvoltage isbelow theVON\nsupply start threshold, thisfeature holds theoutput low, regardless ofthestatus oftheinputs. The upper endof\nthisrange isdriven bythe20-V absolute maximum voltage rating oftheVDD pinofthedevice (which isastress\nrating). Keeping a2-Vmargin toallow fortransient voltage spikes, themaximum recommended voltage forthe\nVDD pinis18V.\nTheUVLO protection feature also involves ahysteresis function. This means thatwhen theVDD pinbias voltage\nhas exceeded thethreshold voltage, device begins tooperate, and ifthevoltage drops, then thedevice\ncontinues todeliver normal functionality unless thevoltage drop exceeds thehysteresis specification VDD_H.\nTherefore, ensuring that, while operating atornear the4.2-V range, thevoltage ripple ontheauxiliary power\nsupply output issmaller than thehysteresis specification ofthedevice isimportant toavoid triggering device\nshutdown. During system shutdown, thedevice operation continues until theVDD pinvoltage hasdropped below\ntheVOFF threshold which must beaccounted forwhile evaluating system shutdown timing design requirements.\nLikewise, atsystem startup, thedevice does notbegin operation until theVDD pinvoltage hasexceeded above\ntheVON threshold. The quiescent current consumed bytheinternal circuit blocks ofthedevice issupplied\nthrough theVDD pin. Itisimportant torecognize that thecharge forsource current pulses delivered bythe\nOUTA/B pinisalso supplied through thesame VDD pin.Asaresult, every time acurrent issourced outofthe\noutput pins, acorresponding current pulse isdelivered intothedevice through theVDD pin.Thus ensuring that\nlocal bypass capacitors areprovided between theVDD and GND pins and located asclose tothedevice as\npossible forthepurpose ofdecoupling isimportant. AlowESR, ceramic surface mount capacitor isamust. TI\nrecommends having twocapacitors; a100-nF ceramic surface-mount capacitor which canbenudged very close\ntothepins ofthedevice andanother surface-mount capacitor offewmicrofarads added inparallel.\n11Layout\n11.1 Layout Guidelines\nProper PCB layout isextremely important inahigh-current fast-switching circuit toprovide appropriate device\noperation and design robustness. The UCC27523/4/5/6 family ofgate drivers incorporates short propagation\ndelays andpowerful output stages capable ofdelivering large current peaks with very fastriseandfalltimes at\nthegate ofpower MOSFET tofacilitate voltage transitions very quickly. Athigher VDDvoltages, thepeak current\ncapability iseven higher (5-A peak current isatVDD=12V).Very high di/dt causes unacceptable ringing ifthe\ntrace lengths and impedances arenotwell controlled. TIstrongly recommends thefollowing circuit layout\nguidelines when designing with these high-speed drivers.\n•Locate thedriver device asclose aspossible topower device inorder tominimize thelength ofhigh-current\ntraces between theOutput pins andtheGate ofthepower device.\n•Locate theVDDbypass capacitors between VDDandGND asclose aspossible tothedriver with minimal trace\nlength toimprove thenoise filtering. These capacitors support high peak current being drawn from VDDduring\nturnon ofpower MOSFET. The use oflowinductance SMD components such aschip resistors and chip\ncapacitors ishighly recommended.\n•The turnon andturnoff current loop paths (driver device, power MOSFET andVDDbypass capacitor) should\nbeminimized asmuch aspossible inorder tokeep thestray inductance toaminimum. High dI/dt is\nestablished inthese loops at2instances during turnon and turnoff transients, which willinduce significant\nvoltage transients ontheoutput pinofthedriver device andGate ofthepower MOSFET.\n•Wherever possible, parallel thesource andreturn traces, taking advantage offluxcancellation\n•Separate power traces andsignal traces, such asoutput andinput signals.\n•Star-point grounding isagood way tominimize noise coupling from onecurrent loop toanother. TheGND of\nthedriver isconnected totheother circuit nodes such assource ofpower MOSFET and ground ofPWM\ncontroller atone, single point. The connected paths must beasshort aspossible toreduce inductance and\nbeaswide aspossible toreduce resistance.\n•Use aground plane toprovide noise shielding. Fast riseandfalltimes atOUT may corrupt theinput signals\nduring transition. The ground plane must notbeaconduction path foranycurrent loop. Instead theground\nplane must beconnected tothestar-point with onesingle trace toestablish theground potential. Inaddition\ntonoise shielding, theground plane canhelp inpower dissipation aswell\n26 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\nLayout Guidelines (continued)\n•Innoisy environments, tying inputs ofanunused channel ofUCC27526 toVDD(incase ofINx+) orGND (in\ncase ofINX–)using short traces inorder toensure that theoutput isenabled and toprevent noise from\ncausing malfunction intheoutput may benecessary.\n•Exercise caution when replacing theUCC2732x/UCC2742x devices with theUCC2752x:\n–UCC2752x isamuch stronger gate driver (5-A peak current versus 4-Apeak current).\n–UCC2752x isamuch faster gate driver (13-ns/13-ns rise/fall propagation delay versus 25-ns/35-ns rise/fall\npropagation delay).\n11.2 Layout Example\nFigure 39.Layout Example forUCC27523/4/5 (D,DGN)\n11.3 Thermal Considerations\nThe useful range ofadriver isgreatly affected bythedrive power requirements oftheload and thethermal\ncharacteristics ofthedevice package. Inorder foragate-driver device tobeuseful over aparticular temperature\nrange thepackage must allow fortheefficient removal oftheheat produced while keeping thejunction\ntemperature within rated limits. The UCC27523/4/5/6 family ofdrivers isavailable infour different packages to\ncover arange ofapplication requirements. The thermal metrics foreach ofthese packages aresummarized in\nThermal Information .Fordetailed information regarding thethermal information table, refer toApplication Note\nfrom Texas Instruments entitled, ICPackage Thermal Metrics (SPRA953 ).\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nSLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015 www.ti.com\nThermal Considerations (continued)\nAmong thedifferent package options available intheUCC2752x family, ofparticular mention aretheDSD and\nDGN packages when itcomes topower dissipation capability. The MSOP PowerPAD-8 (DGN) package and3-\nmm×3-mm WSON (DSD) package offer ameans ofremoving theheat from thesemiconductor junction through\nthebottom ofthepackage. Both these packages offer anexposed thermal padatthebase ofthepackage. This\npadissoldered tothecopper ontheprinted-circuit-board directly underneath thedevice package, reducing the\nthermal resistance toavery lowvalue. This allows asignificant improvement inheat-sinking over thatavailable in\ntheDorPpackages. The printed-circuit-board must bedesigned with thermal lands and thermal vias to\ncomplete theheat removal subsystem. Note that theexposed pads intheMSOP-8 (PowerPAD) and WSON-8\npackages arenotdirectly connected toany leads ofthepackage, however, itiselectrically and thermally\nconnected tothesubstrate ofthedevice which istheground ofthedevice. TIrecommends toexternally connect\ntheexposed pads toGND inPCB layout forbetter EMI immunity.\n28 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nUCC27523 ,UCC27524 ,UCC27525 ,UCC27526\nwww.ti.com SLUSAQ3G –NOVEMBER 2011 –REVISED APRIL 2015\n12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nUCC27523 Click here Click here Click here Click here Click here\nUCC27524 Click here Click here Click here Click here Click here\nUCC27525 Click here Click here Click here Click here Click here\nUCC27526 Click here Click here Click here Click here Click here\n12.2 Trademarks\nPowerPAD isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: UCC27523 UCC27524 UCC27525 UCC27526\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27523D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27523\nUCC27523DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27523\nUCC27523DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27523\nUCC27523DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27523\nUCC27523DSDR ACTIVE SON DSD 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27523\nUCC27523DSDT ACTIVE SON DSD 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27523\nUCC27524D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27524\nUCC27524DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27524\nUCC27524DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27524\nUCC27524DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27524\nUCC27524DSDR ACTIVE SON DSD 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 SBA\nUCC27524DSDT ACTIVE SON DSD 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 SBA\nUCC27524P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 140 27524\nUCC27525D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27525\nUCC27525DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27525\nUCC27525DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 140 27525\nUCC27525DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 140 27525\nUCC27525DSDR ACTIVE SON DSD 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27525\nUCC27525DSDT ACTIVE SON DSD 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 27525\nUCC27526DSDR ACTIVE SON DSD 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 SCB\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27526DSDT ACTIVE SON DSD 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 140 SCB\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC27523DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27523DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27523DSDR SON DSD 83000 330.0 12.4 3.33.31.18.012.0 Q2\nUCC27523DSDT SON DSD 8250 180.0 12.4 3.33.31.18.012.0 Q2\nUCC27524DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27524DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27524DSDR SON DSD 83000 330.0 12.4 3.33.31.18.012.0 Q2\nUCC27524DSDT SON DSD 8250 180.0 12.4 3.33.31.18.012.0 Q2\nUCC27525DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27525DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27525DSDR SON DSD 83000 330.0 12.4 3.33.31.18.012.0 Q2\nUCC27525DSDT SON DSD 8250 180.0 12.4 3.33.31.18.012.0 Q2\nUCC27526DSDR SON DSD 83000 330.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC27523DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27523DR SOIC D 82500 356.0 356.0 35.0\nUCC27523DSDR SON DSD 83000 367.0 367.0 35.0\nUCC27523DSDT SON DSD 8250 210.0 185.0 35.0\nUCC27524DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27524DR SOIC D 82500 356.0 356.0 35.0\nUCC27524DSDR SON DSD 83000 367.0 367.0 35.0\nUCC27524DSDT SON DSD 8250 210.0 185.0 35.0\nUCC27525DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27525DR SOIC D 82500 356.0 356.0 35.0\nUCC27525DSDR SON DSD 83000 367.0 367.0 35.0\nUCC27525DSDT SON DSD 8250 210.0 185.0 35.0\nUCC27526DSDR SON DSD 83000 367.0 367.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC27523D D SOIC 8 75 506.6 8 3940 4.32\nUCC27523DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27524D D SOIC 8 75 506.6 8 3940 4.32\nUCC27524DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27524P P PDIP 8 50 506 13.97 11230 4.32\nUCC27525D D SOIC 8 75 506.6 8 3940 4.32\nUCC27525DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WSON - 0.8 mm max height DSD 8\nPLASTIC QUAD FLATPACK - NO LEAD 3 X 3, 0.8 mm pitch\n4227007/A\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.846)\n(2.15)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.846)\nBASED ON\n0.125 THICK\nSTENCIL\n(2.15)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191.56 X 1.82 0.1751.69 X 1.96 0.151.846 X 2.15 (SHOWN) 0.1252.06 X 2.40 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC27524DR

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 4.5V to 18V
  - Absolute Maximum Voltage: 20V
- **Current Ratings**: 
  - Peak Source/Sink Current: ±5A
- **Power Consumption**: 
  - Quiescent Current: < 0.6 mA
- **Operating Temperature Range**: 
  - -40°C to 140°C
- **Package Type**: 
  - Available in SOIC (8), HVSSOP (8), PDIP (8), and WSON (8)
- **Moisture Sensitive Level**: 
  - MSL Level 1 (for SOIC and HVSSOP), MSL Level 2 (for WSON)

#### Description:
The UCC27524 is a dual-channel, high-speed, low-side gate driver designed to drive MOSFETs and IGBTs in power applications. It features non-inverting inputs, allowing for straightforward control of the output states. The device is optimized for fast switching with low propagation delays (typically 13 ns) and is capable of delivering high peak currents (up to 5A) to quickly charge and discharge the gate capacitance of power devices.

#### Typical Applications:
- **Switched-Mode Power Supplies**: Used to drive power switches in various power supply topologies.
- **DC-DC Converters**: Facilitates efficient power conversion by driving the switching elements.
- **Motor Control**: Provides the necessary gate drive for controlling motor drivers.
- **Solar Power Systems**: Utilized in inverters and other power management systems.
- **Gate Drive for Emerging Wide Band-Gap Devices**: Suitable for driving GaN devices due to its fast switching capabilities and low voltage operation.

### Additional Features:
- **Independent Enable Function**: Each output can be independently enabled or disabled, providing flexibility in control.
- **TTL and CMOS Compatible Logic Levels**: The input thresholds are compatible with standard logic levels, making it easy to interface with microcontrollers.
- **Hysteretic Logic Thresholds**: Offers improved noise immunity, ensuring reliable operation in noisy environments.
- **Outputs Held Low During VDD-UVLO**: Prevents unintended switching during power-up and power-down conditions.

This component is particularly well-suited for applications requiring high-speed switching and robust performance in demanding environments.