
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : identify_debug

# Written on Fri Sep  1 13:16:23 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc"
                         "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.sdc"
                         "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       FTDI_CLK                                                            100.0 MHz     10.000        declared     default_clkgroup          1705 
                                                                                                                                                      
0 -       ident_coreinst.comm_block_INST.dr2_tck                              1.0 MHz       1000.000      declared     identify_jtag_group1      9    
                                                                                                                                                      
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          1    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     6847 
                                                                                                                                                      
0 -       jtag_interface_x|identify_clk_int_inferred_clock                    100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     1900 
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1112 
                                                                                                                                                      
0 -       jtag_interface_x|b9_nv_oQwfYF                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0_5     276  
                                                                                                                                                      
0 -       jtag_interface_x|b10_8Kz_rKlrtX                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_4     9    
======================================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                                                Clock Pin                                                                                  Non-clock Pin                                     Non-clock Pin                                                
Clock                                                               Load      Pin                                                                   Seq Example                                                                                Seq Example                                       Comb Example                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FTDI_CLK                                                            1705      FTDI_CLK(port)                                                        USB_3_Protocol_0.ft601_fifo_interface_0.FTDI_BE_1[0].C                                     -                                                 I_1.A(CLKINT)                                                
                                                                                                                                                                                                                                                                                                                                                              
ident_coreinst.comm_block_INST.dr2_tck                              9         ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O(BUFG)         ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8:0].C                              -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                              
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 1         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                 -                                                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)  
                                                                                                                                                                                                                                                                                                                                                              
System                                                              0         -                                                                     -                                                                                          -                                                 -                                                            
                                                                                                                                                                                                                                                                                                                                                              
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     6847      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:5].C                              -                                                 OUTBUF_DIFF_0_0_0.D(OUTBUF_DIFF)                             
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|identify_clk_int_inferred_clock                    1900      ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw.UDRCK(UJTAG)        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1].C                                 -                                                 ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                              
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1112      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_Protocol_1.mko_0.MKO_OUT.C                                                            -                                                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)       
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|b9_nv_oQwfYF                                       276       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3.OUT(and)          ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[185:0].C     ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO.E     ident_coreinst.comm_block_INST.jtagi.I_1.A(CLKINT)           
                                                                                                                                                                                                                                                                                                                                                              
jtag_interface_x|b10_8Kz_rKlrtX                                     9         ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3.OUT(and)        ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0].C                   -                                                 ident_coreinst.comm_block_INST.jtagi.I_2.A(CLKINT)           
==============================================================================================================================================================================================================================================================================================================================================================
