Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 18 12:06:57 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (49)
7. checking multiple_clock (542)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (542)
--------------------------------
 There are 542 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.729        0.000                      0                 1153        0.041        0.000                      0                 1153        3.000        0.000                       0                   548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          0.729        0.000                      0                 1153        0.114        0.000                      0                 1153        3.650        0.000                       0                   544  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        0.729        0.000                      0                 1153        0.114        0.000                      0                 1153        3.650        0.000                       0                   544  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          0.729        0.000                      0                 1153        0.041        0.000                      0                 1153  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        0.729        0.000                      0                 1153        0.041        0.000                      0                 1153  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.248ns (29.215%)  route 5.447ns (70.785%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.627     6.877    drawer/SR[0]
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X22Y38         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.223    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.224%)  route 0.129ns (47.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.129    -0.224    accelerometer/adxl/Adxl_Conf_Err
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.339    accelerometer/adxl/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.299    accelerometer/adxl/Dout[1]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.418    accelerometer/adxl/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.303    accelerometer/adxl/Dout[2]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.434    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[4]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.435    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.274ns (47.049%)  route 0.308ns (52.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.605    -0.559    accelerometer/adxl/clk108mhz
    SLICE_X2Y50          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.308    -0.087    accelerometer/adxl/in[1]
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.042    accelerometer/adxl/ACCEL_X_SUM[0]_i_5_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.023 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.023    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_6
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/C
                         clock pessimism              0.504    -0.221    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.105    -0.116    accelerometer/adxl/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.319ns (67.938%)  route 0.151ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.638    -0.526    score/seven_seg/prescaler/clk108mhz
    SLICE_X36Y49         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.150    -0.235    score/seven_seg/prescaler/count_reg[6]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  score/seven_seg/prescaler/count0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.190    score/seven_seg/prescaler/count0_carry_i_2__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.096 r  score/seven_seg/prescaler/count0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.095    score/seven_seg/prescaler/count0_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  score/seven_seg/prescaler/count0_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.056    score/seven_seg/prescaler/count0_carry__0_n_0
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.842    -0.831    score/seven_seg/prescaler/clk108mhz
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C
                         clock pessimism              0.504    -0.327    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.130    -0.197    score/seven_seg/prescaler/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[3]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.449    accelerometer/adxl/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.671    -0.493    accelerometer/adxl/clk108mhz
    SLICE_X1Y47          FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.352 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.116    -0.235    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.947    -0.726    accelerometer/adxl/clk108mhz
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070    -0.385    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.242    accelerometer/adxl/Dout[5]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.403    accelerometer/adxl/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y63      VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y63      VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y62     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y61      VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y60      VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.072     8.343    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.706    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.072     8.343    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.706    drawer/star_ROM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.072     8.343    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.706    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.706    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.248ns (29.215%)  route 5.447ns (70.785%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.627     6.877    drawer/SR[0]
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.072     8.340    
    SLICE_X22Y38         FDRE (Setup_fdre_C_R)       -0.637     7.703    drawer/star_ROM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.072     8.340    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.703    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.072     8.340    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.703    drawer/star_ROM_address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.072     8.342    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.072     8.342    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.072     8.342    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.072     8.342    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.223    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.224%)  route 0.129ns (47.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.129    -0.224    accelerometer/adxl/Adxl_Conf_Err
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.272    -0.454    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.339    accelerometer/adxl/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.299    accelerometer/adxl/Dout[1]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.418    accelerometer/adxl/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.303    accelerometer/adxl/Dout[2]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.434    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[4]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.435    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.274ns (47.049%)  route 0.308ns (52.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.605    -0.559    accelerometer/adxl/clk108mhz
    SLICE_X2Y50          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.308    -0.087    accelerometer/adxl/in[1]
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.042    accelerometer/adxl/ACCEL_X_SUM[0]_i_5_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.023 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.023    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_6
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/C
                         clock pessimism              0.504    -0.221    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.105    -0.116    accelerometer/adxl/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.319ns (67.938%)  route 0.151ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.638    -0.526    score/seven_seg/prescaler/clk108mhz
    SLICE_X36Y49         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.150    -0.235    score/seven_seg/prescaler/count_reg[6]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  score/seven_seg/prescaler/count0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.190    score/seven_seg/prescaler/count0_carry_i_2__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.096 r  score/seven_seg/prescaler/count0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.095    score/seven_seg/prescaler/count0_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  score/seven_seg/prescaler/count0_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.056    score/seven_seg/prescaler/count0_carry__0_n_0
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.842    -0.831    score/seven_seg/prescaler/clk108mhz
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C
                         clock pessimism              0.504    -0.327    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.130    -0.197    score/seven_seg/prescaler/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[3]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.449    accelerometer/adxl/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.671    -0.493    accelerometer/adxl/clk108mhz
    SLICE_X1Y47          FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.352 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.116    -0.235    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.947    -0.726    accelerometer/adxl/clk108mhz
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070    -0.385    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.242    accelerometer/adxl/Dout[5]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.520    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.403    accelerometer/adxl/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y63      VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y63      VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y62     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y61      VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y60      VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y60      VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y49      accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y51      accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.248ns (29.215%)  route 5.447ns (70.785%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.627     6.877    drawer/SR[0]
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X22Y38         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.223    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.073    -0.381    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.264    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.224%)  route 0.129ns (47.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.129    -0.224    accelerometer/adxl/Adxl_Conf_Err
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.073    -0.381    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.266    accelerometer/adxl/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.299    accelerometer/adxl/Dout[1]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.073    -0.447    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.345    accelerometer/adxl/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.303    accelerometer/adxl/Dout[2]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.361    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[4]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.362    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.274ns (47.049%)  route 0.308ns (52.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.605    -0.559    accelerometer/adxl/clk108mhz
    SLICE_X2Y50          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.308    -0.087    accelerometer/adxl/in[1]
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.042    accelerometer/adxl/ACCEL_X_SUM[0]_i_5_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.023 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.023    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_6
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/C
                         clock pessimism              0.504    -0.221    
                         clock uncertainty            0.073    -0.148    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.105    -0.043    accelerometer/adxl/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.319ns (67.938%)  route 0.151ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.638    -0.526    score/seven_seg/prescaler/clk108mhz
    SLICE_X36Y49         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.150    -0.235    score/seven_seg/prescaler/count_reg[6]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  score/seven_seg/prescaler/count0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.190    score/seven_seg/prescaler/count0_carry_i_2__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.096 r  score/seven_seg/prescaler/count0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.095    score/seven_seg/prescaler/count0_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  score/seven_seg/prescaler/count0_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.056    score/seven_seg/prescaler/count0_carry__0_n_0
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.842    -0.831    score/seven_seg/prescaler/clk108mhz
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.073    -0.254    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.130    -0.124    score/seven_seg/prescaler/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[3]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.376    accelerometer/adxl/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.671    -0.493    accelerometer/adxl/clk108mhz
    SLICE_X1Y47          FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.352 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.116    -0.235    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.947    -0.726    accelerometer/adxl/clk108mhz
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.073    -0.382    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070    -0.312    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.242    accelerometer/adxl/Dout[5]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.073    -0.447    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.330    accelerometer/adxl/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[1]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.248ns (28.842%)  route 5.546ns (71.158%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 7.928 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.726     6.976    drawer/SR[0]
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.689     7.928    drawer/clk108mhz
    SLICE_X20Y44         FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.487     8.415    
                         clock uncertainty           -0.073     8.342    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.637     7.705    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.248ns (29.215%)  route 5.447ns (70.785%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.627     6.877    drawer/SR[0]
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X22Y38         FDRE                                         r  drawer/star_ROM_address_reg[8]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X22Y38         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.248ns (29.261%)  route 5.435ns (70.739%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 7.925 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.615     6.865    drawer/SR[0]
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686     7.925    drawer/clk108mhz
    SLICE_X26Y40         FDRE                                         r  drawer/star_ROM_address_reg[9]/C
                         clock pessimism              0.487     8.412    
                         clock uncertainty           -0.073     8.339    
    SLICE_X26Y40         FDRE (Setup_fdre_C_R)       -0.637     7.702    drawer/star_ROM_address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[3]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.248ns (29.386%)  route 5.402ns (70.614%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 7.927 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.722    -0.818    VGA/hsync/clk108mhz
    SLICE_X6Y60          FDRE                                         r  VGA/hsync/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  VGA/hsync/count_reg[5]/Q
                         net (fo=17, routed)          0.740     0.440    VGA/hsync/count_reg[5]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.149     0.589 r  VGA/hsync/asteroid_ROM_address[11]_i_15/O
                         net (fo=11, routed)          0.687     1.277    VGA/hsync/asteroid_ROM_address[11]_i_15_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.332     1.609 r  VGA/hsync/i__carry_i_10/O
                         net (fo=6, routed)           0.500     2.109    drawer/i__carry_i_6__0_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  drawer/i__carry_i_11__2/O
                         net (fo=1, routed)           0.591     2.824    drawer/i__carry_i_11__2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  drawer/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.948    drawer/i__carry_i_6__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.346 r  drawer/vga_r4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    drawer/vga_r4_inferred__0/i__carry_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.503 f  drawer/vga_r4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.062     4.566    drawer/vga_r44_in
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.329     4.895 f  drawer/star_pos_y[9]_i_3/O
                         net (fo=28, routed)          1.239     6.133    VGA/vsync/star_ROM_address_reg[0]
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.117     6.250 r  VGA/vsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.582     6.832    drawer/SR[0]
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.688     7.927    drawer/clk108mhz
    SLICE_X21Y41         FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.487     8.414    
                         clock uncertainty           -0.073     8.341    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.637     7.704    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.223    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.073    -0.381    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.264    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.224%)  route 0.129ns (47.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.670    -0.494    accelerometer/adxl/clk108mhz
    SLICE_X4Y48          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  accelerometer/adxl/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.129    -0.224    accelerometer/adxl/Adxl_Conf_Err
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X2Y49          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism              0.272    -0.454    
                         clock uncertainty            0.073    -0.381    
    SLICE_X2Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.266    accelerometer/adxl/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.299    accelerometer/adxl/Dout[1]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.073    -0.447    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.345    accelerometer/adxl/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.303    accelerometer/adxl/Dout[2]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.361    accelerometer/adxl/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[4]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.362    accelerometer/adxl/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.274ns (47.049%)  route 0.308ns (52.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.605    -0.559    accelerometer/adxl/clk108mhz
    SLICE_X2Y50          FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  accelerometer/adxl/Data_Reg_reg[5][1]/Q
                         net (fo=3, routed)           0.308    -0.087    accelerometer/adxl/in[1]
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.042 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.042    accelerometer/adxl/ACCEL_X_SUM[0]_i_5_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.023 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.023    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_6
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.948    -0.725    accelerometer/adxl/clk108mhz
    SLICE_X3Y49          FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[1]/C
                         clock pessimism              0.504    -0.221    
                         clock uncertainty            0.073    -0.148    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.105    -0.043    accelerometer/adxl/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.319ns (67.938%)  route 0.151ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.638    -0.526    score/seven_seg/prescaler/clk108mhz
    SLICE_X36Y49         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.150    -0.235    score/seven_seg/prescaler/count_reg[6]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  score/seven_seg/prescaler/count0_carry_i_2__1/O
                         net (fo=1, routed)           0.000    -0.190    score/seven_seg/prescaler/count0_carry_i_2__1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.096 r  score/seven_seg/prescaler/count0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.095    score/seven_seg/prescaler/count0_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.056 r  score/seven_seg/prescaler/count0_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.056    score/seven_seg/prescaler/count0_carry__0_n_0
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.842    -0.831    score/seven_seg/prescaler/clk108mhz
    SLICE_X37Y50         FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.073    -0.254    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.130    -0.124    score/seven_seg/prescaler/clock_enable_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X3Y53          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.304    accelerometer/adxl/Dout[3]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.073    -0.470    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.376    accelerometer/adxl/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.671    -0.493    accelerometer/adxl/clk108mhz
    SLICE_X1Y47          FDSE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.352 r  accelerometer/adxl/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.116    -0.235    accelerometer/adxl/Cmd_Reg_reg[2]_0[3]
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.947    -0.726    accelerometer/adxl/clk108mhz
    SLICE_X4Y47          FDRE                                         r  accelerometer/adxl/D_Send_reg[3]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.073    -0.382    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070    -0.312    accelerometer/adxl/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.604    -0.560    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X4Y51          FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  accelerometer/adxl/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.242    accelerometer/adxl/Dout[5]
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.878    -0.795    accelerometer/adxl/clk108mhz
    SLICE_X2Y51          SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.520    
                         clock uncertainty            0.073    -0.447    
    SLICE_X2Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.330    accelerometer/adxl/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.089    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.712ns  (logic 5.411ns (32.379%)  route 11.301ns (67.621%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.576     8.083    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.152     8.235 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.724    12.960    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.712 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.712    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.512ns  (logic 5.149ns (31.181%)  route 11.363ns (68.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.456     7.963    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.908    12.994    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    16.512 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.512    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.747ns  (logic 5.183ns (32.915%)  route 10.564ns (67.085%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.242     7.749    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.873 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.322    12.195    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    15.747 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.747    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.582ns  (logic 5.167ns (33.157%)  route 10.415ns (66.843%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.410     7.917    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.041 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.006    12.047    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    15.582 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.582    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.440ns  (logic 5.124ns (33.188%)  route 10.316ns (66.812%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.359     7.866    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.990 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.956    11.947    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.440 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.440    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.307ns  (logic 5.400ns (35.280%)  route 9.907ns (64.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.203     7.710    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.153     7.863 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.704    11.567    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    15.307 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.307    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.214ns  (logic 5.401ns (35.497%)  route 9.814ns (64.503%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.569     8.076    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.152     8.228 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.244    11.473    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    15.214 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.214    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.147ns  (logic 5.181ns (34.204%)  route 9.966ns (65.796%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          6.496     8.003    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.127 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.471    11.597    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    15.147 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.147    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.716ns  (logic 5.167ns (35.109%)  route 9.549ns (64.891%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          5.636     7.143    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.267 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.914    11.180    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.716 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.716    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.603ns  (logic 5.169ns (35.398%)  route 9.434ns (64.602%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.641     6.148    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.792    11.065    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.603 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.603    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.947ns  (logic 1.637ns (33.086%)  route 3.310ns (66.914%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.508     2.782    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.046     2.828 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.802     3.631    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.947 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.947    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.281ns  (logic 1.581ns (29.935%)  route 3.700ns (70.065%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.760     3.035    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.045     3.080 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.940     4.020    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.281 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.281    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.313ns  (logic 1.576ns (29.657%)  route 3.737ns (70.343%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.891     3.166    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.045     3.211 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.846     4.057    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.313 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.313    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.336ns  (logic 1.594ns (29.881%)  route 3.742ns (70.119%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.931     3.205    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.045     3.250 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.811     4.061    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     5.336 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.336    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.339ns  (logic 1.572ns (29.442%)  route 3.767ns (70.558%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.657     2.932    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.977 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.110     4.087    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     5.339 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.339    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.372ns  (logic 1.597ns (29.726%)  route 3.775ns (70.274%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.901     3.176    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I0_O)        0.045     3.221 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.874     4.095    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.372 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.372    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.489ns  (logic 1.556ns (28.345%)  route 3.933ns (71.655%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.508     2.782    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.045     2.827 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.426     4.253    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     5.489 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.489    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.543ns  (logic 1.559ns (28.117%)  route 3.985ns (71.883%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.131     2.406    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.045     2.451 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.853     4.304    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     5.543 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     5.543    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.646ns  (logic 1.621ns (28.712%)  route 4.025ns (71.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.891     3.166    score/counter/CPU_RESETN_IBUF
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.045     3.211 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.133     4.344    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     5.646 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.646    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.674ns  (logic 1.570ns (27.676%)  route 4.103ns (72.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          2.871     3.145    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.045     3.190 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.233     4.423    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     5.674 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.674    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.440ns  (logic 5.312ns (36.787%)  route 9.128ns (63.213%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.884    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.354     5.238 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.724     9.962    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.715 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.715    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 5.302ns (39.516%)  route 8.116ns (60.484%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.892    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.356     5.248 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.704     8.952    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    12.692 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.692    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.163ns  (logic 5.025ns (38.175%)  route 8.138ns (61.825%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     4.662    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.326     4.988 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.956     8.944    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.438 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.438    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 5.302ns (40.931%)  route 7.651ns (59.069%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 f  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 f  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.887    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.354     5.241 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.244     8.485    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    12.227 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.227    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 5.093ns (41.267%)  route 7.248ns (58.733%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.892    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I2_O)        0.326     5.218 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.836     8.054    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.615 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.615    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 5.109ns (41.765%)  route 7.124ns (58.235%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.884    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.326     5.210 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.720     7.930    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.507 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.507    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.170ns  (logic 5.087ns (41.803%)  route 7.083ns (58.197%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.887    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326     5.213 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.676     7.889    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.444 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.444    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.693ns  (logic 4.007ns (37.476%)  route 6.686ns (62.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.819    -0.721    drawer/clk108mhz
    SLICE_X21Y48         FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDSE (Prop_fdse_C_Q)         0.456    -0.265 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           6.686     6.421    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.972 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.972    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 3.991ns (37.678%)  route 6.602ns (62.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    drawer/clk108mhz
    SLICE_X29Y41         FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDSE (Prop_fdse_C_Q)         0.456    -0.270 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           6.602     6.332    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     9.867 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.867    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 3.994ns (38.015%)  route 6.513ns (61.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.815    -0.725    drawer/clk108mhz
    SLICE_X29Y44         FDSE                                         r  drawer/vga_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.269 r  drawer/vga_g_reg[0]/Q
                         net (fo=1, routed)           6.513     6.244    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.782 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.782    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random/mic/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.396ns (80.438%)  route 0.340ns (19.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.596    -0.568    random/mic/clk108mhz
    SLICE_X2Y69          FDRE                                         r  random/mic/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  random/mic/bits_reg[11]/Q
                         net (fo=2, routed)           0.340    -0.065    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.167 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.167    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.412ns (80.698%)  route 0.338ns (19.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.597    -0.567    random/mic/clk108mhz
    SLICE_X2Y68          FDRE                                         r  random/mic/bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  random/mic/bits_reg[8]/Q
                         net (fo=2, routed)           0.338    -0.065    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.183 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.183    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.393ns (79.689%)  route 0.355ns (20.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.599    -0.565    random/mic/clk108mhz
    SLICE_X1Y66          FDRE                                         r  random/mic/bits_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  random/mic/bits_reg[12]/Q
                         net (fo=2, routed)           0.355    -0.069    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.183 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.183    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.396ns (79.059%)  route 0.370ns (20.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.597    -0.567    random/mic/clk108mhz
    SLICE_X1Y68          FDRE                                         r  random/mic/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  random/mic/bits_reg[9]/Q
                         net (fo=2, routed)           0.370    -0.057    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.198 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.198    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.420ns (80.111%)  route 0.352ns (19.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.599    -0.565    random/mic/clk108mhz
    SLICE_X2Y66          FDRE                                         r  random/mic/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  random/mic/bits_reg[6]/Q
                         net (fo=2, routed)           0.352    -0.049    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.207 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.207    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.393ns (77.922%)  route 0.395ns (22.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X3Y64          FDRE                                         r  random/mic/bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  random/mic/bits_reg[5]/Q
                         net (fo=2, routed)           0.395    -0.028    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.224 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.224    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.435ns (77.568%)  route 0.415ns (22.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X2Y65          FDRE                                         r  random/mic/bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  random/mic/bits_reg[14]/Q
                         net (fo=2, routed)           0.415     0.015    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.285 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.285    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.433ns (76.554%)  route 0.439ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.598    -0.566    random/mic/clk108mhz
    SLICE_X6Y66          FDRE                                         r  random/mic/bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  random/mic/bits_reg[15]/Q
                         net (fo=2, routed)           0.439     0.037    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.306 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.306    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.396ns (72.854%)  route 0.520ns (27.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X3Y65          FDRE                                         r  random/mic/bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  random/mic/bits_reg[13]/Q
                         net (fo=2, routed)           0.520     0.097    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.352 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.352    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.397ns (72.402%)  route 0.532ns (27.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.596    -0.568    random/mic/clk108mhz
    SLICE_X3Y69          FDRE                                         r  random/mic/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  random/mic/bits_reg[7]/Q
                         net (fo=2, routed)           0.532     0.105    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.361 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.361    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.440ns  (logic 5.312ns (36.787%)  route 9.128ns (63.213%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.884    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.354     5.238 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.724     9.962    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.715 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.715    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 5.302ns (39.516%)  route 8.116ns (60.484%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.892    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.356     5.248 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.704     8.952    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    12.692 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.692    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.163ns  (logic 5.025ns (38.175%)  route 8.138ns (61.825%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     4.662    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.326     4.988 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.956     8.944    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.438 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.438    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 5.302ns (40.931%)  route 7.651ns (59.069%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 f  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 f  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.887    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.354     5.241 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.244     8.485    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    12.227 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.227    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 5.093ns (41.267%)  route 7.248ns (58.733%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     4.892    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I2_O)        0.326     5.218 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.836     8.054    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.615 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.615    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 5.109ns (41.765%)  route 7.124ns (58.235%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825     4.884    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I1_O)        0.326     5.210 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.720     7.930    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.507 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.507    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.170ns  (logic 5.087ns (41.803%)  route 7.083ns (58.197%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    score/seven_seg/clk108mhz
    SLICE_X37Y49         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.270 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=7, routed)           0.985     0.715    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.863 f  score/seven_seg/SEG_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.599     1.462    score/seven_seg/SEG_OBUF[6]_inst_i_21_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.328     1.790 r  score/seven_seg/SEG_OBUF[6]_inst_i_16/O
                         net (fo=8, routed)           1.138     2.929    score/counter/SEG_OBUF[6]_inst_i_4_1
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.053 r  score/counter/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.857     3.909    score/counter/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.059 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.827     4.887    score/counter/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326     5.213 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.676     7.889    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.444 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.444    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.693ns  (logic 4.007ns (37.476%)  route 6.686ns (62.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.819    -0.721    drawer/clk108mhz
    SLICE_X21Y48         FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDSE (Prop_fdse_C_Q)         0.456    -0.265 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           6.686     6.421    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.972 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.972    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 3.991ns (37.678%)  route 6.602ns (62.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.814    -0.726    drawer/clk108mhz
    SLICE_X29Y41         FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDSE (Prop_fdse_C_Q)         0.456    -0.270 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           6.602     6.332    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     9.867 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.867    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 3.994ns (38.015%)  route 6.513ns (61.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.815    -0.725    drawer/clk108mhz
    SLICE_X29Y44         FDSE                                         r  drawer/vga_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDSE (Prop_fdse_C_Q)         0.456    -0.269 r  drawer/vga_g_reg[0]/Q
                         net (fo=1, routed)           6.513     6.244    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.782 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.782    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 random/mic/bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.396ns (80.438%)  route 0.340ns (19.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.596    -0.568    random/mic/clk108mhz
    SLICE_X2Y69          FDRE                                         r  random/mic/bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  random/mic/bits_reg[11]/Q
                         net (fo=2, routed)           0.340    -0.065    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.167 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.167    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.412ns (80.698%)  route 0.338ns (19.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.597    -0.567    random/mic/clk108mhz
    SLICE_X2Y68          FDRE                                         r  random/mic/bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  random/mic/bits_reg[8]/Q
                         net (fo=2, routed)           0.338    -0.065    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.183 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.183    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.393ns (79.689%)  route 0.355ns (20.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.599    -0.565    random/mic/clk108mhz
    SLICE_X1Y66          FDRE                                         r  random/mic/bits_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  random/mic/bits_reg[12]/Q
                         net (fo=2, routed)           0.355    -0.069    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.183 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.183    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.396ns (79.059%)  route 0.370ns (20.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.597    -0.567    random/mic/clk108mhz
    SLICE_X1Y68          FDRE                                         r  random/mic/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  random/mic/bits_reg[9]/Q
                         net (fo=2, routed)           0.370    -0.057    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.198 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.198    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.420ns (80.111%)  route 0.352ns (19.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.599    -0.565    random/mic/clk108mhz
    SLICE_X2Y66          FDRE                                         r  random/mic/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  random/mic/bits_reg[6]/Q
                         net (fo=2, routed)           0.352    -0.049    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.207 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.207    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.393ns (77.922%)  route 0.395ns (22.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X3Y64          FDRE                                         r  random/mic/bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  random/mic/bits_reg[5]/Q
                         net (fo=2, routed)           0.395    -0.028    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.224 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.224    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.435ns (77.568%)  route 0.415ns (22.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X2Y65          FDRE                                         r  random/mic/bits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  random/mic/bits_reg[14]/Q
                         net (fo=2, routed)           0.415     0.015    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.285 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.285    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.433ns (76.554%)  route 0.439ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.598    -0.566    random/mic/clk108mhz
    SLICE_X6Y66          FDRE                                         r  random/mic/bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  random/mic/bits_reg[15]/Q
                         net (fo=2, routed)           0.439     0.037    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.306 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.306    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.396ns (72.854%)  route 0.520ns (27.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.600    -0.564    random/mic/clk108mhz
    SLICE_X3Y65          FDRE                                         r  random/mic/bits_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  random/mic/bits_reg[13]/Q
                         net (fo=2, routed)           0.520     0.097    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.352 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.352    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 random/mic/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.397ns (72.402%)  route 0.532ns (27.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.596    -0.568    random/mic/clk108mhz
    SLICE_X3Y69          FDRE                                         r  random/mic/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  random/mic/bits_reg[7]/Q
                         net (fo=2, routed)           0.532     0.105    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.361 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.361    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           372 Endpoints
Min Delay           372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.295ns  (logic 1.657ns (14.671%)  route 9.638ns (85.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.530    11.295    score/counter/CPU_RESET
    SLICE_X32Y43         FDRE                                         r  score/counter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X32Y43         FDRE                                         r  score/counter/count_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.998ns  (logic 1.657ns (15.066%)  route 9.341ns (84.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.234    10.998    score/counter/CPU_RESET
    SLICE_X33Y45         FDRE                                         r  score/counter/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y45         FDRE                                         r  score/counter/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.659ns (44.614%)  route 0.818ns (55.386%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.477    random/mic/sampler/count0_carry__1_n_1
    SLICE_X1Y73          FDRE                                         r  random/mic/sampler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X1Y73          FDRE                                         r  random/mic/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.247ns (14.071%)  route 1.511ns (85.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.511     1.759    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X5Y50          FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.875    -0.798    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X5Y50          FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[20]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[21]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[22]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[23]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[17]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[18]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           372 Endpoints
Min Delay           372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.295ns  (logic 1.657ns (14.671%)  route 9.638ns (85.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.530    11.295    score/counter/CPU_RESET
    SLICE_X32Y43         FDRE                                         r  score/counter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X32Y43         FDRE                                         r  score/counter/count_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.657ns (14.677%)  route 9.633ns (85.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.526    11.290    score/counter/CPU_RESET
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y43         FDRE                                         r  score/counter/count_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.657ns (15.059%)  route 9.346ns (84.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.239    11.003    score/counter/CPU_RESET
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y44         FDRE                                         r  score/counter/count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.998ns  (logic 1.657ns (15.066%)  route 9.341ns (84.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=45, routed)          4.107     5.614    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.150     5.764 r  accelerometer/adxl/SPI_Interface/q_i_1/O
                         net (fo=148, routed)         5.234    10.998    score/counter/CPU_RESET
    SLICE_X33Y45         FDRE                                         r  score/counter/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         1.686    -1.335    score/counter/clk108mhz
    SLICE_X33Y45         FDRE                                         r  score/counter/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.659ns (44.614%)  route 0.818ns (55.386%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.000     1.477    random/mic/sampler/count0_carry__1_n_1
    SLICE_X1Y73          FDRE                                         r  random/mic/sampler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X1Y73          FDRE                                         r  random/mic/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.247ns (14.071%)  route 1.511ns (85.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.511     1.759    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X5Y50          FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.875    -0.798    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X5Y50          FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[20]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[21]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[22]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.769ns (39.572%)  route 1.174ns (60.428%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.251     1.943    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.862    -0.811    random/mic/sampler/clk108mhz
    SLICE_X0Y73          FDRE                                         r  random/mic/sampler/count_reg[23]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[17]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[18]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            random/mic/sampler/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.769ns (34.839%)  route 1.438ns (65.161%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=41, routed)          0.507     0.752    random/mic/sampler/SW_IBUF[3]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  random/mic/sampler/count1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.797    random/mic/sampler/period[7]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.862 f  random/mic/sampler/count1_carry__1/O[1]
                         net (fo=2, routed)           0.311     1.173    random/mic/sampler/count1_carry__1_n_6
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.108     1.281 r  random/mic/sampler/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.281    random/mic/sampler/count0_carry__0_i_4_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.413 r  random/mic/sampler/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.413    random/mic/sampler/count0_carry__0_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.477 r  random/mic/sampler/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.106     1.583    random/mic/sampler/count0_carry__1_n_1
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.110     1.693 r  random/mic/sampler/count[0]_i_1__1/O
                         net (fo=24, routed)          0.515     2.207    random/mic/sampler/count[0]_i_1__1_n_0
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=542, routed)         0.864    -0.809    random/mic/sampler/clk108mhz
    SLICE_X0Y72          FDRE                                         r  random/mic/sampler/count_reg[19]/C





