<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Actelprj\repo_test\synthesis\synlog\repo_test_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FAB_CLK</data>
<data>50.0 MHz</data>
<data>139.3 MHz</data>
<data>12.822</data>
</row>
<row>
<data>FCLK</data>
<data>50.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clkdiv|clk10h_sig_inferred_clock</data>
<data>100.0 MHz</data>
<data>305.8 MHz</data>
<data>6.730</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>201.5 MHz</data>
<data>5.038</data>
</row>
</report_table>
