// Seed: 1363239739
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  genvar id_4;
  assign id_2 = (1);
  assign id_1 = 1;
  assign id_2 = id_3 ? 1 : 1'b0 + 1 * id_3 - id_3;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_4 = 0;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
