<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORERISCV_AXI4</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.2</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\coreriscv_axi4_alu.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="1"><name>rtl\vlog\core\coreriscv_axi4_arbiter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="2"><name>rtl\vlog\core\coreriscv_axi4_arbiter_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="3"><name>rtl\vlog\core\coreriscv_axi4_arbiter_2.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="4"><name>rtl\vlog\core\coreriscv_axi4_basic_bus.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="5"><name>rtl\vlog\core\coreriscv_axi4_basic_bus_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="6"><name>rtl\vlog\core\coreriscv_axi4_basic_bus_2.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl\vlog\core\coreriscv_axi4_basic_bus_3.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="8"><name>rtl\vlog\core\coreriscv_axi4_basic_bus_4.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="9"><name>rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="10"><name>rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="11"><name>rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="12"><name>rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="13"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="14"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="15"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="16"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="17"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="18"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="19"><name>rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="20"><name>rtl\vlog\core\coreriscv_axi4_csr_file.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="21"><name>rtl\vlog\core\coreriscv_axi4_d_cache.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="22"><name>rtl\vlog\core\coreriscv_axi4_finish_unit.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="23"><name>rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="24"><name>rtl\vlog\core\coreriscv_axi4_frontend.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="25"><name>rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="26"><name>rtl\vlog\core\coreriscv_axi4_id_mapper.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="27"><name>rtl\vlog\core\coreriscv_axi4_level_gateway.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="28"><name>rtl\vlog\core\coreriscv_axi4_locking_arbiter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="29"><name>rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="30"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="31"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="32"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="33"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="34"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="35"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="36"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="37"><name>rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="38"><name>rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="39"><name>rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="40"><name>rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="41"><name>rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="42"><name>rtl\vlog\core\coreriscv_axi4_mul_div.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="43"><name>rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="44"><name>rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="45"><name>rtl\vlog\core\coreriscv_axi4_outer_memory_system.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="46"><name>rtl\vlog\core\coreriscv_axi4_plic.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="47"><name>rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="48"><name>rtl\vlog\core\coreriscv_axi4_prci.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="49"><name>rtl\vlog\core\coreriscv_axi4_reorder_queue.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="50"><name>rtl\vlog\core\coreriscv_axi4_rocket_tile.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="51"><name>rtl\vlog\core\coreriscv_axi4_rom_slave.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="52"><name>rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="53"><name>rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="54"><name>rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="55"><name>rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="56"><name>rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="57"><name>rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="58"><name>rtl\vlog\core\coreriscv_axi4_tlb.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="59"><name>rtl\vlog\core\coreriscv_axi4_top.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="60"><name>rtl\vlog\core\coreriscv_axi4_uncore.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="61"><name>rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file><file fileid="62"><name>rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g4.v</name><logicalName>CORERISCV_AXI4_LIB</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>