#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 20 14:45:44 2021
# Process ID: 964
# Current directory: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page
# Command line: vivado -mode batch -source impl_page_add.tcl
# Log file: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/vivado.log
# Journal file: /home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/vivado.jou
#-----------------------------------------------------------
source impl_page_add.tcl
# set logFileId [open ./runLogImpl_add.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../overlay/overlay.dcp
Command: open_checkpoint ../overlay/overlay.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1382.023 ; gain = 0.000 ; free physical = 15879 ; free virtual = 25421
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y57'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2333.383 ; gain = 0.000 ; free physical = 14892 ; free virtual = 24401
Restored from archive | CPU: 0.880000 secs | Memory: 3.457260 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2333.383 ; gain = 0.000 ; free physical = 14892 ; free virtual = 24401
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y57'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.383 ; gain = 0.000 ; free physical = 14894 ; free virtual = 24402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2333.383 ; gain = 951.359 ; free physical = 14885 ; free virtual = 24401
# update_design -cell floorplan_static_i/leaf_empty_5/inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/leaf_empty_5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
# read_checkpoint -cell floorplan_static_i/leaf_empty_5/inst page_add_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/leaf_empty_5/inst page_add_netlist.dcp
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/page_add_netlist/leaf_late.xdc] for cell 'floorplan_static_i/leaf_empty_5/inst'
Finished Parsing XDC File [/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/page_add_netlist/leaf_late.xdc] for cell 'floorplan_static_i/leaf_empty_5/inst'
read_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2733.285 ; gain = 359.902 ; free physical = 14513 ; free virtual = 24014
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.297 ; gain = 29.008 ; free physical = 14484 ; free virtual = 24002

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21f6f2f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2868.297 ; gain = 97.000 ; free physical = 14471 ; free virtual = 23981

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f5ecc50

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14413 ; free virtual = 23923
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 4835 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 235af4aa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14406 ; free virtual = 23923
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4702 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21e1563b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14403 ; free virtual = 23921
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 425 cells
INFO: [Opt 31-1021] In phase Sweep, 21415 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21e1563b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14403 ; free virtual = 23921
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f81018f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14403 ; free virtual = 23921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f81018f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14403 ; free virtual = 23921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6954 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              14  |                                           4835  |
|  Constant propagation         |               0  |               8  |                                           4702  |
|  Sweep                        |               0  |             425  |                                          21415  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           6954  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14404 ; free virtual = 23922
Ending Logic Optimization Task | Checksum: 195ae8d27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14404 ; free virtual = 23922

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 195ae8d27

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14401 ; free virtual = 23919

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 195ae8d27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14401 ; free virtual = 23919

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14401 ; free virtual = 23919
Ending Netlist Obfuscation Task | Checksum: 195ae8d27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14401 ; free virtual = 23919
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2933.297 ; gain = 200.012 ; free physical = 14401 ; free virtual = 23919
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  add_opt.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.297 ; gain = 0.000 ; free physical = 14401 ; free virtual = 23919
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2965.312 ; gain = 0.000 ; free physical = 14383 ; free virtual = 23915
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.312 ; gain = 0.000 ; free physical = 14382 ; free virtual = 23916
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/add_opt.dcp' has been generated.
# set start_time [clock seconds]
# if { [catch {place_design} errmsg] } {
#   puts $logFileId "place: 99999 failed!"
# }
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.312 ; gain = 0.000 ; free physical = 14390 ; free virtual = 23905
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a26981d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2965.312 ; gain = 0.000 ; free physical = 14390 ; free virtual = 23905
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2965.312 ; gain = 0.000 ; free physical = 14390 ; free virtual = 23905

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106ab830b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3785.883 ; gain = 820.570 ; free physical = 13766 ; free virtual = 23331

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f6f67869

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13747 ; free virtual = 23292

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f6f67869

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13739 ; free virtual = 23291
Phase 1 Placer Initialization | Checksum: 1f6f67869

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13739 ; free virtual = 23291

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13c9f6ef0

Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13654 ; free virtual = 23238

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3786.887 ; gain = 0.000 ; free physical = 13621 ; free virtual = 23235

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15733e224

Time (s): cpu = 00:01:25 ; elapsed = 00:01:20 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13621 ; free virtual = 23235
Phase 2 Global Placement | Checksum: 12a5bd739

Time (s): cpu = 00:01:26 ; elapsed = 00:01:21 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13627 ; free virtual = 23238

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12a5bd739

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13621 ; free virtual = 23234

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b54f3ea

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13595 ; free virtual = 23232

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 156ebd91a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13595 ; free virtual = 23232

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: f8ceb096

Time (s): cpu = 00:01:30 ; elapsed = 00:01:25 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13631 ; free virtual = 23234

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: eac958dd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:25 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13623 ; free virtual = 23234

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: fb87eb57

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13601 ; free virtual = 23215

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: cc6fb536

Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13608 ; free virtual = 23227

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c2da61ad

Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13609 ; free virtual = 23226

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c2da61ad

Time (s): cpu = 00:01:35 ; elapsed = 00:01:28 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13612 ; free virtual = 23228
Phase 3 Detail Placement | Checksum: c2da61ad

Time (s): cpu = 00:01:35 ; elapsed = 00:01:28 . Memory (MB): peak = 3786.887 ; gain = 821.574 ; free physical = 13612 ; free virtual = 23228

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bf68170a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: bf68170a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:31 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13644 ; free virtual = 23223
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.536. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6374a07

Time (s): cpu = 00:01:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13645 ; free virtual = 23224
Phase 4.1 Post Commit Optimization | Checksum: 1a6374a07

Time (s): cpu = 00:01:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13645 ; free virtual = 23224

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6374a07

Time (s): cpu = 00:01:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13657 ; free virtual = 23236
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3787.891 ; gain = 0.000 ; free physical = 13594 ; free virtual = 23201

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ba20b851

Time (s): cpu = 00:01:52 ; elapsed = 00:01:44 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13587 ; free virtual = 23201

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3787.891 ; gain = 0.000 ; free physical = 13587 ; free virtual = 23201
Phase 4.4 Final Placement Cleanup | Checksum: 1e5e7bb1d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:44 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13587 ; free virtual = 23201
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e5e7bb1d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13587 ; free virtual = 23201
Ending Placer Task | Checksum: 187f0739e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13629 ; free virtual = 23243
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:49 . Memory (MB): peak = 3787.891 ; gain = 822.578 ; free physical = 13629 ; free virtual = 23243
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  add_placed.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3787.891 ; gain = 0.000 ; free physical = 13628 ; free virtual = 23243
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3787.891 ; gain = 0.000 ; free physical = 13611 ; free virtual = 23242
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3787.891 ; gain = 0.000 ; free physical = 13609 ; free virtual = 23238
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/add_placed.dcp' has been generated.
# set start_time [clock seconds]
# if { [catch {route_design  } errmsg] } {
#   puts $logFileId "routing: 99999 failed!"
# }
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dcb2516d ConstDB: 0 ShapeSum: 9754b3e7 RouteDB: 13e96e4a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124cd6ad9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 4043.348 ; gain = 255.457 ; free physical = 13309 ; free virtual = 22917
Post Restoration Checksum: NetGraph: 6e2ce7db NumContArr: 7d9d7916 Constraints: 7c7961ef Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16843c2e0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 4060.641 ; gain = 272.750 ; free physical = 13277 ; free virtual = 22885

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16843c2e0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 4090.688 ; gain = 302.797 ; free physical = 13244 ; free virtual = 22852

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16843c2e0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4090.688 ; gain = 302.797 ; free physical = 13244 ; free virtual = 22852

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1306faa84

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 4126.016 ; gain = 338.125 ; free physical = 13218 ; free virtual = 22834

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c3043a47

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 4126.016 ; gain = 338.125 ; free physical = 13222 ; free virtual = 22838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.695  | TNS=0.000  | WHS=-0.031 | THS=-0.488 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 21c76c4fe

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4126.016 ; gain = 338.125 ; free physical = 13205 ; free virtual = 22826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.695  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 18545aef8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4126.016 ; gain = 338.125 ; free physical = 13205 ; free virtual = 22826
Phase 2 Router Initialization | Checksum: 14a22fc5e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4126.016 ; gain = 338.125 ; free physical = 13205 ; free virtual = 22826

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 202182763

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13199 ; free virtual = 22813

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1354
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2f2c3ce85

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13199 ; free virtual = 22816

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2ce3b88fe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13199 ; free virtual = 22816
Phase 4 Rip-up And Reroute | Checksum: 2ce3b88fe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13199 ; free virtual = 22816

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2ce3b88fe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13192 ; free virtual = 22817

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ce3b88fe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13192 ; free virtual = 22817
Phase 5 Delay and Skew Optimization | Checksum: 2ce3b88fe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13193 ; free virtual = 22818

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23b834158

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13188 ; free virtual = 22820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.424  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29cdf9503

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13188 ; free virtual = 22820
Phase 6 Post Hold Fix | Checksum: 29cdf9503

Time (s): cpu = 00:01:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13188 ; free virtual = 22820

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 270c9e81b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13187 ; free virtual = 22818

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.356605 %
  Global Horizontal Routing Utilization  = 0.40117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2dd003dcc

Time (s): cpu = 00:01:32 ; elapsed = 00:01:13 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13197 ; free virtual = 22816

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2dd003dcc

Time (s): cpu = 00:01:32 ; elapsed = 00:01:13 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13197 ; free virtual = 22815

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2dd003dcc

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13196 ; free virtual = 22815

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.424  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2dd003dcc

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13199 ; free virtual = 22818
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13244 ; free virtual = 22864

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:37 . Memory (MB): peak = 4131.023 ; gain = 343.133 ; free physical = 13244 ; free virtual = 22864
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   add_routed.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4131.023 ; gain = 0.000 ; free physical = 13236 ; free virtual = 22864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4131.023 ; gain = 0.000 ; free physical = 13227 ; free virtual = 22860
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4131.023 ; gain = 0.000 ; free physical = 13198 ; free virtual = 22861
INFO: [Common 17-1381] The checkpoint '/home/ylxiao/ws_183/BERT/pr_example_for_BERT/pr_page/add_routed.dcp' has been generated.
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/leaf_empty_5/inst add.bit
Command: write_bitstream -force -cell floorplan_static_i/leaf_empty_5/inst add.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC FLBA-1] Area group tile alignment: p_4 area group IOB_X0Y0:IOB_X0Y11 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: p_4 area group IOB_X0Y26:IOB_X0Y37 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: p_7 area group IOB_X0Y156:IOB_X0Y167 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: p_7 area group IOB_X0Y182:IOB_X0Y193 doesn't align with tile
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "p_10" Reconfigurable Module "floorplan_static_i/leaf_empty_10/inst"
Partition "p_11" Reconfigurable Module "floorplan_static_i/leaf_empty_11/inst"
Partition "p_12" Reconfigurable Module "floorplan_static_i/leaf_empty_12/inst"
Partition "p_13" Reconfigurable Module "floorplan_static_i/leaf_empty_13/inst"
Partition "p_14" Reconfigurable Module "floorplan_static_i/leaf_empty_14/inst"
Partition "p_15" Reconfigurable Module "floorplan_static_i/leaf_empty_15/inst"
Partition "p_16" Reconfigurable Module "floorplan_static_i/leaf_empty_16/inst"
Partition "p_17" Reconfigurable Module "floorplan_static_i/leaf_empty_17/inst"
Partition "p_18" Reconfigurable Module "floorplan_static_i/leaf_empty_18/inst"
Partition "p_3" Reconfigurable Module "floorplan_static_i/leaf_empty_3/inst"
Partition "p_4" Reconfigurable Module "floorplan_static_i/leaf_empty_4/inst"
Partition "p_5" Reconfigurable Module "floorplan_static_i/leaf_empty_5/inst"
Partition "p_6" Reconfigurable Module "floorplan_static_i/leaf_empty_6/inst"
Partition "p_7" Reconfigurable Module "floorplan_static_i/leaf_empty_7/inst"
Partition "p_8" Reconfigurable Module "floorplan_static_i/leaf_empty_8/inst"
Partition "p_9" Reconfigurable Module "floorplan_static_i/leaf_empty_9/inst"
Partition "pblock_bft_00" Reconfigurable Module "floorplan_static_i/axi_leaf"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_5"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 14158400 bits.
Writing bitstream ./add.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 4542.969 ; gain = 411.945 ; free physical = 13201 ; free virtual = 22806
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_5 > impl_utilization_add.rpt
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 20 14:51:27 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -pblocks p_5
| Design       : floorplan_static_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. CLB Logic Distribution
5. BLOCKRAM
6. ARITHMETIC
7. I/O
8. CLOCK
9. ADVANCED
10. CONFIGURATION
11. Primitives
12. Black Boxes
13. Instantiated Netlists

1. Pblock Summary
-----------------

+-------+--------+-------+-------------------+-----------------+----------------+
| Index | Parent | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+--------+-------+-------------------+-----------------+----------------+
| 1     |    p_5 |       |                 1 |               1 |           SLR0 |
+-------+--------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X2Y1        |             48.13% |
| X3Y1        |             51.87% |
+-------------+--------------------+


3. CLB Logic
------------

+----------------------------+--------+-------+--------------+------+-------+-----------+-------+
|          Site Type         | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB LUTs                   |   2884 |     0 |            0 | 2884 |     0 |     19680 | 14.65 |
|   LUT as Logic             |   2772 |     0 |            0 | 2772 |     0 |     19680 | 14.09 |
|   LUT as Memory            |    112 |     0 |            0 |  112 |     0 |     10080 |  1.11 |
|     LUT as Distributed RAM |    112 |     0 |            0 |  112 |     0 |           |       |
|     LUT as Shift Register  |      0 |     0 |            0 |    0 |     0 |           |       |
| CLB Registers              |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register as Flip Flop    |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register as Latch        |      0 |     0 |            0 |    0 |     0 |     39360 |  0.00 |
| CARRY8                     |     76 |     0 |            0 |   76 |     0 |      2460 |  3.09 |
| F7 Muxes                   |      6 |     0 |            0 |    6 |     0 |      9840 |  0.06 |
| F8 Muxes                   |      0 |     0 |            0 |    0 |     0 |      4920 |  0.00 |
| F9 Muxes                   |      0 |     0 |            0 |    0 |     0 |      2460 |  0.00 |
+----------------------------+--------+-------+--------------+------+-------+-----------+-------+


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 15    |          Yes |           - |        Reset |
| 136   |          Yes |         Set |            - |
| 1965  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
|                  Site Type                 | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
| CLB                                        |    545 |     0 |            0 |  545 |     0 |      2460 | 22.15 |
|   CLBL                                     |    292 |     0 |            0 |  292 |     0 |           |       |
|   CLBM                                     |    253 |     0 |            0 |  253 |     0 |           |       |
| LUT as Logic                               |   2772 |     0 |            0 | 2772 |     0 |     19680 | 14.09 |
|   using O5 output only                     |     71 |     0 |            0 |   71 |       |           |       |
|   using O6 output only                     |   2184 |     0 |            0 | 2184 |       |           |       |
|   using O5 and O6                          |    517 |     0 |            0 |  517 |       |           |       |
| LUT as Memory                              |    112 |     0 |            0 |  112 |     0 |     10080 |  1.11 |
|   LUT as Distributed RAM                   |    112 |     0 |            0 |  112 |     0 |           |       |
|     using O5 output only                   |      0 |     0 |            0 |    0 |       |           |       |
|     using O6 output only                   |     80 |     0 |            0 |   80 |       |           |       |
|     using O5 and O6                        |     32 |     0 |            0 |   32 |       |           |       |
|   LUT as Shift Register                    |      0 |     0 |            0 |    0 |     0 |           |       |
| CLB Registers                              |   2116 |     0 |            0 | 2116 |     0 |     39360 |  5.38 |
|   Register driven from within the CLB      |   1728 |     0 |            0 | 1728 |       |           |       |
|   Register driven from outside the CLB     |    388 |     0 |            0 |  388 |       |           |       |
|     LUT in front of the register is unused |    210 |     0 |            0 |  210 |       |           |       |
|     LUT in front of the register is used   |    178 |     0 |            0 |  178 |       |           |       |
| Unique Control Sets                        |     87 |     0 |            0 |   87 |       |      4920 |  1.77 |
+--------------------------------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


5. BLOCKRAM
-----------

+-------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type     | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
| Block RAM Tile    |   69.5 |     0 |            0 | 69.5 |     0 |        72 | 96.53 |
|   RAMB36/FIFO*    |     68 |     0 |            0 |   68 |     0 |        72 | 94.44 |
|     RAMB36E2 only |     68 |     0 |            0 |   68 |       |           |       |
|   RAMB18          |      3 |     0 |            0 |    3 |     0 |       144 |  2.08 |
|     RAMB18E2 only |      3 |     0 |            0 |    3 |       |           |       |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


6. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+
| DSPs      |      0 |     0 |            0 |    0 |     0 |       144 |  0.00 |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


7. I/O
------

+------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type    | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+------------------+--------+-------+--------------+------+-------+-----------+-------+
| Bonded IOB       |      0 |     0 |            0 |    0 |     0 |        52 |  0.00 |
| HPIOB_M          |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOB_S          |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| HPIOBDIFFINBUF   |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFOUTBUF  |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| BITSLICE_RX_TX   |      0 |     0 |            0 |    0 |     0 |        52 |  0.00 |
| BITSLICE_TX      |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| RIU_OR           |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
+------------------+--------+-------+--------------+------+-------+-----------+-------+


8. CLOCK
--------

+----------------------+--------+-------+--------------+------+-------+-----------+-------+
|       Site Type      | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |      0 |     0 |            0 |    0 |     0 |        36 |  0.00 |
|   BUFGCE             |      0 |     0 |            0 |    0 |     0 |        24 |  0.00 |
|   BUFGCE_DIV         |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
|   BUFGCTRL*          |      0 |     0 |            0 |    0 |     0 |         8 |  0.00 |
| PLL                  |      0 |     0 |            0 |    0 |     0 |         2 |  0.00 |
| MMCM                 |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


9. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-----------+--------+-------+--------------+------+-------+-----------+-------+


10. CONFIGURATION
-----------------

+-------------+--------+-------+--------------+------+-------+-----------+-------+
|  Site Type  | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------+--------+-------+--------------+------+-------+-----------+-------+
| BSCANE2     |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |      0 |     0 |            0 |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
+-------------+--------+-------+--------------+------+-------+-----------+-------+


11. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1965 |            Register |
| LUT6     | 1175 |                 CLB |
| LUT4     |  590 |                 CLB |
| LUT3     |  524 |                 CLB |
| LUT5     |  441 |                 CLB |
| LUT2     |  359 |                 CLB |
| LUT1     |  200 |                 CLB |
| FDSE     |  136 |            Register |
| RAMD64E  |   80 |                 CLB |
| CARRY8   |   76 |                 CLB |
| RAMB36E2 |   68 |           Block Ram |
| RAMD32   |   56 |                 CLB |
| FDCE     |   15 |            Register |
| RAMS32   |    8 |                 CLB |
| MUXF7    |    6 |                 CLB |
| RAMB18E2 |    3 |           Block Ram |
+----------+------+---------------------+


12. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


13. Instantiated Netlists
-------------------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| leaf_bb_bb                           |   15 |
| leaf                                 |    1 |
| floorplan_static_zynq_ultra_ps_e_0_0 |    1 |
| floorplan_static_rst_ps8_0_99M7_0    |    1 |
| floorplan_static_rst_ps8_0_99M6_0    |    1 |
| floorplan_static_rst_ps8_0_99M5_0    |    1 |
| floorplan_static_rst_ps8_0_99M4_0    |    1 |
| floorplan_static_rst_ps8_0_99M3_0    |    1 |
| floorplan_static_rst_ps8_0_99M2_0    |    1 |
| floorplan_static_rst_ps8_0_99M1_0    |    1 |
| floorplan_static_rst_ps8_0_299M_0    |    1 |
| floorplan_static_leaf_empty_9_0      |    1 |
| floorplan_static_leaf_empty_8_0      |    1 |
| floorplan_static_leaf_empty_7_0      |    1 |
| floorplan_static_leaf_empty_6_0      |    1 |
| floorplan_static_leaf_empty_5_0      |    1 |
| floorplan_static_leaf_empty_4_0      |    1 |
| floorplan_static_leaf_empty_3_0      |    1 |
| floorplan_static_leaf_empty_18_0     |    1 |
| floorplan_static_leaf_empty_17_0     |    1 |
| floorplan_static_leaf_empty_16_0     |    1 |
| floorplan_static_leaf_empty_15_0     |    1 |
| floorplan_static_leaf_empty_14_0     |    1 |
| floorplan_static_leaf_empty_13_0     |    1 |
| floorplan_static_leaf_empty_12_0     |    1 |
| floorplan_static_leaf_empty_11_0     |    1 |
| floorplan_static_leaf_empty_10_0     |    1 |
+--------------------------------------+------+


# report_timing_summary > timing_add.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 20 14:51:28 2021
| Host              : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary
| Design            : floorplan_static_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                 7890        0.012        0.000                      0                 7860        1.164        0.000                       0                  2710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         
clk_pl_1  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.433        0.000                      0                 5636        0.012        0.000                      0                 5636        1.164        0.000                       0                  1792  
clk_pl_1            1.477        0.000                      0                 2218        0.013        0.000                      0                 2218        2.125        0.000                       0                   918  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0          999.577        0.000                      0                   15                                                                        
clk_pl_0      clk_pl_1          999.450        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_1           clk_pl_1                 2.143        0.000                      0                    6        1.239        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.687ns (39.087%)  route 2.629ns (60.913%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 7.096 - 5.333 ) 
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.181ns (routing 0.408ns, distribution 1.773ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.366ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        2.181     2.344    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/clk_user
    RAMB36_X12Y15        RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/CLKBWRCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X12Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     3.355 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12/DOUTBDOUT[0]
                         net (fo=1, routed)           0.718     4.073    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/ram_reg_bram_12_n_131
    SLICE_X72Y75         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.230 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/ram_inst_1/reg_out[13]_i_6/O
                         net (fo=1, routed)           0.520     4.750    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/do[13]
    SLICE_X61Y89         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.900 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/picorv_mem_inst/reg_out[13]_i_4/O
                         net (fo=4, routed)           0.306     5.206    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata[13]
    SLICE_X60Y94         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.272 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_13/O
                         net (fo=2, routed)           0.161     5.433    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_13_n_0
    SLICE_X60Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.468 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_7/O
                         net (fo=95, routed)          0.368     5.836    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/is_sb_sh_sw_i_7_n_0
    SLICE_X57Y94         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.902 f  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_13/O
                         net (fo=2, routed)           0.141     6.043    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_13_n_0
    SLICE_X58Y94         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.193 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_4/O
                         net (fo=1, routed)           0.141     6.334    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_4_n_0
    SLICE_X58Y95         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     6.386 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_1/O
                         net (fo=5, routed)           0.274     6.660    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q[24]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     5.438    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.463 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.633     7.096    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/clk_user
    SLICE_X57Y95         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]/C
                         clock pessimism              0.169     7.265                     
                         clock uncertainty           -0.112     7.153                     
    SLICE_X57Y95         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.093    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/mem_rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                          7.093                     
                         arrival time                          -6.660                     
  -------------------------------------------------------------------
                         slack                                  0.433                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.953%)  route 0.089ns (52.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.680ns (routing 0.366ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.408ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.680     1.810    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/clk_user
    SLICE_X69Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X69Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.869 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rdx_reg[48]/Q
                         net (fo=3, routed)           0.065     1.934    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/p_0_in31_in[0]
    SLICE_X71Y94         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.957 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd[48]_i_1/O
                         net (fo=1, routed)           0.024     1.981    reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd[48]_i_1_n_0
    SLICE_X71Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=1792, routed)        1.912     2.075    boundary       floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/clk_user
    SLICE_X71Y94         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]/C
                         clock pessimism             -0.166     1.909                     
    SLICE_X71Y94         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.969    reconfigurable   floorplan_static_i/leaf_empty_5/inst/picorv32_wrapper_inst/uut/pcpi_mul/rd_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.969                     
                         arrival time                           1.981                     
  -------------------------------------------------------------------
                         slack                                  0.012                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/SAXIGP4RCLK  n/a            3.003         5.333       2.330      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Slow    PS8/SAXIGP4RCLK  n/a            1.502         2.666       1.164      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK  n/a            1.502         2.667       1.165      PS8_X0Y0  floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.076ns (2.304%)  route 3.223ns (97.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 7.239 - 5.333 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.498ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.449ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.952     2.115    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.191 r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         3.223     5.414    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/rsta
    RAMB36_X7Y21         RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.774     7.239    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/clka
    RAMB36_X7Y21         RAMB36E2                                     r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.084     7.323                     
                         clock uncertainty           -0.112     7.211                     
    RAMB36_X7Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.320     6.891    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.891                     
                         arrival time                          -5.414                     
  -------------------------------------------------------------------
                         slack                                  1.477                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.732ns (routing 0.449ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.498ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     0.107    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.132 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.732     1.864    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/clk_bft
    SLICE_X56Y107        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.922 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ExCtrl/configure_out_reg[22]/Q
                         net (fo=3, routed)           0.118     2.040    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/in_port_reg[0].src_leaf_reg_reg[0][4]_0[17]
    SLICE_X58Y109        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.973     2.136    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/clk_bft
    SLICE_X58Y109        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]/C
                         clock pessimism             -0.171     1.965                     
    SLICE_X58Y109        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.027    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/ConCtrl/out_port_reg[0].dst_port_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.027                     
                         arrival time                           2.040                     
  -------------------------------------------------------------------
                         slack                                  0.013                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB36_X7Y20  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X7Y36  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[0].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X7Y46  floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.577ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.577ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y118                                     0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X64Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.369     0.448    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X66Y117        FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X66Y117        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/opc/output_port_cluster[0].OPort/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.448                     
  -------------------------------------------------------------------
                         slack                                999.577                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack      999.450ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.450ns  (required time - arrival time)
  Source:                 floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.575ns  (logic 0.079ns (13.739%)  route 0.496ns (86.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y87                                      0.000     0.000 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     0.575    reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X58Y87         FDRE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                 1000.000  1000.000                   
    SLICE_X58Y87         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ipc/input_port_inst[1].IPort/data_converter_inst/xpm_fifo_async2user/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025                     
                         arrival time                          -0.575                     
  -------------------------------------------------------------------
                         slack                                999.450                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_1 rise@5.333ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.076ns (2.669%)  route 2.771ns (97.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 7.199 - 5.333 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.498ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.449ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.952     2.115    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.191 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         2.771     4.962    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X58Y105        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      5.333     5.333 r                 
    PS8_X0Y0             PS8                          0.000     5.333 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     5.440    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.465 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.734     7.199    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X58Y105        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]/C
                         clock pessimism              0.084     7.283                     
                         clock uncertainty           -0.112     7.171                     
    SLICE_X58Y105        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.105    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.105                     
                         arrival time                          -4.962                     
  -------------------------------------------------------------------
                         slack                                  2.143                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.038ns (2.849%)  route 1.296ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      1.072ns (routing 0.271ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.307ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.072     1.165    static         floorplan_static_i/rst_ps8_0_99M4/U0/slowest_sync_clk
    SLICE_X28Y181        FDRE                                         r  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y181        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.203 f  static         floorplan_static_i/rst_ps8_0_99M4/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=301, routed)         1.296     2.499    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/reset_bft
    SLICE_X60Y103        FDCE                                         f  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    static         floorplan_static_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  static         floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=918, routed)         1.226     1.342    boundary       floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/clk_bft
    SLICE_X60Y103        FDCE                                         r  reconfigurable floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]/C
                         clock pessimism             -0.062     1.280                     
    SLICE_X60Y103        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.260    reconfigurable   floorplan_static_i/leaf_empty_5/inst/leaf_interface_inst/sfc/ConCtrl/rise_detect_u/data_in_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260                     
                         arrival time                           2.499                     
  -------------------------------------------------------------------
                         slack                                  1.239                     





INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 14:51:28 2021...
