FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Q40 master Chip Control
 * RTC stuff merged for compactness.
*/

/* bench 10581.1.0 babd76fd2131 */
/* bench 10581.1.1 5583a684f81f */
/* bench 10581.1.2 fb8c6d67bb13 */
/* bench 10581.1.3 7defd1ee3c4d */
/* bench 10581.1.4 63e9f99db248 */
/* bench 10581.1.5 a3c7582f7ab2 */
/* bench 10581.1.6 0134f9e16f6c */
#ifndef _Q40_MASTER_H
#define _Q40_MASTER_H

#include <asm/raw_io.h>
#include <asm/kmap.h>

#define q40_master_addr 0xff000000

#define IIRQ_REG            0x0       /* internal IRQ reg */
#define EIRQ_REG            0x4       /* external ... */
#define KEYCODE_REG         0x1c      /* value of received scancode  */
#define DISPLAY_CONTROL_REG 0x18
#define FRAME_CLEAR_REG     0x24
#define LED_REG             0x30

#define Q40_LED_ON()        master_outb(1,LED_REG)
#define Q40_LED_OFF()       master_outb(0,LED_REG)

#define INTERRUPT_REG       IIRQ_REG  /* "native" ints */
#define KEY_IRQ_ENABLE_REG  0x08      /**/
#define KEYBOARD_UNLOCK_REG 0x20      /* clear kb int */

#define SAMPLE_ENABLE_REG   0x14      /* generate SAMPLE ints */
#define SAMPLE_RATE_REG     0x2c
#define SAMPLE_CLEAR_REG    0x28
#define SAMPLE_LOW          0x00
#define SAMPLE_HIGH         0x01

#define FRAME_RATE_REG       0x38      /* generate FRAME ints at 200 HZ rate */

#if 0
#define SER_ENABLE_REG      0x0c      /* allow serial ints to be generated */
#endif
#define EXT_ENABLE_REG      0x10      /* ... rest of the ISA ints ... */


#define master_inb(_reg_)      in_8((unsigned char *)q40_master_addr+_reg_)
/* bench 9394.0.0 61889ec2535b */
/* bench 9394.0.1 054cb159318e */
/* bench 9394.0.2 db74de23e800 */
/* bench 9394.0.3 2e594f7e4066 */
/* bench 9394.0.4 9c4bb65e416f */
/* bench 9394.0.5 a01d55bae419 */
/* bench 9394.0.6 0b1244984070 */
/* bench 9394.0.7 9c17835fe49f */
/* bench 9394.0.8 e54fe0651c55 */
/* bench 9394.0.9 fd895158d91c */
/* bench 9394.0.10 a9f4426996c6 */
/* bench 9394.0.11 2ec408c12f14 */
/* bench 9394.0.12 f623b563090b */
#define master_outb(_b_,_reg_)  out_8((unsigned char *)q40_master_addr+_reg_,_b_)

/* RTC defines */

#define Q40_RTC_BASE	    (0xff021ffc)

#define Q40_RTC_YEAR        (*(volatile unsigned char *)(Q40_RTC_BASE+0))
#define Q40_RTC_MNTH        (*(volatile unsigned char *)(Q40_RTC_BASE-4))
#define Q40_RTC_DATE        (*(volatile unsigned char *)(Q40_RTC_BASE-8))
#define Q40_RTC_DOW         (*(volatile unsigned char *)(Q40_RTC_BASE-12))
#define Q40_RTC_HOUR        (*(volatile unsigned char *)(Q40_RTC_BASE-16))
#define Q40_RTC_MINS        (*(volatile unsigned char *)(Q40_RTC_BASE-20))
#define Q40_RTC_SECS        (*(volatile unsigned char *)(Q40_RTC_BASE-24))
#define Q40_RTC_CTRL        (*(volatile unsigned char *)(Q40_RTC_BASE-28))

/* some control bits */
#define Q40_RTC_READ   64  /* prepare for reading */
#define Q40_RTC_WRITE  128

/* define some Q40 specific ints */
#include <asm/q40ints.h>

/* misc defs */
#define DAC_LEFT  ((unsigned char *)0xff008000)
#define DAC_RIGHT ((unsigned char *)0xff008004)

#endif /* _Q40_MASTER_H */
