<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p145" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_145{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_145{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_145{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_145{left:70px;bottom:1079px;letter-spacing:0.15px;}
#t5_145{left:151px;bottom:1079px;letter-spacing:0.2px;}
#t6_145{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t7_145{left:681px;bottom:1054px;letter-spacing:-0.17px;}
#t8_145{left:755px;bottom:1054px;letter-spacing:-0.12px;}
#t9_145{left:785px;bottom:1061px;}
#ta_145{left:796px;bottom:1054px;letter-spacing:-0.25px;}
#tb_145{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_145{left:811px;bottom:1037px;letter-spacing:-0.13px;}
#td_145{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_145{left:70px;bottom:1004px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_145{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_145{left:70px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_145{left:70px;bottom:938px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#ti_145{left:70px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_145{left:70px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_145{left:70px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_145{left:70px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_145{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tn_145{left:70px;bottom:830px;letter-spacing:-0.14px;}
#to_145{left:441px;bottom:789px;letter-spacing:-0.13px;}
#tp_145{left:124px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_145{left:124px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_145{left:124px;bottom:735px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_145{left:124px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_145{left:124px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_145{left:124px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_145{left:124px;bottom:668px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tw_145{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_145{left:70px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ty_145{left:70px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_145{left:70px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_145{left:70px;bottom:544px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#t11_145{left:70px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_145{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_145{left:441px;bottom:470px;letter-spacing:-0.13px;}
#t14_145{left:124px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_145{left:124px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_145{left:124px;bottom:415px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t17_145{left:124px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_145{left:70px;bottom:331px;letter-spacing:0.15px;}
#t19_145{left:151px;bottom:331px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t1a_145{left:70px;bottom:305px;letter-spacing:-0.14px;}
#t1b_145{left:100px;bottom:305px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1c_145{left:206px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1d_145{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_145{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_145{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_145{left:784px;bottom:247px;letter-spacing:-0.17px;}
#t1h_145{left:70px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t1i_145{left:190px;bottom:231px;}
#t1j_145{left:197px;bottom:231px;letter-spacing:-0.2px;}
#t1k_145{left:227px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1l_145{left:371px;bottom:237px;}
#t1m_145{left:383px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_145{left:70px;bottom:214px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1o_145{left:70px;bottom:171px;letter-spacing:-0.12px;}
#t1p_145{left:92px;bottom:171px;letter-spacing:-0.12px;}
#t1q_145{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1r_145{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1s_145{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1t_145{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_145{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_145{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_145{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_145{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_145{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_145{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_145{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_145{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts145" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg145Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg145" style="-webkit-user-select: none;"><object width="935" height="1210" data="145/145.svg" type="image/svg+xml" id="pdf145" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_145" class="t s1_145">Vol. 3A </span><span id="t2_145" class="t s1_145">4-39 </span>
<span id="t3_145" class="t s2_145">PAGING </span>
<span id="t4_145" class="t s3_145">4.8 </span><span id="t5_145" class="t s3_145">ACCESSED AND DIRTY FLAGS </span>
<span id="t6_145" class="t s4_145">For any paging-structure entry that is used during linear-address translation, bit 5 is the </span><span id="t7_145" class="t s5_145">accessed </span><span id="t8_145" class="t s4_145">flag. </span>
<span id="t9_145" class="t s6_145">1 </span>
<span id="ta_145" class="t s4_145">For </span>
<span id="tb_145" class="t s4_145">paging-structure entries that map a page (as opposed to referencing another paging structure), bit 6 is the </span><span id="tc_145" class="t s5_145">dirty </span>
<span id="td_145" class="t s4_145">flag. These flags are provided for use by memory-management software to manage the transfer of pages and </span>
<span id="te_145" class="t s4_145">paging structures into and out of physical memory. </span>
<span id="tf_145" class="t s4_145">Whenever the processor uses a paging-structure entry as part of linear-address translation, it sets the accessed </span>
<span id="tg_145" class="t s4_145">flag in that entry (if it is not already set). </span>
<span id="th_145" class="t s4_145">Whenever there is a write to a linear address, the processor sets the dirty flag (if it is not already set) in the paging- </span>
<span id="ti_145" class="t s4_145">structure entry that identifies the final physical address for the linear address (either a PTE or a paging-structure </span>
<span id="tj_145" class="t s4_145">entry in which the PS flag is 1). </span>
<span id="tk_145" class="t s4_145">The previous two paragraphs apply also to HLAT paging. If HLAT paging encounters a paging-structure entry that </span>
<span id="tl_145" class="t s4_145">sets bit 11, indicating a restart, the processor will set the accessed flag in that entry; it will not set the dirty flag </span>
<span id="tm_145" class="t s4_145">because, if an entry indicates a restart, it does identify the final physical address for the linear address being trans- </span>
<span id="tn_145" class="t s4_145">lated. </span>
<span id="to_145" class="t s7_145">NOTE </span>
<span id="tp_145" class="t s4_145">If software on one logical processor writes to a page while software on another logical processor </span>
<span id="tq_145" class="t s4_145">concurrently clears the R/W flag in the paging-structure entry that maps the page, execution on </span>
<span id="tr_145" class="t s4_145">some processors may result in the entry’s dirty flag being set (due to the write on the first logical </span>
<span id="ts_145" class="t s4_145">processor) and the entry’s R/W flag being clear (due to the update to the entry on the second </span>
<span id="tt_145" class="t s4_145">logical processor). This will never occur on a processor that supports control-flow enforcement </span>
<span id="tu_145" class="t s4_145">technology (CET). Specifically, a processor that supports CET will never set the dirty flag in a </span>
<span id="tv_145" class="t s4_145">paging-structure entry in which the R/W flag is clear. </span>
<span id="tw_145" class="t s4_145">Memory-management software may clear these flags when a page or a paging structure is initially loaded into </span>
<span id="tx_145" class="t s4_145">physical memory. These flags are “sticky,” meaning that, once set, the processor does not clear them; only soft- </span>
<span id="ty_145" class="t s4_145">ware can clear them. </span>
<span id="tz_145" class="t s4_145">A processor may cache information from the paging-structure entries in TLBs and paging-structure caches (see </span>
<span id="t10_145" class="t s4_145">Section 4.10). This fact implies that, if software changes an accessed flag or a dirty flag from 1 to 0, the processor </span>
<span id="t11_145" class="t s4_145">might not set the corresponding bit in memory on a subsequent access using an affected linear address (see </span>
<span id="t12_145" class="t s4_145">Section 4.10.4.3). See Section 4.10.4.2 for how software can ensure that these bits are updated as desired. </span>
<span id="t13_145" class="t s7_145">NOTE </span>
<span id="t14_145" class="t s4_145">The accesses used by the processor to set these flags may or may not be exposed to the </span>
<span id="t15_145" class="t s4_145">processor’s self-modifying code detection logic. If the processor is executing code from the same </span>
<span id="t16_145" class="t s4_145">memory area that is being used for the paging structures, the setting of these flags may or may not </span>
<span id="t17_145" class="t s4_145">result in an immediate change to the executing code stream. </span>
<span id="t18_145" class="t s3_145">4.9 </span><span id="t19_145" class="t s3_145">PAGING AND MEMORY TYPING </span>
<span id="t1a_145" class="t s4_145">The </span><span id="t1b_145" class="t s5_145">memory type </span><span id="t1c_145" class="t s4_145">of a memory access refers to the type of caching used for that access. Chapter 12, “Memory </span>
<span id="t1d_145" class="t s4_145">Cache Control‚” provides many details regarding memory typing in the Intel-64 and IA-32 architectures. This </span>
<span id="t1e_145" class="t s4_145">section describes how paging contributes to the determination of memory typing. </span>
<span id="t1f_145" class="t s4_145">The way in which paging contributes to memory typing depends on whether the processor supports the </span><span id="t1g_145" class="t s5_145">Page </span>
<span id="t1h_145" class="t s5_145">Attribute Table </span><span id="t1i_145" class="t s4_145">(</span><span id="t1j_145" class="t s5_145">PAT</span><span id="t1k_145" class="t s4_145">; see Section 12.12). </span>
<span id="t1l_145" class="t s6_145">2 </span>
<span id="t1m_145" class="t s4_145">Section 4.9.1 and Section 4.9.2 explain how paging contributes to </span>
<span id="t1n_145" class="t s4_145">memory typing depending on whether the PAT is supported. </span>
<span id="t1o_145" class="t s8_145">1. </span><span id="t1p_145" class="t s8_145">With PAE paging, the PDPTEs are not used during linear-address translation but only to load the PDPTE registers for some execu- </span>
<span id="t1q_145" class="t s8_145">tions of the MOV CR instruction (see Section 4.4.1). For this reason, the PDPTEs do not contain accessed flags with PAE paging. </span>
<span id="t1r_145" class="t s8_145">2. </span><span id="t1s_145" class="t s8_145">The PAT is supported on Pentium III and more recent processor families. See Section 4.1.4 for how to determine whether the PAT is </span>
<span id="t1t_145" class="t s8_145">supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
