

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Sat Oct 11 17:25:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sobel_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.665 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       22|   932247|  0.220 us|  9.322 ms|   23|  932248|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335   |sobel_Pipeline_VITIS_LOOP_88_1   |        3|     1282|  30.000 ns|  12.820 us|    2|  1281|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352  |sobel_Pipeline_VITIS_LOOP_118_3  |        9|     1288|  90.000 ns|  12.880 us|    9|  1288|                                              no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_98_2  |       14|   930960|  14 ~ 1293|          -|          -|  1 ~ 720|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     500|   1011|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    443|    -|
|Register         |        -|    -|     320|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     820|   1609|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                |CTRL_s_axi                       |        0|   0|  112|  168|    0|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352  |sobel_Pipeline_VITIS_LOOP_118_3  |        0|   0|  358|  714|    0|
    |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335   |sobel_Pipeline_VITIS_LOOP_88_1   |        0|   0|   30|  102|    0|
    |sparsemux_5_2_2_1_1_U46                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    |sparsemux_5_2_2_1_1_U47                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    |sparsemux_5_2_2_1_1_U48                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   0|  500| 1011|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LineBuffer_U    |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_1_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_2_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |lb_r_i_1_fu_541_p2                                     |         +|   0|  0|  10|           2|           1|
    |row_3_fu_561_p2                                        |         +|   0|  0|  14|          13|           1|
    |sub_fu_444_p2                                          |         +|   0|  0|  39|          32|           2|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i80_fu_537_p2                                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln150_fu_547_p2                                   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln98_fu_484_p2                                    |      icmp|   0|  0|  39|          32|          32|
    |lb_r_i_2_fu_553_p3                                     |    select|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0| 155|         115|          72|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |LineBuffer_1_address0                     |  14|          3|   11|         33|
    |LineBuffer_1_ce0                          |  14|          3|    1|          3|
    |LineBuffer_1_ce1                          |   9|          2|    1|          2|
    |LineBuffer_1_d0                           |  14|          3|    8|         24|
    |LineBuffer_1_we0                          |  14|          3|    1|          3|
    |LineBuffer_address0                       |  14|          3|   11|         33|
    |LineBuffer_ce0                            |  14|          3|    1|          3|
    |LineBuffer_ce1                            |   9|          2|    1|          2|
    |LineBuffer_d0                             |  14|          3|    8|         24|
    |LineBuffer_we0                            |  14|          3|    1|          3|
    |WindowBuffer_12_reg_274                   |   9|          2|    8|         16|
    |WindowBuffer_13_reg_261                   |   9|          2|    8|         16|
    |WindowBuffer_14_reg_248                   |   9|          2|    8|         16|
    |WindowBuffer_15_reg_319                   |   9|          2|    8|         16|
    |WindowBuffer_16_reg_303                   |   9|          2|    8|         16|
    |WindowBuffer_17_reg_287                   |   9|          2|    8|         16|
    |WindowBuffer_1_fu_102                     |   9|          2|    8|         16|
    |WindowBuffer_2_fu_106                     |   9|          2|    8|         16|
    |WindowBuffer_3_fu_110                     |   9|          2|    8|         16|
    |WindowBuffer_4_fu_114                     |   9|          2|    8|         16|
    |WindowBuffer_5_fu_118                     |   9|          2|    8|         16|
    |WindowBuffer_6_reg_190                    |   9|          2|    8|         16|
    |WindowBuffer_7_reg_177                    |   9|          2|    8|         16|
    |WindowBuffer_8_reg_164                    |   9|          2|    8|         16|
    |WindowBuffer_fu_98                        |   9|          2|    8|         16|
    |ap_NS_fsm                                 |  59|         11|    1|         11|
    |ap_phi_mux_WindowBuffer_10_phi_fu_221_p6  |  14|          3|    8|         24|
    |ap_phi_mux_WindowBuffer_11_phi_fu_206_p6  |  14|          3|    8|         24|
    |ap_phi_mux_WindowBuffer_9_phi_fu_236_p6   |  14|          3|    8|         24|
    |data_p_strb_2_reg_154                     |   9|          2|    1|          2|
    |dst_TDATA_int_regslice                    |   9|          2|    8|         16|
    |dst_TKEEP_int_regslice                    |   9|          2|    1|          2|
    |dst_TLAST_int_regslice                    |   9|          2|    1|          2|
    |dst_TSTRB_int_regslice                    |   9|          2|    1|          2|
    |lb_r_i_fu_90                              |   9|          2|    2|          4|
    |row_fu_94                                 |   9|          2|   13|         26|
    |src_TREADY_int_regslice                   |  14|          3|    1|          3|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 443|         95|  217|        510|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |WindowBuffer_12_reg_274                                  |   8|   0|    8|          0|
    |WindowBuffer_13_reg_261                                  |   8|   0|    8|          0|
    |WindowBuffer_14_reg_248                                  |   8|   0|    8|          0|
    |WindowBuffer_15_reg_319                                  |   8|   0|    8|          0|
    |WindowBuffer_16_reg_303                                  |   8|   0|    8|          0|
    |WindowBuffer_17_reg_287                                  |   8|   0|    8|          0|
    |WindowBuffer_1_fu_102                                    |   8|   0|    8|          0|
    |WindowBuffer_2_fu_106                                    |   8|   0|    8|          0|
    |WindowBuffer_3_fu_110                                    |   8|   0|    8|          0|
    |WindowBuffer_4_fu_114                                    |   8|   0|    8|          0|
    |WindowBuffer_5_fu_118                                    |   8|   0|    8|          0|
    |WindowBuffer_6_reg_190                                   |   8|   0|    8|          0|
    |WindowBuffer_7_reg_177                                   |   8|   0|    8|          0|
    |WindowBuffer_8_reg_164                                   |   8|   0|    8|          0|
    |WindowBuffer_fu_98                                       |   8|   0|    8|          0|
    |ap_CS_fsm                                                |  10|   0|   10|          0|
    |btm_reg_704                                              |   2|   0|    2|          0|
    |cmp_i_i80_reg_719                                        |   1|   0|    1|          0|
    |cols_read_reg_647                                        |  32|   0|   32|          0|
    |data_p_strb_2_reg_154                                    |   1|   0|    1|          0|
    |data_p_strb_4_loc_fu_122                                 |   1|   0|    1|          0|
    |dst_TDATA_reg                                            |   8|   0|    8|          0|
    |dst_TKEEP_reg                                            |   1|   0|    1|          0|
    |dst_TLAST_reg                                            |   1|   0|    1|          0|
    |dst_TSTRB_reg                                            |   1|   0|    1|          0|
    |empty_reg_660                                            |  31|   0|   31|          0|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg   |   1|   0|    1|          0|
    |lb_r_i_fu_90                                             |   2|   0|    2|          0|
    |mid_reg_709                                              |   2|   0|    2|          0|
    |row_2_reg_673                                            |  13|   0|   13|          0|
    |row_fu_94                                                |  13|   0|   13|          0|
    |rows_read_reg_654                                        |  32|   0|   32|          0|
    |sub_reg_668                                              |  32|   0|   32|          0|
    |top_reg_714                                              |   2|   0|    2|          0|
    |zext_ln98_reg_696                                        |  13|   0|   32|         19|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 320|   0|  339|         19|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|src_TDATA           |   in|    8|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    1|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    1|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lb_r_i = alloca i32 1" [../src/sobel_opt.cpp:85]   --->   Operation 11 'alloca' 'lb_r_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../src/sobel_opt.cpp:84]   --->   Operation 12 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%WindowBuffer = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 13 'alloca' 'WindowBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%WindowBuffer_1 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 14 'alloca' 'WindowBuffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%WindowBuffer_2 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 15 'alloca' 'WindowBuffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%WindowBuffer_3 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 16 'alloca' 'WindowBuffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%WindowBuffer_4 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 17 'alloca' 'WindowBuffer_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%WindowBuffer_5 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 18 'alloca' 'WindowBuffer_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_p_strb_4_loc = alloca i64 1"   --->   Operation 19 'alloca' 'data_p_strb_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_p_strb_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'data_p_strb_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%LineBuffer = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 21 'alloca' 'LineBuffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%LineBuffer_1 = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 22 'alloca' 'LineBuffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%LineBuffer_2 = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 23 'alloca' 'LineBuffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_5" [../src/sobel_opt.cpp:81]   --->   Operation 24 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_4" [../src/sobel_opt.cpp:81]   --->   Operation 25 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_3" [../src/sobel_opt.cpp:81]   --->   Operation 26 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_2" [../src/sobel_opt.cpp:81]   --->   Operation 27 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_1" [../src/sobel_opt.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer" [../src/sobel_opt.cpp:81]   --->   Operation 29 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.14>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 30 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 31 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (4.14ns)   --->   "%call_ln0 = call void @sobel_Pipeline_VITIS_LOOP_88_1, i32 %cols_read, i8 %LineBuffer_1, i8 %LineBuffer, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i1 %data_p_strb_1_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 34 [1/2] (5.72ns)   --->   "%call_ln0 = call void @sobel_Pipeline_VITIS_LOOP_88_1, i32 %cols_read, i8 %LineBuffer_1, i8 %LineBuffer, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i1 %data_p_strb_1_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../src/sobel_opt.cpp:66]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %src_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dst_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 0, i1 %dst_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data_p_strb_1_loc_load = load i1 %data_p_strb_1_loc"   --->   Operation 55 'load' 'data_p_strb_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%sub = add i32 %cols_read, i32 4294967295"   --->   Operation 56 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 1, i13 %row" [../src/sobel_opt.cpp:84]   --->   Operation 57 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 2, i2 %lb_r_i" [../src/sobel_opt.cpp:85]   --->   Operation 58 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln98 = br void %for.body12" [../src/sobel_opt.cpp:98]   --->   Operation 59 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.76>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%data_p_strb_2 = phi i1 %data_p_strb_1_loc_load, void %entry, i1 %data_p_strb_4_loc_load, void %arrayidx476.exit"   --->   Operation 60 'phi' 'data_p_strb_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%row_2 = load i13 %row" [../src/sobel_opt.cpp:98]   --->   Operation 61 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%WindowBuffer_18 = load i8 %WindowBuffer"   --->   Operation 62 'load' 'WindowBuffer_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%WindowBuffer_19 = load i8 %WindowBuffer_1"   --->   Operation 63 'load' 'WindowBuffer_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%WindowBuffer_20 = load i8 %WindowBuffer_2"   --->   Operation 64 'load' 'WindowBuffer_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%WindowBuffer_21 = load i8 %WindowBuffer_3"   --->   Operation 65 'load' 'WindowBuffer_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%WindowBuffer_22 = load i8 %WindowBuffer_4"   --->   Operation 66 'load' 'WindowBuffer_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%WindowBuffer_23 = load i8 %WindowBuffer_5"   --->   Operation 67 'load' 'WindowBuffer_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %row_2" [../src/sobel_opt.cpp:98]   --->   Operation 68 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %zext_ln98, i32 %rows_read" [../src/sobel_opt.cpp:98]   --->   Operation 69 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.body12.split, void %for.end132.loopexit" [../src/sobel_opt.cpp:98]   --->   Operation 70 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lb_r_i_load_1 = load i2 %lb_r_i" [../src/sobel_opt.cpp:114]   --->   Operation 71 'load' 'lb_r_i_load_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 720, i64 360" [../src/sobel_opt.cpp:100]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/sobel_opt.cpp:98]   --->   Operation 73 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.58ns)   --->   "%btm = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 2, i2 1, i2 1, i2 0, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:116]   --->   Operation 74 'sparsemux' 'btm' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.58ns)   --->   "%mid = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 1, i2 1, i2 0, i2 2, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:115]   --->   Operation 75 'sparsemux' 'mid' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.58ns)   --->   "%top = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 0, i2 1, i2 2, i2 1, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:114]   --->   Operation 76 'sparsemux' 'top' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.58ns)   --->   "%switch_ln114 = switch i2 %top, void %arrayidx352.case.2, i2 0, void %arrayidx352.case.0, i2 1, void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 77 'switch' 'switch_ln114' <Predicate = (!icmp_ln98)> <Delay = 1.58>
ST_5 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln114 = br void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 78 'br' 'br_ln114' <Predicate = (!icmp_ln98 & top == 0)> <Delay = 1.58>
ST_5 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln114 = br void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 79 'br' 'br_ln114' <Predicate = (!icmp_ln98 & top != 0 & top != 1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%WindowBuffer_8 = phi i8 0, void %arrayidx352.case.2, i8 %WindowBuffer_22, void %arrayidx352.case.0, i8 %WindowBuffer_22, void %for.body12.split"   --->   Operation 80 'phi' 'WindowBuffer_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%WindowBuffer_7 = phi i8 %WindowBuffer_20, void %arrayidx352.case.2, i8 %WindowBuffer_20, void %arrayidx352.case.0, i8 0, void %for.body12.split"   --->   Operation 81 'phi' 'WindowBuffer_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%WindowBuffer_6 = phi i8 %WindowBuffer_18, void %arrayidx352.case.2, i8 0, void %arrayidx352.case.0, i8 %WindowBuffer_18, void %for.body12.split"   --->   Operation 82 'phi' 'WindowBuffer_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.58ns)   --->   "%switch_ln115 = switch i2 %mid, void %arrayidx414.case.2, i2 0, void %arrayidx414.case.0, i2 1, void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 83 'switch' 'switch_ln115' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln115 = br void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 84 'br' 'br_ln115' <Predicate = (mid == 0)> <Delay = 1.58>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln115 = br void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 85 'br' 'br_ln115' <Predicate = (mid != 0 & mid != 1)> <Delay = 1.58>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%WindowBuffer_11 = phi i8 0, void %arrayidx414.case.2, i8 %WindowBuffer_8, void %arrayidx414.case.0, i8 %WindowBuffer_8, void %arrayidx352.exit"   --->   Operation 86 'phi' 'WindowBuffer_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%WindowBuffer_10 = phi i8 %WindowBuffer_7, void %arrayidx414.case.2, i8 %WindowBuffer_7, void %arrayidx414.case.0, i8 0, void %arrayidx352.exit"   --->   Operation 87 'phi' 'WindowBuffer_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%WindowBuffer_9 = phi i8 %WindowBuffer_6, void %arrayidx414.case.2, i8 0, void %arrayidx414.case.0, i8 %WindowBuffer_6, void %arrayidx352.exit"   --->   Operation 88 'phi' 'WindowBuffer_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%switch_ln116 = switch i2 %top, void %arrayidx321.case.2, i2 0, void %arrayidx321.case.0, i2 1, void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 89 'switch' 'switch_ln116' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 90 'br' 'br_ln116' <Predicate = (top == 0)> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 91 'br' 'br_ln116' <Predicate = (top != 0 & top != 1)> <Delay = 1.58>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%WindowBuffer_14 = phi i8 0, void %arrayidx321.case.2, i8 %WindowBuffer_23, void %arrayidx321.case.0, i8 %WindowBuffer_23, void %arrayidx414.exit"   --->   Operation 92 'phi' 'WindowBuffer_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%WindowBuffer_13 = phi i8 %WindowBuffer_21, void %arrayidx321.case.2, i8 %WindowBuffer_21, void %arrayidx321.case.0, i8 0, void %arrayidx414.exit"   --->   Operation 93 'phi' 'WindowBuffer_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%WindowBuffer_12 = phi i8 %WindowBuffer_19, void %arrayidx321.case.2, i8 0, void %arrayidx321.case.0, i8 %WindowBuffer_19, void %arrayidx414.exit"   --->   Operation 94 'phi' 'WindowBuffer_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.58ns)   --->   "%switch_ln116 = switch i2 %btm, void %arrayidx476.case.2, i2 0, void %arrayidx476.case.0, i2 1, void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 95 'switch' 'switch_ln116' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 96 'br' 'br_ln116' <Predicate = (btm == 0)> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 97 'br' 'br_ln116' <Predicate = (btm != 0 & btm != 1)> <Delay = 1.58>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%lb_r_i_load = load i2 %lb_r_i" [../src/sobel_opt.cpp:149]   --->   Operation 98 'load' 'lb_r_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.55ns)   --->   "%cmp_i_i80 = icmp_eq  i32 %zext_ln98, i32 %rows_read" [../src/sobel_opt.cpp:98]   --->   Operation 99 'icmp' 'cmp_i_i80' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.56ns)   --->   "%lb_r_i_1 = add i2 %lb_r_i_load, i2 1" [../src/sobel_opt.cpp:149]   --->   Operation 100 'add' 'lb_r_i_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.56ns)   --->   "%icmp_ln150 = icmp_eq  i2 %lb_r_i_1, i2 3" [../src/sobel_opt.cpp:150]   --->   Operation 101 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.99ns)   --->   "%lb_r_i_2 = select i1 %icmp_ln150, i2 0, i2 %lb_r_i_1" [../src/sobel_opt.cpp:150]   --->   Operation 102 'select' 'lb_r_i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.67ns)   --->   "%row_3 = add i13 %row_2, i13 1" [../src/sobel_opt.cpp:98]   --->   Operation 103 'add' 'row_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 %row_3, i13 %row" [../src/sobel_opt.cpp:84]   --->   Operation 104 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 %lb_r_i_2, i2 %lb_r_i" [../src/sobel_opt.cpp:85]   --->   Operation 105 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%WindowBuffer_17 = phi i8 0, void %arrayidx476.case.2, i8 %WindowBuffer_11, void %arrayidx476.case.0, i8 %WindowBuffer_11, void %arrayidx321.exit"   --->   Operation 106 'phi' 'WindowBuffer_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%WindowBuffer_16 = phi i8 %WindowBuffer_10, void %arrayidx476.case.2, i8 %WindowBuffer_10, void %arrayidx476.case.0, i8 0, void %arrayidx321.exit"   --->   Operation 107 'phi' 'WindowBuffer_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%WindowBuffer_15 = phi i8 %WindowBuffer_9, void %arrayidx476.case.2, i8 0, void %arrayidx476.case.0, i8 %WindowBuffer_9, void %arrayidx321.exit"   --->   Operation 108 'phi' 'WindowBuffer_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (3.77ns)   --->   "%call_ln114 = call void @sobel_Pipeline_VITIS_LOOP_118_3, i8 %WindowBuffer_13, i8 %WindowBuffer_14, i8 %WindowBuffer_12, i8 %WindowBuffer_17, i8 %WindowBuffer_15, i8 %WindowBuffer_16, i1 %data_p_strb_2, i32 %cols_read, i8 %LineBuffer, i8 %LineBuffer_1, i8 %LineBuffer_2, i2 %top, i2 %mid, i2 %btm, i32 %sub, i1 %cmp_i_i80, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i13 %row_2, i31 %empty, i8 %WindowBuffer_3, i8 %WindowBuffer_5, i8 %WindowBuffer_1, i8 %WindowBuffer_4, i8 %WindowBuffer, i8 %WindowBuffer_2, i1 %data_p_strb_4_loc" [../src/sobel_opt.cpp:114]   --->   Operation 109 'call' 'call_ln114' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.73>
ST_8 : Operation 110 [1/2] (4.73ns)   --->   "%call_ln114 = call void @sobel_Pipeline_VITIS_LOOP_118_3, i8 %WindowBuffer_13, i8 %WindowBuffer_14, i8 %WindowBuffer_12, i8 %WindowBuffer_17, i8 %WindowBuffer_15, i8 %WindowBuffer_16, i1 %data_p_strb_2, i32 %cols_read, i8 %LineBuffer, i8 %LineBuffer_1, i8 %LineBuffer_2, i2 %top, i2 %mid, i2 %btm, i32 %sub, i1 %cmp_i_i80, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i13 %row_2, i31 %empty, i8 %WindowBuffer_3, i8 %WindowBuffer_5, i8 %WindowBuffer_1, i8 %WindowBuffer_4, i8 %WindowBuffer, i8 %WindowBuffer_2, i1 %data_p_strb_4_loc" [../src/sobel_opt.cpp:114]   --->   Operation 110 'call' 'call_ln114' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%data_p_strb_4_loc_load = load i1 %data_p_strb_4_loc"   --->   Operation 111 'load' 'data_p_strb_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body12" [../src/sobel_opt.cpp:98]   --->   Operation 112 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../src/sobel_opt.cpp:152]   --->   Operation 113 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lb_r_i                  (alloca             ) [ 00111111110]
row                     (alloca             ) [ 00111111110]
WindowBuffer            (alloca             ) [ 01111111110]
WindowBuffer_1          (alloca             ) [ 01111111110]
WindowBuffer_2          (alloca             ) [ 01111111110]
WindowBuffer_3          (alloca             ) [ 01111111110]
WindowBuffer_4          (alloca             ) [ 01111111110]
WindowBuffer_5          (alloca             ) [ 01111111110]
data_p_strb_4_loc       (alloca             ) [ 00111111110]
data_p_strb_1_loc       (alloca             ) [ 00111000000]
LineBuffer              (alloca             ) [ 00111111110]
LineBuffer_1            (alloca             ) [ 00111111110]
LineBuffer_2            (alloca             ) [ 00111111110]
store_ln81              (store              ) [ 00000000000]
store_ln81              (store              ) [ 00000000000]
store_ln81              (store              ) [ 00000000000]
store_ln81              (store              ) [ 00000000000]
store_ln81              (store              ) [ 00000000000]
store_ln81              (store              ) [ 00000000000]
cols_read               (read               ) [ 00011111110]
rows_read               (read               ) [ 00011111110]
empty                   (trunc              ) [ 00011111110]
call_ln0                (call               ) [ 00000000000]
spectopmodule_ln66      (spectopmodule      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap        ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
data_p_strb_1_loc_load  (load               ) [ 00001111110]
sub                     (add                ) [ 00000111110]
store_ln84              (store              ) [ 00000000000]
store_ln85              (store              ) [ 00000000000]
br_ln98                 (br                 ) [ 00001111110]
data_p_strb_2           (phi                ) [ 00000111100]
row_2                   (load               ) [ 00000011100]
WindowBuffer_18         (load               ) [ 00000111110]
WindowBuffer_19         (load               ) [ 00000010000]
WindowBuffer_20         (load               ) [ 00000111110]
WindowBuffer_21         (load               ) [ 00000010000]
WindowBuffer_22         (load               ) [ 00000111110]
WindowBuffer_23         (load               ) [ 00000010000]
zext_ln98               (zext               ) [ 00000010000]
icmp_ln98               (icmp               ) [ 00000111110]
br_ln98                 (br                 ) [ 00000000000]
lb_r_i_load_1           (load               ) [ 00000000000]
speclooptripcount_ln100 (speclooptripcount  ) [ 00000000000]
specloopname_ln98       (specloopname       ) [ 00000000000]
btm                     (sparsemux          ) [ 00000011100]
mid                     (sparsemux          ) [ 00000011100]
top                     (sparsemux          ) [ 00000111110]
switch_ln114            (switch             ) [ 00000111110]
br_ln114                (br                 ) [ 00000111110]
br_ln114                (br                 ) [ 00000111110]
WindowBuffer_8          (phi                ) [ 00000010000]
WindowBuffer_7          (phi                ) [ 00000010000]
WindowBuffer_6          (phi                ) [ 00000010000]
switch_ln115            (switch             ) [ 00000000000]
br_ln115                (br                 ) [ 00000000000]
br_ln115                (br                 ) [ 00000000000]
WindowBuffer_11         (phi                ) [ 00000111110]
WindowBuffer_10         (phi                ) [ 00000111110]
WindowBuffer_9          (phi                ) [ 00000111110]
switch_ln116            (switch             ) [ 00000000000]
br_ln116                (br                 ) [ 00000000000]
br_ln116                (br                 ) [ 00000000000]
WindowBuffer_14         (phi                ) [ 00000111110]
WindowBuffer_13         (phi                ) [ 00000111110]
WindowBuffer_12         (phi                ) [ 00000111110]
switch_ln116            (switch             ) [ 00000111110]
br_ln116                (br                 ) [ 00000111110]
br_ln116                (br                 ) [ 00000111110]
lb_r_i_load             (load               ) [ 00000000000]
cmp_i_i80               (icmp               ) [ 00000001100]
lb_r_i_1                (add                ) [ 00000000000]
icmp_ln150              (icmp               ) [ 00000000000]
lb_r_i_2                (select             ) [ 00000000000]
row_3                   (add                ) [ 00000000000]
store_ln84              (store              ) [ 00000000000]
store_ln85              (store              ) [ 00000000000]
WindowBuffer_17         (phi                ) [ 00000001100]
WindowBuffer_16         (phi                ) [ 00000001100]
WindowBuffer_15         (phi                ) [ 00000001100]
call_ln114              (call               ) [ 00000000000]
data_p_strb_4_loc_load  (load               ) [ 00001111110]
br_ln98                 (br                 ) [ 00001111110]
ret_ln152               (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rows">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cols">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_Pipeline_VITIS_LOOP_88_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.2i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_Pipeline_VITIS_LOOP_118_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="lb_r_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lb_r_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="row_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="WindowBuffer_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="WindowBuffer_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="WindowBuffer_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="WindowBuffer_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="WindowBuffer_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="WindowBuffer_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="WindowBuffer_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_p_strb_4_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_p_strb_4_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_p_strb_1_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_p_strb_1_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="LineBuffer_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuffer/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="LineBuffer_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuffer_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="LineBuffer_2_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LineBuffer_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="cols_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rows_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="data_p_strb_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2"/>
<pin id="156" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="data_p_strb_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_p_strb_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_p_strb_2/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="WindowBuffer_8_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_8 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="WindowBuffer_8_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_8/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="WindowBuffer_7_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_7 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="WindowBuffer_7_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="1"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_7/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="WindowBuffer_6_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_6 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="WindowBuffer_6_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_6/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="WindowBuffer_11_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_11 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="WindowBuffer_11_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="8" slack="0"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_11/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="WindowBuffer_10_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_10 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="WindowBuffer_10_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="1" slack="0"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_10/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="WindowBuffer_9_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_9 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="WindowBuffer_9_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="8" slack="0"/>
<pin id="242" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_9/6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="WindowBuffer_14_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_14 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="WindowBuffer_14_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_14/6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="WindowBuffer_13_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_13 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="WindowBuffer_13_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="4" bw="1" slack="0"/>
<pin id="270" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_13/6 "/>
</bind>
</comp>

<comp id="274" class="1005" name="WindowBuffer_12_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_12 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="WindowBuffer_12_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_12/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="WindowBuffer_17_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_17 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="WindowBuffer_17_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="8" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="8" slack="1"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_17/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="WindowBuffer_16_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_16 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="WindowBuffer_16_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="8" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="1" slack="1"/>
<pin id="313" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_16/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="WindowBuffer_15_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WindowBuffer_15 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="WindowBuffer_15_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="4" bw="8" slack="1"/>
<pin id="329" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WindowBuffer_15/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="8" slack="0"/>
<pin id="341" dir="0" index="5" bw="1" slack="0"/>
<pin id="342" dir="0" index="6" bw="1" slack="0"/>
<pin id="343" dir="0" index="7" bw="1" slack="0"/>
<pin id="344" dir="0" index="8" bw="1" slack="1"/>
<pin id="345" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="1"/>
<pin id="355" dir="0" index="2" bw="8" slack="1"/>
<pin id="356" dir="0" index="3" bw="8" slack="1"/>
<pin id="357" dir="0" index="4" bw="8" slack="0"/>
<pin id="358" dir="0" index="5" bw="8" slack="0"/>
<pin id="359" dir="0" index="6" bw="8" slack="0"/>
<pin id="360" dir="0" index="7" bw="1" slack="2"/>
<pin id="361" dir="0" index="8" bw="32" slack="5"/>
<pin id="362" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="363" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="364" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="365" dir="0" index="12" bw="2" slack="2"/>
<pin id="366" dir="0" index="13" bw="2" slack="2"/>
<pin id="367" dir="0" index="14" bw="2" slack="2"/>
<pin id="368" dir="0" index="15" bw="32" slack="3"/>
<pin id="369" dir="0" index="16" bw="1" slack="1"/>
<pin id="370" dir="0" index="17" bw="8" slack="0"/>
<pin id="371" dir="0" index="18" bw="1" slack="0"/>
<pin id="372" dir="0" index="19" bw="1" slack="0"/>
<pin id="373" dir="0" index="20" bw="1" slack="0"/>
<pin id="374" dir="0" index="21" bw="8" slack="0"/>
<pin id="375" dir="0" index="22" bw="1" slack="0"/>
<pin id="376" dir="0" index="23" bw="1" slack="0"/>
<pin id="377" dir="0" index="24" bw="1" slack="0"/>
<pin id="378" dir="0" index="25" bw="13" slack="2"/>
<pin id="379" dir="0" index="26" bw="31" slack="5"/>
<pin id="380" dir="0" index="27" bw="8" slack="6"/>
<pin id="381" dir="0" index="28" bw="8" slack="6"/>
<pin id="382" dir="0" index="29" bw="8" slack="6"/>
<pin id="383" dir="0" index="30" bw="8" slack="6"/>
<pin id="384" dir="0" index="31" bw="8" slack="6"/>
<pin id="385" dir="0" index="32" bw="8" slack="6"/>
<pin id="386" dir="0" index="33" bw="1" slack="6"/>
<pin id="387" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="4"/>
<pin id="406" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lb_r_i_load_1/5 lb_r_i_load/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln81_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln81_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln81_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln81_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln81_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln81_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="data_p_strb_1_loc_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="3"/>
<pin id="443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_p_strb_1_loc_load/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln84_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="13" slack="3"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln85_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="3"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="row_2_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="4"/>
<pin id="461" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="WindowBuffer_18_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="4"/>
<pin id="464" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_18/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="WindowBuffer_19_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="4"/>
<pin id="467" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_19/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="WindowBuffer_20_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="4"/>
<pin id="470" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_20/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="WindowBuffer_21_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="4"/>
<pin id="473" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_21/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="WindowBuffer_22_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="4"/>
<pin id="476" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_22/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="WindowBuffer_23_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="4"/>
<pin id="479" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WindowBuffer_23/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln98_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="13" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln98_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="3"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="btm_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="0"/>
<pin id="492" dir="0" index="2" bw="2" slack="0"/>
<pin id="493" dir="0" index="3" bw="2" slack="0"/>
<pin id="494" dir="0" index="4" bw="2" slack="0"/>
<pin id="495" dir="0" index="5" bw="2" slack="0"/>
<pin id="496" dir="0" index="6" bw="2" slack="0"/>
<pin id="497" dir="1" index="7" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="btm/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mid_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="2" slack="0"/>
<pin id="508" dir="0" index="2" bw="2" slack="0"/>
<pin id="509" dir="0" index="3" bw="2" slack="0"/>
<pin id="510" dir="0" index="4" bw="2" slack="0"/>
<pin id="511" dir="0" index="5" bw="2" slack="0"/>
<pin id="512" dir="0" index="6" bw="2" slack="0"/>
<pin id="513" dir="1" index="7" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="mid/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="top_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="2" slack="0"/>
<pin id="524" dir="0" index="2" bw="2" slack="0"/>
<pin id="525" dir="0" index="3" bw="2" slack="0"/>
<pin id="526" dir="0" index="4" bw="2" slack="0"/>
<pin id="527" dir="0" index="5" bw="2" slack="0"/>
<pin id="528" dir="0" index="6" bw="2" slack="0"/>
<pin id="529" dir="1" index="7" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="top/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="cmp_i_i80_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="4"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i80/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lb_r_i_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lb_r_i_1/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln150_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="lb_r_i_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lb_r_i_2/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="row_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln84_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="0"/>
<pin id="568" dir="0" index="1" bw="13" slack="5"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln85_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="5"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="data_p_strb_4_loc_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="8"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_p_strb_4_loc_load/9 "/>
</bind>
</comp>

<comp id="579" class="1005" name="lb_r_i_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="3"/>
<pin id="581" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="lb_r_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="row_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="3"/>
<pin id="588" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="593" class="1005" name="WindowBuffer_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer "/>
</bind>
</comp>

<comp id="600" class="1005" name="WindowBuffer_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="WindowBuffer_2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="WindowBuffer_3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer_3 "/>
</bind>
</comp>

<comp id="621" class="1005" name="WindowBuffer_4_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer_4 "/>
</bind>
</comp>

<comp id="628" class="1005" name="WindowBuffer_5_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="WindowBuffer_5 "/>
</bind>
</comp>

<comp id="635" class="1005" name="data_p_strb_4_loc_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="6"/>
<pin id="637" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="data_p_strb_4_loc "/>
</bind>
</comp>

<comp id="641" class="1005" name="data_p_strb_1_loc_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="data_p_strb_1_loc "/>
</bind>
</comp>

<comp id="647" class="1005" name="cols_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="rows_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="3"/>
<pin id="656" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="empty_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="31" slack="5"/>
<pin id="662" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="668" class="1005" name="sub_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="3"/>
<pin id="670" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="673" class="1005" name="row_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="2"/>
<pin id="675" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="zext_ln98_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="704" class="1005" name="btm_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="1"/>
<pin id="706" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="btm "/>
</bind>
</comp>

<comp id="709" class="1005" name="mid_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="1"/>
<pin id="711" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="714" class="1005" name="top_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="1"/>
<pin id="716" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="top "/>
</bind>
</comp>

<comp id="719" class="1005" name="cmp_i_i80_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="168" pin="6"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="168" pin="6"/><net_sink comp="206" pin=4"/></net>

<net id="217"><net_src comp="206" pin="6"/><net_sink comp="203" pin=0"/></net>

<net id="229"><net_src comp="181" pin="6"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="181" pin="6"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="232"><net_src comp="221" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="244"><net_src comp="194" pin="6"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="194" pin="6"/><net_sink comp="236" pin=4"/></net>

<net id="247"><net_src comp="236" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="251" pin="6"/><net_sink comp="248" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="273"><net_src comp="264" pin="6"/><net_sink comp="261" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="277" pin="6"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="203" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="203" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="302"><net_src comp="291" pin="6"/><net_sink comp="287" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="218" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="218" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="303" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="318"><net_src comp="307" pin="6"/><net_sink comp="303" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="233" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="233" pin="1"/><net_sink comp="323" pin=4"/></net>

<net id="334"><net_src comp="323" pin="6"/><net_sink comp="319" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="142" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="335" pin=5"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="335" pin=6"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="335" pin=7"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="389"><net_src comp="261" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="390"><net_src comp="248" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="391"><net_src comp="274" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="392"><net_src comp="291" pin="6"/><net_sink comp="352" pin=4"/></net>

<net id="393"><net_src comp="323" pin="6"/><net_sink comp="352" pin=5"/></net>

<net id="394"><net_src comp="307" pin="6"/><net_sink comp="352" pin=6"/></net>

<net id="395"><net_src comp="154" pin="1"/><net_sink comp="352" pin=7"/></net>

<net id="396"><net_src comp="8" pin="0"/><net_sink comp="352" pin=17"/></net>

<net id="397"><net_src comp="10" pin="0"/><net_sink comp="352" pin=18"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="352" pin=19"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="352" pin=20"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="352" pin=21"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="352" pin=22"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="352" pin=23"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="352" pin=24"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="148" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="483"><net_src comp="459" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="82" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="489" pin=4"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="489" pin=5"/></net>

<net id="504"><net_src comp="404" pin="1"/><net_sink comp="489" pin=6"/></net>

<net id="514"><net_src comp="80" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="82" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="505" pin=4"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="505" pin=5"/></net>

<net id="520"><net_src comp="404" pin="1"/><net_sink comp="505" pin=6"/></net>

<net id="530"><net_src comp="80" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="84" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="82" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="521" pin=4"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="521" pin=5"/></net>

<net id="536"><net_src comp="404" pin="1"/><net_sink comp="521" pin=6"/></net>

<net id="545"><net_src comp="404" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="82" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="84" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="541" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="553" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="90" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="589"><net_src comp="94" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="596"><net_src comp="98" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="352" pin=31"/></net>

<net id="603"><net_src comp="102" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="352" pin=29"/></net>

<net id="610"><net_src comp="106" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="352" pin=32"/></net>

<net id="617"><net_src comp="110" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="352" pin=27"/></net>

<net id="624"><net_src comp="114" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="352" pin=30"/></net>

<net id="631"><net_src comp="118" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="352" pin=28"/></net>

<net id="638"><net_src comp="122" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="352" pin=33"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="644"><net_src comp="126" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="335" pin=8"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="650"><net_src comp="142" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="352" pin=8"/></net>

<net id="657"><net_src comp="148" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="663"><net_src comp="437" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="352" pin=26"/></net>

<net id="671"><net_src comp="444" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="352" pin=15"/></net>

<net id="676"><net_src comp="459" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="352" pin=25"/></net>

<net id="699"><net_src comp="480" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="707"><net_src comp="489" pin="7"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="352" pin=14"/></net>

<net id="712"><net_src comp="505" pin="7"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="352" pin=13"/></net>

<net id="717"><net_src comp="521" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="352" pin=12"/></net>

<net id="722"><net_src comp="537" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="352" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {7 8 }
	Port: dst_V_keep_V | {7 8 }
	Port: dst_V_strb_V | {7 8 }
	Port: dst_V_last_V | {7 8 }
 - Input state : 
	Port: sobel : src_V_data_V | {2 3 7 8 }
	Port: sobel : src_V_keep_V | {2 3 7 8 }
	Port: sobel : src_V_strb_V | {2 3 7 8 }
	Port: sobel : src_V_last_V | {2 3 7 8 }
	Port: sobel : rows | {2 }
	Port: sobel : cols | {2 }
  - Chain level:
	State 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
		store_ln81 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln98 : 1
		icmp_ln98 : 2
		br_ln98 : 3
		btm : 1
		mid : 1
		top : 1
		switch_ln114 : 2
	State 6
		WindowBuffer_11 : 1
		WindowBuffer_10 : 1
		WindowBuffer_9 : 1
		WindowBuffer_14 : 1
		WindowBuffer_13 : 1
		WindowBuffer_12 : 1
		lb_r_i_1 : 1
		icmp_ln150 : 2
		lb_r_i_2 : 3
		store_ln84 : 1
		store_ln85 : 4
	State 7
		call_ln114 : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   |  grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335 |    0    |    27   |    53   |
|          | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352 |  14.292 |   246   |   461   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              icmp_ln98_fu_484              |    0    |    0    |    39   |
|   icmp   |              cmp_i_i80_fu_537              |    0    |    0    |    39   |
|          |              icmp_ln150_fu_547             |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 sub_fu_444                 |    0    |    0    |    39   |
|    add   |               lb_r_i_1_fu_541              |    0    |    0    |    10   |
|          |                row_3_fu_561                |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 btm_fu_489                 |    0    |    0    |    9    |
| sparsemux|                 mid_fu_505                 |    0    |    0    |    9    |
|          |                 top_fu_521                 |    0    |    0    |    9    |
|----------|--------------------------------------------|---------|---------|---------|
|  select  |               lb_r_i_2_fu_553              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |            cols_read_read_fu_142           |    0    |    0    |    0    |
|          |            rows_read_read_fu_148           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   trunc  |                empty_fu_437                |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   zext   |              zext_ln98_fu_480              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  14.292 |   273   |   694   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| LineBuffer |    1   |    0   |    0   |    0   |
|LineBuffer_1|    1   |    0   |    0   |    0   |
|LineBuffer_2|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    3   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| WindowBuffer_10_reg_218 |    8   |
| WindowBuffer_11_reg_203 |    8   |
| WindowBuffer_12_reg_274 |    8   |
| WindowBuffer_13_reg_261 |    8   |
| WindowBuffer_14_reg_248 |    8   |
| WindowBuffer_15_reg_319 |    8   |
| WindowBuffer_16_reg_303 |    8   |
| WindowBuffer_17_reg_287 |    8   |
|  WindowBuffer_1_reg_600 |    8   |
|  WindowBuffer_2_reg_607 |    8   |
|  WindowBuffer_3_reg_614 |    8   |
|  WindowBuffer_4_reg_621 |    8   |
|  WindowBuffer_5_reg_628 |    8   |
|  WindowBuffer_6_reg_190 |    8   |
|  WindowBuffer_7_reg_177 |    8   |
|  WindowBuffer_8_reg_164 |    8   |
|  WindowBuffer_9_reg_233 |    8   |
|   WindowBuffer_reg_593  |    8   |
|       btm_reg_704       |    2   |
|    cmp_i_i80_reg_719    |    1   |
|    cols_read_reg_647    |   32   |
|data_p_strb_1_loc_reg_641|    1   |
|  data_p_strb_2_reg_154  |    1   |
|data_p_strb_4_loc_reg_635|    1   |
|      empty_reg_660      |   31   |
|      lb_r_i_reg_579     |    2   |
|       mid_reg_709       |    2   |
|      row_2_reg_673      |   13   |
|       row_reg_586       |   13   |
|    rows_read_reg_654    |   32   |
|       sub_reg_668       |   32   |
|       top_reg_714       |    2   |
|    zext_ln98_reg_696    |   32   |
+-------------------------+--------+
|          Total          |   341  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|          WindowBuffer_17_reg_287          |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|          WindowBuffer_16_reg_303          |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|          WindowBuffer_15_reg_319          |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Total                   |      |      |      |   112  ||  6.352  ||    0    ||    36   |
|-------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   273  |   694  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    0   |   36   |    -   |
|  Register |    -   |    -   |   341  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   20   |   614  |   730  |    0   |
+-----------+--------+--------+--------+--------+--------+
