/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_MAU_UNIT_RAM_ROW_ADDRMAP_ARRAY_H__
#define __REGISTER_INCLUDES_MAU_UNIT_RAM_ROW_ADDRMAP_ARRAY_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>











#include "actiondata_error_uram_ctl.h"
#include "emm_ecc_error_uram_ctl.h"
#include "exactmatch_row_vh_xbar_byteswizzle_ctl.h"
#include "intr_enable0_mau_unit_ram_row.h"
#include "intr_enable1_mau_unit_ram_row.h"
#include "intr_freeze_enable_mau_unit_ram_row.h"
#include "intr_inject_mau_unit_ram_row.h"
#include "intr_status_mau_unit_ram_row.h"
#include "mau_action_output_hv_xbar_addrmap.h"
#include "mau_exactmatch_row_adr_vh_xbar_addrmap.h"
#include "mau_exactmatch_row_vh_xbar_addrmap.h"
#include "mau_gateway_table_addrmap.h"
#include "mau_stash_addrmap.h"
#include "mau_unit_ram_addrmap.h"
#include "mau_unit_ram_row_addrmap.h"
#include "tind_ecc_error_uram_ctl.h"

namespace tofinoB0 {
  namespace register_classes {

class MauUnitRamRowAddrmapArray : public model_core::RegisterBlock<RegisterArrayCallback> {
public:
  MauUnitRamRowAddrmapArray(
      int chipNumber, int index_pipe_addrmap, int index_mau_addrmap, RegisterArrayCallback& write_callback = 0, RegisterArrayCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_mau_addrmap), 4096 * ArraySize(index_pipe_addrmap, index_mau_addrmap, -1), false, write_callback, read_callback, std::string("MauUnitRamRowAddrmapArray")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_mau_addrmap)),
    array(RealArraySize(index_pipe_addrmap, index_mau_addrmap, -1)),
    size0_(ArraySize(index_pipe_addrmap, index_mau_addrmap, 0)),
    real_size0_(RealArraySize(index_pipe_addrmap, index_mau_addrmap, 0))
    {
    }
public:
















  ExactmatchRowVhXbarByteswizzleCtl &exactmatch_row_vh_xbar_byteswizzle_ctl(uint32_t a0,int j2,int j1,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].exactmatch_row_vh_xbar_byteswizzle_ctl(j2,j1,j0);
  }





  IntrFreezeEnableMauUnitRamRow &intr_freeze_enable_mau_unit_ram_row(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr_freeze_enable_mau_unit_ram_row();
  }








  TindEccErrorUramCtl &tind_ecc_error_uram_ctl(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].tind_ecc_error_uram_ctl(j0);
  }








  EmmEccErrorUramCtl &emm_ecc_error_uram_ctl(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].emm_ecc_error_uram_ctl(j0);
  }








  ActiondataErrorUramCtl &actiondata_error_uram_ctl(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].actiondata_error_uram_ctl(j0);
  }






  IntrStatusMauUnitRamRow &intr_status_mau_unit_ram_row(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr_status_mau_unit_ram_row();
  }






  IntrEnable0MauUnitRamRow &intr_enable0_mau_unit_ram_row(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr_enable0_mau_unit_ram_row();
  }






  IntrEnable1MauUnitRamRow &intr_enable1_mau_unit_ram_row(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr_enable1_mau_unit_ram_row();
  }







  IntrInjectMauUnitRamRow &intr_inject_mau_unit_ram_row(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr_inject_mau_unit_ram_row();
  }







  MauUnitRamAddrmap &ram(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ram(j0);
  }





  MauExactmatchRowAdrVhXbarAddrmap &vh_adr_xbar(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].vh_adr_xbar();
  }





  MauStashAddrmap &stash(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].stash();
  }







  MauGatewayTableAddrmap &gateway_table(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].gateway_table(j0);
  }







  MauExactmatchRowVhXbarAddrmap &vh_xbar(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].vh_xbar(j0);
  }





  MauActionOutputHvXbarAddrmap &action_hv_xbar(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].action_hv_xbar();
  }
  bool calculate_index(
      uint32_t* offset, uint32_t* a0
      ) const {
    int i = (*offset)/4096;
    (*offset) -= (i*4096);
    uint32_t t = i;
    *a0 = t;
    bool in_bounds = true;
    in_bounds &= CheckArrayBounds(*a0,real_size0_,size0_,*offset,0,true);
    return in_bounds;
  }


  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    if (read_callback_) read_callback_(a0);
    array[a0].read(offset,data);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    array[a0].write(offset,data);
    if (write_callback_) write_callback_(a0);
    return true;
  }

  void reset(
      
      ) {
    for (uint32_t i=0;i<array.size();++i) {
      array[i].reset();
      int t = i;
      int a0 = t;
      if (write_callback_) write_callback_(a0);
    }
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return "OUT_OF_BOUNDS";
    std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
    if (! r_s.empty()) {
      r += indent_string + std::string("MauUnitRamRowAddrmapArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    for (uint32_t a0=0;a0<real_size0_;++a0) {
      std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
      if (! r_s.empty()) {
        r += indent_string + std::string("MauUnitRamRowAddrmapArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
      }
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::vector<MauUnitRamRowAddrmap> array;
  uint32_t size0_;
  uint32_t real_size0_;
private:
  static int StartOffset(
      int index_pipe_addrmap, int index_mau_addrmap
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    assert(index_mau_addrmap < 12);
    offset += index_mau_addrmap * 0x80000; // mau_addrmap[]
    offset += 0x8000; // to get to row
    return offset;
  }

  static int ArraySize(
      int index_pipe_addrmap, int index_mau_addrmap, int dimension
      ) {
    switch (dimension) {
      case -1:
        return 8;
        break;
      case 0:
        return 8;
        break;
      default:
        assert(0);
        break;
    }
  }

  static int RealArraySize(
      int index_pipe_addrmap, int index_mau_addrmap, int dimension
      ) {
    switch (dimension) {
      case -1:
        return 8;
        break;
      case 0:
        return 8;
        break;
      default:
        assert(0);
        break;
    }
  }

};









  }; // namespace register_classes
}; // namespace tofinoB0

#endif // __REGISTER_INCLUDES_MAU_UNIT_RAM_ROW_ADDRMAP_ARRAY_H__
