Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: practica1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "practica1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "practica1"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : practica1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/ISE/practica01/divisor1000HZ.vhd" in Library work.
Architecture behavioral of Entity divisor1000hz is up to date.
Compiling vhdl file "/home/ise/ISE/practica01/contador32b.vhd" in Library work.
Architecture contador32b_arch of Entity contador32b is up to date.
Compiling vhdl file "/home/ise/ISE/practica01/practica1.vhd" in Library work.
Entity <practica1> compiled.
Entity <practica1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <practica1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor1000HZ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contador32b> in library <work> (architecture <contador32b_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <practica1> in library <work> (Architecture <behavioral>).
Entity <practica1> analyzed. Unit <practica1> generated.

Analyzing Entity <divisor1000HZ> in library <work> (Architecture <behavioral>).
Entity <divisor1000HZ> analyzed. Unit <divisor1000HZ> generated.

Analyzing Entity <contador32b> in library <work> (Architecture <contador32b_arch>).
Entity <contador32b> analyzed. Unit <contador32b> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor1000HZ>.
    Related source file is "/home/ise/ISE/practica01/divisor1000HZ.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 20-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor1000HZ> synthesized.


Synthesizing Unit <contador32b>.
    Related source file is "/home/ise/ISE/practica01/contador32b.vhd".
    Found 1-bit register for signal <cuenta_fin>.
    Found 32-bit up counter for signal <cuenta>.
    Found 32-bit comparator equal for signal <cuenta$cmp_eq0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <contador32b> synthesized.


Synthesizing Unit <practica1>.
    Related source file is "/home/ise/ISE/practica01/practica1.vhd".
    Found finite state machine <FSM_0> for signal <ESTADO>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 35                                             |
    | Clock              | clk_aux                   (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <practica1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ESTADO/FSM> on signal <ESTADO[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
 s5    | 101
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <practica1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block practica1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : practica1.ngr
Top Level Output File Name         : practica1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 233
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 19
#      LUT2                        : 24
#      LUT3                        : 49
#      LUT4                        : 11
#      MUXCY                       : 71
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 57
#      FDC                         : 23
#      FDCE                        : 33
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       56  out of   7680     0%  
 Number of Slice Flip Flops:             57  out of  15360     0%  
 Number of 4 input LUTs:                106  out of  15360     0%  
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    173     2%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
divisor/clk_aux1                   | BUFG                   | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_aux(rst_aux1:O)                | NONE(contador/cuenta_0)| 33    |
rst                                | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.694ns (Maximum Frequency: 93.514MHz)
   Minimum input arrival time before clock: 4.235ns
   Maximum output required time after clock: 6.490ns
   Maximum combinational path delay: 6.407ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.153ns (frequency: 162.521MHz)
  Total number of paths / destination ports: 631 / 22
-------------------------------------------------------------------------
Delay:               6.153ns (Levels of Logic = 7)
  Source:            divisor/cuenta_7 (FF)
  Destination:       divisor/clk_aux (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divisor/cuenta_7 to divisor/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  divisor/cuenta_7 (divisor/cuenta_7)
     LUT4:I0->O            1   0.479   0.000  divisor/cuenta_cmp_eq0000_wg_lut<0> (divisor/cuenta_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  divisor/cuenta_cmp_eq0000_wg_cy<0> (divisor/cuenta_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  divisor/cuenta_cmp_eq0000_wg_cy<1> (divisor/cuenta_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divisor/cuenta_cmp_eq0000_wg_cy<2> (divisor/cuenta_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divisor/cuenta_cmp_eq0000_wg_cy<3> (divisor/cuenta_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          21   0.264   1.458  divisor/cuenta_cmp_eq0000_wg_cy<4> (divisor/cuenta_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.681  divisor/clk_aux_and00001 (divisor/clk_aux_and0000)
     FDE:CE                    0.524          divisor/clk_aux
    ----------------------------------------
    Total                      6.153ns (2.974ns logic, 3.179ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor/clk_aux1'
  Clock period: 10.694ns (frequency: 93.514MHz)
  Total number of paths / destination ports: 45523 / 69
-------------------------------------------------------------------------
Delay:               10.694ns (Levels of Logic = 51)
  Source:            ESTADO_FSM_FFd3 (FF)
  Destination:       contador/cuenta_31 (FF)
  Source Clock:      divisor/clk_aux1 rising
  Destination Clock: divisor/clk_aux1 rising

  Data Path: ESTADO_FSM_FFd3 to contador/cuenta_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.626   1.216  ESTADO_FSM_FFd3 (ESTADO_FSM_FFd3)
     LUT3:I0->O           12   0.479   1.009  ESTADO_Out101 (cuentaIn<0>)
     LUT3:I2->O            1   0.479   0.000  contador/Mcompar_cuenta_cmp_eq0000_lut<0>1 (contador/Mcompar_cuenta_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<0> (contador/Mcompar_cuenta_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<1> (contador/Mcompar_cuenta_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<2> (contador/Mcompar_cuenta_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<3> (contador/Mcompar_cuenta_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<4> (contador/Mcompar_cuenta_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<5> (contador/Mcompar_cuenta_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<6> (contador/Mcompar_cuenta_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<7> (contador/Mcompar_cuenta_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<8> (contador/Mcompar_cuenta_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<9> (contador/Mcompar_cuenta_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<10> (contador/Mcompar_cuenta_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<11> (contador/Mcompar_cuenta_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<12> (contador/Mcompar_cuenta_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<13> (contador/Mcompar_cuenta_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcompar_cuenta_cmp_eq0000_cy<14> (contador/Mcompar_cuenta_cmp_eq0000_cy<14>)
     MUXCY:CI->O          34   0.246   1.585  contador/Mcompar_cuenta_cmp_eq0000_cy<15> (contador/Mcompar_cuenta_cmp_eq0000_cy<15>)
     INV:I->O              1   0.479   0.681  contador/cuenta_cmp_eq0000_inv1_INV_0 (contador/cuenta_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<0> (contador/Mcount_cuenta_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<1> (contador/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<2> (contador/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<3> (contador/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<4> (contador/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<5> (contador/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<6> (contador/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<7> (contador/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<8> (contador/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<9> (contador/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<10> (contador/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<11> (contador/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  contador/Mcount_cuenta_cy<12> (contador/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<13> (contador/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<14> (contador/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<15> (contador/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<16> (contador/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<17> (contador/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<18> (contador/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<19> (contador/Mcount_cuenta_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<20> (contador/Mcount_cuenta_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<21> (contador/Mcount_cuenta_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<22> (contador/Mcount_cuenta_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<23> (contador/Mcount_cuenta_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<24> (contador/Mcount_cuenta_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<25> (contador/Mcount_cuenta_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<26> (contador/Mcount_cuenta_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<27> (contador/Mcount_cuenta_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<28> (contador/Mcount_cuenta_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  contador/Mcount_cuenta_cy<29> (contador/Mcount_cuenta_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  contador/Mcount_cuenta_cy<30> (contador/Mcount_cuenta_cy<30>)
     XORCY:CI->O           1   0.786   0.000  contador/Mcount_cuenta_xor<31> (contador/Mcount_cuenta31)
     FDCE:D                    0.176          contador/cuenta_31
    ----------------------------------------
    Total                     10.694ns (6.203ns logic, 4.491ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       divisor/clk_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to divisor/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.715   1.836  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.479   0.681  divisor/clk_aux_and00001 (divisor/clk_aux_and0000)
     FDE:CE                    0.524          divisor/clk_aux
    ----------------------------------------
    Total                      4.235ns (1.718ns logic, 2.517ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisor/clk_aux1'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              2.637ns (Levels of Logic = 3)
  Source:            button (PAD)
  Destination:       ESTADO_FSM_FFd3 (FF)
  Destination Clock: divisor/clk_aux1 rising

  Data Path: button to ESTADO_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   0.953  button_IBUF (ledB_OBUF)
     LUT4:I1->O            1   0.479   0.000  ESTADO_FSM_FFd3-In_G (N9)
     MUXF5:I1->O           1   0.314   0.000  ESTADO_FSM_FFd3-In (ESTADO_FSM_FFd3-In)
     FDC:D                     0.176          ESTADO_FSM_FFd3
    ----------------------------------------
    Total                      2.637ns (1.684ns logic, 0.953ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor/clk_aux1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.490ns (Levels of Logic = 1)
  Source:            ESTADO_FSM_FFd1 (FF)
  Destination:       led (PAD)
  Source Clock:      divisor/clk_aux1 rising

  Data Path: ESTADO_FSM_FFd1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   0.955  ESTADO_FSM_FFd1 (ESTADO_FSM_FFd1)
     OBUF:I->O                 4.909          led_OBUF (led)
    ----------------------------------------
    Total                      6.490ns (5.535ns logic, 0.955ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.407ns (Levels of Logic = 2)
  Source:            button (PAD)
  Destination:       ledB (PAD)

  Data Path: button to ledB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   0.783  button_IBUF (ledB_OBUF)
     OBUF:I->O                 4.909          ledB_OBUF (ledB)
    ----------------------------------------
    Total                      6.407ns (5.624ns logic, 0.783ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.78 secs
 
--> 


Total memory usage is 611288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

