--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 30.303 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16248 paths analyzed, 2046 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   6.809ns.
--------------------------------------------------------------------------------
Slack:                  3.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.790ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.557 - 1.541)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.CQ      Tcko                  0.518   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y94.A1      net (fanout=7)        1.050   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y94.AMUX    Tilo                  0.354   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X27Y94.B3      net (fanout=2)        0.666   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X27Y94.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X27Y104.D1     net (fanout=1)        1.226   module_1_i/axi_interconnect_1/N41
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X27Y104.C5     net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X27Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y106.C4     net (fanout=2)        0.586   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y106.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X29Y102.A2     net (fanout=1)        0.984   module_1_i/axi_interconnect_1/N58
    SLICE_X29Y102.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X26Y103.AX     net (fanout=1)        0.480   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X26Y103.CLK    Tdick                 0.031   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (1.523ns logic, 5.267ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.515 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X40Y106.SR     net (fanout=9)        1.243   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X40Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.395ns logic, 5.056ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.515 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X40Y106.SR     net (fanout=9)        1.243   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X40Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.395ns logic, 5.056ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.515 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X40Y106.SR     net (fanout=9)        1.243   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X40Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.395ns logic, 5.056ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.515 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X40Y106.SR     net (fanout=9)        1.243   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X40Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.395ns logic, 5.056ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X44Y104.SR     net (fanout=9)        1.178   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X44Y104.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.395ns logic, 4.991ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X44Y104.SR     net (fanout=9)        1.178   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X44Y104.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.395ns logic, 4.991ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X44Y104.SR     net (fanout=9)        1.178   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X44Y104.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_25
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.395ns logic, 4.991ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X44Y104.SR     net (fanout=9)        1.178   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X44Y104.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.395ns logic, 4.991ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X39Y111.SR     net (fanout=9)        1.099   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X39Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.395ns logic, 4.912ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X39Y111.SR     net (fanout=9)        1.099   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X39Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_13
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.395ns logic, 4.912ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X39Y111.SR     net (fanout=9)        1.099   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X39Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_12
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.395ns logic, 4.912ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X39Y111.SR     net (fanout=9)        1.099   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X39Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_14
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_11
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.395ns logic, 4.912ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.510 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X49Y111.SR     net (fanout=9)        1.041   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X49Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.395ns logic, 4.854ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.510 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X49Y111.SR     net (fanout=9)        1.041   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X49Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.395ns logic, 4.854ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.510 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X49Y111.SR     net (fanout=9)        1.041   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X49Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.395ns logic, 4.854ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.510 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X49Y111.SR     net (fanout=9)        1.041   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X49Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.395ns logic, 4.854ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  3.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.358ns (1.382 - 1.740)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X26Y107.D1     net (fanout=38)       1.429   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X26Y107.DMUX   Tilo                  0.387   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/M_AWVALID1
    SLICE_X26Y97.D2      net (fanout=3)        1.381   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awvalid
    SLICE_X26Y97.D       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1
    SLICE_X27Y92.B1      net (fanout=1)        1.013   module_1_i/axi_interconnect_1_M_WVALID[0]
    SLICE_X27Y92.BMUX    Tilo                  0.360   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1
    SLICE_X27Y92.A1      net (fanout=1)        0.669   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1
    SLICE_X27Y92.CLK     Tas                   0.095   module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.422ns logic, 4.492ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 6)
  Clock Path Skew:      0.021ns (1.562 - 1.541)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.CQ      Tcko                  0.518   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y94.A1      net (fanout=7)        1.050   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y94.AMUX    Tilo                  0.354   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X27Y94.B3      net (fanout=2)        0.666   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X27Y94.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X27Y104.D1     net (fanout=1)        1.226   module_1_i/axi_interconnect_1/N41
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X27Y104.C5     net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X27Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y106.C4     net (fanout=2)        0.586   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y106.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X29Y102.A2     net (fanout=1)        0.984   module_1_i/axi_interconnect_1/N58
    SLICE_X29Y102.CLK    Tas                   0.095   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (1.463ns logic, 4.787ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.167 - 0.190)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y85.BQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_1
    SLICE_X42Y86.B2      net (fanout=3)        0.842   PWM/count[1]
    SLICE_X42Y86.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X42Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X42Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X42Y89.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X42Y90.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X42Y91.AMUX    Tcina                 0.390   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X43Y91.D2      net (fanout=1)        0.661   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X43Y91.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X43Y93.A1      net (fanout=1)        0.808   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X43Y93.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X45Y88.B1      net (fanout=32)       1.563   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X45Y88.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (2.312ns logic, 3.874ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  3.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.167 - 0.190)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y85.BQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_1
    SLICE_X42Y86.B2      net (fanout=3)        0.842   PWM/count[1]
    SLICE_X42Y86.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X42Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X42Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X42Y89.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X42Y90.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X42Y91.AMUX    Tcina                 0.390   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X43Y91.D2      net (fanout=1)        0.661   PWM/count[31]_GND_7_o_add_0_OUT[20]
    SLICE_X43Y91.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X43Y93.A1      net (fanout=1)        0.808   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X43Y93.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X45Y88.A1      net (fanout=32)       1.561   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X45Y88.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (2.314ns logic, 3.872ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        0.965   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.395ns logic, 4.778ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        0.965   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.395ns logic, 4.778ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        0.965   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.395ns logic, 4.778ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (1.512 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        0.965   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.395ns logic, 4.778ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.557 - 1.541)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y90.AQ      Tcko                  0.456   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
    SLICE_X27Y94.A5      net (fanout=4)        0.576   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_rdack_i_D1
    SLICE_X27Y94.AMUX    Tilo                  0.320   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X27Y94.B3      net (fanout=2)        0.666   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X27Y94.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X27Y104.D1     net (fanout=1)        1.226   module_1_i/axi_interconnect_1/N41
    SLICE_X27Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X27Y104.C5     net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X27Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X27Y106.C4     net (fanout=2)        0.586   module_1_i/axi_interconnect_1/N39
    SLICE_X27Y106.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X29Y102.A2     net (fanout=1)        0.984   module_1_i/axi_interconnect_1/N58
    SLICE_X29Y102.A      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X26Y103.AX     net (fanout=1)        0.480   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X26Y103.CLK    Tdick                 0.031   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (1.427ns logic, 4.793ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.167 - 0.190)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y85.BQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_1
    SLICE_X42Y86.B2      net (fanout=3)        0.842   PWM/count[1]
    SLICE_X42Y86.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X42Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X42Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X42Y89.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X42Y90.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X42Y91.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X43Y91.D3      net (fanout=1)        0.499   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X43Y91.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X43Y93.A1      net (fanout=1)        0.808   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X43Y93.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X45Y88.B1      net (fanout=32)       1.563   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X45Y88.CLK     Tas                   0.093   PWM/count[15]
                                                       PWM/count_13_rstpot
                                                       PWM/count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (2.427ns logic, 3.712ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  3.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM/count_1 (FF)
  Destination:          PWM/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.167 - 0.190)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM/count_1 to PWM/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y85.BQ      Tcko                  0.456   PWM/count[3]
                                                       PWM/count_1
    SLICE_X42Y86.B2      net (fanout=3)        0.842   PWM/count[1]
    SLICE_X42Y86.COUT    Topcyb                0.657   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM/count[1]_rt.1
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X42Y87.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X42Y87.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X42Y88.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X42Y88.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X42Y89.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X42Y89.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X42Y90.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X42Y90.COUT    Tbyp                  0.117   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X42Y91.BMUX    Tcinb                 0.505   PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X43Y91.D3      net (fanout=1)        0.499   PWM/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X43Y91.D       Tilo                  0.124   PWM/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X43Y93.A1      net (fanout=1)        0.808   PWM/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X43Y93.A       Tilo                  0.124   PWM/count[31]
                                                       PWM/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X45Y88.A1      net (fanout=32)       1.561   PWM/count[31]_GND_7_o_LessThan_2_o
    SLICE_X45Y88.CLK     Tas                   0.095   PWM/count[15]
                                                       PWM/count_12_rstpot
                                                       PWM/count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (2.429ns logic, 3.710ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  3.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y107.SR     net (fanout=9)        0.911   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y107.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.395ns logic, 4.724ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  3.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.514 - 1.544)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B4     net (fanout=36)       1.193   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X27Y106.B5     net (fanout=4)        0.435   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X27Y106.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arready_mux
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y107.A2     net (fanout=71)       2.185   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y107.A      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y107.SR     net (fanout=9)        0.911   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y107.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.395ns logic, 4.724ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -4.736ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 5.239ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y80.BX      net (fanout=1)        0.483   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y80.CLK     Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.BQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y80.CX      net (fanout=1)        0.481   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y80.CLK     Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 1  Score: 4736  (Setup/Max: 0, Hold: 0, Component Switching Limit: 4736)

Constraints cover 16250 paths, 0 nets, and 2687 connections

Design statistics:
   Minimum period:   6.809ns{1}   (Maximum frequency: 146.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 23 18:40:51 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



