// Seed: 4087730299
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    output tri id_10,
    output wand id_11,
    output supply1 id_12,
    input wand id_13,
    output wire id_14
);
  wand id_16 = 1;
  always @(id_13 or 1'd0 / 1);
endmodule
macromodule module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7,
    input tri1 id_8,
    output tri0 id_9
);
  assign id_3 = 1;
  module_0(
      id_2, id_2, id_5, id_7, id_5, id_8, id_7, id_5, id_0, id_9, id_4, id_3, id_3, id_2, id_9
  );
  initial begin
    id_1 <= 1;
    assert ((1));
    id_3 = id_8;
  end
  wire id_11;
  wire id_12;
endmodule
