node:
  name: Jordan
  node:
  - doc: AHB registers
    name: AHBREGS
    node:
    - doc: Chip ID number
      field:
      - defaultVal: 13
        doc: Chip Family number
        name: CHIP_FAMILY
        offset: '31:24'
        property:
        - name: u_internal_notes
          value: Can be changed by metal mask
        sw_access: ro
      - defaultVal: 1
        doc: Chip Version number
        name: CHIP_VERSION
        offset: '23:16'
        property:
        - name: u_internal_notes
          value: Can be changed by metal mask
        sw_access: ro
      - defaultVal: 1
        doc: Chip Major Revision number
        name: CHIP_MAJOR_REVISION
        offset: '15:8'
        property:
        - name: u_internal_notes
          value: Can be changed by metal mask
        sw_access: ro
      - defaultVal: 0
        doc: Chip Minor Revision number
        name: CHIP_MINOR_REVISION
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: Can be changed by metal mask
        sw_access: ro
      name: AHBREGS_CHIP_ID_NUM
      offset: 0
      type: reg
    - type: define
      values:
      - doc: Bluetooth family
        name: CHIP_FAMILY_NB
        value: 13
      - doc: Value for Jordan
        name: CHIP_VERSION_NB
        value: 1
      - doc: Value for Jordan SV2
        name: CHIP_MAJOR_REVISION_NB
        value: 1
      - doc: Value for Jordan SV2
        name: CHIP_MINOR_REVISION_NB
        value: 0
    offset: 536870908
    type: block
  - doc: System Control
    name: SYSCTRL
    node:
    - doc: System Clock Frequency Variable
      field:
      - defaultVal: 375000
        doc: System Clock Frequency Variable
        name: CLK_FREQ_VAR
        offset: '25:4'
        sw_access: rw
      name: SYSCTRL_CLK_FREQ_VAR
      offset: 0
      type: reg
    - doc: Data Exchange Unit Status
      field:
      - defaultVal: 0
        doc: Clear OVERFLOW flag
        name: OVERFLOW_CLEAR
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: Clear the FIRST_DAP_W_FLAG
        name: FIRST_DAP_W_FLAG_CLEAR
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: First Debug access port write flag
        name: FIRST_DAP_W_FLAG
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: High when DEU_DATA register is written before been read by any bus. Clear
          via CLR_OVERFLOW action bit.
        name: OVERFLOW
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set when SBus writes the DEU_DATA, clear when the debug access port read
          the DEU_DATA register
        name: SBUS_W
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Set when the debug access port writes the DEU_DATA, clear when the SBus
          reads the DEU_DATA register.
        name: DAP_W
        offset: 0
        sw_access: ro
      name: SYSCTRL_DEU_STATUS
      offset: 4
      type: reg
    - doc: Data Exchange Unit Data
      field:
      - defaultVal: 0
        doc: Data exchange unit data
        name: DEU_DATA
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_DEU_DATA
      offset: 8
      type: reg
    - doc: Production Test Status
      field:
      - defaultVal: 0
        doc: Production Status
        name: PROD_STATUS
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: SYSCTRL_PROD_STATUS
      offset: 12
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Digital Reset Status
      field:
      - defaultVal: 0
        doc: Reset the sticky DEU reset flag
        name: DEU_RESET_FLAG_CLEAR
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky LOCKUP flag
        name: LOCKUP_RESET_FLAG_CLEAR
        offset: 11
        property:
        - name: u_internal_notes
          value: Make sure HOST_CORE_CLK_GATING_ENABLE is set
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky Watchdog time-out reset flag
        name: WATCHDOG_RESET_FLAG_CLEAR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky CM33 software reset flag
        name: CM33_SW_RESET_FLAG_CLEAR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky ACS reset flag
        name: ACS_RESET_FLAG_CLEAR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: Sticky flag that detect that a DEU reset occured
        name: DEU_RESET_FLAG
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Sticky flag that detects that a LOCKUP occurred
        name: LOCKUP_FLAG
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Sticky flag that detects that a Watchdog time-out reset occurred
        name: WATCHDOG_RESET_FLAG
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Sticky flag that detects that a CM33 software reset occurred
        name: CM33_SW_RESET_FLAG
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a ACS reset occurred
        name: ACS_RESET_FLAG
        offset: 0
        sw_access: ro
      name: SYSCTRL_DIG_RESET_STATUS
      offset: 16
      type: reg
    - doc: CM33 Loop Cache Configuration
      field:
      - defaultVal: 0
        doc: CM33 loop cache enable
        name: ENABLE
        offset: 0
        property:
        - name: u_internal_notes
          value: The loop cache should only be disabled for testing purposes
        sw_access: rw
      name: SYSCTRL_CM33_LOOP_CACHE_CFG
      offset: 20
      type: reg
    - doc: MRAM Cache Configuration
      field:
      - defaultVal: 0
        doc: Connect MRAM cache SRAM instances to MBIST
        name: MBIST_ENABLE
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Set MRAM cache content to be invalid
        name: VALID_RESET
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Set MRAM cache content to be valid
        name: VALID_SET
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: MRAM data prefetch priority configuration
        name: PREFETCH_PRIORITY
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: MRAM data prefetch enable
        name: DATA_PREFETCH
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: MRAM instruction prefetch enable
        name: INSTR_PREFETCH
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: MRAM cache mode
        name: MODE
        offset: '3:2'
        sw_access: rw
      - defaultVal: 0
        doc: MRAM cache content valid flag
        name: VALID_FLAG
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: MRAM cache enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: SYSCTRL_MRAM_CACHE_CFG
      offset: 24
      type: reg
    - doc: Memory Arbiter Configuration
      field:
      - defaultVal: 3
        doc: DSP maximum wait cycles configuration
        name: DSP_MAX_WAIT
        offset: '9:8'
        sw_access: rw
      - defaultVal: 3
        doc: DMA maximum wait cycles configuration
        name: DMA_MAX_WAIT
        offset: '7:6'
        sw_access: rw
      - defaultVal: 3
        doc: Arm Cortex-M33 maximum wait cycles configuration
        name: CM33_MAX_WAIT
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: DSP memory priority mode configuration
        name: DSP_PRIORITY_MODE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DSP memory priority order configuration
        name: DSP_PRIORITY_ORDER
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Arm Cortex-M33 and DSP/NNA memory priority order configuration
        name: PRIORITY_ORDER
        offset: 0
        sw_access: rw
      name: SYSCTRL_MEM_ARBITER_CFG
      offset: 28
      type: reg
    - doc: Memory and Peripheral Access Error Flags
      field:
      - defaultVal: 0
        doc: Write a 1 to clear all RF access error flags
        name: RF_ERROR_CLEAR
        offset: 19
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to clear all memory and peripheral access error flags
        name: MEM_PERIPH_ERROR_CLEAR
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to clear all non-secure access error flags except the one of
          the Arm Cortex-M33
        name: OTHER_NS_ERROR_CLEAR
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to clear the Arm Cortex-M33 access error flags
        name: CM33_ERROR_CLEAR
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Internal RF access error flag
        name: RF_INT_ERROR
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Arm Cortex-M33 or DMA RF access error flag
        name: RF_CM33_DMA_ERROR
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: GPIO source non-secure access error flag
        name: GPIO_NS_ERROR
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: DMA peripheral access error flag
        name: DMA_PERIPH_ERROR
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: DMA memory access error flag
        name: DMA_MEM_ERROR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: MRAM copier memory access error flag
        name: MRAM_COPIER_MEM_ERROR
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: CC312 memory access error flag
        name: CC312_MEM_ERROR
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Baseband non-secure access error flag
        name: BB_NS_ERROR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: DMA security access error flag
        name: DMA_NS_ERROR
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: MRAM copier non-secure access error flag
        name: MRAM_COPIER_NS_ERROR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: NNA non-secure access error flag
        name: NNA_NS_ERROR
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: DSP non-secure access error flag
        name: DSP_NS_ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: CC312 non-secure access error flag
        name: CC312_NS_ERROR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Arm Cortex-M33 write to CC312 error flag
        name: CM33_CC312_WR_ERROR
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Arm Cortex-M33 non-secure access error flag
        name: CM33_NS_ERROR
        offset: 0
        sw_access: ro
      name: SYSCTRL_ACCESS_ERROR
      offset: 32
      type: reg
    - doc: Wake-up Restore Address in Unpacked 32-bit Format
      field:
      - defaultVal: 0
        doc: Wake-up restore address in unpacked 32-bit format.
        name: WAKEUP_ADDR
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_WAKEUP_ADDR
      offset: 36
      type: reg
    - doc: Wake-up Restore Address in Packed 7-bit Format
      field:
      - defaultVal: 0
        doc: Wake-up restore address in packed 8-bit format. When written, SYSCTRL_WAKEUP_ADDR
          is updated.
        name: WAKEUP_ADDR_PACKED
        offset: '7:0'
        sw_access: rw
      name: SYSCTRL_WAKEUP_ADDR_PACKED
      offset: 40
      type: reg
    - doc: Memory Timing Configuration
      field:
      - defaultVal: 1
        doc: CryptoCell RAM 768x64 write margin adjustment
        name: RAM_CC312_WM
        offset: 27
        sw_access: rw
      - defaultVal: 1
        doc: CryptoCell RAM 768x64 read margin adjustment
        name: RAM_CC312_RM
        offset: 26
        sw_access: rw
      - defaultVal: 1
        doc: CryptoCell RAM 768x64 read/write margin adjustment
        name: RAM_CC312_RWM
        offset: '25:24'
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x72 write margin adjustment
        name: RAM_CACHE_72_WM
        offset: 23
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x72 read margin adjustment
        name: RAM_CACHE_72_RM
        offset: 22
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x72 read/write margin adjustment
        name: RAM_CACHE_72_RWM
        offset: '21:20'
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x8 write margin adjustment
        name: RAM_CACHE_8_WM
        offset: 19
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x8 read margin adjustment
        name: RAM_CACHE_8_RM
        offset: 18
        sw_access: rw
      - defaultVal: 1
        doc: MRAM cache RAM 1024x8 read/write margin adjustment
        name: RAM_CACHE_8_RWM
        offset: '17:16'
        sw_access: rw
      - defaultVal: 1
        doc: All RAM 1024x32 except DRAM0-2 write margin adjustment
        name: RAM_OTHERS_WM
        offset: 15
        sw_access: rw
      - defaultVal: 1
        doc: All RAM 1024x32 except DRAM0-2 read margin adjustment
        name: RAM_OTHERS_RM
        offset: 14
        sw_access: rw
      - defaultVal: 1
        doc: All RAM 1024x32 except DRAM0-2 read/write margin adjustment
        name: RAM_OTHERS_RWM
        offset: '13:12'
        sw_access: rw
      - defaultVal: 1
        doc: DRAM0-1 1024x32 write margin adjustment
        name: RAM_DRAM01_WM
        offset: 11
        sw_access: rw
      - defaultVal: 1
        doc: DRAM0-1 1024x32 read margin adjustment
        name: RAM_DRAM01_RM
        offset: 10
        sw_access: rw
      - defaultVal: 1
        doc: DRAM0-1 1024x32 read/write margin adjustment
        name: RAM_DRAM01_RWM
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: ROM Wordline pulse width only configuration
        name: ROM_WL
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: ROM Sense-Amp timing and Wordline pulse width configuration
        name: ROM_SAWL
        offset: '1:0'
        sw_access: rw
      name: SYSCTRL_MEM_TIMING_CFG
      offset: 44
      type: reg
    - doc: RF Power Configuration
      field:
      - defaultVal: 0
        doc: RF digital access
        name: DIG_ACCESS
        offset: 9
        property:
        - name: u_internal_notes
          value: Access bit can only be set when RF_POWER_ENABLE, RF_MISC_ENABLE and
            RF_DIG_ENABLE are set
        sw_access: rw
      - defaultVal: 0
        doc: RF digital power LDO enable
        name: DIG_LDO_ENABLE
        offset: 8
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_DIG_ACCESS bit is reset automatically when this field is reset
        sw_access: rw
      - defaultVal: 0
        doc: RF digital power reference voltage enable
        name: DIG_VREF_ENABLE
        offset: 7
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_DIG_ACCESS bit is reset automatically when this field is reset
        sw_access: rw
      - defaultVal: 0
        doc: RF MISC access
        name: MISC_ACCESS
        offset: 6
        property:
        - name: u_internal_notes
          value: Access bit can only be set when RF_POWER_ENABLE and RF_MISC_ENABLE
            are set
        sw_access: rw
      - defaultVal: 0
        doc: RF MISC power LDO enable
        name: MISC_LDO_ENABLE
        offset: 5
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_MISC_ACCESS and RF_DIG_ACCESS bits are reset automatically when
            this field is reset
        sw_access: rw
      - defaultVal: 0
        doc: RF MISC power reference voltage enable
        name: MISC_VREF_ENABLE
        offset: 4
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_MISC_ACCESS and RF_DIG_ACCESS bits are reset automatically when
            this field is reset
        sw_access: rw
      - defaultVal: 0
        doc: RF LDOs biasing current enable
        name: PTAT_ENABLE
        offset: 3
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_MISC_ACCESS and RF_DIG_ACCESS bits are reset automatically when
            this field is reset
        sw_access: rw
      - defaultVal: 0
        doc: RF internal bandgap enable
        name: BANDGAP_ENABLE
        offset: 2
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_MISC_ACCESS and RF_DIG_ACCESS bits are reset automatically when
            this field is reset
        sw_access: rw
      - defaultVal: 1
        doc: RF reference bandgap current selection
        name: BANDGAP_SOURCE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RF power supplies ready control
        name: SUPPLY_READY
        offset: 0
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: RF_MISC_ACCESS and RF_DIG_ACCESS bits are reset automatically when
            this field is reset
        sw_access: rw
      name: SYSCTRL_RF_POWER_CFG
      offset: 48
      type: reg
    - doc: RF GPIO, Bandgap and XTAL Status
      field:
      - defaultVal: 0
        doc: RF XTAL 48 MHz status
        name: XTAL_READY
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: RF bandgap status
        name: BANDGAP_READY
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: RF GPIO9-0 read data
        name: GPIO_DATA
        offset: '9:0'
        sw_access: ro
      name: SYSCTRL_RF_GPIO_STATUS
      offset: 52
      type: reg
    - doc: RF XTAL 48 MHz Configuration
      field:
      - defaultVal: 1
        doc: XTAL disable
        name: XO_E_B
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Force osc_ptat_start_b high
        name: OSC_PTAT_START
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Decrease the PTAT (bit 0) and oscillator (bit 1) currents
        name: PTAT_LP
        offset: '22:21'
        sw_access: rw
      - defaultVal: 2
        doc: Select the gain of the buffer
        name: BUFFER_GAIN
        offset: '20:19'
        sw_access: rw
      - defaultVal: 12
        doc: Select the gain Kp of the amplitude PTAT loop
        name: XTAL_AMP
        offset: '18:15'
        sw_access: rw
      - defaultVal: 0
        doc: Decrease the threshold of the internal amplitude detector
        name: LOW_CLK_READY_TH
        offset: 14
        sw_access: rw
      - defaultVal: 2
        doc: Select the current before amplitude stabilization but after starting-up
          in active transistors of the core oscillator
        name: AFTERSTARTUP_CURR_SEL
        offset: '13:12'
        sw_access: rw
      - defaultVal: 2
        doc: Select the start-up current in active transistors of the core oscillator
        name: STARTUP_CURR_SEL
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Invert digital clock
        name: INV_CLK_DIG
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Invert PLL clock
        name: INV_CLK_PLL
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Force output clocks on clk_pll, clk_dig, and clk_out
        name: FORCE_CLK_READY
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output clock driving the external IP
        name: CLK_OUT_E_B
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output clock driving the PLL
        name: CLK_PLL_E_B
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output clock driving digital blocks
        name: CLK_DIG_E_B
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Disable the XTAL buffer
        name: BUFF_E_B
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Use fast_h settings
        name: FAST_H_MODE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Reduce bias current in the clock buffer
        name: LP_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Use xtal_p and  xtal_n inputs as external clock input
        name: EXT_CLK_MODE
        offset: 0
        sw_access: rw
      name: SYSCTRL_RF_XTAL_CTRL
      offset: 56
      type: reg
    - doc: RF XTAL 48 MHz Frequency Trimming Configuration
      field:
      - defaultVal: 2
        doc: RF XTAL 48 MHz frequency trimming reduction step time
        name: REDUCTION_STEP
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: RF XTAL 48 MHz frequency trimming reduction stabilization time after
          trimming has been restored in us
        name: REDUCTION_STABILIZATION
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Maximum RF XTAL 48 MHz frequency trimming reduction
        name: REDUCTION_MAX
        offset: '14:8'
        sw_access: rw
      - defaultVal: 80
        doc: RF XTAL 48 MHz frequency trimming
        name: FREQ_TRIM
        offset: '7:0'
        sw_access: rw
      name: SYSCTRL_RF_XTAL_FREQ_TRIM_CFG
      offset: 60
      type: reg
    - doc: RF XTAL 48 MHz Frequency Trimming Reduction Time
      field:
      - defaultVal: 0
        doc: Duration of RF XTAL 48 MHz frequency trimming reduction in us
        name: REDUCTION_TIME
        offset: '23:0'
        sw_access: rw
      name: SYSCTRL_RF_XTAL_FREQ_TRIM_TIME
      offset: 64
      type: reg
    - doc: RF XTAL 48 MHz Frequency Trimming Reduction Control
      field:
      - defaultVal: 0
        doc: Amount of RF XTAL 48 MHz frequency trimming reduction currently used
        name: REDUCTION_USED
        offset: '14:8'
        sw_access: ro
      - defaultVal: 0
        doc: RF XTAL 48 MHz frequency trimming reduction mechanism enabled status
        name: REDUCTION_STATUS
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Disable RF XTAL 48 MHz frequency trimming reduction
        name: REDUCTION_DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable RF XTAL 48 MHz frequency trimming reduction
        name: REDUCTION_ENABLE
        offset: 0
        sw_access: wo
      name: SYSCTRL_RF_XTAL_FREQ_TRIM_CTRL
      offset: 68
      type: reg
    - doc: RF Misc and DIG Power Domain Control
      field:
      - defaultVal: 75
        doc: Tuning for the reference voltage of the DIG power domain LDO
        name: DIG_LDO_VREF_TUNE
        offset: '30:24'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation of the DIG LDO
        name: DIG_LDO_TUNE_ISTAB
        offset: '23:22'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the Miller compensation of the DIG LDO
        name: DIG_LDO_TUNE_IBIAS
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the biasing current of the DIG LDO
        name: DIG_LDO_TUNE_CM
        offset: '19:18'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current of the DIG LDO
        name: DIG_LDO_TUNE_RM
        offset: '17:16'
        sw_access: rw
      - defaultVal: 75
        doc: Tuning for the reference voltage of the MISC power domain LDO
        name: MISC_LDO_VREF_TUNE
        offset: '14:8'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation of the MISC LDO
        name: MISC_LDO_TUNE_ISTAB
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the Miller compensation of the MISC LDO
        name: MISC_LDO_TUNE_IBIAS
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the biasing current of the MISC LDO
        name: MISC_LDO_TUNE_CM
        offset: '3:2'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current of the MISC LDO
        name: MISC_LDO_TUNE_RM
        offset: '1:0'
        sw_access: rw
      name: SYSCTRL_RF_LDO_CTRL
      offset: 72
      type: reg
    - doc: RF LDO Short Ballast
      field:
      - defaultVal: 0
        doc: Status of the shorting of the MISC and DIG LDO outputs
        hw_access: wo
        name: ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        - name: rwpair
          value: WR_ENABLE
        sw_access: ro
      - defaultVal: 0
        doc: Short the MISC and DIG LDO outputs to VDDLDO
        hw_access: ro
        name: WR_ENABLE
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: SYSCTRL_RF_LDO_SHORT
      offset: 76
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Asynchronous Interrupts Configuration
      field:
      - defaultVal: 0
        doc: Asynchronous interrupts sampling clock
        name: SAMPLING_CLK
        offset: 0
        sw_access: rw
      name: SYSCTRL_ASYNC_IRQ_CFG
      offset: 80
      type: reg
    - doc: Non-Secure code access RAM configuration
      field:
      - defaultVal: 0
        doc: Allow Non-Secure to access P1RAM01
        name: P1RAM01
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access P0RAM67
        name: P0RAM67
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access P0RAM45
        name: P0RAM45
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access P0RAM23
        name: P0RAM23
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access P0RAM01
        name: P0RAM01
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access BRAM23
        name: BRAM23
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access BRAM01
        name: BRAM01
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access ARAM67
        name: ARAM67
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access ARAM45
        name: ARAM45
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access ARAM23
        name: ARAM23
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access ARAM01
        name: ARAM01
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM78
        name: DRAM78
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM56
        name: DRAM56
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM4
        name: DRAM4
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM3
        name: DRAM3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM2
        name: DRAM2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure to access DRAM01
        name: DRAM01
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access BB_DRAM12
        name: BB_DRAM12
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access BB_DRAM0
        name: BB_DRAM0
        offset: 0
        sw_access: rw
      name: SYSCTRL_NS_ACCESS_RAM_CFG
      offset: 84
      type: reg
    - doc: Non-Secure code access peripherals configuration
      field:
      - defaultVal: 0
        doc: Allow Non-Secure code to access the RF
        name: RF
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the TOF
        name: TOF
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the NFMI
        name: NFMI
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the LSAD config
        name: LSAD
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the ACS
        name: ACS
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the DMIC and OD
        name: AUDIO
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the ASRC
        name: ASRC
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the Audio Sink Clock Counters
        name: AUDIOSINK
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the CRC
        name: CRC
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the PCM[0:0]
        name: PCM
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the PWM
        name: PWM
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the I3C[0:0]
        name: I3C
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the I2C[0:0]
        name: I2C
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the UART[1:0]
        name: UART
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the SPI[1:0]
        name: SPI
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the Timer[3:0]
        name: TIMER
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the Watchdog
        name: WATCHDOG
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the clock config
        name: CLK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the SYSCTRL
        name: SYSCTRL
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the NMI
        name: NMI
        offset: 0
        sw_access: rw
      name: SYSCTRL_NS_ACCESS_PERIPH_CFG0
      offset: 88
      type: reg
    - doc: Non-Secure code access peripherals configuration
      field:
      - defaultVal: 0
        doc: Allow Non-Secure code to access the BB
        name: BB
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the MRAM_IF
        name: MRAM_IF
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the NNA
        name: NNA
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the DSP
        name: DSP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Allow Non-Secure code to access the DMA[11:0]
        name: DMA
        offset: '11:0'
        sw_access: rw
      name: SYSCTRL_NS_ACCESS_PERIPH_CFG1
      offset: 92
      type: reg
    - doc: CryptoCell Control
      field:
      - defaultVal: 0
        doc: CryptoCell enable status
        hw_access: wo
        name: STATUS
        offset: 0
        property:
        - name: rwpair
          value: ENABLE
        sw_access: ro
      - defaultVal: 0
        doc: CryptoCell enable
        hw_access: ro
        name: ENABLE
        offset: 0
        sw_access: wo
      name: SYSCTRL_CRYPTOCELL_CTRL
      offset: 96
      type: reg
    - doc: CryptoCell Always On block ICV owned DCU_EN [31:0] state
      field:
      - defaultVal: 0
        doc: Always On ICV governed dcu_en0 general purpose bits
        name: CC_DCU_EN_ICV_GP
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed energy harversting signature. Majority of the
          bis must be set to confirm the state.
        name: CC_DCU_EN_ICV_EH
        offset: '30:28'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed production state identifier
        name: CC_DCU_EN_ICV_PRDSTATE
        offset: '27:25'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed test control configuration access control. Majority
          of the bits must be set to enable the feature
        name: CC_DCU_EN_ICV_TCTRL_ACC
        offset: '24:22'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV reserved 1
        name: CC_DCU_EN_ICV_RESERVED1
        offset: '21:19'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV reserved 0
        name: CC_DCU_EN_ICV_RESERVED0
        offset: '18:16'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed secure reset enable. If any of these bits are
          set and the part is in SE state, the cc312_top is reset
        name: CC_DCU_EN_ICV_SEC_RST
        offset: '15:13'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed CM33 secure non-intrusive debug enable control.
          Majority of the bits must be set to enable the feature
        name: CC_DCU_EN_ICV_SPINDEN
        offset: '12:10'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed CM33 secure intrusive debug enable control. Majority
          of the bits must be set to enable the feature
        name: CC_DCU_EN_ICV_SPIDEN
        offset: '9:7'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed CM33 non-intrusive debug enable control. Majority
          of the bits must be set to enable the feature
        name: CC_DCU_EN_ICV_NIDEN
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed CM33 debug enable control. Majority of the bits
          must be set to enable the feature
        name: CC_DCU_EN_ICV_DBGEN
        offset: '3:1'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV governed secure reset mask used in FW
        name: CC_DCU_EN_ICV_SEC_RST_MASK
        offset: 0
        sw_access: ro
      name: SYSCTRL_CC_DCU_EN0
      offset: 100
      type: reg
    - doc: CryptoCell Always On block OEM owned DCU_EN [63:32] state
      field:
      - defaultVal: 0
        doc: Always On OEM governed dcu_en1 general purpose bits
        name: CC_DCU_EN_OEM_GP
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed secure reset enable. If any of these bits are
          set and the part is in SE state, the cc312_top is reset
        name: CC_DCU_EN_OEM_SEC_RST
        offset: '15:13'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 secure non-intrusive debug enable control.
          Majority of the bits must be set to enable the feature
        name: CC_DCU_EN_OEM_SPINDEN
        offset: '12:10'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 secure intrusive debug enable control. Majority
          of the bits must be set to enable the feature
        name: CC_DCU_EN_OEM_SPIDEN
        offset: '9:7'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 non-intrusive debug enable control. Majority
          of the bits must be set to enable the feature
        name: CC_DCU_EN_OEM_NIDEN
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 debug enable control. Majority of the bits
          must be set to enable the feature
        name: CC_DCU_EN_OEM_DBGEN
        offset: '3:1'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM allocated reserved bit (unused)
        name: CC_DCU_EN_OEM_RESERVED
        offset: 0
        sw_access: ro
      name: SYSCTRL_CC_DCU_EN1
      offset: 104
      type: reg
    - doc: CryptoCell Always On block ICV owned DCU_EN [95:64] state
      field:
      - defaultVal: 0
        doc: Always On block DCU_EN2 state
        name: CC_DCU_EN2
        offset: '31:0'
        sw_access: ro
      name: SYSCTRL_CC_DCU_EN2
      offset: 108
      type: reg
    - doc: CryptoCell Always On block OEM owned  DCU_EN [127:96] state
      field:
      - defaultVal: 0
        doc: Always On block DCU_EN3 state
        name: CC_DCU_EN3
        offset: '31:0'
        sw_access: ro
      name: SYSCTRL_CC_DCU_EN3
      offset: 112
      type: reg
    - doc: CryptoCell Always On block ICV owned DCU_LOCK [31:0] state
      field:
      - defaultVal: 0
        doc: Always On dcu_en0 general purpose bits lock. All bits must be locked
          to assure that the state is locked
        name: CC_DCU_LOCK_ICV_GP
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Always On energy harvesting signature lock. All bits must be locked to
          assure that the state is locked
        name: CC_DCU_LOCK_ICV_EH
        offset: '30:28'
        sw_access: ro
      - defaultVal: 0
        doc: Always On production state identifier lock. All bits must be locked to
          assure that the state is locked
        name: CC_DCU_LOCK_ICV_PRDSTATE
        offset: '27:25'
        sw_access: ro
      - defaultVal: 0
        doc: Always On test control configuration access control lock. All bits must
          be locked to assure that the state is locked
        name: CC_DCU_LOCK_ICV_TCTRL_ACC
        offset: '24:22'
        sw_access: ro
      - defaultVal: 0
        doc: Always On reserved 1
        name: CC_DCU_LOCK_ICV_RESERVED1
        offset: '21:19'
        sw_access: ro
      - defaultVal: 0
        doc: Always On reserved 0
        name: CC_DCU_LOCK_ICV_RESERVED0
        offset: '18:16'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV secure reset enable lock. All bits must be locked to assure
          that the state is locked
        name: CC_DCU_LOCK_ICV_SEC_RST
        offset: '15:13'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV CM33 secure non-intrusive debug enable control lock. All
          bits must be locked to assure that the state is locked
        name: CC_DCU_LOCK_ICV_SPINDEN
        offset: '12:10'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV CM33 secure intrusive debug enable control lock. All bits
          must be locked to assure that the state is locked
        name: CC_DCU_LOCK_ICV_SPIDEN
        offset: '9:7'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV CM33 non-intrusive debug enable control lock. All bits
          must be locked to assure that the state is locked
        name: CC_DCU_LOCK_ICV_NIDEN
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV CM33 debug enable control lock. All bits must be locked
          to assure that the state is locked
        name: CC_DCU_LOCK_ICV_DBGEN
        offset: '3:1'
        sw_access: ro
      - defaultVal: 0
        doc: Always On ICV secure reset mask lock
        name: CC_DCU_LOCK_ICV_SEC_RST_MASK
        offset: 0
        sw_access: ro
      name: SYSCTRL_CC_DCU_LOCK0
      offset: 116
      type: reg
    - doc: CryptoCell Always On block OEM owned DCU_LOCK [63:32] state
      field:
      - defaultVal: 0
        doc: Always On OEM governed dcu_en1 general purpose bits lock
        name: CC_DCU_LOCK_OEM_GP
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed secure reset lock. All bits must be locked to
          assure that the state is locked
        name: CC_DCU_LOCK_OEM_SEC_RST
        offset: '15:13'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 secure non-intrusive debug enable control
          lock.  All bits must be locked to assure that the state is locked
        name: CC_DCU_LOCK_OEM_SPINDEN
        offset: '12:10'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 secure intrusive debug enable control lock.
          All bits must be locked to assure that the state is locked
        name: CC_DCU_LOCK_OEM_SPIDEN
        offset: '9:7'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 non-intrusive debug enable control lock.
          All bits must be locked to assure that the state is locked
        name: CC_DCU_LOCK_OEM_NIDEN
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM governed CM33 debug enable control lock. All bits must
          be locked to assure that the state is locked
        name: CC_DCU_LOCK_OEM_DBGEN
        offset: '3:1'
        sw_access: ro
      - defaultVal: 0
        doc: Always On OEM allocated reserved bit (unused)
        name: CC_DCU_LOCK_OEM_RESERVED
        offset: 0
        sw_access: ro
      name: SYSCTRL_CC_DCU_LOCK1
      offset: 120
      type: reg
    - doc: CryptoCell Always On block ICV owned DCU_LOCK [95:64] state
      field:
      - defaultVal: 0
        doc: Always On block DCU_LOCK2 state
        name: CC_DCU_LOCK2
        offset: '31:0'
        sw_access: ro
      name: SYSCTRL_CC_DCU_LOCK2
      offset: 124
      type: reg
    - doc: CryptoCell Always On block OEM owned DCU_LOCK [127:96] state
      field:
      - defaultVal: 0
        doc: Always On block DCU_LOCK3 state
        name: CC_DCU_LOCK3
        offset: '31:0'
        sw_access: ro
      name: SYSCTRL_CC_DCU_LOCK3
      offset: 128
      type: reg
    - doc: CryptoCell Always On block various status fields
      field:
      - defaultVal: 0
        doc: Always On block secure debug reset status
        name: CC_SEC_DEBUG_RESET
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host AES DFA lock status
        name: CC_HOST_DFA_ENABLE_LOCK
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host AES DFA status
        name: CC_HOST_FORCE_DFA_ENABLE
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Always On block HUK reset mechanism configuration status
        name: CC_RESET_UPON_DEBUG_DISABLE
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host icv rma bit in NVM lock status
        name: CC_HOST_ICV_RMA_LOCK
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host OEM code encryption key lock status
        name: CC_HOST_KCE_LOCK
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host OEM provisioning key lock status
        name: CC_HOST_KCP_LOCK
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host ICV code encryption key lock status
        name: CC_HOST_KCEICV_LOCK
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host ICV provisioning key lock status
        name: CC_HOST_KPICV_LOCK
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Always On block host fatal error flag
        name: CC_HOST_FATAL_ERR
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Always On block APB filtering privileged access configuration lock
        name: CC_APB_ONLY_PRIV_ACCESS_LOCK
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Always On block APB filtering privileged access configuration
        name: CC_APB_ONLY_PRIV_ACCESS
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Always On block APB filtering secure access configuration lock
        name: CC_APB_ONLY_SEC_ACCESS_LOCK
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Always On block APB filtering secure access configuration
        name: CC_APB_ONLY_SEC_ACCESS
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Always On block GPPC register
        name: CC_GPPC
        offset: '11:4'
        sw_access: ro
      - defaultVal: 0
        doc: Always On block life cycle state valid
        name: CC_LCS_VALID
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Always On block life cycle state
        name: CC_LCS
        offset: '2:0'
        sw_access: ro
      name: SYSCTRL_CC_STATUS
      offset: 132
      type: reg
    - doc: CryptoCell always on block debug features control
      field:
      - defaultVal: 0
        doc: Always On block OEM governed DCU_EN bits fault status allocated for enabling
          SEC_RST operation
        name: CC_OEM_SEC_RST_ALL
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM governed DCU_EN bits fault status allocated for enabling
          SPINDEN operation
        name: CC_OEM_SPINDEN_ALL
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM governed DCU_EN bits fault status allocated for enabling
          SPIDEN operation
        name: CC_OEM_SPIDEN_ALL
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM governed DCU_EN bits fault status allocated for enabling
          NIDEN operation
        name: CC_OEM_NIDEN_ALL
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM governed DCU_EN bits fault status allocated for enabling
          DBGEN operation
        name: CC_OEM_DBGEN_ALL
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: Always On block DCU_EN bits fault status allocated for enabling ENERGY_HARVESTING
          operation
        name: CC_ENERGY_HARVESTING_ALL
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Always On block DCU_EN bits fault status allocated for enabling PROD_STATUS
          operation
        name: CC_PROD_STATUS_ALL
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Always On block DCU_EN bits fault status allocated for enabling TCTRL_ACC
          operation
        name: CC_TCTRL_ACC_ALL
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Always On block DCU_EN bits fault status allocated for enabling RESERVED1
          operation
        name: CC_RESERVED1_ALL
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Always On block DCU_EN bits fault status allocated for enabling RESERVED0
          operation
        name: CC_RESERVED0_ALL
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV governed DCU_EN bits fault status allocated for enabling
          SEC_RST operation
        name: CC_ICV_SEC_RST_ALL
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV governed DCU_EN bits fault status allocated for enabling
          SPINDEN operation
        name: CC_ICV_SPINDEN_ALL
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV governed DCU_EN bits fault status allocated for enabling
          SPIDEN operation
        name: CC_ICV_SPIDEN_ALL
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV governed DCU_EN bits fault status allocated for enabling
          NIDEN operation
        name: CC_ICV_NIDEN_ALL
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV governed DCU_EN bits fault status allocated for enabling
          DBGEN operation
        name: CC_ICV_DBGEN_ALL
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM SPINDEN status as the result of the majority check
          and production state confirmation
        name: CC_OEM_SPINDEN
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM SPIDEN status as the result of the majority check
          and production state confirmation
        name: CC_OEM_SPIDEN
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM NIDEN status as the result of the majority check
          and production state confirmation
        name: CC_OEM_NIDEN
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Always On block OEM DBGEN status as the result of the majority check
          and production state confirmation
        name: CC_OEM_DBGEN
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Always On block Energy Harvesting status as the result of majority check
        name: CC_ENERGY_HARVESTING
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Always On block Production Status as the result of majority check
        name: CC_PROD_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Always On block TCTRL_ACC status as the result of the majority check
          and production state confirmation
        name: CC_TCTRL_ACC
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block RESERVED1 status as the result of the majority check
          and production state confirmation
        name: CC_RESERVED1
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block RESERVED0 status as the result of the majority check
          and production state confirmation
        name: CC_RESERVED0
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV or OEM SEC_RST status as the result of any bit being
          set.
        name: CC_SEC_RST
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV SPINDEN status as the result of the majority check
          and production state confirmation
        name: CC_ICV_SPINDEN
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV SPIDEN status as the result of the majority check
          and production state confirmation
        name: CC_ICV_SPIDEN
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV NIDEN status as the result of the majority check
          and production state confirmation
        name: CC_ICV_NIDEN
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Always On block ICV DBGEN status as the result of the majority check
          and production state confirmation
        name: CC_ICV_DBGEN
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: SYSCTRL_CC_FEATURES_CTRL
      offset: 136
      type: reg
    - doc: MBIST selection of the memory interface that have access to the BUS
      field:
      - defaultVal: 0
        doc: Reset MBIST structure
        name: RESET
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: MBIST
        name: ENABLE
        offset: 0
        sw_access: rw
      name: SYSCTRL_MBIST_CFG
      offset: 140
      type: reg
    - doc: MBIST offset address
      field:
      - defaultVal: 0
        doc: Offset address added to the MBIST memory address
        name: OFFSET_ADDR
        offset: '29:12'
        sw_access: rw
      name: SYSCTRL_MBIST_ADDR
      offset: 144
      type: reg
    - doc: MBIST write data
      field:
      - defaultVal: 0
        doc: Command for the mission control
        name: CMD
        offset: '31:30'
        sw_access: rw
      - defaultVal: 0
        doc: Data to shift out
        name: WR_DATA
        offset: '29:0'
        sw_access: rw
      name: SYSCTRL_MBIST_WRITE_DATA
      offset: 148
      type: reg
    - doc: MBIST read data
      field:
      - defaultVal: 1
        doc: Status of data
        name: STATUS
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Data shifted in
        name: RD_DATA
        offset: '29:0'
        sw_access: ro
      name: SYSCTRL_MBIST_READ_DATA
      offset: 152
      type: reg
    - doc: MBIST wait cycle counter
      field:
      - defaultVal: 0
        doc: Read actual value of counter
        hw_access: wo
        name: NBR_CYCLES_RD
        offset: '17:0'
        property:
        - name: rwpair
          value: NBR_CYCLES_WR
        sw_access: ro
      - defaultVal: 0
        doc: Load counter
        hw_access: ro
        name: NBR_CYCLES_WR
        offset: '17:0'
        sw_access: wo
      name: SYSCTRL_MBIST_WAIT_CNT
      offset: 156
      type: reg
    - doc: Activity Counters Control
      field:
      - defaultVal: 0
        doc: Activity counters status bit
        name: CNT_STATUS
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Clear activity counters
        name: CNT_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Stop activity counters
        name: CNT_STOP
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Start activity counters
        name: CNT_START
        offset: 0
        sw_access: wo
      name: SYSCTRL_CNT_CTRL
      offset: 160
      type: reg
    - doc: System Clock Counter Value
      field:
      - defaultVal: 0
        doc: System clock counter value
        name: SYSCLK_CNT
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_SYSCLK_CNT
      offset: 164
      type: reg
    - doc: CM33 Activity Counter Value
      field:
      - defaultVal: 0
        doc: CM33 activity counter value
        name: CM33_CNT
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_CM33_CNT
      offset: 168
      type: reg
    - doc: MRAM Read Access Counter Value
      field:
      - defaultVal: 0
        doc: MRAM read access counter value
        name: MRAM_READ_CNT
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_MRAM_READ_CNT
      offset: 172
      type: reg
    - doc: DSP[1:0] Activity Counter Value
      field:
      - defaultVal: 0
        doc: DSP activity counter value
        name: DSP_CNT
        offset: '31:0'
        sw_access: rw
      name: SYSCTRL_DSP_CNT%d
      offset: 176
      property:
      - name: count
        value: 2
      type: reg
    - doc: Activity Counters Configuration
      field:
      - defaultVal: 0
        doc: Activity counter configuration
        name: CNT_CFG
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: SYSCTRL_CNT_CFG
      offset: 184
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: CM33 FCLK Configuration
      field:
      - defaultVal: 0
        doc: CM33 FCLK additional clock for IRQ detection
        name: CM33_ADDED_CLK
        offset: '2:1'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: CM33 FCLK source while in WFI mode
        name: CM33_WFI_FCLK
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: SYSCTRL_CM33_FCLK_CFG
      offset: 188
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: DC-DC automatic LDO force mode control
      field:
      - defaultVal: 0
        doc: DC-DC automatic LDO force mode status
        name: STATUS
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: DC-DC automatic LDO force mode enable
        name: ENABLE
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC return to buck mode delay in SLOWCLK_DIV128 periods (typically
          128 us) after VBAT rises above the threshold
        name: BUCK_TURN_ON_DELAY
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC LSAD VBAT/3 measurement threshold voltage (LDO mode will be forced
          below this threshold)
        name: LSAD_VBAT_THRESHOLD
        offset: '13:0'
        sw_access: rw
      name: SYSCTRL_DCDC_AUTO_LDO_CTRL
      offset: 192
      type: reg
    - doc: MRAM Boost Configuration
      field:
      - defaultVal: 0
        doc: DC-DC inductor current boost during MRAM sequential word erasing or writing
          (uses DCDC_ICH_TRIM_BOOST instead of DCDC_ICHF_TRIM in ACS_DCDC_CTRL)
        name: SEQ_WORD_ERASE_WRITE_DCDC_BOOST
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Charge pump clock frequency boost during MRAM sequential word erasing
          or writing (bypasses CP_PRESCALE in CLK_DIV_CFG1)
        name: SEQ_WORD_ERASE_WRITE_CP_BOOST
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: VDDA LDO mode force during MRAM sequential word erasing or writing (bypasses
          VDDA_MODE in ACS_DCDC_CTRL)
        name: SEQ_WORD_ERASE_WRITE_VDDA_LDO_FORCE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: NFMI PA drive decrement during MRAM sequential word erasing or writing
          (subtracted from PA drive in NFMI_ANALOG_PA_CTRL)
        name: SEQ_WORD_ERASE_WRITE_NFMI_PA_REDUCTION
        offset: '22:21'
        sw_access: rw
      - defaultVal: 0
        doc: VCC trimming increment during MRAM sequential word erasing or writing
          (added to VCC trimming set in ACS_DCDC_CTRL)
        name: SEQ_WORD_ERASE_WRITE_VCC_BOOST
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC inductor current boost during MRAM sector erasing (uses DCDC_ICH_TRIM_BOOST
          instead of DCDC_ICHF_TRIM in ACS_DCDC_CTRL)
        name: SECTOR_ERASE_DCDC_BOOST
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Charge pump clock frequency boost during MRAM sector erasing (bypasses
          CP_PRESCALE in CLK_DIV_CFG1)
        name: SECTOR_ERASE_CP_BOOST
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: VDDA LDO mode force during MRAM sector erasing (bypasses VDDA_MODE in
          ACS_DCDC_CTRL)
        name: SECTOR_ERASE_VDDA_LDO_FORCE
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: NFMI PA drive decrement during MRAM sector erasing (subtracted from PA
          drive in NFMI_ANALOG_PA_CTRL)
        name: SECTOR_ERASE_NFMI_PA_REDUCTION
        offset: '6:5'
        sw_access: rw
      - defaultVal: 0
        doc: VCC trimming increment during MRAM sector erasing (added to VCC trimming
          set in ACS_DCDC_CTRL)
        name: SECTOR_ERASE_VCC_BOOST
        offset: '4:0'
        sw_access: rw
      name: SYSCTRL_MRAM_BOOST_CFG
      offset: 196
      type: reg
    - doc: RF TX Boost Configuration
      field:
      - defaultVal: 0
        doc: RF TX power linear LUT index (compared with selected tx_power[5:4] field
          of RF TX power LUT)
        name: POWER_LINEAR_LUT_INDEX
        offset: '21:20'
        sw_access: rw
      - defaultVal: 15
        doc: RF TX power threshold (compared with selected tx_power[3:0] field of
          RF TX power LUT)
        name: POWER_THRESHOLD
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: VDDRF trimming increment during RF tx_power > threshold (added to VDDRF
          trimming set in ACS_VDDRF_CTRL)
        name: VDDRF_BOOST
        offset: '14:10'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC inductor current boost during RF tx_power > threshold (uses DCDC_ICH_TRIM_BOOST
          instead of DCDC_ICHF_TRIM in ACS_DCDC_CTRL)
        name: DCDC_BOOST
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Charge pump boost during RF tx_power > threshold (charge pump clock becomes
          SLOWCLK)
        name: CP_BOOST
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: VDDA LDO mode force during RF tx_power > threshold (bypasses VDDA_MODE
          in ACS_DCDC_CTRL)
        name: VDDA_LDO_FORCE
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: NFMI PA drive decrement during RF tx_power > threshold (subtracted from
          PA drive in NFMI_ANALOG_PA_CTRL)
        name: NFMI_PA_REDUCTION
        offset: '6:5'
        sw_access: rw
      - defaultVal: 0
        doc: VCC trimming increment during RF tx_power > threshold (added to VCC trimming
          set in ACS_DCDC_CTRL)
        name: VCC_BOOST
        offset: '4:0'
        sw_access: rw
      name: SYSCTRL_RF_TX_BOOST_CFG%d
      offset: 200
      property:
      - name: count
        value: 5
      type: reg
    - doc: RF RX & TX Boost Configuration
      field:
      - defaultVal: 0
        doc: VDDRF trimming increment during RF RX or TX (below all thresholds) (added
          to VDDRF trimming set in ACS_VDDRF_CTRL)
        name: VDDRF_BOOST
        offset: '14:10'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC inductor current boost during RF RX or TX (below all thresholds)
          (uses DCDC_ICH_TRIM_BOOST instead of DCDC_ICHF_TRIM in ACS_DCDC_CTRL)
        name: DCDC_BOOST
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Charge pump boost during RF RX or TX (below all thresholds) (charge pump
          clock becomes SLOWCLK)
        name: CP_BOOST
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: VDDA LDO mode force during RF RX or TX (below all thresholds) (bypasses
          VDDA_MODE in ACS_DCDC_CTRL)
        name: VDDA_LDO_FORCE
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: NFMI PA drive decrement during RF RX or TX (below all thresholds) (subtracted
          from PA drive in NFMI_ANALOG_PA_CTRL)
        name: NFMI_PA_REDUCTION
        offset: '6:5'
        sw_access: rw
      - defaultVal: 0
        doc: VCC trimming increment during RF RX or TX (below all thresholds) (added
          to VCC trimming set in ACS_DCDC_CTRL)
        name: VCC_BOOST
        offset: '4:0'
        sw_access: rw
      name: SYSCTRL_RF_RX_TX_BOOST_CFG
      offset: 220
      type: reg
    - doc: VDDC Automatic Trim Level Control
      field:
      - defaultVal: 0
        doc: Currently used VDDC trimming value
        name: VDDC_VTRIM
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Body bias status
        name: BODY_BIAS_STATUS
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: VDDC timing measurement interval status
        name: MEASURE_INTERVAL_STATUS
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 14
        doc: VDDC target timing margin
        name: MARGIN
        offset: '7:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Body bias manual enable
        name: BODY_BIAS_MANUAL
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDDC trim increment mode
        name: INCR_MODE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDDC automatic trim enable
        name: ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: SYSCTRL_VDDC_AUTO_CTRL
      offset: 224
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: VDDC Automatic Trim Level Limits
      field:
      - defaultVal: 200
        doc: Maximum VDDC trimming value for running on 48 MHz RFCLK (the automatic
          trim level control will not go above this trimming value)
        name: MAX_TRIM_RFCLK_48MHZ
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 200
        doc: Maximum VDDC trimming value for running not on 48 MHz RFCLK (the automatic
          trim level control will not go above this trimming value)
        name: MAX_TRIM_NOT_RFCLK_48MHZ
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 140
        doc: Minimum VDDC trimming value for running on RFCLK (the automatic trim
          level control will not go below this trimming value)
        name: MIN_TRIM_RFCLK
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 140
        doc: Minimum VDDC trimming value not running not on RFCLK (the automatic trim
          level control will not go below this trimming value)
        name: MIN_TRIM_NOT_RFCLK
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: SYSCTRL_VDDC_AUTO_LIMITS
      offset: 228
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Body Bias Trim Level Control
      field:
      - defaultVal: 0
        doc: Current body bias trimming value for running on 48 MHz RFCLK
        name: TRIM_RFCLK_48MHZ
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Current body bias trimming value for running not on 48 MHz RFCLK
        name: TRIM_NOT_RFCLK_48MHZ
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Maximum body bias trimming value for running on 48 MHz RFCLK (the automatic
          trim level control will not go above this trimming value)
        name: MAX_TRIM_RFCLK_48MHZ
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Maximum body bias trimming value for running not on 48 MHz RFCLK (the
          automatic trim level control will not go above this trimming value)
        name: MAX_TRIM_NOT_RFCLK_48MHZ
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: SYSCTRL_BODY_BIAS_CTRL
      offset: 232
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Critical Path Speed Measurement
      field:
      - defaultVal: 0
        doc: Critical path speed measurement status
        name: SPEED_MEASURE_STATUS
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Critical path speed measurement result
        name: SPEED_MEASURE_RESULT
        offset: '11:8'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Start critical path speed measurement
        name: SPEED_MEASURE_START
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: SYSCTRL_VDDC_SPEED_MEASURE
      offset: 236
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Output Stage Voltage Regulator Control
      field:
      - defaultVal: 0
        doc: VDDOD regulator current limiter active indicator
        name: LIMITER_ACTIVE
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: VDDOD regulator current limiter enable (only used when control mechanism
          is disabled)
        name: LIMITER_ENABLE
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDDOD regulator current limiter manual control enable
        name: LIMITER_MANUAL
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDDOD external capacitor size (impacts inrush current limiter activation
          time)
        name: CAP_SIZE
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: VDDOD voltage trimming (from 0.8 V to OD_REG_SUPPLY in 20 mV steps unloaded)
        name: VTRIM
        offset: '6:1'
        sw_access: rw
      - defaultVal: 0
        doc: VDDOD regulator enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: SYSCTRL_VDDOD_CTRL
      offset: 240
      type: reg
    - type: define
      values:
      - doc: Clear the flag OVERFLOW
        name: DEU_OVERFLOW_CLEAR
        value: 1
      - doc: Clear the flag FIRST_DAP_W_FLAG
        name: DEU_FIRST_DAP_W_FLAG_CLEAR
        value: 1
      - doc: First DAP write flag low
        name: DEU_FIRST_DAP_W_FLAG_LOW
        value: 0
      - doc: First DAP write flag high
        name: DEU_FIRST_DAP_W_FLAG_HIGH
        value: 1
      - doc: No overflow on DEU_DATA register
        name: DEU_NO_OVERFLOW
        value: 0
      - doc: Overflow on DEU_DATA register
        name: DEU_OVERFLOW
        value: 1
      - doc: Debug access port has read the DEU_DATA register
        name: DEU_DAP_R_DATA
        value: 0
      - doc: SBus has written DEU_DATA register
        name: DEU_SBUS_W_DATA
        value: 1
      - doc: SBus has read the DEU_DATA register
        name: DEU_SBUS_R_DATA
        value: 0
      - doc: Debug access port has written DEU_DATA register
        name: DEU_DAP_W_DATA
        value: 1
      - doc: Indicate the production test is done.
        name: PROD_DONE
        private_val: true
        value: 1349665903
      - doc: Reset the sticky DEU reset flag
        name: DEU_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky LOCKUP flag
        name: LOCKUP_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky Watchdog time-out reset flag
        name: WATCHDOG_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky CM33 software reset flag
        name: CM33_SW_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky ACS reset flag
        name: ACS_RESET_FLAG_CLEAR
        value: 1
      - doc: The DEU reset has not triggered at least once.
        name: DEU_RESET_NOT_SET
        value: 0
      - doc: The DEU reset was triggered at least once since this status bit was last
          cleared
        name: DEU_RESET_SET
        value: 1
      - doc: The LOCKUP has not triggered at least once
        name: LOCKUP_NOT_SET
        value: 0
      - doc: The LOCKUP was triggered at least once
        name: LOCKUP_SET
        value: 1
      - doc: The Watchdog time-out reset has not triggered at least once
        name: WATCHDOG_RESET_NOT_SET
        value: 0
      - doc: The Watchdog time-out reset was triggered at least once since this status
          bit was last cleared
        name: WATCHDOG_RESET_SET
        value: 1
      - doc: The CM33 software system reset has not triggered at least once
        name: CM33_SW_RESET_NOT_SET
        value: 0
      - doc: The CM33 software system reset was triggered at least once since this
          status bit was last cleared
        name: CM33_SW_RESET_SET
        value: 1
      - doc: The ACS reset has not triggered at least once
        name: ACS_RESET_NOT_SET
        value: 0
      - doc: The ACS reset was triggered at least once since this status bit was last
          cleared
        name: ACS_RESET_SET
        value: 1
      - doc: CM33 loop cache disabled
        name: CM33_LOOP_CACHE_DISABLE
        value: 0
      - doc: CM33 loop cache enabled
        name: CM33_LOOP_CACHE_ENABLE
        value: 1
      - doc: MRAM cache normal operation
        name: MRAM_CACHE_MBIST_DISABLE
        private_val: true
        value: 0
      - doc: MRAM cache SRAM instances connected to MBIST
        name: MRAM_CACHE_MBIST_ENABLE
        private_val: true
        value: 1
      - doc: Reset MRAM cache content valid flag
        name: MRAM_CACHE_VALID_RESET
        value: 1
      - doc: Set MRAM cache content valid flag
        name: MRAM_CACHE_VALID_SET
        value: 1
      - doc: MRAM cache data prefetch priority low
        name: MRAM_CACHE_PREFETCH_PRIORITY_LOW
        value: 0
      - doc: MRAM cache data prefetch priority high
        name: MRAM_CACHE_PREFETCH_PRIORITY_HIGH
        value: 1
      - doc: MRAM cache data prefetch disabled
        name: MRAM_CACHE_DATA_PREFETCH_DISABLE
        value: 0
      - doc: MRAM cache data prefetch enabled
        name: MRAM_CACHE_DATA_PREFETCH_ENABLE
        value: 1
      - doc: MRAM cache instruction prefetch disabled
        name: MRAM_CACHE_INSTR_PREFETCH_DISABLE
        value: 0
      - doc: MRAM cache instruction prefetch enabled
        name: MRAM_CACHE_INSTR_PREFETCH_ENABLE
        value: 1
      - doc: MRAM cache 8 KB one-way mode
        name: MRAM_CACHE_8KB
        value: 0
      - doc: MRAM cache 16 KB two-way mode
        name: MRAM_CACHE_16KB
        value: 1
      - doc: MRAM cache 24 KB three-way mode
        name: MRAM_CACHE_24KB
        value: 2
      - doc: MRAM cache 32 KB four-way mode
        name: MRAM_CACHE_32KB
        value: 3
      - doc: MRAM cache content is invalid (cache will be cleared when enabled)
        name: MRAM_CACHE_INVALID
        value: 0
      - doc: MRAM cache content is valid (cache will not be cleared when enabled)
        name: MRAM_CACHE_VALID
        value: 1
      - doc: MRAM cache disabled
        name: MRAM_CACHE_DISABLE
        value: 0
      - doc: MRAM cache enabled
        name: MRAM_CACHE_ENABLE
        value: 1
      - doc: DSP maximum wait time set to 3 cycles
        name: DSP_MAX_WAIT_3_CYCLES
        value: 0
      - doc: DSP maximum wait time set to 7 cycles
        name: DSP_MAX_WAIT_7_CYCLES
        value: 1
      - doc: DSP maximum wait time set to 15 cycles
        name: DSP_MAX_WAIT_15_CYCLES
        value: 2
      - doc: DSP maximum wait time set to 31 cycles
        name: DSP_MAX_WAIT_31_CYCLES
        value: 3
      - doc: DMA maximum wait time set to 3 cycles
        name: DMA_MAX_WAIT_3_CYCLES
        value: 0
      - doc: DMA maximum wait time set to 7 cycles
        name: DMA_MAX_WAIT_7_CYCLES
        value: 1
      - doc: DMA maximum wait time set to 15 cycles
        name: DMA_MAX_WAIT_15_CYCLES
        value: 2
      - doc: DMA maximum wait time set to 31 cycles
        name: DMA_MAX_WAIT_31_CYCLES
        value: 3
      - doc: Arm Cortex-M33 maximum wait time set to 3 cycles
        name: CM33_MAX_WAIT_3_CYCLES
        value: 0
      - doc: Arm Cortex-M33 maximum wait time set to 7 cycles
        name: CM33_MAX_WAIT_7_CYCLES
        value: 1
      - doc: Arm Cortex-M33 maximum wait time set to 15 cycles
        name: CM33_MAX_WAIT_15_CYCLES
        value: 2
      - doc: Arm Cortex-M33 maximum wait time set to 31 cycles
        name: CM33_MAX_WAIT_31_CYCLES
        value: 3
      - doc: Fixed priority between DSP0 and DSP1
        name: DSP_FIXED_PRIORITY
        value: 0
      - doc: Alternatve priority between DSP0 and DSP1
        name: DSP_ALTERNATE_PRIORITY
        value: 1
      - doc: DSP0 has priority over DSP1
        name: DSP0_PRIORITY
        value: 0
      - doc: DSP1 has priority over DSP0
        name: DSP1_PRIORITY
        value: 1
      - doc: Arm Cortex-M33 has priority over DSP and NNA
        name: CM33_DSP_PRIORITY
        value: 0
      - doc: DSP and NNA have priority over Arm Cortex-M33
        name: DSP_CM33_PRIORITY
        value: 1
      - doc: Clear all RF access error flags
        name: RF_ERROR_CLEAR
        value: 1
      - doc: Clear all memory and peripheral access error flags
        name: MEM_PERIPH_ERROR_CLEAR
        value: 1
      - doc: Clear all non-secure access error flags except the one of the Arm Cortex-M33
        name: OTHER_NS_ERROR_CLEAR
        value: 1
      - doc: Clear the Arm Cortex-M33 non-secure access error flag
        name: CM33_NS_ERROR_CLEAR
        value: 1
      - doc: No internal RF access error detected
        name: RF_INT_NO_ERROR_DETECTED
        value: 0
      - doc: An internal RF access has resulted in an error
        name: RF_INT_ERROR_DETECTED
        value: 1
      - doc: No Arm Cortex-M33 or DMA RF access error detected
        name: RF_CM33_DMA_NO_ERROR_DETECTED
        value: 0
      - doc: Arm Cortex-M33 or DMA access has resulted in an error
        name: RF_CM33_DMA_ERROR_DETECTED
        value: 1
      - doc: No GPIO non-secure access error detected
        name: GPIO_NS_NO_ERROR_DETECTED
        value: 0
      - doc: A secure GPIO was selected as input to a non-secure interface or GPIO
          interrupt, or a non-secure GPIO is configured to output a signal of a secure
          peripheral
        name: GPIO_NS_ERROR_DETECTED
        value: 1
      - doc: No DMA peripheral access error detected
        name: DMA_PERIPH_NO_ERROR_DETECTED
        value: 0
      - doc: DMA received a peripheral access error
        name: DMA_PERIPH_ERROR_DETECTED
        value: 1
      - doc: No DMA memory error detected
        name: DMA_MEM_NO_ERROR_DETECTED
        value: 0
      - doc: DMA has accessed a non-existing memory location
        name: DMA_MEM_ERROR_DETECTED
        value: 1
      - doc: No MRAM copier memory error detected
        name: MRAM_COPIER_MEM_NO_ERROR_DETECTED
        value: 0
      - doc: MRAM copier has accessed a non-existing memory location
        name: MRAM_COPIER_MEM_ERROR_DETECTED
        value: 1
      - doc: No CC312 memory error detected
        name: CC312_MEM_NO_ERROR_DETECTED
        value: 0
      - doc: CC312 has accessed a non-existing memory location
        name: CC312_MEM_ERROR_DETECTED
        value: 1
      - doc: No baseband non-secure error detected
        name: BB_NS_NO_ERROR_DETECTED
        value: 0
      - doc: Baseband has accessed a secure memory in a non-secure manner
        name: BB_NS_ERROR_DETECTED
        value: 1
      - doc: No DMA non-secure error detected
        name: DMA_NS_NO_ERROR_DETECTED
        value: 0
      - doc: DMA has accessed a secure memory or peripheral in a non-secure manner
          or accessed the CC312 in a non-secure manner resulting in an error
        name: DMA_NS_ERROR_DETECTED
        value: 1
      - doc: No MRAM copier non-secure error detected
        name: MRAM_COPIER_NS_NO_ERROR_DETECTED
        value: 0
      - doc: MRAM copier has accessed a secure memory in a non-secure manner
        name: MRAM_COPIER_NS_ERROR_DETECTED
        value: 1
      - doc: No NNA non-secure error detected
        name: NNA_NS_NO_ERROR_DETECTED
        value: 0
      - doc: NNA has accessed a secure memory or peripheral in a non-secure manner
        name: NNA_NS_ERROR_DETECTED
        value: 1
      - doc: No DSP non-secure error detected
        name: DSP_NS_NO_ERROR_DETECTED
        value: 0
      - doc: DSP has accessed a secure memory or peripheral in a non-secure manner
        name: DSP_NS_ERROR_DETECTED
        value: 1
      - doc: No CC312 non-secure error detected
        name: CC312_NS_NO_ERROR_DETECTED
        value: 0
      - doc: CC312 has accessed a secure memory in a non-secure manner
        name: CC312_NS_ERROR_DETECTED
        value: 1
      - doc: No Arm Cortex-M33 write to CC312 error detected
        name: CM33_CC312_WR_NO_ERROR_DETECTED
        value: 0
      - doc: An Arm Cortex-M33 write to CC312 has resulted in an error
        name: CM33_CC312_WR_ERROR_DETECTED
        value: 1
      - doc: No Arm Cortex-M33 non-secure error detected
        name: CM33_NS_NO_ERROR_DETECTED
        value: 0
      - doc: Arm Cortex-M33 has accessed a secure peripheral in a non-secure manner
          or wrote to the CC312 in a non-secure manner resulting in an error
        name: CM33_NS_ERROR_DETECTED
        value: 1
      - doc: CryptoCell RAM 768x64 slowest write margin
        name: RAM_CC312_WM_SLOWEST
        value: 0
      - doc: CryptoCell RAM 768x64 default write margin
        name: RAM_CC312_WM_DEFAULT
        value: 1
      - doc: CryptoCell RAM 768x64 slowest read margin
        name: RAM_CC312_RM_SLOWEST
        value: 0
      - doc: CryptoCell RAM 768x64 default read margin
        name: RAM_CC312_RM_DEFAULT
        value: 1
      - doc: CryptoCell RAM 768x64 slowest read/write margin
        name: RAM_CC312_RWM_SLOWEST
        value: 0
      - doc: CryptoCell RAM 768x64 default read/write margin
        name: RAM_CC312_RWM_DEFAULT
        value: 1
      - doc: CryptoCell RAM 768x64 faster read/write margin
        name: RAM_CC312_RWM_FASTER
        value: 2
      - doc: CryptoCell RAM 768x64 fastest read/write margin
        name: RAM_CC312_RWM_FASTEST
        value: 3
      - doc: MRAM cache RAM 1024x72 slowest write margin
        name: RAM_CACHE_72_WM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x72 default write margin
        name: RAM_CACHE_72_WM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x72 slowest read margin
        name: RAM_CACHE_72_RM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x72 default read margin
        name: RAM_CACHE_72_RM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x72 slowest read/write margin
        name: RAM_CACHE_72_RWM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x72 default read/write margin
        name: RAM_CACHE_72_RWM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x72 faster read/write margin
        name: RAM_CACHE_72_RWM_FASTER
        value: 2
      - doc: MRAM cache RAM 1024x72 fastest read/write margin
        name: RAM_CACHE_72_RWM_FASTEST
        value: 3
      - doc: MRAM cache RAM 1024x8 slowest write margin
        name: RAM_CACHE_8_WM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x8 default write margin
        name: RAM_CACHE_8_WM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x8 slowest read margin
        name: RAM_CACHE_8_RM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x8 default read margin
        name: RAM_CACHE_8_RM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x8 slowest read/write margin
        name: RAM_CACHE_8_RWM_SLOWEST
        value: 0
      - doc: MRAM cache RAM 1024x8 default read/write margin
        name: RAM_CACHE_8_RWM_DEFAULT
        value: 1
      - doc: MRAM cache RAM 1024x8 faster read/write margin
        name: RAM_CACHE_8_RWM_FASTER
        value: 2
      - doc: MRAM cache RAM 1024x8 fastest read/write margin
        name: RAM_CACHE_8_RWM_FASTEST
        value: 3
      - doc: All RAM 1024x32 except DRAM0-2 slowest write margin
        name: RAM_OTHERS_WM_SLOWEST
        value: 0
      - doc: All RAM 1024x32 except DRAM0-2 default write margin
        name: RAM_OTHERS_WM_DEFAULT
        value: 1
      - doc: All RAM 1024x32 except DRAM0-2 slowest read margin
        name: RAM_OTHERS_RM_SLOWEST
        value: 0
      - doc: All RAM 1024x32 except DRAM0-2 default read margin
        name: RAM_OTHERS_RM_DEFAULT
        value: 1
      - doc: All RAM 1024x32 except DRAM0-2 slowest read/write margin
        name: RAM_OTHERS_RWM_SLOWEST
        value: 0
      - doc: All RAM 1024x32 except DRAM0-2 default read/write margin
        name: RAM_OTHERS_RWM_DEFAULT
        value: 1
      - doc: All RAM 1024x32 except DRAM0-2 faster read/write margin
        name: RAM_OTHERS_RWM_FASTER
        value: 2
      - doc: All RAM 1024x32 except DRAM0-2 fastest read/write margin
        name: RAM_OTHERS_RWM_FASTEST
        value: 3
      - doc: DRAM0-1 1024x32 slowest write margin
        name: RAM_DRAM01_WM_SLOWEST
        value: 0
      - doc: DRAM0-1 1024x32 default write margin
        name: RAM_DRAM01_WM_DEFAULT
        value: 1
      - doc: DRAM0-1 1024x32 slowest read margin
        name: RAM_DRAM01_RM_SLOWEST
        value: 0
      - doc: DRAM0-1 1024x32 default read margin
        name: RAM_DRAM01_RM_DEFAULT
        value: 1
      - doc: DRAM0-1 1024x32 slowest read/write margin
        name: RAM_DRAM01_RWM_SLOWEST
        value: 0
      - doc: DRAM0-1 1024x32 default read/write margin
        name: RAM_DRAM01_RWM_DEFAULT
        value: 1
      - doc: DRAM0-1 1024x32 faster read/write margin
        name: RAM_DRAM01_RWM_FASTER
        value: 2
      - doc: DRAM0-1 1024x32 fastest read/write margin
        name: RAM_DRAM01_RWM_FASTEST
        value: 3
      - doc: ROM default WL margin
        name: ROM_WL_DEFAULT
        value: 0
      - doc: ROM maximum WL margin
        name: ROM_WL_MAX
        value: 1
      - doc: ROM SAWL margin for VDDM above 0.72 V
        name: ROM_SAWL_VDDM_ABOVE_0P72
        value: 0
      - doc: RF digital access is disabled
        name: RF_DIG_ACCESS_DISABLE
        value: 0
      - doc: RF digital access is enabled
        name: RF_DIG_ACCESS_ENABLE
        value: 1
      - doc: RF digital power LDO is disabled
        name: RF_DIG_LDO_DISABLE
        private_val: true
        value: 0
      - doc: RF digital power LDO is enabled
        name: RF_DIG_LDO_ENABLE
        private_val: true
        value: 1
      - doc: RF digital power reference voltage is disabled
        name: RF_DIG_VREF_DISABLE
        private_val: true
        value: 0
      - doc: RF digital power reference voltage is enabled
        name: RF_DIG_VREF_ENABLE
        private_val: true
        value: 1
      - doc: RF MISC access is disabled
        name: RF_MISC_ACCESS_DISABLE
        value: 0
      - doc: RF MISC access is enabled
        name: RF_MISC_ACCESS_ENABLE
        value: 1
      - doc: RF MISC power LDO is disabled
        name: RF_MISC_LDO_DISABLE
        private_val: true
        value: 0
      - doc: RF MISC power LDO is enabled
        name: RF_MISC_LDO_ENABLE
        private_val: true
        value: 1
      - doc: RF MISC power reference voltage is disabled
        name: RF_MISC_VREF_DISABLE
        private_val: true
        value: 0
      - doc: RF MISC power reference voltage is enabled
        name: RF_MISC_VREF_ENABLE
        private_val: true
        value: 1
      - doc: RF LDOs biasing current is disabled
        name: RF_PTAT_DISABLE
        private_val: true
        value: 0
      - doc: RF LDOs biasing current is enabled
        name: RF_PTAT_ENABLE
        private_val: true
        value: 1
      - doc: RF internal RF bandgap power is disabled
        name: RF_BANDGAP_DISABLE
        private_val: true
        value: 0
      - doc: RF internal RF bandgap power is enabled
        name: RF_BANDGAP_ENABLE
        private_val: true
        value: 1
      - doc: Select the internal RF bandgap
        name: RF_BANDGAP_SOURCE_INTERNAL
        private_val: true
        value: 0
      - doc: Select the external RF reference bandgap current
        name: RF_BANDGAP_SOURCE_EXTERNAL
        private_val: true
        value: 1
      - doc: RF power supplies are not ready
        name: RF_SUPPLY_NOT_READY
        private_val: true
        value: 0
      - doc: RF power supplies are ready
        name: RF_SUPPLY_READY
        private_val: true
        value: 1
      - doc: RF XTAL 48 MHz is not ready
        name: RF_XTAL_NOT_READY
        value: 0
      - doc: RF XTAL 48 MHz is ready
        name: RF_XTAL_READY
        value: 1
      - doc: RF bandgap is not ready
        name: RF_BANDGAP_NOT_READY
        value: 0
      - doc: RF bandgap is ready
        name: RF_BANDGAP_READY
        value: 1
      - doc: RF XTAL 48 MHz is enabled
        name: RF_XTAL_ENABLE
        value: 0
      - doc: RF XTAL 48 MHz is disabled
        name: RF_XTAL_DISABLE
        value: 1
      - doc: osc_ptat_start_b is low
        name: RF_XTAL_OSC_PTAT_START_LOW
        value: 0
      - doc: osc_ptat_start_b is high
        name: RF_XTAL_OSC_PTAT_START_HIGH
        value: 1
      - doc: The threshold of the internal amplitude detector is normal
        name: RF_XTAL_LOW_CLK_READY_TH_DISABLE
        value: 0
      - doc: The threshold of the internal amplitude detector is decreased
        name: RF_XTAL_LOW_CLK_READY_TH_ENABLE
        value: 1
      - doc: Digital clock is not inverted
        name: RF_XTAL_INV_CLK_DIG_DISABLE
        value: 0
      - doc: Digital clock is inverted
        name: RF_XTAL_INV_CLK_DIG_ENABLE
        value: 1
      - doc: PLL clock is not inverted
        name: RF_XTAL_INV_CLK_PLL_DISABLE
        value: 0
      - doc: PLL clock is inverted
        name: RF_XTAL_INV_CLK_PLL_ENABLE
        value: 1
      - doc: Output clocks on clk_pll, clk_dig, and clk_out is not forced
        name: RF_XTAL_FORCE_CLK_READY_DISABLE
        value: 0
      - doc: Output clocks on clk_pll, clk_dig, and clk_out is forced
        name: RF_XTAL_FORCE_CLK_READY_ENABLE
        value: 1
      - doc: The output clock driving the external IP is enabled
        name: RF_XTAL_CLK_OUT_ENABLE
        value: 0
      - doc: The output clock driving the external IP is disabled
        name: RF_XTAL_CLK_OUT_DISABLE
        value: 1
      - doc: The output clock driving the PLL is enabled
        name: RF_XTAL_CLK_PLL_ENABLE
        value: 0
      - doc: The output clock driving the PLL is disabled
        name: RF_XTAL_CLK_PLL_DISABLE
        value: 1
      - doc: The output clock driving digital blocks is enabled
        name: RF_XTAL_CLK_DIG_ENABLE
        value: 0
      - doc: The output clock driving digital blocks is disabled
        name: RF_XTAL_CLK_DIG_DISABLE
        value: 1
      - doc: The XTAL buffer is enabled
        name: RF_XTAL_BUFF_ENABLE
        value: 0
      - doc: The XTAL buffer is disabled
        name: RF_XTAL_BUFF_DISABLE
        value: 1
      - doc: fast_h settings is disabled
        name: RF_XTAL_FAST_H_MODE_DISABLE
        value: 0
      - doc: fast_h settings is enabled
        name: RF_XTAL_FAST_H_MODE_ENABLE
        value: 1
      - doc: Bias current is not reduced in the clock buffer
        name: RF_XTAL_LP_MODE_DISABLE
        value: 0
      - doc: Bias current is reduced in the clock buffer
        name: RF_XTAL_LP_MODE_ENABLE
        value: 1
      - doc: Do not use xtal_p and  xtal_n inputs as external clock input
        name: RF_XTAL_EXT_CLK_MODE_DISABLE
        value: 0
      - doc: Use xtal_p and  xtal_n inputs as external clock input (XTAL oscillator
          is disabled)
        name: RF_XTAL_EXT_CLK_MODE_ENABLE
        value: 1
      - doc: RF XTAL trimming reduction step time of 3 us
        name: RF_XTAL_TRIM_STEP_3_US
        value: 0
      - doc: RF XTAL trimming reduction step time of 4 us
        name: RF_XTAL_TRIM_STEP_4_US
        value: 1
      - doc: RF XTAL trimming reduction step time of 5 us
        name: RF_XTAL_TRIM_STEP_5_US
        value: 2
      - doc: RF XTAL trimming reduction step time of 6 us
        name: RF_XTAL_TRIM_STEP_6_US
        value: 3
      - doc: RF XTAL trimming reduction stabilization time of 0 us
        name: RF_XTAL_TRIM_STABILIZATION_0_US
        value: 0
      - doc: RF XTAL trimming reduction stabilization time of 1 us
        name: RF_XTAL_TRIM_STABILIZATION_1_US
        value: 1
      - doc: RF XTAL trimming reduction stabilization time of 2 us
        name: RF_XTAL_TRIM_STABILIZATION_2_US
        value: 2
      - doc: RF XTAL trimming reduction stabilization time of 3 us
        name: RF_XTAL_TRIM_STABILIZATION_3_US
        value: 3
      - doc: RF XTAL trimming reduction stabilization time of 4 us
        name: RF_XTAL_TRIM_STABILIZATION_4_US
        value: 4
      - doc: RF XTAL trimming reduction stabilization time of 5 us
        name: RF_XTAL_TRIM_STABILIZATION_5_US
        value: 5
      - doc: RF XTAL trimming reduction stabilization time of 6 us
        name: RF_XTAL_TRIM_STABILIZATION_6_US
        value: 6
      - doc: RF XTAL trimming reduction stabilization time of 7 us
        name: RF_XTAL_TRIM_STABILIZATION_7_US
        value: 7
      - doc: RF XTAL trimming reduction stabilization time of 8 us
        name: RF_XTAL_TRIM_STABILIZATION_8_US
        value: 8
      - doc: RF XTAL trimming reduction stabilization time of 9 us
        name: RF_XTAL_TRIM_STABILIZATION_9_US
        value: 9
      - doc: RF XTAL trimming reduction stabilization time of 10 us
        name: RF_XTAL_TRIM_STABILIZATION_10_US
        value: 10
      - doc: RF XTAL trimming reduction stabilization time of 11 us
        name: RF_XTAL_TRIM_STABILIZATION_11_US
        value: 11
      - doc: RF XTAL trimming reduction stabilization time of 12 us
        name: RF_XTAL_TRIM_STABILIZATION_12_US
        value: 12
      - doc: RF XTAL trimming reduction stabilization time of 13 us
        name: RF_XTAL_TRIM_STABILIZATION_13_US
        value: 13
      - doc: RF XTAL trimming reduction stabilization time of 14 us
        name: RF_XTAL_TRIM_STABILIZATION_14_US
        value: 14
      - doc: RF XTAL trimming reduction stabilization time of 15 us
        name: RF_XTAL_TRIM_STABILIZATION_15_US
        value: 15
      - doc: RF XTAL trimming reduction mechanism is disabled (TRIM_REDUCTION_DURATION
          is ignored)
        name: RF_XTAL_REDUCTION_DISABLED
        value: 0
      - doc: RF XTAL trimming reduction mechanism is disabled (trimming is reduced
          during TRIM_REDUCTION_DURATION period)
        name: RF_XTAL_REDUCTION_ENABLED
        value: 1
      - doc: Disable RF XTAL trimming reduction mechanism
        name: RF_XTAL_REDUCTION_DISABLE
        value: 1
      - doc: Enable RF XTAL trimming reduction mechanism
        name: RF_XTAL_REDUCTION_ENABLE
        value: 1
      - doc: MISC and DIG LDO outputs are not shorted to VDDLDO
        name: RF_LDO_SHORT_DISABLE
        private_val: true
        value: 0
      - doc: MISC and DIG LDO outputs are shorted to VDDLDO (for testing purposed
          only)
        name: RF_LDO_SHORT_ENABLE
        private_val: true
        value: 1
      - doc: Do not short the MISC and DIG LDO outputs to VDDLDO
        name: RF_LDO_SHORT_WR_DISABLE
        private_val: true
        value: 0
      - doc: Short the MISC and DIG LDO outputs to VDDLDO (for testing purposed only)
        name: RF_LDO_SHORT_WR_ENABLE
        private_val: true
        value: 1279545171
      - doc: Asynchronous interrupts are sampled with SLOWCLK (interrupt latency 1~2
          us)
        name: ASYNC_IRQ_SLOWCLK
        value: 0
      - doc: Asynchronous interrupts are sampled with SYSCLK (minimal interrupt latency)
        name: ASYNC_IRQ_SYSCLK
        value: 1
      - doc: Non-Secure code cannot access the P1RAM01
        name: NS_CANNOT_ACCESS_P1RAM01
        value: 0
      - doc: Non-Secure code can access the P1RAM01
        name: NS_CAN_ACCESS_P1RAM01
        value: 1
      - doc: Non-Secure code cannot access the P0RAM67
        name: NS_CANNOT_ACCESS_P0RAM67
        value: 0
      - doc: Non-Secure code can access the P0RAM67
        name: NS_CAN_ACCESS_P0RAM67
        value: 1
      - doc: Non-Secure code cannot access the P0RAM45
        name: NS_CANNOT_ACCESS_P0RAM45
        value: 0
      - doc: Non-Secure code can access the P0RAM45
        name: NS_CAN_ACCESS_P0RAM45
        value: 1
      - doc: Non-Secure code cannot access the P0RAM23
        name: NS_CANNOT_ACCESS_P0RAM23
        value: 0
      - doc: Non-Secure code can access the P0RAM23
        name: NS_CAN_ACCESS_P0RAM23
        value: 1
      - doc: Non-Secure code cannot access the P0RAM01
        name: NS_CANNOT_ACCESS_P0RAM01
        value: 0
      - doc: Non-Secure code can access the P0RAM01
        name: NS_CAN_ACCESS_P0RAM01
        value: 1
      - doc: Non-Secure code cannot access the BRAM23
        name: NS_CANNOT_ACCESS_BRAM23
        value: 0
      - doc: Non-Secure code can access the BRAM23
        name: NS_CAN_ACCESS_BRAM23
        value: 1
      - doc: Non-Secure code cannot access the BRAM01
        name: NS_CANNOT_ACCESS_BRAM01
        value: 0
      - doc: Non-Secure code can access the BRAM01
        name: NS_CAN_ACCESS_BRAM01
        value: 1
      - doc: Non-Secure code cannot access the ARAM67
        name: NS_CANNOT_ACCESS_ARAM67
        value: 0
      - doc: Non-Secure code can access the ARAM67
        name: NS_CAN_ACCESS_ARAM67
        value: 1
      - doc: Non-Secure code cannot access the ARAM45
        name: NS_CANNOT_ACCESS_ARAM45
        value: 0
      - doc: Non-Secure code can access the ARAM45
        name: NS_CAN_ACCESS_ARAM45
        value: 1
      - doc: Non-Secure code cannot access the ARAM23
        name: NS_CANNOT_ACCESS_ARAM23
        value: 0
      - doc: Non-Secure code can access the ARAM23
        name: NS_CAN_ACCESS_ARAM23
        value: 1
      - doc: Non-Secure code cannot access the ARAM01
        name: NS_CANNOT_ACCESS_ARAM01
        value: 0
      - doc: Non-Secure code can access the ARAM01
        name: NS_CAN_ACCESS_ARAM01
        value: 1
      - doc: Non-Secure code cannot access the DRAM78
        name: NS_CANNOT_ACCESS_DRAM78
        value: 0
      - doc: Non-Secure code can access the DRAM78
        name: NS_CAN_ACCESS_DRAM78
        value: 1
      - doc: Non-Secure code cannot access the DRAM56
        name: NS_CANNOT_ACCESS_DRAM56
        value: 0
      - doc: Non-Secure code can access the DRAM56
        name: NS_CAN_ACCESS_DRAM56
        value: 1
      - doc: Non-Secure code cannot access the DRAM4
        name: NS_CANNOT_ACCESS_DRAM4
        value: 0
      - doc: Non-Secure code can access the DRAM4
        name: NS_CAN_ACCESS_DRAM4
        value: 1
      - doc: Non-Secure code cannot access the DRAM3
        name: NS_CANNOT_ACCESS_DRAM3
        value: 0
      - doc: Non-Secure code can access the DRAM3
        name: NS_CAN_ACCESS_DRAM3
        value: 1
      - doc: Non-Secure code cannot access the DRAM2
        name: NS_CANNOT_ACCESS_DRAM2
        value: 0
      - doc: Non-Secure code can access the DRAM2
        name: NS_CAN_ACCESS_DRAM2
        value: 1
      - doc: Non-Secure code cannot access the DRAM01
        name: NS_CANNOT_ACCESS_DRAM01
        value: 0
      - doc: Non-Secure code can access the DRAM01
        name: NS_CAN_ACCESS_DRAM01
        value: 1
      - doc: Non-Secure code cannot access the BB_DRAM12
        name: NS_CANNOT_ACCESS_BB_DRAM12
        value: 0
      - doc: Non-Secure code can access the BB_DRAM12
        name: NS_CAN_ACCESS_BB_DRAM12
        value: 1
      - doc: Non-Secure code cannot access the BB_DRAM0
        name: NS_CANNOT_ACCESS_BB_DRAM0
        value: 0
      - doc: Non-Secure code can access the BB_DRAM0
        name: NS_CAN_ACCESS_BB_DRAM0
        value: 1
      - doc: Non-Secure code cannot access the RF
        name: NS_CANNOT_ACCESS_RF
        value: 0
      - doc: Non-Secure code can access the RF
        name: NS_CAN_ACCESS_RF
        value: 1
      - doc: Non-Secure code cannot access the TOF
        name: NS_CANNOT_ACCESS_TOF
        value: 0
      - doc: Non-Secure code can access the TOF
        name: NS_CAN_ACCESS_TOF
        value: 1
      - doc: Non-Secure code cannot access the NFMI
        name: NS_CANNOT_ACCESS_NFMI
        value: 0
      - doc: Non-Secure code can access the NFMI
        name: NS_CAN_ACCESS_NFMI
        value: 1
      - doc: Non-Secure code cannot access the LSAD
        name: NS_CANNOT_ACCESS_LSAD
        value: 0
      - doc: Non-Secure code can access the LSAD
        name: NS_CAN_ACCESS_LSAD
        value: 1
      - doc: Non-Secure code cannot access the ACS
        name: NS_CANNOT_ACCESS_ACS
        value: 0
      - doc: Non-Secure code can access the ACS
        name: NS_CAN_ACCESS_ACS
        value: 1
      - doc: Non-Secure code cannot access the DMIC and OD
        name: NS_CANNOT_ACCESS_AUDIO
        value: 0
      - doc: Non-Secure code can access the DMIC and OD
        name: NS_CAN_ACCESS_AUDIO
        value: 1
      - doc: Non-Secure code cannot access the ASRC
        name: NS_CANNOT_ACCESS_ASRC
        value: 0
      - doc: Non-Secure code can access the ASRC
        name: NS_CAN_ACCESS_ASRC
        value: 1
      - doc: Non-Secure code cannot access the Audio Sink Clock Counters
        name: NS_CANNOT_ACCESS_AUDIOSINK
        value: 0
      - doc: Non-Secure code can access the Audio Sink Clock Counters
        name: NS_CAN_ACCESS_AUDIOSINK
        value: 1
      - doc: Non-Secure code cannot access the CRC
        name: NS_CANNOT_ACCESS_CRC
        value: 0
      - doc: Non-Secure code can access the CRC
        name: NS_CAN_ACCESS_CRC
        value: 1
      - doc: Non-Secure code cannot access the PCM[0:0]
        name: NS_CANNOT_ACCESS_PCM0
        value: 0
      - doc: Non-Secure code can access the PCM[0:0]
        name: NS_CAN_ACCESS_PCM0
        value: 1
      - doc: Non-Secure code cannot access the PWM
        name: NS_CANNOT_ACCESS_PWM
        value: 0
      - doc: Non-Secure code can access the PWM
        name: NS_CAN_ACCESS_PWM
        value: 1
      - doc: Non-Secure code cannot access the I3C[0:0]
        name: NS_CANNOT_ACCESS_I3C0
        value: 0
      - doc: Non-Secure code can access the I3C[0:0]
        name: NS_CAN_ACCESS_I3C0
        value: 1
      - doc: Non-Secure code cannot access the I2C[0:0]
        name: NS_CANNOT_ACCESS_I2C0
        value: 0
      - doc: Non-Secure code can access the I2C[0:0]
        name: NS_CAN_ACCESS_I2C0
        value: 1
      - doc: Non-Secure code cannot access the UART[1:0]
        name: NS_CANNOT_ACCESS_UART0
        value: 0
      - doc: Non-Secure code cannot access the UART[1:0]
        name: NS_CANNOT_ACCESS_UART1
        value: 0
      - doc: Non-Secure code can access the UART[1:0]
        name: NS_CAN_ACCESS_UART0
        value: 1
      - doc: Non-Secure code can access the UART[1:0]
        name: NS_CAN_ACCESS_UART1
        value: 2
      - doc: Non-Secure code cannot access the SPI[1:0]
        name: NS_CANNOT_ACCESS_SPI0
        value: 0
      - doc: Non-Secure code cannot access the SPI[1:0]
        name: NS_CANNOT_ACCESS_SPI1
        value: 0
      - doc: Non-Secure code can access the SPI[1:0]
        name: NS_CAN_ACCESS_SPI0
        value: 1
      - doc: Non-Secure code can access the SPI[1:0]
        name: NS_CAN_ACCESS_SPI1
        value: 2
      - doc: Non-Secure code cannot access the Timer [3:0]
        name: NS_CANNOT_ACCESS_TIMER0
        value: 0
      - doc: Non-Secure code cannot access the Timer [3:0]
        name: NS_CANNOT_ACCESS_TIMER1
        value: 0
      - doc: Non-Secure code cannot access the Timer [3:0]
        name: NS_CANNOT_ACCESS_TIMER2
        value: 0
      - doc: Non-Secure code cannot access the Timer [3:0]
        name: NS_CANNOT_ACCESS_TIMER3
        value: 0
      - doc: Non-Secure code can access the Timer [3:0]
        name: NS_CAN_ACCESS_TIMER0
        value: 1
      - doc: Non-Secure code can access the Timer [3:0]
        name: NS_CAN_ACCESS_TIMER1
        value: 2
      - doc: Non-Secure code can access the Timer [3:0]
        name: NS_CAN_ACCESS_TIMER2
        value: 4
      - doc: Non-Secure code can access the Timer [3:0]
        name: NS_CAN_ACCESS_TIMER3
        value: 8
      - doc: Non-Secure code cannot access the Watchdog
        name: NS_CANNOT_ACCESS_WATCHDOG
        value: 0
      - doc: Non-Secure code can access the Watchdog
        name: NS_CAN_ACCESS_WATCHDOG
        value: 1
      - doc: Non-Secure code cannot access the clock configuration
        name: NS_CANNOT_ACCESS_CLK
        value: 0
      - doc: Non-Secure code can access the clock configuration
        name: NS_CAN_ACCESS_CLK
        value: 1
      - doc: Non-Secure code cannot access the SYSCTRL
        name: NS_CANNOT_ACCESS_SYSCTRL
        value: 0
      - doc: Non-Secure code can access the SYSCTRL
        name: NS_CAN_ACCESS_SYSCTRL
        value: 1
      - doc: Non-Secure code cannot access the NMI
        name: NS_CANNOT_ACCESS_NMI
        value: 0
      - doc: Non-Secure code can access the NMI
        name: NS_CAN_ACCESS_NMI
        value: 1
      - doc: Non-Secure code cannot access the BB
        name: NS_CANNOT_ACCESS_BB
        value: 0
      - doc: Non-Secure code can access the BB
        name: NS_CAN_ACCESS_BB
        value: 1
      - doc: Non-Secure code cannot access the MRAM_IF
        name: NS_CANNOT_ACCESS_MRAM_IF
        value: 0
      - doc: Non-Secure code can access the MRAM_IF
        name: NS_CAN_ACCESS_MRAM_IF
        value: 1
      - doc: Non-Secure code cannot access the NNA
        name: NS_CANNOT_ACCESS_NNA
        value: 0
      - doc: Non-Secure code can access the NNA
        name: NS_CAN_ACCESS_NNA
        value: 1
      - doc: Non-Secure code cannot access the DSP
        name: NS_CANNOT_ACCESS_DSP
        value: 0
      - doc: Non-Secure code can access the DSP
        name: NS_CAN_ACCESS_DSP
        value: 1
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA0
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA1
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA2
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA3
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA4
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA5
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA6
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA7
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA8
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA9
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA10
        value: 0
      - doc: Non-Secure code cannot access the DMA[11:0]
        name: NS_CANNOT_ACCESS_DMA11
        value: 0
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA0
        value: 1
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA1
        value: 2
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA2
        value: 4
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA3
        value: 8
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA4
        value: 16
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA5
        value: 32
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA6
        value: 64
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA7
        value: 128
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA8
        value: 256
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA9
        value: 512
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA10
        value: 1024
      - doc: Non-Secure code can access the DMA[11:0]
        name: NS_CAN_ACCESS_DMA11
        value: 2048
      - doc: The CryptoCell is disabled
        name: CC_DISABLED
        value: 0
      - doc: The CryptoCell is enabled
        name: CC_ENABLED
        value: 1
      - doc: Enable the CryptoCell
        name: CC_ENABLE
        value: 1
      - doc: The FW does not mask the secure debug reset bits
        name: CC_SECURE_RST_FW_EN
        value: 0
      - doc: The FW masks the secure debug reset bits, no reset can be issued
        name: CC_SECURE_RST_FW_DIS
        value: 1
      - doc: The FW does not lock the secure debug reset mask bit
        name: CC_SECURE_RST_MASK_UNLOCKED
        value: 0
      - doc: The FW locks the secure debug reset mask bit
        name: CC_SECURE_RST_MASK_LOCKED
        value: 1
      - doc: The CC312 does not have the secure debug reset activated
        name: CC_SEC_DBG_RST_IDLE
        value: 0
      - doc: The CC312 has secure debug reset fired, can't fire again
        name: CC_SEV_DBG_RST_ACTIVATED
        value: 1
      - doc: The CC312 AES DFA configuration register is unlocked
        name: CC_DFA_CFG_UNLOCKED
        value: 0
      - doc: The CC312 AES DFA configuration register is locked
        name: CC_DFA_CFG_LOCKED
        value: 1
      - doc: The CC312 AES DFA counter measures are not enabled
        name: CC_DFA_DIS
        value: 0
      - doc: The CC312 AES DFA counter measures are enabled
        name: CC_DFA_EN
        value: 1
      - doc: The CC312 HUK reset mechanism is enabled
        name: CC_RESET_UPON_DEBUG_EN
        value: 0
      - doc: The CC312 HUK reset mechanism is disabled
        name: CC_RESET_UPON_DEBUG_DIS
        value: 1
      - doc: The CC312 icv_rma flag in NVM can be written
        name: CC_ICV_RMA_UNLOCKED
        value: 0
      - doc: The CC312 icv_rma flag in NVM is locked, can't be written
        name: CC_ICV_RMA_LOCKED
        value: 1
      - doc: The CC312 KCE is unlocked
        name: CC_KCE_UNLOCKED
        value: 0
      - doc: The CC312 KCE is masked, locked by the SW
        name: CC_KCE_LOCKED
        value: 1
      - doc: The CC312 KCP is unlocked
        name: CC_KCP_UNLOCKED
        value: 0
      - doc: The CC312 KCP is masked, locked by the SW
        name: CC_KCP_LOCKED
        value: 1
      - doc: The CC312 KCEICV is unlocked
        name: CC_KCEICV_UNLOCKED
        value: 0
      - doc: The CC312 KCEICV is masked, locked by the SW
        name: CC_KCEICV_LOCKED
        value: 1
      - doc: The CC312 KPICV is unlocked
        name: CC_KPICV_UNLOCKED
        value: 0
      - doc: The CC312 KPICV is masked, locked by the SW
        name: CC_KPICV_LOCKED
        value: 1
      - doc: The CC312 does not have any fatal error
        name: CC_HOST_NO_FATAL_ERROR
        value: 0
      - doc: The CC312 reports a fatal error
        name: CC_HOST_FATAL_ERROR
        value: 1
      - doc: The CC312 privileged access configuration field unlocked
        name: CC_APB_PRIV_CFG_UNLOCK
        value: 0
      - doc: The CC312 privileged access configuration field locked
        name: CC_APB_PRIV_CFG_LOCK
        value: 1
      - doc: The CC312 serve both privileged and normal access
        name: CC_APB_NORMAL_ACCESS
        value: 0
      - doc: The CC312 serve only privileged access
        name: CC_APB_PRIV_ACCESS
        value: 1
      - doc: The CC312 secure access configuration field is unlocked
        name: CC_APB_SEC_CFG_UNLOCK
        value: 0
      - doc: The CC312 secure access configuration field is locked
        name: CC_APB_SEC_CFG_LOCKED
        value: 1
      - doc: The CC312 allow both secure and non-secure access
        name: CC_APB_NON_SEC_ACCESS
        value: 0
      - doc: The CC312 allow only secure access
        name: CC_APB_ONLY_SEC_ACCESS
        value: 1
      - doc: The CC312 does not have LCS defined after reset
        name: CC_LCS_IS_INVALID
        value: 0
      - doc: The CC312 has LCS defined after reset
        name: CC_LCS_IS_VALID
        value: 1
      - doc: The CC312 is in CM lifecycle state
        name: CC_LCS_CM
        value: 0
      - doc: The CC312 is in DM lifecycle state
        name: CC_LCS_DM
        value: 1
      - doc: The CC312 is in Secure lifecycle state
        name: CC_LCS_SECURE
        value: 5
      - doc: The CC312 is in RMA lifecycle state
        name: CC_LCS_RMA
        value: 7
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_OEM_SEC_RST_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_OEM_SEC_RST_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_OEM_SPINDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_OEM_SPINDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_OEM_SPIDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_OEM_SPIDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_OEM_NIDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_OEM_NIDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_OEM_DBGEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_OEM_DBGEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ENERGY_HARVESTING_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ENERGY_HARVESTING_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_PROD_STATUS_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_PROD_STATUS_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_TCTRL_ACC_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_TCTRL_ACC_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_RESERVED1_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_RESERVED1_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_RESERVED0_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_RESERVED0_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ICV_SEC_RST_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ICV_SEC_RST_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ICV_SPINDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ICV_SPINDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ICV_SPIDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ICV_SPIDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ICV_NIDEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ICV_NIDEN_DCUEN_MISMATCH
        value: 1
      - doc: The DCU_EN bits allocated for the feature are all equal
        name: CC_ICV_DBGEN_DCUEN_MATCH
        value: 0
      - doc: The DCU_EN bits allocated for the feature have mismatch
        name: CC_ICV_DBGEN_DCUEN_MISMATCH
        value: 1
      - doc: Secure non-invasive CM33 debug disabled by OEM
        name: CC_OEM_SPINDEN_INACTIVE
        value: 0
      - doc: Secure non-invasive CM33 debug enabled by OEM,  majority of the bits
          set
        name: CC_OEM_SPINDEN_ACTIVE
        value: 1
      - doc: Secure invasive CM33 debug disabled by OEM
        name: CC_OEM_SPIDEN_INACTIVE
        value: 0
      - doc: Secure invasive CM33 debug enabled by OEM,  majority of the bits set
        name: CC_OEM_SPIDEN_ACTIVE
        value: 1
      - doc: Non-invasive CM33 debug disabled by OEM
        name: CC_OEM_NIDEN_INACTIVE
        value: 0
      - doc: Non-invasive CM33 debug enabled by OEM,  majority of the bits set
        name: CC_OEM_NIDEN_ACTIVE
        value: 1
      - doc: CM33 debug disabled by OEM
        name: CC_OEM_DBGEN_INACTIVE
        value: 0
      - doc: CM33 debug enabled by OEM,  majority of the bits set
        name: CC_OEM_DBGEN_ACTIVE
        value: 1
      - doc: Energy harvesting is inactive.
        name: CC_ENERGY_HARVESTING_INACTIVE
        value: 0
      - doc: Energy harvesting is active,  majority of the bits set
        name: CC_ENERGY_HARVESTING_ACTIVE
        value: 1
      - doc: Production is not done.
        name: CC_PROD_NOT_DONE
        value: 0
      - doc: Production screening done,  majority of the bits set
        name: CC_PROD_DONE
        value: 1
      - doc: Test_ctrl register access disabled
        name: CC_TCTRL_ACC_INACTIVE
        private_val: true
        value: 0
      - doc: Test_ctrl register access enabled,  majority of the bits set
        name: CC_TCTRL_ACC_ACTIVE
        private_val: true
        value: 1
      - doc: Reserved 1 inactive
        name: CC_RESERVED1_INACTIVE
        private_val: true
        value: 0
      - doc: Reserved 1 active
        name: CC_RESERVED1_ACTIVE
        private_val: true
        value: 1
      - doc: Reserved 0 inactive
        name: CC_RESERVED0_INACTIVE
        private_val: true
        value: 0
      - doc: Reserved 0 active
        name: CC_RESERVED0_ACTIVE
        private_val: true
        value: 1
      - doc: None of the bits are set, the feature is deactivated by ICV or OEM
        name: CC_SEC_RST_INACTIVE
        private_val: true
        value: 0
      - doc: Some of the bits are set by ICV or OEM to activate the feature
        name: CC_SEC_RST_ACTIVE
        private_val: true
        value: 1
      - doc: Secure non-invasive CM33 debug disabled by ICV
        name: CC_ICV_SPINDEN_INACTIVE
        private_val: true
        value: 0
      - doc: Secure non-invasive CM33 debug enabled by ICV,  majority of the bits
          set
        name: CC_ICV_SPINDEN_ACTIVE
        private_val: true
        value: 1
      - doc: Secure invasive CM33 debug disabled by ICV
        name: CC_ICV_SPIDEN_INACTIVE
        private_val: true
        value: 0
      - doc: Secure invasive CM33 debug enabled by ICV,  majority of the bits set
        name: CC_ICV_SPIDEN_ACTIVE
        private_val: true
        value: 1
      - doc: Non-invasive CM33 debug disabled by ICV
        name: CC_ICV_NIDEN_INACTIVE
        private_val: true
        value: 0
      - doc: Non-invasive CM33 debug enabled by ICV,  majority of the bits set
        name: CC_ICV_NIDEN_ACTIVE
        private_val: true
        value: 1
      - doc: CM33 debug disabled by ICV
        name: CC_ICV_DBGEN_INACTIVE
        private_val: true
        value: 0
      - doc: CM33 debug enabled by ICV, majority of the bits set
        name: CC_ICV_DBGEN_ACTIVE
        private_val: true
        value: 1
      - doc: Reset MBIST structure
        name: SYSCTRL_MBIST_RESET
        value: 1
      - doc: MBIST
        name: SYSCTRL_MBIST_DISABLE
        value: 0
      - doc: MBIST
        name: SYSCTRL_MBIST_ENABLE
        value: 1
      - doc: Command for the mission control
        name: SYSCTRL_MBIST_TO_PAUSE_IR
        value: 0
      - doc: Command for the mission control
        name: SYSCTRL_MBIST_TO_PAUSE_DR
        value: 1
      - doc: Command for the mission control
        name: SYSCTRL_MBIST_TO_RUN_TEST_IDLE
        value: 2
      - doc: Command for the mission control
        name: SYSCTRL_MBIST_TO_TEST_LOGIC_RESET
        value: 3
      - doc: Status of data
        name: SYSCTRL_MBIST_DATA_NOT_VALID
        value: 0
      - doc: Status of data
        name: SYSCTRL_MBIST_DATA_VALID
        value: 1
      - doc: Activity counters stopped
        name: CNT_STOPPED
        value: 0
      - doc: Activity counters running
        name: CNT_RUNNING
        value: 1
      - doc: Clear activity counters
        name: CNT_CLEAR
        value: 1
      - doc: Stop activity counters
        name: CNT_STOP
        value: 1
      - doc: Start activity counters
        name: CNT_START
        value: 1
      - doc: All counters count normally as described
        name: CNT_NORMAL
        private_val: true
        value: 0
      - doc: SYSCTRL_CM33_CNT counts CM33 active cycles, SYSCTRL_MRAM_READ_CNT counts
          MRAM reads, SYSCTRL_DSP_CNT[0] counts CBus reads and SYSCTRL_DSP_CNT[1]
          counts CM33 loop cache hits
        name: CNT_CM33_CBUS_CACHE
        private_val: true
        value: 1
      - doc: SYSCTRL_CM33_CNT counts CM33 active cycles, SYSCTRL_MRAM_READ_CNT counts
          DSP[0] loop cache hits, SYSCTRL_DSP_CNT[0] counts DSP[0] active cycles and
          SYSCTRL_DSP_CNT[1] counts DSP[0] PMEM reads
        name: CNT_DSP_0_CACHE
        private_val: true
        value: 2
      - doc: SYSCTRL_CM33_CNT counts CM33 active cycles, SYSCTRL_MRAM_READ_CNT counts
          DSP[1] loop cache hits, SYSCTRL_DSP_CNT[0] counts DSP[1] PMEM reads and
          SYSCTRL_DSP_CNT[1] counts DSP[1] active cycles
        name: CNT_DSP_1_CACHE
        private_val: true
        value: 3
      - doc: Force 4 FCLK pulses to detect a new IRQ
        name: CM33_FCLK_4
        private_val: true
        value: 0
      - doc: Force 5 FCLK pulses to detect a new IRQ
        name: CM33_FCLK_5
        private_val: true
        value: 1
      - doc: Force 6 FCLK pulses to detect a new IRQ
        name: CM33_FCLK_6
        private_val: true
        value: 2
      - doc: Force 7 FCLK pulses to detect a new IRQ
        name: CM33_FCLK_7
        private_val: true
        value: 3
      - doc: CM33 FCLK uses STCLK*2 while in WFI mode
        name: CM33_WFI_FCLK_STCLK
        private_val: true
        value: 0
      - doc: CM33 FCLK uses SYSCLK while in WFI mode
        name: CM33_WFI_FCLK_SYSCLK
        private_val: true
        value: 1
      - doc: DC-DC is not forced in LDO mode
        name: DCDC_LDO_NOT_FORCED
        value: 0
      - doc: DC-DC is forced in LDO mode
        name: DCDC_LDO_FORCED
        value: 1
      - doc: DC-DC automatic LDO force mode disabled
        name: DCDC_AUTO_LDO_DISABLE
        value: 0
      - doc: DC-DC automatic LDO force mode enabled
        name: DCDC_AUTO_LDO_ENABLE
        value: 1
      - doc: DCDC_ICH_TRIM is used during MRAM sequential word erasing or writing
        name: SEQ_WORD_ERASE_WRITE_DCDC_BOOST_DISABLED
        value: 0
      - doc: DCDC_ICH_TRIM_BOOST is used during MRAM sequential word erasing or writing
        name: SEQ_WORD_ERASE_WRITE_DCDC_BOOST_ENABLED
        value: 1
      - doc: Charge pump is clocked normally during MRAM sequential word erasing or
          writing
        name: SEQ_WORD_ERASE_WRITE_CP_BOOST_DISABLED
        value: 0
      - doc: Charge pump is clocked at SLOWCLK during MRAM sequential word erasing
          or writing
        name: SEQ_WORD_ERASE_WRITE_CP_BOOST_ENABLED
        value: 1
      - doc: VDDA_MODE is used during MRAM sequential word erasing or writing
        name: SEQ_WORD_ERASE_WRITE_VDDA_LDO_NOT_FORCED
        value: 0
      - doc: VDDA is forced in LDO mode during MRAM sequential word erasing or writing
        name: SEQ_WORD_ERASE_WRITE_VDDA_LDO_FORCED
        value: 1
      - doc: DCDC_ICH_TRIM is used during MRAM sector erasing
        name: SECTOR_ERASE_DCDC_BOOST_DISABLED
        value: 0
      - doc: DCDC_ICH_TRIM_BOOST is used during MRAM sector erasing
        name: SECTOR_ERASE_DCDC_BOOST_ENABLED
        value: 1
      - doc: Charge pump is clocked normally during MRAM sector erasing
        name: SECTOR_ERASE_CP_BOOST_DISABLED
        value: 0
      - doc: Charge pump is clocked at SLOWCLK during MRAM sector erasing
        name: SECTOR_ERASE_CP_BOOST_ENABLED
        value: 1
      - doc: VDDA_MODE is used during MRAM sector erasing
        name: SECTOR_ERASE_VDDA_LDO_NOT_FORCED
        value: 0
      - doc: VDDA is forced in LDO mode during MRAM sector erasing
        name: SECTOR_ERASE_VDDA_LDO_FORCED
        value: 1
      - doc: Apply boost configuration when RF TX linearization LUT index is 0
        name: BOOST_TX_POWER_LINEAR_LUT_INDEX_0
        value: 0
      - doc: Apply boost configuration when RF TX linearization LUT index is 1
        name: BOOST_TX_POWER_LINEAR_LUT_INDEX_1
        value: 1
      - doc: Apply boost configuration when RF TX linearization LUT index is 2
        name: BOOST_TX_POWER_LINEAR_LUT_INDEX_2
        value: 2
      - doc: Apply boost configuration when RF TX linearization LUT index is 3
        name: BOOST_TX_POWER_LINEAR_LUT_INDEX_3
        value: 3
      - doc: Apply boost configuration when TX power is at least -3 dBm
        name: BOOST_TX_POWER_AT_LEAST_M3_DBM
        value: 0
      - doc: Apply boost configuration when TX power is at least -2 dBm
        name: BOOST_TX_POWER_AT_LEAST_M2_DBM
        value: 1
      - doc: Apply boost configuration when TX power is at least -1 dBm
        name: BOOST_TX_POWER_AT_LEAST_M1_DBM
        value: 2
      - doc: Apply boost configuration when TX power is at least 0 dBm
        name: BOOST_TX_POWER_AT_LEAST_M0_DBM
        value: 3
      - doc: Apply boost configuration when TX power is at least 1 dBm
        name: BOOST_TX_POWER_AT_LEAST_1_DBM
        value: 4
      - doc: Apply boost configuration when TX power is at least 2 dBm
        name: BOOST_TX_POWER_AT_LEAST_2_DBM
        value: 5
      - doc: Apply boost configuration when TX power is at least 3 dBm
        name: BOOST_TX_POWER_AT_LEAST_3_DBM
        value: 6
      - doc: Apply boost configuration when TX power is at least 4 dBm
        name: BOOST_TX_POWER_AT_LEAST_4_DBM
        value: 7
      - doc: Apply boost configuration when TX power is at least 5 dBm
        name: BOOST_TX_POWER_AT_LEAST_5_DBM
        value: 8
      - doc: Apply boost configuration when TX power is at least 6 dBm
        name: BOOST_TX_POWER_AT_LEAST_6_DBM
        value: 9
      - doc: Apply boost configuration when TX power is at least 7 dBm
        name: BOOST_TX_POWER_AT_LEAST_7_DBM
        value: 10
      - doc: Apply boost configuration when TX power is at least 8 dBm
        name: BOOST_TX_POWER_AT_LEAST_8_DBM
        value: 11
      - doc: Apply boost configuration when TX power is at least 9 dBm
        name: BOOST_TX_POWER_AT_LEAST_9_DBM
        value: 12
      - doc: Apply boost configuration when TX power is at least 10 dBm
        name: BOOST_TX_POWER_AT_LEAST_10_DBM
        value: 13
      - doc: Apply boost configuration when TX power is at least 11 dBm
        name: BOOST_TX_POWER_AT_LEAST_11_DBM
        value: 14
      - doc: Disable boost configuration
        name: BOOST_TX_POWER_DISABLED
        value: 15
      - doc: DCDC_ICH_TRIM is used during RF TX power > threshold 0
        name: RF_TX_DCDC_BOOST_DISABLED
        value: 0
      - doc: DCDC_ICH_TRIM_BOOST is used during RF TX power > threshold 0
        name: RF_TX_DCDC_BOOST_ENABLED
        value: 1
      - doc: Charge pump is clocked normally during RF TX power > threshold 0
        name: RF_TX_CP_BOOST_DISABLED
        value: 0
      - doc: Charge pump is clocked at SLOWCLK during RF TX power > threshold 0
        name: RF_TX_CP_BOOST_ENABLED
        value: 1
      - doc: VDDA_MODE is used during RF TX power > threshold 0
        name: RF_TX_VDDA_LDO_NOT_FORCED
        value: 0
      - doc: VDDA is forced in LDO mode during RF TX power > threshold 0
        name: RF_TX_VDDA_LDO_FORCED
        value: 1
      - doc: DCDC_ICH_TRIM is used during RF RX or TX (below all thresholds)
        name: RF_RX_TX_DCDC_BOOST_DISABLED
        value: 0
      - doc: DCDC_ICH_TRIM_BOOST is used during RF RX or TX (below all thresholds)
        name: RF_RX_TX_DCDC_BOOST_ENABLED
        value: 1
      - doc: Charge pump is clocked normally during RF RX or TX (below all thresholds)
        name: RF_RX_TX_CP_BOOST_DISABLED
        value: 0
      - doc: Charge pump is clocked at SLOWCLK during RF RX or TX (below all thresholds)
        name: RF_RX_TX_CP_BOOST_ENABLED
        value: 1
      - doc: VDDA_MODE is used during RF RX or TX (below all thresholds)
        name: RF_RX_TX_VDDA_LDO_NOT_FORCED
        value: 0
      - doc: VDDA is forced in LDO mode during RF RX or TX (below all thresholds)
        name: RF_RX_TX_VDDA_LDO_FORCED
        value: 1
      - doc: Body biasing is disabled
        name: BODY_BIAS_DISABLED
        private_val: true
        value: 0
      - doc: Body biasing is enabled
        name: BODY_BIAS_ENABLED
        private_val: true
        value: 1
      - doc: Short VDDC timing measurement interval
        name: VDDC_TRIM_INTERVAL_SHORT
        private_val: true
        value: 0
      - doc: Long VDDC timing measurement interval
        name: VDDC_TRIM_INTERVAL_LONG
        private_val: true
        value: 1
      - doc: Optimal VDDC target timing margin when no body bias is used, not allowed
          when body bias voltage limit > 0.2 V
        name: VDDC_MARGIN_NO_BODY_BIAS
        private_val: true
        value: 7
      - doc: Optimal VDDC target timing margin when 0 V > body bias voltage <= 0.2
          V, not allowed when body bias voltage limit is > 0.2 V
        name: VDDC_MARGIN_BODY_BIAS_MAX_0P2V
        private_val: true
        value: 8
      - doc: Optimal VDDC target timing margin when 0.2 V > body bias voltage <= 0.4
          V, not allowed when body bias voltage limit is > 0.4 V
        name: VDDC_MARGIN_BODY_BIAS_MAX_0P4V
        private_val: true
        value: 9
      - doc: Optimal VDDC target timing margin when 0.6 V > body bias voltage <= 0.6
          V, not allowed when body bias voltage limit is > 0.6 V
        name: VDDC_MARGIN_BODY_BIAS_MAX_0P6V
        private_val: true
        value: 10
      - doc: Optimal VDDC target timing margin when 0.8 V > body bias voltage <= 0.8
          V
        name: VDDC_MARGIN_BODY_BIAS_MAX_0P8V
        private_val: true
        value: 11
      - doc: Maximum VDDC target timing margin (not optimal)
        name: VDDC_MARGIN_MAX
        private_val: true
        value: 14
      - doc: Manual control of VDDC trim level
        name: BODY_BIAS_MODE_AUTO
        private_val: true
        value: 0
      - doc: Automatic control of VDDC trim level
        name: BODY_BIAS_MODE_MANUAL
        private_val: true
        value: 1
      - doc: When body biasing is increased, VDDC is not increased
        name: VDDC_TRIM_INCR_NORMAL
        private_val: true
        value: 0
      - doc: When body biasing is increased, VDDC is also increased
        name: VDDC_TRIM_INCR_ALWAYS_BELOW_TARGET
        private_val: true
        value: 1
      - doc: Manual control of VDDC trim level
        name: VDDC_TRIM_MANUAL
        private_val: true
        value: 0
      - doc: Automatic control of VDDC trim level
        name: VDDC_TRIM_AUTO
        private_val: true
        value: 1
      - doc: Body biasing is disabled when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_DISABLED
        private_val: true
        value: 0
      - doc: Maximum body bias trimming is 0.1 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P1V
        private_val: true
        value: 15
      - doc: Maximum body bias trimming is 0.2 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P2V
        private_val: true
        value: 31
      - doc: Maximum body bias trimming is 0.3 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P3V
        private_val: true
        value: 47
      - doc: Maximum body bias trimming is 0.4 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P4V
        private_val: true
        value: 63
      - doc: Maximum body bias trimming is 0.5 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P5V
        private_val: true
        value: 79
      - doc: Maximum body bias trimming is 0.6 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P6V
        private_val: true
        value: 95
      - doc: Maximum body bias trimming is 0.7 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P7V
        private_val: true
        value: 111
      - doc: Maximum body bias trimming is 0.8 V when running on 48 MHz RFCLK
        name: BODY_BIAS_RFCLK_48MHZ_MAX_0P8V
        private_val: true
        value: 127
      - doc: Body biasing is disabled when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_DISABLED
        private_val: true
        value: 0
      - doc: Maximum body bias trimming is 0.1 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P1V
        private_val: true
        value: 15
      - doc: Maximum body bias trimming is 0.2 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P2V
        private_val: true
        value: 31
      - doc: Maximum body bias trimming is 0.3 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P3V
        private_val: true
        value: 47
      - doc: Maximum body bias trimming is 0.4 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P4V
        private_val: true
        value: 63
      - doc: Maximum body bias trimming is 0.5 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P5V
        private_val: true
        value: 79
      - doc: Maximum body bias trimming is 0.6 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P6V
        private_val: true
        value: 95
      - doc: Maximum body bias trimming is 0.7 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P7V
        private_val: true
        value: 111
      - doc: Maximum body bias trimming is 0.8 V when not running on 48 MHz RFCLK
        name: BODY_BIAS_NOT_RFCLK_48MHZ_MAX_0P8V
        private_val: true
        value: 127
      - doc: Critical path speed measurement idle
        name: SPEED_MEASURE_IDLE
        private_val: true
        value: 0
      - doc: Critical path speed measurement busy
        name: SPEED_MEASURE_BUSY
        private_val: true
        value: 1
      - doc: Start critical path speed measurement
        name: SPEED_MEASURE_START
        private_val: true
        value: 1
      - doc: VDDOD regulator current limiter is not active
        name: VDDOD_LIMITER_NOT_ACTIVE
        value: 0
      - doc: VDDOD regulator current limiter is active
        name: VDDOD_LIMITER_ACTIVE
        value: 1
      - doc: VDDOD regulator current limiter is disabled when controlled manually
        name: VDDOD_LIMITER_DISABLE
        private_val: true
        value: 0
      - doc: VDDOD regulator current limiter is enabled when controlled manually
        name: VDDOD_LIMITER_ENABLE
        private_val: true
        value: 1
      - doc: VDDOD regulator current limiter is controlled automatically
        name: VDDOD_LIMITER_AUTOMATIC
        private_val: true
        value: 0
      - doc: VDDOD regulator current limiter is controlled manually
        name: VDDOD_LIMITER_MANUAL
        private_val: true
        value: 1
      - doc: External VDDOD capactor is 2.2 uF (+/-20%)
        name: VDDOD_CAP_2P2UF
        value: 0
      - doc: External VDDOD capactor is 4.7 uF  (+/-20%)
        name: VDDOD_CAP_4P7UF
        value: 1
      - doc: External VDDOD capactor is 10 uF  (+/-20%)
        name: VDDOD_CAP_10UF
        value: 2
      - doc: External VDDOD capactor is 22 uF  (+/-20%)
        name: VDDOD_CAP_22UF
        value: 3
      - doc: External VDDOD capactor is 47 uF  (+/-20%)
        name: VDDOD_CAP_47UF
        value: 4
      - doc: External VDDOD capactor is 100 uF  (+/-20%)
        name: VDDOD_CAP_100UF
        value: 5
      - doc: 0.8 V (uncalibrated)
        name: VDDOD_VTRIM_0P8V
        value: 0
      - doc: 0.9 V (uncalibrated)
        name: VDDOD_VTRIM_0P9V
        value: 5
      - doc: 1.0 V (uncalibrated)
        name: VDDOD_VTRIM_1P0V
        value: 10
      - doc: 1.1 V (uncalibrated)
        name: VDDOD_VTRIM_1P1V
        value: 15
      - doc: 1.2 V (uncalibrated)
        name: VDDOD_VTRIM_1P2V
        value: 20
      - doc: 1.3 V (uncalibrated)
        name: VDDOD_VTRIM_1P3V
        value: 25
      - doc: 1.4 V (uncalibrated)
        name: VDDOD_VTRIM_1P4V
        value: 30
      - doc: 1.5 V (uncalibrated)
        name: VDDOD_VTRIM_1P5V
        value: 35
      - doc: 1.6 V (uncalibrated)
        name: VDDOD_VTRIM_1P6V
        value: 40
      - doc: 1.7 V (uncalibrated)
        name: VDDOD_VTRIM_1P7V
        value: 45
      - doc: 1.8 V (uncalibrated)
        name: VDDOD_VTRIM_1P8V
        value: 50
      - doc: 1.9 V (uncalibrated)
        name: VDDOD_VTRIM_1P9V
        value: 55
      - doc: VDDOD regulator is disabled (high impedance)
        name: VDDOD_DISABLE
        value: 0
      - doc: VDDOD regulator is enabled
        name: VDDOD_ENABLE
        value: 1
    offset: 1073741824
    type: block
  - doc: DSP Control
    name: DSP
    node:
    - doc: DSP Control
      field:
      - defaultVal: 0
        doc: DSP running status
        name: DSP_RUNNING
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Write a 1 to reset pending CM33_DSP, AUDIO and NNA interrupts in the
          DSP interrupt controller
        name: DSP_CM33_DSP_AUDIO_NNA_INT_RESET
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to reset pending DMA interrupts in the DSP interrupt controller
        name: DSP_DMA_INT_RESET
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to reset DSP
        name: DSP_RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to pause DSP
        name: DSP_PAUSE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to run DSP
        name: DSP_RESUME
        offset: 0
        property:
        - name: u_internal_notes
          value: This command is ignored when DSP is paused at the same time
        sw_access: wo
      name: DSP_CTRL%d
      offset: 0
      property:
      - name: count
        value: 2
      type: reg
    - doc: DSP Debug Port Configuration
      field:
      - defaultVal: 0
        doc: DSP exit powerdown mode configuration when halted
        name: DSP_EXIT_POWERDOWN_WHEN_HALTED
        offset: 1
        property:
        - name: u_internal_notes
          value: The DSP only exits powerdown mode on step or run debug port commands
            when there are pending unmasked interrupts
        sw_access: rw
      - defaultVal: 0
        doc: DSP debug port enable
        name: DSP_DEBUG_ENABLE
        offset: 0
        property:
        - name: u_internal_notes
          value: The DSP clock is stopped when in powerdown mode to reduce power consumption,
            debug port access is therefore not possible while in powerdown mode
        sw_access: rw
      name: DSP_DEBUG_CFG%d
      offset: 8
      property:
      - name: count
        value: 2
      type: reg
    - doc: DSP Commands
      field:
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 6
        name: DSP_CMD_6
        offset: 6
        property:
        - name: u_internal_notes
          value: This interrupt is merged with the NNA interrupt of the LPDSP32.
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 5
        name: DSP_CMD_5
        offset: 5
        property:
        - name: u_internal_notes
          value: This interrupt is merged with the AUDIO interrupt of the LPDSP32.
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 4
        name: DSP_CMD_4
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 3
        name: DSP_CMD_3
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 2
        name: DSP_CMD_2
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 1
        name: DSP_CMD_1
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to issue DSP command 0
        name: DSP_CMD_0
        offset: 0
        sw_access: wo
      name: DSP_CMD%d
      offset: 16
      property:
      - name: count
        value: 2
      type: reg
    - doc: DSP Loop Cache Configuration
      field:
      - defaultVal: 1
        doc: DSP loop cache enable
        name: ENABLE
        offset: 0
        property:
        - name: u_internal_notes
          value: The loop cache should only be disabled for testing purposes
        sw_access: rw
      name: DSP_LOOP_CACHE_CFG%d
      offset: 24
      property:
      - name: count
        value: 2
      type: reg
    - doc: DSP Debug Port Software Control
      field:
      - defaultVal: 0
        doc: DSP software JTAG instruction (copied to DSP_DEBUG_WR_LSB when DSP_DBG_IR
          is started)
        name: INSTR
        offset: '31:16'
        sw_access: wo
      - defaultVal: 0
        doc: DSP software JTAG busy status
        name: BUSY
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: DSP software JTAG transaction mode (only updated when the START=1)
        name: MODE
        offset: '4:2'
        sw_access: rw
      - defaultVal: 0
        doc: Start a DSP JTAG initialization (ignored when BUSY=1)
        name: START
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: DSP software JTAG debug mechanism enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: DSP_DEBUG_CTRL
      offset: 32
      type: reg
    - doc: DSP Debug Port Write Data
      field:
      - defaultVal: 0
        doc: DSP debug port write data bits 0 to 31
        name: DATA_LSB
        offset: '31:0'
        sw_access: rw
      name: DSP_DEBUG_WR_LSB
      offset: 36
      type: reg
    - doc: DSP Debug Port Write Data
      field:
      - defaultVal: 0
        doc: DSP debug port write data bits 32 to 39
        name: DATA_MSB
        offset: '7:0'
        sw_access: rw
      name: DSP_DEBUG_WR_MSB
      offset: 40
      type: reg
    - doc: DSP Debug Port Read Data
      field:
      - defaultVal: 0
        doc: DSP debug port read data bits 0 to 31
        name: DATA_LSB
        offset: '31:0'
        sw_access: ro
      name: DSP_DEBUG_RD_LSB
      offset: 44
      type: reg
    - doc: DSP Debug Port Read Data
      field:
      - defaultVal: 0
        doc: DSP debug port read data bits 32 to 39
        name: DATA_MSB
        offset: '7:0'
        sw_access: ro
      name: DSP_DEBUG_RD_MSB
      offset: 48
      type: reg
    - type: define
      values:
      - doc: DSP paused
        name: DSP_STATE_PAUSE
        value: 0
      - doc: DSP running
        name: DSP_STATE_RUN
        value: 1
      - doc: Reset CM33_DSP, AUDIO and NNA interrupts in the DSP interrupt controller
        name: DSP_CM33_DSP_AUDIO_NNA_INT_RESET
        value: 1
      - doc: Reset DMA interrupts in the DSP interrupt controller
        name: DSP_DMA_INT_RESET
        value: 1
      - doc: Reset DSP
        name: DSP_RESET
        value: 1
      - doc: Pause DSP
        name: DSP_PAUSE
        value: 1
      - doc: Resume DSP
        name: DSP_RESUME
        value: 1
      - doc: DSP exit powerdown when halted disabled
        name: DSP_EXIT_POWERDOWN_WHEN_HALTED_DISABLED
        value: 0
      - doc: DSP exit powerdown when halted enabled
        name: DSP_EXIT_POWERDOWN_WHEN_HALTED_ENABLED
        value: 1
      - doc: DSP debug port disabled
        name: DSP_DEBUG_DISABLED
        value: 0
      - doc: DSP debug port enabled
        name: DSP_DEBUG_ENABLED
        value: 1
      - doc: Issue DSP command 6
        name: DSP_CMD_6
        value: 1
      - doc: Issue DSP command 5
        name: DSP_CMD_5
        value: 1
      - doc: Issue DSP command 4
        name: DSP_CMD_4
        value: 1
      - doc: Issue DSP command 3
        name: DSP_CMD_3
        value: 1
      - doc: Issue DSP command 2
        name: DSP_CMD_2
        value: 1
      - doc: Issue DSP command 1
        name: DSP_CMD_1
        value: 1
      - doc: Issue DSP command 0
        name: DSP_CMD_0
        value: 1
      - doc: DSP loop cache disabled
        name: DSP_LOOP_CACHE_DISABLE
        value: 0
      - doc: DSP loop cache enabled
        name: DSP_LOOP_CACHE_ENABLE
        value: 1
      - doc: No ongoing DSP JTAG debug transaction
        name: DSP_DBG_IDLE
        value: 0
      - doc: DSP JTAG debug transaction in progress
        name: DSP_DBG_BUSY
        value: 1
      - doc: No DSP JTAG transaction
        name: DSP_DBG_NOP
        value: 0
      - doc: DSP JTAG initialization sequence
        name: DSP_DBG_INIT
        value: 1
      - doc: DSP JTAG IR 16 bits
        name: DSP_DBG_IR
        value: 2
      - doc: DSP JTAG DR 16 bits
        name: DSP_DBG_DR_16_BITS
        value: 4
      - doc: DSP JTAG DR 24 bits
        name: DSP_DBG_DR_24_BITS
        value: 5
      - doc: DSP JTAG DR 32 bits
        name: DSP_DBG_DR_32_BITS
        value: 6
      - doc: DSP JTAG DR 40 bits
        name: DSP_DBG_DR_40_BITS
        value: 7
      - doc: Start a DSP JTAG debug initialization sequence
        name: DSP_DBG_START
        value: 1
      - doc: DSP software JTAG debug mechanism disabled
        name: DSP_DBG_DISABLE
        value: 0
      - doc: DSP software JTAG debug mechanism enabled
        name: DSP_DBG_ENABLE
        value: 1
    offset: 1073742080
    type: block
  - doc: Clock Generation
    name: CLK
    node:
    - doc: System Clock Configuration Register
      field:
      - defaultVal: 0
        doc: Used prescale value for RFCLK from XTAL 48 MHz clock
        name: USED_RFCLK_PRESCALE
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: Used source of SYSCLK (RCCLK, STANDBYCLK, RFCLK, JTCK or EXTCLK)
        name: USED_SYSCLK_SRC_SEL
        offset: '26:24'
        sw_access: ro
      - defaultVal: 0
        doc: RFCLK clock source selection (not glitch free)
        name: RFCLK_SRC
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for RFCLK from XTAL 48 MHz clock
        name: RFCLK_PRESCALE
        offset: 8
        property:
        - name: u_internal_notes
          value: Not applied immediately if VDDC_TRIM_AUTO is used
        sw_access: rw
      - defaultVal: 0
        doc: Controls the source of SYSCLK (RCCLK, STANDBYCLK, RFCLK, JTCK or EXTCLK)
        name: SYSCLK_SRC_SEL
        offset: '2:0'
        property:
        - name: u_internal_notes
          value: Not applied immediately if VDDC_TRIM_AUTO is used
        sw_access: rw
      name: CLK_SYS_CFG
      offset: 0
      type: reg
    - doc: Clock Configuration for SLOWCLK, BBCLK, UARTCLK, PWMCLK, DMICCLK and ODCLK
      field:
      - defaultVal: 0
        doc: OD clock to analog block selection
        name: ODCLK_ANALOG_SEL
        offset: 29
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: OD clock source
        name: ODCLK_SRC
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for the ODCLK (1 to 16 in steps of 1)
        name: ODCLK_PRESCALE
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for the PWMCLK (1 to 16 in steps of 1)
        name: PWMCLK_PRESCALE
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for the DMICCLK from ODCLK (1 to 16 in steps of 1)
        name: DMICCLK_PRESCALE
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: I3C clock source
        name: I3CCLK_SRC
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for NFMICLK from BBCLK (1 to 2 in steps of 1)
        name: NFMICLK_PRESCALE
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: I2C clock source
        name: I2CCLK_SRC
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: SPI clock source
        name: SPICLK_SRC
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: PWM clock source
        name: PWMCLK_SRC
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: UART clock source
        name: UARTCLK_SRC
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: BB clock source
        name: BBCLK_SRC
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for BBCLK (1 to 8 in steps of 1)
        name: BBCLK_PRESCALE
        offset: '6:4'
        sw_access: rw
      - defaultVal: 5
        doc: Prescale value for SLOWCLK from NFMICLK (1 to 16 in steps of 1)
        name: SLOWCLK_PRESCALE
        offset: '3:0'
        sw_access: rw
      name: CLK_DIV_CFG0
      offset: 4
      type: reg
    - doc: Clock Configuration for charge pump clock and DC-DC clock
      field:
      - defaultVal: 0
        doc: Charge pump clock disable
        name: CPCLK_DISABLE
        offset: 13
        sw_access: rw
      - defaultVal: 7
        doc: Prescale value for the charge pump clock from SLOWCLK (1 to 32 in steps
          of 1)
        name: CPCLK_PRESCALE
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC converter clock source
        name: DCCLK_SRC
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC converter clock mode
        name: DCDC_CLOCK_MODE
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for the DC-DC converter clock (1 to 64 in steps of 1)
        name: DCCLK_PRESCALE
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: CLK_DIV_CFG1
      offset: 8
      type: reg
    - doc: Clock Configuration for USRCLK
      field:
      - defaultVal: 0
        doc: USRCLK source
        name: USRCLK_SRC
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for USRCLK (1 to 1024 in steps of 1)
        name: USRCLK_PRESCALE
        offset: '9:0'
        sw_access: rw
      name: CLK_DIV_CFG2
      offset: 12
      type: reg
    - type: define
      values:
      - doc: RFCLK divide by 1 is used (48 MHz)
        name: RFCLK_PRESCALE_1_USED
        value: 0
      - doc: RFCLK divide by 3 is used (16 MHz)
        name: RFCLK_PRESCALE_3_USED
        value: 1
      - doc: The RCCLK clock is used as SYSCLK clock source
        name: SYSCLK_CLKSRC_RCCLK_USED
        value: 0
      - doc: The STANDBYCLK clock is used as SYSCLK clock source
        name: SYSCLK_CLKSRC_STANDBYCLK_USED
        value: 1
      - doc: The RFCLK clock is used as SYSCLK clock source
        name: SYSCLK_CLKSRC_RFCLK_USED
        value: 2
      - doc: The JTCK clock is used as SYSCLK clock source
        name: SYSCLK_CLKSRC_JTCK_USED
        value: 3
      - doc: The EXTCLK clock is used as SYSCLK clock source
        name: SYSCLK_CLKSRC_EXTCLK_USED
        value: 4
      - doc: RFCLK is XTAL 48 MHz clock from RF block
        name: RFCLK_SRC_RF
        private_val: true
        value: 0
      - doc: RFCLK is EXTCLK (for testing purposed only)
        name: RFCLK_SRC_EXTCLK
        private_val: true
        value: 1
      - doc: RFCLK divide by 1 (48 MHz)
        name: RFCLK_PRESCALE_1
        value: 0
      - doc: RFCLK divide by 3 (16 MHz)
        name: RFCLK_PRESCALE_3
        value: 1
      - doc: Select the RCCLK clock as SYSCLK clock source
        name: SYSCLK_CLKSRC_RCCLK
        value: 0
      - doc: Select the STANDBYCLK clock as SYSCLK clock source
        name: SYSCLK_CLKSRC_STANDBYCLK
        value: 1
      - doc: Select the RFCLK clock as SYSCLK clock source
        name: SYSCLK_CLKSRC_RFCLK
        value: 2
      - doc: Select the JTCK clock as SYSCLK clock source
        name: SYSCLK_CLKSRC_JTCK
        value: 3
      - doc: Select the EXTCLK clock as SYSCLK clock source
        name: SYSCLK_CLKSRC_EXTCLK
        value: 4
      - doc: OD clock to analog block is RFCLK divided by 3 (16 MHz) when running
          RFCLK, else it is ODCLK (derived from SYSCLK)
        name: OD_ANALOG_USE_RFCLK_DIV3
        private_val: true
        value: 0
      - doc: OD clock to analog block is ODCLK (derived from SYSCLK)
        name: OD_ANALOG_USE_ODCLK
        private_val: true
        value: 1
      - doc: OD clock based on BBCLK (typically 16 MHz)
        name: ODCLK_SRC_BBCLK
        value: 0
      - doc: OD clock based on SYSCLK
        name: ODCLK_SRC_SYSCLK
        value: 1
      - doc: Divide by 1
        name: ODCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: ODCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: ODCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: ODCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: ODCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: ODCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: ODCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: ODCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: ODCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: ODCLK_PRESCALE_10
        value: 9
      - doc: Divide by 11
        name: ODCLK_PRESCALE_11
        value: 10
      - doc: Divide by 12
        name: ODCLK_PRESCALE_12
        value: 11
      - doc: Divide by 13
        name: ODCLK_PRESCALE_13
        value: 12
      - doc: Divide by 14
        name: ODCLK_PRESCALE_14
        value: 13
      - doc: Divide by 15
        name: ODCLK_PRESCALE_15
        value: 14
      - doc: Divide by 16
        name: ODCLK_PRESCALE_16
        value: 15
      - doc: Divide by 1
        name: PWMCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: PWMCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: PWMCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: PWMCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: PWMCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: PWMCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: PWMCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: PWMCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: PWMCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: PWMCLK_PRESCALE_10
        value: 9
      - doc: Divide by 11
        name: PWMCLK_PRESCALE_11
        value: 10
      - doc: Divide by 12
        name: PWMCLK_PRESCALE_12
        value: 11
      - doc: Divide by 13
        name: PWMCLK_PRESCALE_13
        value: 12
      - doc: Divide by 14
        name: PWMCLK_PRESCALE_14
        value: 13
      - doc: Divide by 15
        name: PWMCLK_PRESCALE_15
        value: 14
      - doc: Divide by 16
        name: PWMCLK_PRESCALE_16
        value: 15
      - doc: Divide by 1
        name: DMICCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: DMICCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: DMICCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: DMICCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: DMICCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: DMICCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: DMICCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: DMICCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: DMICCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: DMICCLK_PRESCALE_10
        value: 9
      - doc: Divide by 11
        name: DMICCLK_PRESCALE_11
        value: 10
      - doc: Divide by 12
        name: DMICCLK_PRESCALE_12
        value: 11
      - doc: Divide by 13
        name: DMICCLK_PRESCALE_13
        value: 12
      - doc: Divide by 14
        name: DMICCLK_PRESCALE_14
        value: 13
      - doc: Divide by 15
        name: DMICCLK_PRESCALE_15
        value: 14
      - doc: Divide by 16
        name: DMICCLK_PRESCALE_16
        value: 15
      - doc: I3C clock based on BBCLK (typically 16 MHz)
        name: I3CCLK_SRC_BBCLK
        value: 0
      - doc: I3C clock based on SYSCLK
        name: I3CCLK_SRC_SYSCLK
        value: 1
      - doc: Divide by 1
        name: NFMICLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: NFMICLK_PRESCALE_2
        value: 1
      - doc: I2C clock based on NFMICLK (typically 8 MHz)
        name: I2CCLK_SRC_NFMICLK
        value: 0
      - doc: I2C clock based on SYSCLK
        name: I2CCLK_SRC_SYSCLK
        value: 1
      - doc: SPI clock based on BBCLK (typically 16 MHz)
        name: SPICLK_SRC_BBCLK
        value: 0
      - doc: SPI clock based on SYSCLK
        name: SPICLK_SRC_SYSCLK
        value: 1
      - doc: PWM clock based on BBCLK (typically 16 MHz)
        name: PWMCLK_SRC_BBCLK
        value: 0
      - doc: PWM clock based on SYSCLK
        name: PWMCLK_SRC_SYSCLK
        value: 1
      - doc: UART clock based on NFMICLK (typically 8 MHz)
        name: UARTCLK_SRC_NFMICLK
        value: 0
      - doc: UART clock based on SYSCLK
        name: UARTCLK_SRC_SYSCLK
        value: 1
      - doc: BB clock based on XTAL 48 MHz clock divided by 3 (16 MHz) when running
          RFCLK, else based on SYSCLK
        name: BBCLK_SRC_XTAL48_DIV_3
        private_val: true
        value: 0
      - doc: BB clock based on SYSCLK
        name: BBCLK_SRC_SYSCLK
        private_val: true
        value: 1
      - doc: Divide by 1
        name: BBCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: BBCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: BBCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: BBCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: BBCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: BBCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: BBCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: BBCLK_PRESCALE_8
        value: 7
      - doc: Divide by 1
        name: SLOWCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: SLOWCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: SLOWCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: SLOWCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: SLOWCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: SLOWCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: SLOWCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: SLOWCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: SLOWCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: SLOWCLK_PRESCALE_10
        value: 9
      - doc: Divide by 11
        name: SLOWCLK_PRESCALE_11
        value: 10
      - doc: Divide by 12
        name: SLOWCLK_PRESCALE_12
        value: 11
      - doc: Divide by 13
        name: SLOWCLK_PRESCALE_13
        value: 12
      - doc: Divide by 14
        name: SLOWCLK_PRESCALE_14
        value: 13
      - doc: Divide by 15
        name: SLOWCLK_PRESCALE_15
        value: 14
      - doc: Divide by 16
        name: SLOWCLK_PRESCALE_16
        value: 15
      - doc: Charge pump clock enabled
        name: CPCLK_ENABLE
        value: 0
      - doc: Charge pump clock disabled
        name: CPCLK_DISABLE
        value: 1
      - doc: Divide by 1
        name: CPCLK_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: CPCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: CPCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: CPCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: CPCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: CPCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: CPCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: CPCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: CPCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: CPCLK_PRESCALE_10
        value: 9
      - doc: Divide by 31
        name: CPCLK_PRESCALE_31
        value: 30
      - doc: Divide by 32
        name: CPCLK_PRESCALE_32
        value: 31
      - doc: DC-DC clock based on NFMICLK (typically 8 MHz)
        name: DCCLK_SRC_NFMICLK
        private_val: true
        value: 0
      - doc: DC-DC clock based on SYSCLK
        name: DCCLK_SRC_SYSCLK
        private_val: true
        value: 1
      - doc: DC-DC pulse mode (self-clocked)
        name: DCDC_PULSE_MODE
        private_val: true
        value: 0
      - doc: DC-DC clocked mode
        name: DCDC_CLOCKED_MODE
        private_val: true
        value: 1
      - doc: Divide by 1
        name: DCCLK_PRESCALE_1
        private_val: true
        value: 0
      - doc: Divide by 2
        name: DCCLK_PRESCALE_2
        private_val: true
        value: 1
      - doc: Divide by 3
        name: DCCLK_PRESCALE_3
        private_val: true
        value: 2
      - doc: Divide by 4
        name: DCCLK_PRESCALE_4
        private_val: true
        value: 3
      - doc: Divide by 5
        name: DCCLK_PRESCALE_5
        private_val: true
        value: 4
      - doc: Divide by 6
        name: DCCLK_PRESCALE_6
        private_val: true
        value: 5
      - doc: Divide by 7
        name: DCCLK_PRESCALE_7
        private_val: true
        value: 6
      - doc: Divide by 8
        name: DCCLK_PRESCALE_8
        private_val: true
        value: 7
      - doc: User clock based on BBCLK (typically 16 MHz)
        name: USRCLK_SRC_BBCLK
        private_val: true
        value: 0
      - doc: User clock based on SYSCLK
        name: USRCLK_SRC_SYSCLK
        private_val: true
        value: 1
      - doc: Disabled
        name: USRCLK_DISABLED
        value: 0
      - doc: Divide by 2
        name: USRCLK_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: USRCLK_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: USRCLK_PRESCALE_4
        value: 3
      - doc: Divide by 5
        name: USRCLK_PRESCALE_5
        value: 4
      - doc: Divide by 6
        name: USRCLK_PRESCALE_6
        value: 5
      - doc: Divide by 7
        name: USRCLK_PRESCALE_7
        value: 6
      - doc: Divide by 8
        name: USRCLK_PRESCALE_8
        value: 7
      - doc: Divide by 9
        name: USRCLK_PRESCALE_9
        value: 8
      - doc: Divide by 10
        name: USRCLK_PRESCALE_10
        value: 9
      - doc: Divide by 100
        name: USRCLK_PRESCALE_100
        value: 99
      - doc: Divide by 1000
        name: USRCLK_PRESCALE_1000
        value: 999
      - doc: Divide by 1023
        name: USRCLK_PRESCALE_1023
        value: 1022
      - doc: Divide by 1024
        name: USRCLK_PRESCALE_1024
        value: 1023
    offset: 1073742336
    type: block
  - doc: Watchdog Timer
    name: WATCHDOG
    node:
    - doc: Watchdog timer Configuration Register
      field:
      - defaultVal: 11
        doc: Watchdog timeout period. Values 0xC to 0xF result in the same timeout
          period as the value 0xB.
        name: TIMEOUT_VALUE
        offset: '3:0'
        property:
        - name: u_internal_notes
          value: These values are defined for a 1 MHz SLOWCLK. For a different SLOWCLK
            frequency, these values should be scaled accordingly.
        sw_access: rw
      name: WATCHDOG_CFG
      offset: 0
      type: reg
    - doc: Watchdog Refresh Control Register
      field:
      - defaultVal: 0
        doc: Write a key to reset the watchdog
        name: WATCHDOG_REFRESH
        offset: '31:0'
        sw_access: wo
      name: WATCHDOG_CTRL
      offset: 4
      type: reg
    - doc: WATCHDOG ID number
      field:
      - defaultVal: 2
        doc: WATCHDOG Major Revision number
        name: WATCHDOG_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: WATCHDOG Minor Revision number
        name: WATCHDOG_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: WATCHDOG_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: 2.048 ms
        name: WATCHDOG_TIMEOUT_2M048
        value: 0
      - doc: 4.096 ms
        name: WATCHDOG_TIMEOUT_4M096
        value: 1
      - doc: 8.192 ms
        name: WATCHDOG_TIMEOUT_8M2
        value: 2
      - doc: 16.384 ms
        name: WATCHDOG_TIMEOUT_16M4
        value: 3
      - doc: 32.768 ms
        name: WATCHDOG_TIMEOUT_32M8
        value: 4
      - doc: 65.536 ms
        name: WATCHDOG_TIMEOUT_65M5
        value: 5
      - doc: 131.072 ms
        name: WATCHDOG_TIMEOUT_131M1
        value: 6
      - doc: 262.144 ms
        name: WATCHDOG_TIMEOUT_262M1
        value: 7
      - doc: 524.3 ms
        name: WATCHDOG_TIMEOUT_524M3
        value: 8
      - doc: 1.048 sec
        name: WATCHDOG_TIMEOUT_1048M6
        value: 9
      - doc: 2.097 sec
        name: WATCHDOG_TIMEOUT_2097M1
        value: 10
      - doc: 4.194 sec
        name: WATCHDOG_TIMEOUT_4194M3
        value: 11
      - doc: Write 32-bit key to reset the watchdog (others values have no effect)
        name: WATCHDOG_REFRESH
        value: 45212177
      - doc: Watchdog revision 2.0
        name: WATCHDOG_MAJOR_REVISION
        value: 2
      - doc: Watchdog revision 2.0
        name: WATCHDOG_MINOR_REVISION
        value: 0
    offset: 1073742592
    type: block
  - doc: General-Purpose Timers
    name: TIMER%d
    node:
    - doc: Timer Configuration 0 Register
      field:
      - defaultVal: 0
        doc: Prescale value of the timer
        name: PRESCALE
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Number of Timer clock cycles to time-out
        name: TIMEOUT_VALUE
        offset: '23:0'
        sw_access: rw
      name: TIMER_CFG0
      offset: 0
      type: reg
    - doc: Timer Configuration 1 Register
      field:
      - defaultVal: 0
        doc: Clock source
        name: CLK_SRC
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Multi-count value
        name: MULTI_COUNT
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Timer mode
        name: MODE
        offset: 0
        sw_access: rw
      name: TIMER_CFG1
      offset: 4
      type: reg
    - doc: General-Purpose timer Control / Status Register
      field:
      - defaultVal: 0
        doc: Indicate if the timer is active or not
        name: BUSY
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Start or restart the timer
        name: START
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Stop the timer
        name: STOP
        offset: 0
        property:
        - name: u_internal_notes
          value: STOP has precedence over START
        sw_access: wo
      name: TIMER_CTRL
      offset: 8
      type: reg
    - doc: Timer Current Value Register
      field:
      - defaultVal: 0
        doc: Current multi counter value
        name: MULTI_COUNT_VAL
        offset: '26:24'
        sw_access: ro
      - defaultVal: 0
        doc: Current timer value
        name: TIMER_VALUE
        offset: '23:0'
        sw_access: ro
      name: TIMER_VAL
      offset: 12
      type: reg
    - doc: Timer ID number
      field:
      - defaultVal: 0
        doc: Implementation of the GPIO triggered capture
        name: TIMER_GPIO_CAP
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: TIMER instance number
        name: TIMER_ID_NUM
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: TIMER Major Revision number
        name: TIMER_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: TIMER Minor Revision number
        name: TIMER_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: TIMER_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Divide the input clock frequency by 1
        name: TIMER_PRESCALE_1
        value: 0
      - doc: Divide the input clock frequency by 2
        name: TIMER_PRESCALE_2
        value: 1
      - doc: Divide the input clock frequency by 4
        name: TIMER_PRESCALE_4
        value: 2
      - doc: Divide the input clock frequency by 8
        name: TIMER_PRESCALE_8
        value: 3
      - doc: Divide the input clock frequency by 16
        name: TIMER_PRESCALE_16
        value: 4
      - doc: Divide the input clock frequency by 32
        name: TIMER_PRESCALE_32
        value: 5
      - doc: Divide the input clock frequency by 64
        name: TIMER_PRESCALE_64
        value: 6
      - doc: Divide the input clock frequency by 128
        name: TIMER_PRESCALE_128
        value: 7
      - doc: Timer clock source is SLOWCLK divided by 32
        name: TIMER_SLOWCLK_DIV32
        value: 0
      - doc: Timer clock source is SLOWCLK divided by 2
        name: TIMER_SLOWCLK_DIV2
        value: 1
      - doc: Stop on 1st Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_1
        value: 0
      - doc: Stop on 2nd Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_2
        value: 1
      - doc: Stop on 3rd Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_3
        value: 2
      - doc: Stop on 4th Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_4
        value: 3
      - doc: Stop on 5th Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_5
        value: 4
      - doc: Stop on 6th Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_6
        value: 5
      - doc: Stop on 7th Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_7
        value: 6
      - doc: Stop on 8th Time-out occurrence and issue an interrupt
        name: TIMER_MULTI_COUNT_8
        value: 7
      - doc: One shot / multi shot mode
        name: TIMER_SHOT_MODE
        value: 0
      - doc: Free-run mode
        name: TIMER_FREE_RUN
        value: 1
      - doc: The timer is inactive
        name: TIMER_INACTIVE
        value: 0
      - doc: The timer is active
        name: TIMER_ACTIVE
        value: 1
      - doc: Writing a 1 starts or restarts the timer
        name: TIMER_START
        value: 1
      - doc: Writing a 1 stops the timer
        name: TIMER_STOP
        value: 1
      - doc: GPIO capture is not implemented
        name: TIMER_GPIO_CAP_DISABLED
        value: 0
      - doc: GPIO capture is implemented
        name: TIMER_GPIO_CAP_ENABLED
        value: 1
      - doc: Timer revision 2.0
        name: TIMER_MAJOR_REVISION
        value: 2
      - doc: Timer revision 2.0
        name: TIMER_MINOR_REVISION
        value: 0
    offset: 1073742848
    property:
    - name: count
      value: 4
    - name: size
      value: 256
    type: block
  - doc: CRC Generator Control
    name: CRC
    node:
    - doc: CRC Generator Configuration Register
      field:
      - defaultVal: 0
        doc: Selects the final CRC XOR mode
        name: FINAL_CRC_XOR
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Selects the final CRC reversal mode
        name: FINAL_CRC_REVERSE
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Selects the bit order for bytes added to the CRC
        name: BIT_ORDER
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Selects the CRC type
        name: CRC_TYPE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Selects the endianness for bytes added to the CRC
        name: BYTE_ORDER
        offset: 0
        sw_access: rw
      name: CRC_CFG
      offset: 0
      type: reg
    - doc: CRC Generator Current Value Register
      field:
      - defaultVal: 65535
        doc: 'CRC generator value: Write 0xFFFFFFF (32) or 0xFFFF (CCITT) to initialize
          the CRC, read provides the current CRC value.'
        name: CURRENT_CRC
        offset: '31:0'
        sw_access: rw
      name: CRC_VALUE
      offset: 4
      type: reg
    - doc: CRC Generator - Add 1 Bit
      field:
      - defaultVal: 0
        doc: Add 1 bit to the CRC calculation
        name: CRC_ADD_1
        offset: 0
        sw_access: wo
      name: CRC_ADD_1
      offset: 8
      type: reg
    - doc: CRC Generator - Add 1 Byte
      field:
      - defaultVal: 0
        doc: Add 1 byte (8 bits) to the CRC calculation
        name: CRC_ADD_8
        offset: '7:0'
        sw_access: wo
      name: CRC_ADD_8
      offset: 12
      type: reg
    - doc: CRC Generator - Add 1 Half-word
      field:
      - defaultVal: 0
        doc: Add 1 half-word (16 bits) to the CRC calculation
        name: CRC_ADD_16
        offset: '15:0'
        sw_access: wo
      name: CRC_ADD_16
      offset: 16
      type: reg
    - doc: CRC Generator - Add 3 Bytes
      field:
      - defaultVal: 0
        doc: Add 3 bytes (24 bits) to the CRC calculation
        name: CRC_ADD_24
        offset: '23:0'
        sw_access: wo
      name: CRC_ADD_24
      offset: 20
      type: reg
    - doc: CRC Generator - Add 1 Word
      field:
      - defaultVal: 0
        doc: Add 1 word (32 bits) to the CRC calculation
        name: CRC_ADD_32
        offset: '31:0'
        sw_access: wo
      name: CRC_ADD_32
      offset: 24
      type: reg
    - doc: CRC Generator Final Value
      field:
      - defaultVal: 0
        doc: 'CRC generator final value: After XOR for CCITT or byte reversal for
          CRC-32'
        name: FINAL_CRC
        offset: '31:0'
        sw_access: ro
      name: CRC_FINAL
      offset: 28
      type: reg
    - doc: CRC ID number
      field:
      - defaultVal: 2
        doc: CRC Major Revision number
        name: CRC_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: CRC Minor Revision number
        name: CRC_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: CRC_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: 'Final CRC XOR is done according to the standard (CRC-CCITT: no XOR;
          CRC-32: XOR with 0xFFFFFFFF)'
        name: CRC_FINAL_XOR_STANDARD
        value: 0
      - doc: Final CRC XOR is done in opposite of the standard
        name: CRC_FINAL_XOR_NON_STANDARD
        value: 1
      - doc: 'Final CRC reversal is done according to the standard (CRC-CCITT: normal;
          CRC-32 reversed)'
        name: CRC_FINAL_REVERSE_STANDARD
        value: 0
      - doc: Final CRC reversal is done in opposite of the standard
        name: CRC_FINAL_REVERSE_NON_STANDARD
        value: 1
      - doc: 'Bit order is as defined by the standard (CRC-CCITT: normal; CRC-32 reversed)'
        name: CRC_BIT_ORDER_STANDARD
        value: 0
      - doc: Bit order is opposite of the standard
        name: CRC_BIT_ORDER_NON_STANDARD
        value: 1
      - doc: CRC-CCITT algorithm selected
        name: CRC_CCITT
        value: 0
      - doc: CRC-32 (IEEE 802.3) algorithm selected
        name: CRC_32
        value: 1
      - doc: Bytes are added to the CRC in big-endian order
        name: CRC_BIG_ENDIAN
        value: 0
      - doc: Bytes are added to the CRC in little-endian order
        name: CRC_LITTLE_ENDIAN
        value: 1
      - doc: Initial value for the CRC CCITT calculation
        name: CRC_CCITT_INIT_VALUE
        value: 65535
      - doc: Initial value for the CRC 32 calculation
        name: CRC_32_INIT_VALUE
        value: 4294967295
      - doc: CRC revision 2.0
        name: CRC_MAJOR_REVISION
        value: 2
      - doc: CRC revision 2.0
        name: CRC_MINOR_REVISION
        value: 0
    offset: 1073745920
    type: block
  - doc: MRAM Interface
    name: MRAM
    node:
    - doc: MRAM Interface Config Register
      field:
      - defaultVal: 0
        doc: MRAM low power auto enable when read is idle for more than 32 us
        name: MRAM_LP_ON_IDLE
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RF RX transmission impact on non-sequential commands (force pending or
          no impact)
        name: RF_RX_CMD_CFG
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RF TX transmission impact on non-sequential commands (force pending or
          no impact)
        name: RF_TX_CMD_CFG
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: MRAM interface priority configuration
        name: PRIORITY
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: MRAM power configuration
        name: MRAM_POWER
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Do not automatically load the configuration registers after the command
          WAKEUP is completed.
        name: NOT_LOAD_AUTO
        offset: 0
        sw_access: rw
      name: MRAM_IF_CFG
      offset: 0
      type: reg
    - doc: MRAM Main Write Unlock Register
      field:
      - defaultVal: 0
        doc: 32-bit key to allow for write accesses into the MRAM MAIN Block
        name: UNLOCK_KEY
        offset: '31:0'
        property:
        - name: u_internal_notes
          value: MAIN_W_EN must be different than 0 for the unlock key to be taken
            into account
        sw_access: wo
      name: MRAM_MAIN_WRITE_UNLOCK
      offset: 4
      type: reg
    - doc: MRAM Main Write Control Register
      field:
      - defaultVal: 0
        doc: Authorize the write access to the part [7:0] of the MRAM MAIN array.
        name: MAIN_W_EN
        offset: '7:0'
        sw_access: rw
      name: MRAM_MAIN_CTRL
      offset: 8
      type: reg
    - doc: MRAM, Memory and RF Power-Up Delay Configuration
      field:
      - defaultVal: 0
        doc: Configure MRAM delays
        name: SYSCLK_FREQ
        offset: '2:0'
        property:
        - name: u_internal_notes
          value: This default configuration is used when the RC oscillator is not
            trimmed and set at 5MHz.
        sw_access: rw
      name: MRAM_DELAY_CTRL
      offset: 12
      type: reg
    - doc: MRAM Delay Control Register 0
      field:
      - defaultVal: 25
        doc: Latency to read after PROG / ERASE low
        name: T_RW
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 168
        doc: WEb low to PROG / ERASE high setup time
        name: T_PGS
        offset: '17:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Access time for MRAM MAIN array
        name: T_ACC
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: No wait state
        sw_access: rw
      name: MRAM_DELAY_CTRL0
      offset: 16
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Delay Control Register 1
      field:
      - defaultVal: 16
        doc: OTP power-up wait delay
        name: T_OTP
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 168
        doc: End of configuration to any operation
        name: T_RH
        offset: '17:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 25
        doc: Power-up to end of PORb
        name: T_RT
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_DELAY_CTRL1
      offset: 20
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Delay Control Register 2
      field:
      - defaultVal: 0
        doc: Delay between operations
        name: T_RD
        offset: '9:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDD to VDDA delay
        name: T_SD
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_DELAY_CTRL2
      offset: 24
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Delay Control Register 3
      field:
      - defaultVal: 42
        doc: RSTb min pulse width
        name: T_RSW
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RSTb recovery time
        name: T_RSR
        offset: '21:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: SCKW clock period divided by 2
        name: T_SCKW2
        offset: '17:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Shift updload recovery time
        name: T_SUR
        offset: '14:12'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Shift updload min pulse width
        name: T_SUW
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Test mode enable to test operation
        name: T_TMH
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_DELAY_CTRL3
      offset: 28
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Command Control Register
      field:
      - defaultVal: 0
        doc: Address increment by 1 or 2 during the sequential programming or erasing
          sequence
        name: SEQ_ADDR_STEP
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Terminates an active MRAM command if possible (e.g. sequential programming
          sequence)
        name: CMD_END
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: MRAM access command only writable when equal to CMD_IDLE
        name: COMMAND
        offset: '4:0'
        sw_access: rw
      name: MRAM_CMD_CTRL
      offset: 32
      type: reg
    - doc: MRAM Interface Status Register
      field:
      - defaultVal: 0
        doc: MRAM trimming status
        name: TRIMMED_STATUS
        offset: 31
        sw_access: ro
      - defaultVal: 1
        doc: MRAM isolate status
        name: ISOLATE_STATUS
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Request new data while in sequential program or erase mode
        name: SEQ_DATA_REQ
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: MRAM interface busy status bit
        name: BUSY
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Last MRAM command was accepted
        name: COMMAND_ACCEPTED
        offset: 27
        property:
        - name: u_internal_notes
          value: Either because the MRAM is busy or not powered on or the address
            is protected.
        sw_access: ro
      - defaultVal: 0
        doc: MRAM NVR[1:0] write unlock status bit
        name: NVR_W_UNLOCK
        offset: '9:8'
        sw_access: ro
      - defaultVal: 0
        doc: Write unlock status bit of the part [7:0] of the MRAM MAIN array
        name: MAIN_W_UNLOCK
        offset: '7:0'
        sw_access: ro
      name: MRAM_IF_STATUS
      offset: 36
      type: reg
    - doc: MRAM Address Register
      field:
      - defaultVal: 0
        doc: Selects between the MAIN array or the NVR array
        name: MRAM_NVR_ARRAY
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: MRAM byte address
        name: MRAM_ADDR
        offset: '21:3'
        property:
        - name: u_internal_notes
          value: Accesses to the MRAM are 32-bit word aligned
        sw_access: rw
      name: MRAM_ADDR
      offset: 40
      type: reg
    - doc: MRAM Read/Write Data Register
      field:
      - defaultVal: 0
        doc: 32-bit MRAM Data
        name: DATA
        offset: '31:0'
        sw_access: rw
      name: MRAM_DATA%d
      offset: 44
      property:
      - name: count
        value: 2
      type: reg
    - doc: MRAM Read/Write Data ECC Register
      field:
      - defaultVal: 0
        doc: 14-bit MRAM ECC Data
        name: DATA_ECC
        offset: '13:0'
        sw_access: rw
      name: MRAM_DATA_ECC
      offset: 52
      type: reg
    - doc: MRAM NVR Write Unlock Register
      field:
      - defaultVal: 0
        doc: 32-bit key to allow for write access to NVR sectors of the MRAM
        name: UNLOCK_KEY
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: NVR_W_EN must be different than 0 for the unlock key to be taken
            into account
        sw_access: wo
      name: MRAM_NVR_WRITE_UNLOCK
      offset: 56
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM NVR Control Register
      field:
      - defaultVal: 0
        doc: Authorize write access to the MRAM NVR[1:0] sector through the MRAM_IF
          registers.
        name: NVR_W_EN
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_NVR_CTRL
      offset: 60
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Test or Direct Access Unlock Register
      field:
      - defaultVal: 0
        doc: 32-bit key to allow entering the MRAM Test or Direct Access mode
        name: UNLOCK_KEY
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: MRAM_TEST_DACC_UNLOCK
      offset: 64
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Test or Direct Access Control Register
      field:
      - defaultVal: 0
        doc: MRAM TMEN pin unlock status bit
        name: TMEN_UNLOCK
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Enable / Disable the TMEN pin of the MRAM
        name: TMEN_EN
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: MRAM Direct Access mode unlock status bit
        name: DIRECT_ACCESS_UNLOCK
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Enable / Disable the MRAM Direct Access mode
        name: DIRECT_ACCESS_EN
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_TEST_DACC_CTRL
      offset: 68
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Direct Test Mode Control Register
      field:
      - defaultVal: 0
        doc: Write 1 to sample the output pins of the MRAM
        name: SAMPLE_MRAM_OUT_PINS
        offset: 31
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Write 1 to sample MRAM data out
        name: SAMPLE_MRAM_DOUT
        offset: 30
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: ECC unrecoverable error
        name: UE
        offset: 28
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: ECC error correction
        name: EC
        offset: 27
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Program / Erase status
        name: DONE
        offset: 26
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Ready status
        name: RDY
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Configuration register output
        name: SDO
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Test Mode (shared with TMEN_EN)
        name: TMEN
        offset: 20
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Deep power down
        name: DPD
        offset: 19
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: ECC bypass
        name: ECCBYPS
        offset: 18
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Configuration register retention
        name: RETB
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configuration register clock
        name: SCLK
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configuration register input
        name: SDI
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configuration register upload
        name: SUPD
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configuration shift
        name: SHIFT
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Configuration register reset
        name: RSTB
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Power on reset input
        name: PORB
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Read in program / erase
        name: PEON
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Chip selection signal
        name: CHIP
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sector erase
        name: SCE
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Erase signal
        name: ERASE
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Program signal
        name: PROG
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Program enable
        name: PROGEN
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Write enable
        name: WEB
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Chip enable
        name: CEB
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NVR sector selection
        name: NVR
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Read enable
        name: RDEN
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Clock pin
        name: CLK
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_DTM_CTRL
      offset: 72
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Direct Test Mode Counter Register
      field:
      - defaultVal: 0
        doc: General purpose counter used in Direct Test mode
        name: CNT
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_DTM_CNT
      offset: 76
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Direct Test Mode Status Register
      field:
      - defaultVal: 0
        doc: Buffer state
        name: DTM_BUFFER_STATE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: MRAM_DTM_STATUS
      offset: 80
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Write MRAM_DATA[1] Register + Start Non-Sequential Program Command
      field:
      - defaultVal: 0
        doc: 32-bit MRAM Data
        name: DATA
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: MRAM_DATA[0] needs to be updated before writing to this register
        sw_access: wo
      name: MRAM_DATA1_NOSEQ_WRITE
      offset: 84
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Erase MRAM_DATA[1] Register + Start Non-Sequential Erase Command
      field:
      - defaultVal: 0
        doc: 32-bit MRAM Data
        name: DATA
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: MRAM_DATA[0] needs to be updated before writing to this register
        sw_access: wo
      name: MRAM_DATA1_NOSEQ_ERASE
      offset: 88
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Copier Config Register
      field:
      - defaultVal: 0
        doc: Comparator address increment/decrement by 1 or 2
        name: COMP_ADDR_STEP
        offset: 13
        sw_access: rw
      - defaultVal: 1
        doc: Comparator address-up or address-down
        name: COMP_ADDR_DIR
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Comparator mode
        name: COMP_MODE
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Destination copier is the CRC or memories
        name: COPY_DEST
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Copier or comparator mode configuration
        name: MODE
        offset: 0
        sw_access: rw
      name: MRAM_COPY_CFG
      offset: 92
      type: reg
    - doc: MRAM Copier Control and Status
      field:
      - defaultVal: 0
        doc: Number of words failing with a single bit error
        name: ONE_BIT_ERROR_CNT
        offset: '25:16'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Clear the number of words failing with a single bit error
        name: CLEAR_ONE_BIT_ERROR_CNT
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Error status
        name: ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Stop the transfer
        name: STOP
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Start the transfer
        name: START
        offset: 1
        property:
        - name: u_internal_notes
          value: The copier will not start if the MRAM is isolated.
        sw_access: wo
      - defaultVal: 0
        doc: Busy status
        name: BUSY
        offset: 0
        sw_access: ro
      name: MRAM_COPY_CTRL
      offset: 96
      type: reg
    - doc: MRAM Copier Source Address Pointer
      field:
      - defaultVal: 0
        doc: Selects between the MAIN array or the NVR array for the MRAM copier
        name: COPY_NVR_ARRAY
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Source byte address pointer
        name: COPY_SRC_ADDR_PTR
        offset: '21:2'
        sw_access: rw
      name: MRAM_COPY_SRC_ADDR_PTR
      offset: 100
      type: reg
    - doc: MRAM Copier Destination Address Pointer
      field:
      - defaultVal: 0
        doc: Destination byte address pointer
        name: COPY_DST_ADDR_PTR
        offset: '31:2'
        sw_access: rw
      name: MRAM_COPY_DST_ADDR_PTR
      offset: 104
      type: reg
    - doc: MRAM Copier Word Count
      field:
      - defaultVal: 0
        doc: Number of words to copy / compare
        name: COPY_WORD_CNT
        offset: '19:0'
        sw_access: rw
      name: MRAM_COPY_WORD_CNT
      offset: 108
      type: reg
    - doc: MRAM ECC Config Register
      field:
      - defaultVal: 0
        doc: ECC bypass for MRAM comparator
        name: COMP_ECC_BYPASS
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: ECC bypass for mapped register
        name: CMD_ECC_BYPASS
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_ECC_CFG
      offset: 112
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM ECC Status Register
      field:
      - defaultVal: 0
        doc: Reset the MRAM address of the last detected error
        name: ECC_ERROR_ADDR_CLEAR
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Reset the MRAM uncorrected errors status flag
        name: ECC_UNCOR_ERROR_CLEAR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: Reset the MRAM corrected errors status flag
        name: ECC_COR_ERROR_CLEAR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: Uncorrected error status flag
        name: ECC_UNCOR_ERROR_STATUS
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Corrected error status flag
        name: ECC_COR_ERROR_STATUS
        offset: 0
        sw_access: ro
      name: MRAM_ECC_STATUS
      offset: 116
      type: reg
    - doc: MRAM Address of the Latest Detected Error
      field:
      - defaultVal: 0
        doc: Store whether the last MRAM ECC error was in MAIN array or NVR array
        name: ECC_ERROR_NVR_ARRAY
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Store the MRAM byte address of the last MRAM ECC error
        name: ECC_ERROR_ADDR
        offset: '21:3'
        sw_access: ro
      name: MRAM_ECC_ERROR_ADDR
      offset: 120
      type: reg
    - doc: MRAM NVM Status (only available when NVR_FOR_CC312 in ID_NUM register is
        1)
      field:
      - defaultVal: 0
        doc: Clear all the NVM status bits
        name: CLEAR_NVM_STATUS
        offset: 16
        property:
        - name: u_internal_notes
          value: Only available when NVR_FOR_CC312 in ID_NUM register is set to NVR_SECTORS_USED_BY_CRYPTOCELL
        sw_access: wo
      - defaultVal: 0
        doc: Indicates if a word from the CC-NVM layout used by the CryptoCell has
          been corrected
        name: NVM_DATA_CORRECTED
        offset: 8
        property:
        - name: u_internal_notes
          value: Only available when NVR_FOR_CC312 in ID_NUM register is set to NVR_SECTORS_USED_BY_CRYPTOCELL
        sw_access: ro
      - defaultVal: 0
        doc: Last failing word address in CC-NVM layout (0x00 to 0x3F)
        name: FAILED_NVM_ADDRESS
        offset: '5:0'
        property:
        - name: u_internal_notes
          value: Only available when NVR_FOR_CC312 in ID_NUM register is set to NVR_SECTORS_USED_BY_CRYPTOCELL
        sw_access: ro
      name: MRAM_NVM_STATUS
      offset: 124
      type: reg
    - doc: OTP Control
      field:
      - defaultVal: 0
        doc: OTP power configuration
        name: OTP_POWER
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Read margin adjustment
        name: READ_MARGIN
        offset: '13:12'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: Nominal read margin (reference impedance of 1.5 kOhm)
        sw_access: rw
      - defaultVal: 31
        doc: Write bit selection (OTP bits from 0 to 29)
        name: WRITE_BIT_SEL
        offset: '8:4'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: Content is locked during write operation
        sw_access: rw
      - defaultVal: 0
        doc: Read word address
        name: ADDRESS
        offset: '3:0'
        property:
        - name: u_internal_notes
          value: Content is locked during read operation
        sw_access: rw
      name: MRAM_OTP_CTRL
      offset: 128
      type: reg
    - doc: OTP Read Control
      field:
      - defaultVal: 0
        doc: Valid OTP supply status (checked during READ, i.e. when READ=1)
        name: VDD_VALID
        offset: 8
        property:
        - name: u_internal_notes
          value: If the supply voltage is invalid during read at address 0 (status),
            the address remains locked at 0.
        sw_access: ro
      - defaultVal: 0
        doc: Read in progress status
        name: READ_STATUS
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Read ready status
        name: READ_COMPLETED
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Read word at selected address
        name: READ
        offset: 0
        sw_access: rw
      name: MRAM_OTP_READ_CTRL
      offset: 132
      type: reg
    - doc: OTP Write Control
      field:
      - defaultVal: 0
        doc: Write timing control
        name: WRITE_TIMING
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Write in progress status
        name: WRITE_STATUS
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Write 0 on selected bit at selected address (static if WRITE_TIMING set,
          cleared automatically after 13 slow clock cycles otherwise)
        name: WRITE_0
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: MRAM_OTP_WRITE_CTRL
      offset: 136
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: OTP Programming Unlock
      field:
      - defaultVal: 0
        doc: Programming unlock
        name: UNLOCK
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: MRAM_OTP_UNLOCK
      offset: 140
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: OTP Raw Read Data
      field:
      - defaultVal: 0
        doc: Raw OTP read data
        name: DATA
        offset: '29:0'
        sw_access: ro
      name: MRAM_OTP_DATA_RAW
      offset: 144
      type: reg
    - doc: OTP ECC Corrected Data
      field:
      - defaultVal: 0
        doc: Error detected flag
        name: ERR_DETECTED
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Error corrected flag
        name: ERR_CORRECTED
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: ECC corrected OTP read data
        name: DATA
        offset: '23:0'
        sw_access: ro
      name: MRAM_OTP_DATA_ECC
      offset: 148
      type: reg
    - doc: MRAM Read-back for Test
      field:
      - defaultVal: 0
        doc: Pin NVR
        name: PIN_NVR
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Address pins
        name: PIN_A
        offset: '17:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: MRAM_TESTS
      offset: 248
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: MRAM Interface ID number
      field:
      - defaultVal: 0
        doc: NVR sector 0 is used for the CryptoCell
        name: MRAM_IF_NVR_FOR_CC312
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: MRAM_IF Instance number
        name: MRAM_IF_NUMBER
        offset: '19:16'
        sw_access: ro
      name: MRAM_IF_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: MRAM low power auto disabled
        name: MRAM_LP_ON_IDLE_DISABLE
        private_val: true
        value: 0
      - doc: MRAM low power auto enabled
        name: MRAM_LP_ON_IDLE_ENABLE
        private_val: true
        value: 1
      - doc: While an RF RX transmission is ongoing, any new non sequential command
          will remain pending until the RF transmission is done
        name: RF_RX_CMD_PENDING
        private_val: true
        value: 0
      - doc: RF RX transmission has no influence on MRAM functionality
        name: RF_RX_CMD_NORMAL
        private_val: true
        value: 1
      - doc: While an RF TX transmission is ongoing, any new non sequential command
          will remain pending until the RF transmission is done
        name: RF_TX_CMD_PENDING
        private_val: true
        value: 0
      - doc: RF TX transmission has no influence on MRAM functionality
        name: RF_TX_CMD_NORMAL
        private_val: true
        value: 1
      - doc: CM33 has low priority over MRAM copier on first access, and high priority
          after it has received a wait state
        name: MRAM_SMART_PRIORITY
        private_val: true
        value: 0
      - doc: CM33 has priority over MRAM copier
        name: MRAM_CM33_PRIORITY
        private_val: true
        value: 1
      - doc: MRAM power disabled
        name: MRAM_POWER_DISABLE
        value: 0
      - doc: MRAM power enabled
        name: MRAM_POWER_ENABLE
        value: 1
      - doc: No automatic load done after the WAKEUP command
        name: MRAM_LOAD_AUTO_ENABLE
        value: 0
      - doc: The CMD_WAKEUP includes the loading of internal registers
        name: MRAM_LOAD_AUTO_DISABLE
        value: 1
      - doc: 32-bit key to allow for Read and Write accesses into the MRAM MAIN Block
        name: MRAM_MAIN_KEY
        value: 3687327310
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN0_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN1_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN2_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN3_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN4_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN5_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN6_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array is protected against write access
        name: MAIN7_W_DISABLE
        value: 0
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN0_W_ENABLE
        value: 1
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN1_W_ENABLE
        value: 2
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN2_W_ENABLE
        value: 4
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN3_W_ENABLE
        value: 8
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN4_W_ENABLE
        value: 16
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN5_W_ENABLE
        value: 32
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN6_W_ENABLE
        value: 64
      - doc: The part [7:0] of the MRAM MAIN array can be written
        name: MAIN7_W_ENABLE
        value: 128
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 8 MHz
        name: MRAM_DELAY_FOR_SYSCLK_8MHZ
        value: 0
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 16 MHz
        name: MRAM_DELAY_FOR_SYSCLK_16MHZ
        value: 1
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 24 MHz
        name: MRAM_DELAY_FOR_SYSCLK_24MHZ
        value: 2
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 32 MHz
        name: MRAM_DELAY_FOR_SYSCLK_32MHZ
        value: 3
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 40 MHz
        name: MRAM_DELAY_FOR_SYSCLK_40MHZ
        value: 4
      - doc: MRAM_DELAY_CTRLx set for a SYSCLK = 48 MHz
        name: MRAM_DELAY_FOR_SYSCLK_48MHZ
        value: 5
      - doc: at least 3 us delay with SYSCLK = 8 MHz
        name: T_RW_25
        private_val: true
        value: 25
      - doc: at least 3 us delay with SYSCLK = 16 MHz
        name: T_RW_50
        private_val: true
        value: 50
      - doc: at least 3 us delay with SYSCLK = 24 MHz
        name: T_RW_75
        private_val: true
        value: 75
      - doc: at least 3 us delay with SYSCLK = 32 MHz
        name: T_RW_100
        private_val: true
        value: 100
      - doc: at least 3 us delay with SYSCLK = 40 MHz
        name: T_RW_126
        private_val: true
        value: 126
      - doc: at least 3 us delay with SYSCLK = 48 MHz
        name: T_RW_151
        private_val: true
        value: 151
      - doc: at least 20 us delay with SYSCLK = 8 MHz
        name: T_PGS_168
        private_val: true
        value: 168
      - doc: at least 20 us delay with SYSCLK = 16 MHz
        name: T_PGS_336
        private_val: true
        value: 336
      - doc: at least 20 us delay with SYSCLK = 24 MHz
        name: T_PGS_504
        private_val: true
        value: 504
      - doc: at least 20 us delay with SYSCLK = 32 MHz
        name: T_PGS_672
        private_val: true
        value: 672
      - doc: at least 20 us delay with SYSCLK = 40 MHz
        name: T_PGS_840
        private_val: true
        value: 840
      - doc: at least 20 us delay with SYSCLK = 48 MHz
        name: T_PGS_1008
        private_val: true
        value: 1008
      - doc: at least 25 ns delay with SYSCLK = 8, 16, 24 MHz
        name: T_ACC_0
        private_val: true
        value: 0
      - doc: at least 25 ns delay with SYSCLK = 32, 40, 48 MHz
        name: T_ACC_1
        private_val: true
        value: 1
      - doc: at least 2 us delay with SYSCLK = 8 MHz
        name: T_OTP_16
        private_val: true
        value: 16
      - doc: at least 2 us delay with SYSCLK = 16 MHz
        name: T_OTP_33
        private_val: true
        value: 33
      - doc: at least 2 us delay with SYSCLK = 24 MHz
        name: T_OTP_50
        private_val: true
        value: 50
      - doc: at least 2 us delay with SYSCLK = 32 MHz
        name: T_OTP_67
        private_val: true
        value: 67
      - doc: at least 2 us delay with SYSCLK = 40 MHz
        name: T_OTP_84
        private_val: true
        value: 84
      - doc: at least 2 us delay with SYSCLK = 48 MHz
        name: T_OTP_100
        private_val: true
        value: 100
      - doc: at least 20 us delay with SYSCLK = 8 MHz
        name: T_RH_168
        private_val: true
        value: 168
      - doc: at least 20 us delay with SYSCLK = 16 MHz
        name: T_RH_336
        private_val: true
        value: 336
      - doc: at least 20 us delay with SYSCLK = 24 MHz
        name: T_RH_504
        private_val: true
        value: 504
      - doc: at least 20 us delay with SYSCLK = 32 MHz
        name: T_RH_672
        private_val: true
        value: 672
      - doc: at least 20 us delay with SYSCLK = 40 MHz
        name: T_RH_840
        private_val: true
        value: 840
      - doc: at least 20 us delay with SYSCLK = 48 MHz
        name: T_RH_1008
        private_val: true
        value: 1008
      - doc: at least 3 us delay with SYSCLK = 8 MHz
        name: T_RT_25
        private_val: true
        value: 25
      - doc: at least 3 us delay with SYSCLK = 16 MHz
        name: T_RT_50
        private_val: true
        value: 50
      - doc: at least 3 us delay with SYSCLK = 24 MHz
        name: T_RT_75
        private_val: true
        value: 75
      - doc: at least 3 us delay with SYSCLK = 32 MHz
        name: T_RT_100
        private_val: true
        value: 100
      - doc: at least 3 us delay with SYSCLK = 40 MHz
        name: T_RT_126
        private_val: true
        value: 126
      - doc: at least 3 us delay with SYSCLK = 48 MHz
        name: T_RT_151
        private_val: true
        value: 151
      - doc: at least 50 ns delay with SYSCLK = 8, 16 MHz
        name: T_RD_0
        private_val: true
        value: 0
      - doc: at least 50 ns delay with SYSCLK = 24, 32 MHz
        name: T_RD_1
        private_val: true
        value: 1
      - doc: at least 50 ns delay with SYSCLK = 40, 48 MHz
        name: T_RD_2
        private_val: true
        value: 2
      - doc: at least 100 ns delay with SYSCLK = 8 MHz
        name: T_SD_0
        private_val: true
        value: 0
      - doc: at least 100 ns delay with SYSCLK = 16 MHz
        name: T_SD_1
        private_val: true
        value: 1
      - doc: at least 100 ns delay with SYSCLK = 24 MHz
        name: T_SD_2
        private_val: true
        value: 2
      - doc: at least 100 ns delay with SYSCLK = 32 MHz
        name: T_SD_3
        private_val: true
        value: 3
      - doc: at least 100 ns delay with SYSCLK = 40 MHz
        name: T_SD_4
        private_val: true
        value: 4
      - doc: at least 100 ns delay with SYSCLK = 48 MHz
        name: T_SD_5
        private_val: true
        value: 5
      - doc: at least 5 us delay with SYSCLK = 8 MHz
        name: T_RSW_42
        private_val: true
        value: 42
      - doc: at least 5 us delay with SYSCLK = 16 MHz
        name: T_RSW_84
        private_val: true
        value: 84
      - doc: at least 5 us delay with SYSCLK = 24 MHz
        name: T_RSW_126
        private_val: true
        value: 126
      - doc: at least 5 us delay with SYSCLK = 32 MHz
        name: T_RSW_168
        private_val: true
        value: 168
      - doc: at least 5 us delay with SYSCLK = 40 MHz
        name: T_RSW_210
        private_val: true
        value: 210
      - doc: at least 5 us delay with SYSCLK = 48 MHz
        name: T_RSW_252
        private_val: true
        value: 252
      - doc: at least 60 ns delay with SYSCLK = 8 MHz
        name: T_RSR_0
        private_val: true
        value: 0
      - doc: at least 60 ns delay with SYSCLK = 16, 24 MHz
        name: T_RSR_1
        private_val: true
        value: 1
      - doc: at least 60 ns delay with SYSCLK = 32, 40 MHz
        name: T_RSR_2
        private_val: true
        value: 2
      - doc: at least 60 ns delay with SYSCLK = 48 MHz
        name: T_RSR_3
        private_val: true
        value: 3
      - doc: at least 60 ns delay with SYSCLK = 8 MHz
        name: T_SCKW2_0
        private_val: true
        value: 0
      - doc: at least 60 ns delay with SYSCLK = 16, 24 MHz
        name: T_SCKW2_1
        private_val: true
        value: 1
      - doc: at least 60 ns delay with SYSCLK = 32, 40 MHz
        name: T_SCKW2_2
        private_val: true
        value: 2
      - doc: at least 60 ns delay with SYSCLK = 48 MHz
        name: T_SCKW2_3
        private_val: true
        value: 2
      - doc: at least 120 ns delay with SYSCLK = 8 MHz
        name: T_SUR_1
        private_val: true
        value: 1
      - doc: at least 120 ns delay with SYSCLK = 16 MHz
        name: T_SUR_2
        private_val: true
        value: 2
      - doc: at least 120 ns delay with SYSCLK = 24 MHz
        name: T_SUR_3
        private_val: true
        value: 3
      - doc: at least 120 ns delay with SYSCLK = 32 MHz
        name: T_SUR_4
        private_val: true
        value: 4
      - doc: at least 120 ns delay with SYSCLK = 40 MHz
        name: T_SUR_5
        private_val: true
        value: 5
      - doc: at least 120 ns delay with SYSCLK = 48 MHz
        name: T_SUR_6
        private_val: true
        value: 6
      - doc: at least 100 ns delay with SYSCLK = 8 MHz
        name: T_SUW_0
        private_val: true
        value: 0
      - doc: at least 100 ns delay with SYSCLK = 16 MHz
        name: T_SUW_1
        private_val: true
        value: 1
      - doc: at least 100 ns delay with SYSCLK = 24 MHz
        name: T_SUW_2
        private_val: true
        value: 2
      - doc: at least 100 ns delay with SYSCLK = 32 MHz
        name: T_SUW_3
        private_val: true
        value: 3
      - doc: at least 100 ns delay with SYSCLK = 40 MHz
        name: T_SUW_4
        private_val: true
        value: 4
      - doc: at least 100 ns delay with SYSCLK = 48 MHz
        name: T_SUW_5
        private_val: true
        value: 5
      - doc: at least 100 ns delay with SYSCLK = 8 MHz
        name: T_TMH_0
        private_val: true
        value: 0
      - doc: at least 100 ns delay with SYSCLK = 16 MHz
        name: T_TMH_1
        private_val: true
        value: 1
      - doc: at least 100 ns delay with SYSCLK = 24 MHz
        name: T_TMH_2
        private_val: true
        value: 2
      - doc: at least 100 ns delay with SYSCLK = 32 MHz
        name: T_TMH_3
        private_val: true
        value: 3
      - doc: at least 100 ns delay with SYSCLK = 40 MHz
        name: T_TMH_4
        private_val: true
        value: 4
      - doc: at least 100 ns delay with SYSCLK = 48 MHz
        name: T_TMH_5
        private_val: true
        value: 5
      - doc: Address increment by 1 between two sequential program or erase sequences
        name: CMD_SEQ_ADDR_P1
        private_val: true
        value: 0
      - doc: Address increment by 2 between two sequential program or erase sequences
        name: CMD_SEQ_ADDR_P2
        private_val: true
        value: 1
      - doc: Terminates an active MRAM command if possible
        name: CMD_END
        value: 1
      - doc: Idle command
        name: CMD_IDLE
        value: 0
      - doc: Wake up the MRAM
        name: CMD_WAKE_UP
        value: 1
      - doc: Load the MRAM configuration registers values from OTP
        name: CMD_LOAD_TRIM
        value: 2
      - doc: Execute a read cycle
        name: CMD_READ
        value: 3
      - doc: Execute a non-sequential programming cycle
        name: CMD_PROGRAM_NOSEQ
        value: 4
      - doc: Starts a sequential programming sequence
        name: CMD_PROGRAM_SEQ
        value: 5
      - doc: Execute a non-sequential erasing cycle
        name: CMD_ERASE_NOSEQ
        value: 6
      - doc: Starts a sequential erasing sequence
        name: CMD_ERASE_SEQ
        value: 7
      - doc: Execute a sector erase cycle
        name: CMD_SECTOR_ERASE
        value: 8
      - doc: Execute a mass erase cycle
        name: CMD_MASS_ERASE
        private_val: true
        value: 9
      - doc: Reserved command for production test
        name: CMD_CONFIG_REG_RESET
        private_val: true
        value: 10
      - doc: Reserved command for production test
        name: CMD_CONFIG_REG_SHIFT
        private_val: true
        value: 11
      - doc: Reserved command for production test
        name: CMD_CONFIG_REG_ACQUIRE
        private_val: true
        value: 12
      - doc: Execute a partial non-sequential erasing cycle
        name: CMD_PARTIAL_ERASE_NOSEQ
        value: 13
      - doc: Starts a partial sequential erasing sequence
        name: CMD_PARTIAL_ERASE_SEQ
        value: 14
      - doc: Execute a partial sector erase cycle
        name: CMD_PARTIAL_SECTOR_ERASE
        value: 15
      - doc: Reserved command, set TMEN pin
        name: CMD_SET_TMEN
        private_val: true
        value: 27
      - doc: Reserved command, unset TMEN pin
        name: CMD_UNSET_TMEN
        private_val: true
        value: 28
      - doc: Reserved command, set ECCBYPS pin
        name: CMD_SET_ECCBYPS
        private_val: true
        value: 29
      - doc: Reserved command, unset ECCBYPS pin
        name: CMD_UNSET_ECCBYPS
        private_val: true
        value: 30
      - doc: Reserved command, shut down procedure
        name: CMD_SHUT_DOWN
        private_val: true
        value: 31
      - doc: The OTP trimming content is invalid, MRAM is untrimmed
        name: MRAM_UNTRIMMED
        value: 0
      - doc: The OTP trimming content is valid, the MRAM is trimmed
        name: MRAM_TRIMMED
        value: 1
      - doc: MRAM can be accessed (isolation inactive)
        name: MRAM_ACCESSIBLE
        value: 0
      - doc: MRAM cannot be accessed (isolation active)
        name: MRAM_ISOLATE
        value: 1
      - doc: No new data is requested by a sequential program or erase sequence.
        name: MRAM_CMD_SEQ_IDLE
        value: 0
      - doc: New data is requested by a sequential program or erase sequence
        name: MRAM_CMD_SEQ_REQ_NEW_DATA
        value: 1
      - doc: Indicates that the MRAM interface is ready.
        name: MRAM_IF_IDLE
        value: 0
      - doc: Indicates that the MRAM interface is busy.
        name: MRAM_IF_BUSY
        value: 1
      - doc: Indicates that the last command was rejected (updated after writing to
          CMD_CTRL)
        name: MRAM_COMMAND_REJECTED
        value: 0
      - doc: Indicates that the last command was accepted (updated after writing to
          CMD_CTRL)
        name: MRAM_COMMAND_ACCEPTED
        value: 1
      - doc: Indicates that the MRAM NVR[1:0] sector is protected against write accesses
          by the MRAM interface
        name: MRAM_NVR0_W_LOCKED
        value: 0
      - doc: Indicates that the MRAM NVR[1:0] sector is protected against write accesses
          by the MRAM interface
        name: MRAM_NVR1_W_LOCKED
        value: 0
      - doc: Indicates that the MRAM NVR[1:0] sector can be written accessed by the
          MRAM interface
        name: MRAM_NVR0_W_UNLOCKED
        value: 1
      - doc: Indicates that the MRAM NVR[1:0] sector can be written accessed by the
          MRAM interface
        name: MRAM_NVR1_W_UNLOCKED
        value: 2
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN0_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN1_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN2_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN3_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN4_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN5_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN6_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array is protected against
          write accesses by the MRAM interface
        name: MRAM_MAIN7_W_LOCKED
        value: 0
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN0_W_UNLOCKED
        value: 1
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN1_W_UNLOCKED
        value: 2
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN2_W_UNLOCKED
        value: 4
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN3_W_UNLOCKED
        value: 8
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN4_W_UNLOCKED
        value: 16
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN5_W_UNLOCKED
        value: 32
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN6_W_UNLOCKED
        value: 64
      - doc: Indicates that the part [7:0] of the MRAM MAIN array can be written accessed
          by the MRAM interface
        name: MRAM_MAIN7_W_UNLOCKED
        value: 128
      - doc: Select the MAIN array
        name: MRAM_SELECT_MAIN
        value: 0
      - doc: Select the NVR array
        name: MRAM_SELECT_NVR
        value: 1
      - doc: 32-bit key to allow for write access to the MRAM NVR sector
        name: MRAM_NVR_KEY
        private_val: true
        value: 1907585525
      - doc: The MRAM NVR[1:0] block is protected against write access
        name: NVR0_W_DISABLE
        private_val: true
        value: 0
      - doc: The MRAM NVR[1:0] block is protected against write access
        name: NVR1_W_DISABLE
        private_val: true
        value: 0
      - doc: The MRAM NVR[1:0] block can be written
        name: NVR0_W_ENABLE
        private_val: true
        value: 1
      - doc: The MRAM NVR[1:0] block can be written
        name: NVR1_W_ENABLE
        private_val: true
        value: 2
      - doc: 32-bit key to allow the MRAM Test or Direct Access mode
        name: MRAM_TEST_DACC_KEY
        private_val: true
        value: 1666200092
      - doc: Indicates that the MRAM TMEN pin is still locked
        name: MRAM_TMEN_LOCKED
        private_val: true
        value: 0
      - doc: Indicates that the MRAM TMEN pin has been unlocked
        name: MRAM_TMEN_UNLOCKED
        private_val: true
        value: 1
      - doc: Disable the MRAM TMEN pin
        name: MRAM_TMEN_DISABLE
        private_val: true
        value: 0
      - doc: Enable the MRAM TMEN pin
        name: MRAM_TMEN_ENABLE
        private_val: true
        value: 1
      - doc: Indicates that the MRAM direct access mode is still locked
        name: MRAM_DIRECT_ACCESS_LOCKED
        private_val: true
        value: 0
      - doc: Indicates that the MRAM direct access mode has been unlocked
        name: MRAM_DIRECT_ACCESS_UNLOCKED
        private_val: true
        value: 1
      - doc: Disable the MRAM Direct Access mode
        name: MRAM_DIRECT_ACCESS_MODE_DISABLE
        private_val: true
        value: 0
      - doc: Enable the MRAM Direct Access mode
        name: MRAM_DIRECT_ACCESS_MODE_ENABLE
        private_val: true
        value: 1
      - doc: Write 1 to sample the output pins of the MRAM
        name: SAMPLE_MRAM_OUT_PINS
        private_val: true
        value: 1
      - doc: Write 1 to sample MRAM data out
        name: SAMPLE_MRAM_DOUT
        private_val: true
        value: 1
      - doc: UE pin low
        name: UE_LOW
        private_val: true
        value: 0
      - doc: UE pin high
        name: UE_HIGH
        private_val: true
        value: 1
      - doc: EC pin low
        name: EC_LOW
        private_val: true
        value: 0
      - doc: EC pin high
        name: EC_HIGH
        private_val: true
        value: 1
      - doc: DONE pin low
        name: DONE_LOW
        private_val: true
        value: 0
      - doc: DONE pin high
        name: DONE_HIGH
        private_val: true
        value: 1
      - doc: RDY pin low
        name: RDY_LOW
        private_val: true
        value: 0
      - doc: RDY pin high
        name: RDY_HIGH
        private_val: true
        value: 1
      - doc: SDO pin low
        name: SDO_LOW
        private_val: true
        value: 0
      - doc: SDO pin high
        name: SDO_HIGH
        private_val: true
        value: 1
      - doc: TMEN pin low
        name: TMEN_LOW
        private_val: true
        value: 0
      - doc: TMEN pin high
        name: TMEN_HIGH
        private_val: true
        value: 1
      - doc: DPD pin low
        name: DPD_LOW
        private_val: true
        value: 0
      - doc: DPD pin high
        name: DPD_HIGH
        private_val: true
        value: 1
      - doc: ECCBYPS pin low
        name: ECCBYPS_LOW
        private_val: true
        value: 0
      - doc: ECCBYPS pin high
        name: ECCBYPS_HIGH
        private_val: true
        value: 1
      - doc: RETB pin low
        name: RETB_LOW
        private_val: true
        value: 0
      - doc: RETB pin high
        name: RETB_HIGH
        private_val: true
        value: 1
      - doc: SCLK pin low
        name: SCLK_LOW
        private_val: true
        value: 0
      - doc: SCLK pin high
        name: SCLK_HIGH
        private_val: true
        value: 1
      - doc: SDI pin low
        name: SDI_LOW
        private_val: true
        value: 0
      - doc: SDI pin high
        name: SDI_HIGH
        private_val: true
        value: 1
      - doc: SUPD pin low
        name: SUPD_LOW
        private_val: true
        value: 0
      - doc: SUPD pin high
        name: SUPD_HIGH
        private_val: true
        value: 1
      - doc: SHIFT pin low
        name: SHIFT_LOW
        private_val: true
        value: 0
      - doc: SHIFT pin high
        name: SHIFT_HIGH
        private_val: true
        value: 1
      - doc: RSTB pin low
        name: RSTB_LOW
        private_val: true
        value: 0
      - doc: RSTB pin high
        name: RSTB_HIGH
        private_val: true
        value: 1
      - doc: PORb pin low
        name: PORB_LOW
        private_val: true
        value: 0
      - doc: PORb pin high
        name: PORB_HIGH
        private_val: true
        value: 1
      - doc: PEON pin low
        name: PEON_LOW
        private_val: true
        value: 0
      - doc: PEON pin high
        name: PEON_HIGH
        private_val: true
        value: 1
      - doc: CHIP pin low
        name: CHIP_LOW
        private_val: true
        value: 0
      - doc: CHIP pin high
        name: CHIP_HIGH
        private_val: true
        value: 1
      - doc: SCE pin low
        name: SCE_LOW
        private_val: true
        value: 0
      - doc: SCE pin high
        name: SCE_HIGH
        private_val: true
        value: 1
      - doc: ERASE pin low
        name: ERASE_LOW
        private_val: true
        value: 0
      - doc: ERASE pin high
        name: ERASE_HIGH
        private_val: true
        value: 1
      - doc: PROG pin low
        name: PROG_LOW
        private_val: true
        value: 0
      - doc: PROG pin high
        name: PROG_HIGH
        private_val: true
        value: 1
      - doc: PROGEN pin low
        name: PROGEN_LOW
        private_val: true
        value: 0
      - doc: PROGEN pin high
        name: PROGEN_HIGH
        private_val: true
        value: 1
      - doc: WEB pin low
        name: WEB_LOW
        private_val: true
        value: 0
      - doc: WEB pin high
        name: WEB_HIGH
        private_val: true
        value: 1
      - doc: CEB pin low
        name: CEB_LOW
        private_val: true
        value: 0
      - doc: CEB pin high
        name: CEB_HIGH
        private_val: true
        value: 1
      - doc: NVR pin low
        name: NVR_LOW
        private_val: true
        value: 0
      - doc: NVR pin high
        name: NVR_HIGH
        private_val: true
        value: 1
      - doc: Read disabled
        name: RDEN_LOW
        private_val: true
        value: 0
      - doc: Read enabled
        name: RDEN_HIGH
        private_val: true
        value: 1
      - doc: CLK pin low
        name: CLK_LOW
        private_val: true
        value: 0
      - doc: CLK pin high
        name: CLK_HIGH
        private_val: true
        value: 1
      - doc: Direct Test mode buffer empty
        name: MRAM_DTM_BUFFER_EMPTY
        private_val: true
        value: 0
      - doc: Direct Test mode buffer full
        name: MRAM_DTM_BUFFER_FULL
        private_val: true
        value: 1
      - doc: Address increment/decrement by one 78-bit word between two reads
        name: COMP_ADDR_STEP_1
        value: 0
      - doc: Address increment/decrement by two 78-bit words between two reads
        name: COMP_ADDR_STEP_2
        value: 1
      - doc: MRAM_COPIER address count-down
        name: COMP_ADDR_DOWN
        value: 0
      - doc: MRAM_COPIER address count-up
        name: COMP_ADDR_UP
        value: 1
      - doc: MRAM_DATA[1:0] compare with MRAM DOUT
        name: COMP_MODE_CONSTANT
        value: 0
      - doc: 'Even row: Odd address compare with MRAM_DATA[1:0], even address compare
          with inverse MRAM_DATA[1:0]. Odd row is the inverse.'
        name: COMP_MODE_CKBD
        value: 1
      - doc: Copy MRAM to memory
        name: COPY_TO_MEM
        value: 0
      - doc: Copy MRAM to CRC
        name: COPY_TO_CRC
        value: 1
      - doc: MRAM copier mode
        name: COPY_MODE
        value: 0
      - doc: MRAM comparator mode
        name: COMPARATOR_MODE
        value: 1
      - doc: Clear the number of words failing with a single bit error
        name: CLEAR_ONE_BIT_ERROR
        private_val: true
        value: 1
      - doc: No write or comparison error
        name: COPY_NO_ERROR
        value: 0
      - doc: Write or comparison error
        name: COPY_ERROR
        value: 1
      - doc: Stop the current transfer
        name: COPY_STOP
        value: 1
      - doc: Start the current transfer
        name: COPY_START
        value: 1
      - doc: MRAM copier is idle
        name: COPY_IDLE
        value: 0
      - doc: MRAM copier is busy
        name: COPY_BUSY
        value: 1
      - doc: Select the MAIN array
        name: COPIER_SELECT_MAIN
        value: 0
      - doc: Select the NVR array
        name: COPIER_SELECT_NVR
        value: 1
      - doc: Enables ECC when reading MRAM using the MRAM comparator
        name: MRAM_COMP_ECC_ENABLE
        private_val: true
        value: 0
      - doc: Disables ECC when reading MRAM using the MRAM comparator
        name: MRAM_COMP_ECC_DISABLE
        private_val: true
        value: 1
      - doc: Enables ECC when reading MRAM through MRAM mapped register
        name: MRAM_CMD_ECC_ENABLE
        private_val: true
        value: 0
      - doc: Disables ECC when reading MRAM through MRAM mapped register
        name: MRAM_CMD_ECC_DISABLE
        private_val: true
        value: 1
      - doc: Reset the MRAM address of the latest detected error
        name: MRAM_ECC_ERROR_ADDR_CLEAR
        value: 1
      - doc: Reset the MRAM uncorrected errors status flag
        name: MRAM_ECC_UNCOR_ERROR_CLEAR
        value: 1
      - doc: Reset the MRAM corrected errors status flag
        name: MRAM_ECC_COR_ERROR_CLEAR
        value: 1
      - doc: Indicates that there was no uncorrected error
        name: MRAM_ECC_NO_UNCORRECTED_ERROR
        value: 0
      - doc: Indicates that a word contained uncorrectable errors
        name: MRAM_ECC_UNCORRECTED_ERROR
        value: 1
      - doc: Indicates that there was no corrected error
        name: MRAM_ECC_NO_CORRECTED_ERROR
        value: 0
      - doc: Indicates that a word contained errors, but it was corrected by the ECC
        name: MRAM_ECC_CORRECTED_ERROR
        value: 1
      - doc: The ECC error was in the MAIN array
        name: ECC_ERROR_MAIN
        value: 0
      - doc: The ECC error was in the NVR array
        name: ECC_ERROR_NVR
        value: 1
      - doc: Clear all the NVM status bits
        name: CLEAR_NVM_STATUS
        value: 1
      - doc: No bit failure detection in the CC-NVM layout
        name: NVM_OK
        value: 0
      - doc: At least a bit has failed in the CC-NVM layout
        name: NVM_WORD_CORRECTED
        value: 1
      - doc: OTP power disabled
        name: OTP_POWER_DISABLE
        value: 0
      - doc: OTP power enabled
        name: OTP_POWER_ENABLE
        value: 1
      - doc: Normal read mode
        name: OTP_NORMAL_READ
        private_val: true
        value: 0
      - doc: Read data after program with more stringent condition than normal read
        name: OTP_VERIFY_READ_0
        private_val: true
        value: 1
      - doc: Less strict version of OTP_VERIFY_READ_0
        name: OTP_VERIFY_READ_1_LESS_STRICT
        private_val: true
        value: 2
      - doc: Read data before programming with more stringent condition than normal
          read
        name: OTP_VERIFY_READ_1
        private_val: true
        value: 3
      - doc: No bit to program selected
        name: OTP_NOBIT_SEL
        private_val: true
        value: 31
      - doc: OTP supply is below 0.9 V
        name: OTP_VDD_INVALID
        value: 0
      - doc: OTP supply is valid (> 0.9 V)
        name: OTP_VDD_VALID
        value: 1
      - doc: OTP read operation idle
        name: OTP_READ_NOT_IN_PROGRESS
        value: 0
      - doc: OTP read operation in progress. Active for 13 slow clock cycles after
          READ request (writing 1 to READ).
        name: OTP_READ_IN_PROGRESS
        value: 1
      - doc: OTP read operation not completed
        name: OTP_READ_NOT_COMPLETED
        value: 0
      - doc: OTP read operation completed
        name: OTP_READ_COMPLETED
        value: 1
      - doc: Idle state
        name: OTP_READ_IDLE
        value: 0
      - doc: Read of the 30 bits. Read starts with a low to high transition and ends
          when the READ_COMPLETED flag is set at which point the valid data is available.
          After data read, READ must be lowered manually.
        name: OTP_READ
        value: 1
      - doc: Write during 13 slow clock cycles (slow clock must be set to 1.28 MHz).
        name: OTP_AUTO_TIMING
        private_val: true
        value: 0
      - doc: Programing timing only controlled by WRITE_0 field (no automatic set/clear).
        name: OTP_MANUAL_TIMING
        private_val: true
        value: 1
      - doc: OTP write operation idle
        name: OTP_WRITE_IDLE
        private_val: true
        value: 0
      - doc: OTP write operation in progress
        name: OTP_WRITE_IN_PROGRESS
        private_val: true
        value: 1
      - doc: OTP write operation idle
        name: OTP_PROG_IDLE
        private_val: true
        value: 0
      - doc: OTP write operation active
        name: OTP_PROG_0
        private_val: true
        value: 1
      - doc: Unlock programming key writing any other code locks the programming
        name: OTP_UNLOCK_KEY
        private_val: true
        value: 2618436474
      - doc: No error detected
        name: OTP_NO_ERR_DETECTED
        value: 0
      - doc: Error detected (1 or more errors)
        name: OTP_ERR_DETECTED
        value: 1
      - doc: No error corrected
        name: OTP_NO_ERR_CORRECTED
        value: 0
      - doc: Error corrected (1 error)
        name: OTP_ERR_CORRECTED
        value: 1
      - doc: NVR sector 0 is available to the user
        name: NVR_SECTOR_AVAILABLE
        value: 0
      - doc: NVR sector 0 is used by the CryptoCell and is not available to the user
        name: NVR_SECTOR_USED_BY_CRYPTOCELL
        value: 1
    offset: 1073746176
    type: block
  - doc: GPIO Interface and Digital Pad control
    name: GPIO
    node:
    - doc: General Purpose IO Configuration
      field:
      - defaultVal: 3
        doc: Drive strength configuration
        name: DRIVE
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Debouncing input filter enable
        name: DEBOUNCE
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Glitch suppression input filter enable (I2C compliant)
        name: LPF
        offset: 10
        sw_access: rw
      - defaultVal: 1
        doc: Pull selection
        name: PULL_CTRL
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Non-Secure code access configuration
        name: NS_ACCESS
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: IO mode selection
        name: MODE
        offset: '5:0'
        property:
        - name: u_internal_notes
          value: Select this mode for LSAD
        sw_access: rw
      name: GPIO_CFG%d
      offset: 0
      property:
      - name: count
        value: 16
      type: reg
    - doc: Digital IOs Input Data State
      field:
      - defaultVal: 0
        doc: GPIO[15:0] read data
        name: DATA
        offset: '15:0'
        sw_access: ro
      name: GPIO_INPUT_DATA
      offset: 64
      type: reg
    - doc: GPIO Output Data Register
      field:
      - defaultVal: 0
        doc: GPIO[15:0] output data
        name: DATA
        offset: '15:0'
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_CFG.NS_ACCESS_GPIO
        sw_access: rw
      name: GPIO_OUTPUT_DATA
      offset: 68
      type: reg
    - doc: GPIO Output Data Set
      field:
      - defaultVal: 0
        doc: GPIO[15:0] output data set
        name: DATA_SET
        offset: '15:0'
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_CFG.NS_ACCESS_GPIO
        sw_access: wo
      name: GPIO_OUTPUT_DATA_SET
      offset: 72
      type: reg
    - doc: GPIO Output Data Clear
      field:
      - defaultVal: 0
        doc: GPIO[15:0] output data clear
        name: DATA_CLR
        offset: '15:0'
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_CFG.NS_ACCESS_GPIO
        sw_access: wo
      name: GPIO_OUTPUT_DATA_CLR
      offset: 76
      type: reg
    - doc: Digital IOs Direction State
      field:
      - defaultVal: 0
        doc: Get GPIO[15:0] direction
        hw_access: wo
        name: STATUS
        offset: '15:0'
        property:
        - name: rwpair
          value: DIR
        sw_access: ro
      - defaultVal: 0
        doc: Set GPIO[15:0] direction
        hw_access: ro
        name: DIR
        offset: '15:0'
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_CFG.NS_ACCESS_GPIO
        sw_access: wo
      name: GPIO_DIR
      offset: 80
      type: reg
    - doc: General Purpose IOs Mode State
      field:
      - defaultVal: 0
        doc: GPIO[15:0] mode
        name: MODE
        offset: '15:0'
        sw_access: ro
      name: GPIO_MODE
      offset: 84
      type: reg
    - doc: GPIO Interrupt Configuration
      field:
      - defaultVal: 0
        doc: Non-Secure code access configuration
        name: NS_ACCESS
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt button debounce filter enable/disable
        name: DEBOUNCE_ENABLE
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt event configuration
        name: EVENT
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt input selection
        name: SRC
        offset: '3:0'
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_CFG.NS_ACCESS_GPIO
        sw_access: rw
      name: GPIO_INT_CFG%d
      offset: 88
      property:
      - name: count
        value: 4
      type: reg
    - doc: GPIO All Interrupt Status
      field:
      - defaultVal: 0
        doc: GPIO interrupt 3 status
        name: GPIO_INT3_STATUS
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: GPIO interrupt 2 status
        name: GPIO_INT2_STATUS
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: GPIO interrupt 1 status
        name: GPIO_INT1_STATUS
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: GPIO interrupt 0 status
        name: GPIO_INT0_STATUS
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: GPIO interrupt 3 clear
        name: GPIO_INT3_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: GPIO interrupt 2 clear
        name: GPIO_INT2_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: GPIO interrupt 1 clear
        name: GPIO_INT1_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: GPIO interrupt 0 clear
        name: GPIO_INT0_CLEAR
        offset: 0
        sw_access: wo
      name: GPIO_INT_STATUS_S
      offset: 104
      type: reg
    - doc: GPIO Interrupt Status
      field:
      - defaultVal: 0
        doc: GPIO interrupt status
        name: GPIO_INT_STATUS
        offset: 4
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_INT_CFG.NS_ACCESS
        sw_access: ro
      - defaultVal: 0
        doc: GPIO interrupt clear
        name: GPIO_INT_CLEAR
        offset: 0
        property:
        - name: u_internal_notes
          value: Non-Secure code access control by the related GPIO_INT_CFG.NS_ACCESS
        sw_access: wo
      name: GPIO_INT_STATUS%d
      offset: 108
      property:
      - name: count
        value: 4
      type: reg
    - doc: GPIO Interrupt Button Debounce Filter Time Configuration
      field:
      - defaultVal: 0
        doc: Interrupt button debounce filter clock
        name: DEBOUNCE_CLK
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt button debounce filter count
        name: DEBOUNCE_COUNT
        offset: '7:0'
        sw_access: rw
      name: GPIO_INT_DEBOUNCE
      offset: 124
      type: reg
    - doc: JTAG / SW Pad Configuration
      field:
      - defaultVal: 0
        doc: JTCK Debouncing input filter enable
        name: JTCK_DEBOUNCE
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: JTMS Debouncing input filter enable
        name: JTMS_DEBOUNCE
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: JTCK Low-Pass-Filter enable / disable
        name: JTCK_LPF
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: JTMS Low-Pass-Filter enable / disable
        name: JTMS_LPF
        offset: 8
        sw_access: rw
      - defaultVal: 1
        doc: CM33 JTAG on GPIO[14:15]
        name: CM33_JTAG_DATA_EN
        offset: 7
        sw_access: rw
      - defaultVal: 1
        doc: JTCK pull-up enable / disable
        name: JTCK_PULL
        offset: '5:4'
        sw_access: rw
      - defaultVal: 3
        doc: JTMS drive strength
        name: JTMS_DRIVE
        offset: '3:2'
        sw_access: rw
      - defaultVal: 1
        doc: JTMS pull-up enable / disable
        name: JTMS_PULL
        offset: '1:0'
        sw_access: rw
      name: GPIO_JTAG_SW_PAD_CFG
      offset: 128
      type: reg
    - doc: Dummy Read/Write Register
      field:
      - defaultVal: 0
        doc: Dummy read (reads as zero)
        hw_access: wo
        name: DUMMY_READ
        offset: '31:0'
        property:
        - name: rwpair
          value: DUMMY_WRITE
        sw_access: ro
      - defaultVal: 0
        doc: Dummy write (write is ignored)
        hw_access: ro
        name: DUMMY_WRITE
        offset: '31:0'
        sw_access: wo
      name: GPIO_DUMMY_RW
      offset: 252
      type: reg
    - doc: SPI Interface Input Selection
      field:
      - defaultVal: 17
        doc: SPI_CS input selection
        name: CS
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: SPI_CLK input selection
        name: CLK
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_SPI%d
      offset: 256
      property:
      - name: count
        value: 2
      type: reg
    - doc: SPI Interface IO Selection
      field:
      - defaultVal: 17
        doc: SPI_IO3 input selection
        name: IO3
        offset: '28:24'
        sw_access: rw
      - defaultVal: 17
        doc: SPI_IO2 input selection
        name: IO2
        offset: '20:16'
        sw_access: rw
      - defaultVal: 17
        doc: SPI_IO1 input selection (controller SERI)
        name: IO1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: SPI_IO0 input selection (peripheral SERI)
        name: IO0
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_SPI_IO%d
      offset: 264
      property:
      - name: count
        value: 2
      type: reg
    - doc: UART Interface Input Selection
      field:
      - defaultVal: 17
        doc: UART_RX input selection
        name: RX
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_UART%d
      offset: 272
      property:
      - name: count
        value: 2
      type: reg
    - doc: I2C Input Selection
      field:
      - defaultVal: 17
        doc: SDA input selection
        name: SDA
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: SCL input selection
        name: SCL
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_I2C
      offset: 280
      type: reg
    - doc: I3C Input Selection
      field:
      - defaultVal: 17
        doc: SDA input selection
        name: SDA
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: SCL input selection
        name: SCL
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_I3C
      offset: 284
      type: reg
    - doc: PCM Input Selection
      field:
      - defaultVal: 17
        doc: PCM_SERI input selection
        name: SERI
        offset: '20:16'
        sw_access: rw
      - defaultVal: 17
        doc: PCM_FRAME input selection
        name: FRAME
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: PCM_CLK input selection
        name: CLK
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_PCM
      offset: 288
      type: reg
    - doc: NMI Input Selection
      field:
      - defaultVal: 0
        doc: NMI edge or level
        name: NMI_EDGE_LEVEL
        offset: 6
        sw_access: rw
      - defaultVal: 1
        doc: NMI polarity
        name: NMI_POLARITY
        offset: 5
        sw_access: rw
      - defaultVal: 16
        doc: NMI input selection
        name: NMI
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_NMI
      offset: 292
      type: reg
    - doc: Baseband Controller RX Data Input Selection
      field:
      - defaultVal: 18
        doc: Baseband controller RX clock input selection
        name: DATA_QUAL
        offset: '28:24'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller RX data bit 2 input selection
        name: DATA_2
        offset: '20:16'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller RX data bit 1 input selection
        name: DATA_1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller RX data bit 0 input selection
        name: DATA_0
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_BB_RX
      offset: 296
      type: reg
    - doc: Baseband Controller SPI and synchronization pulse Input Selection
      field:
      - defaultVal: 18
        doc: Baseband controller interface SYNC_P input selection
        name: SYNC_P
        offset: '12:8'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller SPI_CIPO input selection
        name: CIPO
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_BB_SPI_SYNC
      offset: 300
      type: reg
    - doc: Baseband Controller Coexistence Interface Input Selection
      field:
      - defaultVal: 16
        doc: External WLAN chip RX input selection
        name: WLAN_RX
        offset: '28:24'
        sw_access: rw
      - defaultVal: 16
        doc: External WLAN chip TX input selection
        name: WLAN_TX
        offset: '20:16'
        sw_access: rw
      - defaultVal: 16
        doc: Baseband controller RX abort input selection
        name: DM_RX_ABORT
        offset: '12:8'
        sw_access: rw
      - defaultVal: 16
        doc: Baseband controller TX abort input selection
        name: DM_TX_ABORT
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_BB_COEX
      offset: 304
      type: reg
    - doc: Baseband Controller IQ Data Input Selection
      field:
      - defaultVal: 18
        doc: Baseband controller IQ_DATA_3 input selection
        name: IQ_DATA_3
        offset: '28:24'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller IQ_DATA_2 input selection
        name: IQ_DATA_2
        offset: '20:16'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller IQ_DATA_1 input selection
        name: IQ_DATA_1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 18
        doc: Baseband controller IQ_DATA_0 input selection
        name: IQ_DATA_0
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_BB_IQ_DATA
      offset: 308
      type: reg
    - doc: Baseband Controller IQ Data qualifier Input Selection
      field:
      - defaultVal: 18
        doc: Baseband controller IQ_DATA_QUAL input selection
        name: IQ_DATA_QUAL
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_BB_IQ_DATA_QUAL
      offset: 312
      type: reg
    - doc: RF front-end SPI Input Selection
      field:
      - defaultVal: 18
        doc: RF front-end SPI_COPI input selection
        name: COPI
        offset: '20:16'
        sw_access: rw
      - defaultVal: 18
        doc: RF front-end SPI_CSN input selection
        name: CSN
        offset: '12:8'
        sw_access: rw
      - defaultVal: 18
        doc: RF front-end SPI_CLK input selection
        name: CLK
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_RF_SPI
      offset: 316
      type: reg
    - doc: RF front-end GPIO inputs selection
      field:
      - defaultVal: 1
        doc: RF front-end GPIO9 input selection
        name: GPIO9
        offset: '27:26'
        sw_access: rw
      - defaultVal: 1
        doc: RF front-end GPIO8 input selection
        name: GPIO8
        offset: '25:24'
        sw_access: rw
      - defaultVal: 2
        doc: RF front-end GPIO7 input selection
        name: GPIO7
        offset: '23:22'
        sw_access: rw
      - defaultVal: 2
        doc: RF front-end GPIO6 input selection
        name: GPIO6
        offset: '21:20'
        sw_access: rw
      - defaultVal: 2
        doc: RF front-end GPIO5 input selection
        name: GPIO5
        offset: '19:18'
        sw_access: rw
      - defaultVal: 2
        doc: RF front-end GPIO4 input selection
        name: GPIO4
        offset: '17:16'
        sw_access: rw
      - defaultVal: 4
        doc: RF front-end GPIO3 input selection
        name: GPIO3
        offset: '14:12'
        sw_access: rw
      - defaultVal: 4
        doc: RF front-end GPIO2 input selection
        name: GPIO2
        offset: '10:8'
        sw_access: rw
      - defaultVal: 4
        doc: RF front-end GPIO1 input selection
        name: GPIO1
        offset: '6:4'
        sw_access: rw
      - defaultVal: 4
        doc: RF front-end GPIO0 input selection
        name: GPIO0
        offset: '2:0'
        sw_access: rw
      name: GPIO_SRC_RF_GPIO_IN
      offset: 320
      type: reg
    - doc: RF front-end CTE Input Selection
      field:
      - defaultVal: 18
        doc: RF front-end CTE_MODE input selection
        name: CTE_MODE
        offset: '12:8'
        sw_access: rw
      - defaultVal: 18
        doc: RF front-end CTE_SAMPLE_P input selection
        name: CTE_SAMPLE_P
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_RF_CTE
      offset: 324
      type: reg
    - doc: Audio Sink Clock Counters Input Selection
      field:
      - defaultVal: 16
        doc: Audio sink clock source input selection
        name: CLK
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_AUDIOSINK
      offset: 328
      type: reg
    - doc: EXTCLK Input Selection
      field:
      - defaultVal: 16
        doc: EXTCLK input selection
        name: EXTCLK
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_EXTCLK
      offset: 332
      type: reg
    - doc: DMIC Data Input Selection
      field:
      - defaultVal: 17
        doc: DMIC clock input selection
        name: CLK
        offset: '12:8'
        sw_access: rw
      - defaultVal: 17
        doc: DMIC data input selection
        name: DATA
        offset: '4:0'
        sw_access: rw
      name: GPIO_SRC_DMIC
      offset: 336
      type: reg
    - doc: DSP JTAG Interface Input Selection
      field:
      - defaultVal: 5
        doc: DSP JTAG TDI input selection
        name: TDI
        offset: '18:16'
        sw_access: rw
      - defaultVal: 5
        doc: DSP JTAG TMS input selection
        name: TMS
        offset: '10:8'
        sw_access: rw
      - defaultVal: 5
        doc: DSP JTAG TCK input selection
        name: TCK
        offset: '2:0'
        sw_access: rw
      name: GPIO_SRC_DSP_JTAG
      offset: 340
      type: reg
    - doc: NFMI Input Selection
      field:
      - defaultVal: 0
        doc: NFMI TX DAC input data
        name: NFMI_TX_DAC_DATA
        offset: '19:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI RX enable
        name: NFMI_RX_ENABLE
        offset: '13:12'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI TX enable
        name: NFMI_TX_ENABLE
        offset: '11:10'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI local oscillator clock selection
        name: NFMI_LO
        offset: '9:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI RX LPF input selection
        name: NFMI_RX_LPF
        offset: '7:6'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI TX HPF input selection
        name: NFMI_TX_HPF
        offset: '5:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI demodulator input selection
        name: NFMI_DEMODULATOR
        offset: '3:2'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI TX DAC input selection
        name: NFMI_TX_DAC
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: GPIO_SRC_NFMI
      offset: 344
      property:
      - name: reg_prot
        value: priv
      type: reg
    - type: define
      values:
      - doc: 1x drive strength
        name: GPIO_1X_DRIVE
        value: 0
      - doc: 2x drive strength
        name: GPIO_2X_DRIVE
        value: 1
      - doc: 4x drive strength
        name: GPIO_4X_DRIVE
        value: 2
      - doc: 6x drive strength
        name: GPIO_6X_DRIVE
        value: 3
      - doc: Disable debouncing input filter
        name: GPIO_DEBOUNCE_DISABLE
        private_val: true
        value: 0
      - doc: Enable debouncing input filter (1..2 ns ringing like signal filtered
          without introducing additonal delay)
        name: GPIO_DEBOUNCE_ENABLE
        private_val: true
        value: 1
      - doc: Disable glitch suppression input filter
        name: GPIO_LPF_DISABLE
        value: 0
      - doc: Enable glitch suppression input filter (I2C compliant)
        name: GPIO_LPF_ENABLE
        value: 1
      - doc: No pull selected
        name: GPIO_NO_PULL
        value: 0
      - doc: Weak pull-up selected
        name: GPIO_WEAK_PULL_UP
        value: 1
      - doc: Weak pull-down selected
        name: GPIO_WEAK_PULL_DOWN
        value: 2
      - doc: Strong pull-up selected
        name: GPIO_STRONG_PULL_UP
        value: 3
      - doc: Non-Secure code cannot use this GPIO
        name: NS_CANNOT_USE_GPIO
        value: 0
      - doc: Non-Secure code can use this GPIO
        name: NS_CAN_USE_GPIO
        value: 1
      - doc: Disable
        name: GPIO_MODE_DISABLE
        value: 0
      - doc: Input mode
        name: GPIO_MODE_INPUT
        value: 1
      - doc: GPIO input mode
        name: GPIO_MODE_GPIO_IN
        value: 2
      - doc: GPIO output mode (value given by GPIO_GPIO_OUTPUT_DATA register)
        name: GPIO_MODE_GPIO_OUT
        value: 3
      - doc: Output SLOWCLK (slow clock) signal
        name: GPIO_MODE_SLOWCLK
        value: 4
      - doc: Output SYSCLK (system clock) signal
        name: GPIO_MODE_SYSCLK
        value: 5
      - doc: Output USRCLK (user clock) signal
        name: GPIO_MODE_USRCLK
        value: 6
      - doc: Output DMICCLK signal
        name: GPIO_MODE_DMICCLK
        value: 7
      - doc: Output RCCLK signal
        name: GPIO_MODE_RCCLK
        value: 8
      - doc: Output JTCK signal
        name: GPIO_MODE_JTCK
        value: 9
      - doc: Output EXTCLK signal
        name: GPIO_MODE_EXTCLK
        value: 10
      - doc: Output RFCLK signal
        name: GPIO_MODE_RFCLK
        value: 11
      - doc: Output STANDBYCLK signal
        name: GPIO_MODE_STANDBYCLK
        value: 12
      - doc: Output SPI0_IO0 interface signal (controller SERO)
        name: GPIO_MODE_SPI0_IO0
        value: 13
      - doc: Output SPI0_IO1 interface signal (peripheral SERO)
        name: GPIO_MODE_SPI0_IO1
        value: 14
      - doc: Output SPI0_IO2 interface signal
        name: GPIO_MODE_SPI0_IO2
        value: 15
      - doc: Output SPI0_IO3 interface signal
        name: GPIO_MODE_SPI0_IO3
        value: 16
      - doc: Output SPI0_CS interface signal
        name: GPIO_MODE_SPI0_CS
        value: 17
      - doc: Output SPI0_CLK interface signal
        name: GPIO_MODE_SPI0_CLK
        value: 18
      - doc: Output SPI1_IO0 interface signal (controller SERO)
        name: GPIO_MODE_SPI1_IO0
        value: 19
      - doc: Output SPI1_IO1 interface signal (peripheral SERO)
        name: GPIO_MODE_SPI1_IO1
        value: 20
      - doc: Output SPI1_IO2 interface signal
        name: GPIO_MODE_SPI1_IO2
        value: 21
      - doc: Output SPI1_IO3 interface signal
        name: GPIO_MODE_SPI1_IO3
        value: 22
      - doc: Output SPI1_CS interface signal
        name: GPIO_MODE_SPI1_CS
        value: 23
      - doc: Output SPI1_CLK interface signal
        name: GPIO_MODE_SPI1_CLK
        value: 24
      - doc: Output UART0_TX interface signal
        name: GPIO_MODE_UART0_TX
        value: 25
      - doc: Output UART1_TX interface signal
        name: GPIO_MODE_UART1_TX
        value: 26
      - doc: Output I2C0 SCL interface signal
        name: GPIO_MODE_I2C0_SCL
        value: 27
      - doc: Output I2C0 SDA interface signal
        name: GPIO_MODE_I2C0_SDA
        value: 28
      - doc: Output I3C0 SCL interface signal
        name: GPIO_MODE_I3C0_SCL
        value: 29
      - doc: Output I3C0 SDA interface signal (use fixed pull as defined in PULL_CTRL)
        name: GPIO_MODE_I3C0_SDA_FIX_PU
        value: 30
      - doc: Output I3C0 SDA interface signal (force 1 kOhm pull-up dynamically)
        name: GPIO_MODE_I3C0_SDA_DYN_PU
        value: 31
      - doc: Output PCM0_SERO interface signal
        name: GPIO_MODE_PCM0_SERO
        value: 32
      - doc: Output PCM0_FRAME interface signal
        name: GPIO_MODE_PCM0_FRAME
        value: 33
      - doc: Output PWM0 interface signal
        name: GPIO_MODE_PWM0
        value: 34
      - doc: Output PWM1 interface signal
        name: GPIO_MODE_PWM1
        value: 35
      - doc: Output PWM2 interface signal
        name: GPIO_MODE_PWM2
        value: 36
      - doc: Output PWM3 interface signal
        name: GPIO_MODE_PWM3
        value: 37
      - doc: Output PWM4 interface signal
        name: GPIO_MODE_PWM4
        value: 38
      - doc: Output PWM0 interface signal inverted
        name: GPIO_MODE_PWM0_INV
        value: 39
      - doc: Output PWM1 interface signal inverted
        name: GPIO_MODE_PWM1_INV
        value: 40
      - doc: Output PWM2 interface signal inverted
        name: GPIO_MODE_PWM2_INV
        value: 41
      - doc: Output PWM3 interface signal inverted
        name: GPIO_MODE_PWM3_INV
        value: 42
      - doc: Output PWM4 interface signal inverted
        name: GPIO_MODE_PWM4_INV
        value: 43
      - doc: Output Audio Sink Clock Counters output 0
        name: GPIO_MODE_AUDIOSINK_OUTPUT0
        value: 44
      - doc: Output Audio Sink Clock Counters output 1
        name: GPIO_MODE_AUDIOSINK_OUTPUT1
        value: 45
      - doc: Output Time Of Flight timer start trigger
        name: GPIO_MODE_TOF_START
        value: 46
      - doc: Output Time Of Flight timer stop trigger
        name: GPIO_MODE_TOF_STOP
        value: 47
      - doc: Output DSP JTAG TDO (only available on GPIO 3, 7, 11 and 15)
        name: GPIO_MODE_DSP_JTAG_TDO
        value: 48
      - doc: Output baseband controller coexistence 0 signals (GPIO 0:3 and 8:11 =
          DM_PTI[0:3], GPIO 4 and 12 = DM_SYNC, GPIO 5 and 13 = DM_IN_PROCESS, GPIO
          6 and 14 = DM_TX, GPIO 7 and 15 = DM_RX)
        name: GPIO_MODE_BB_COEX0
        value: 49
      - doc: Output baseband controller coexistence 1 signals (GPIO 0:6 and 8:14 =
          DM_CHANNEL[0:6], GPIO 7 and 15 = DM_BLE_NOT_BT)
        name: GPIO_MODE_BB_COEX1
        value: 50
      - doc: Output baseband controller coexistence 2 signals (GPIO 0, 4, 8 and 12
          = PTA_DM_TX_ABORT, GPIO 1, 5, 9 and 13 = PTA_DM_RX_ABORT, GPIO 2, 6, 10,
          14 = PTA_WLAN_TX_ABORT, GPIO 3, 7, 11, 15 = PTA_WLAN_RX_ABORT)
        name: GPIO_MODE_BB_COEX2
        value: 51
      - doc: Output baseband controller antenna signals (GPIO 0:6 and 8:14 = ANT_SW[0:6],
          GPIO 7 and 15 = ANT_SW_QUAL)
        name: GPIO_MODE_BB_ANT
        value: 52
      - doc: Output baseband controller debug port signals (GPIO 0:15  = DBG[0:15])
        name: GPIO_MODE_BB_DBG
        value: 53
      - doc: Output baseband controller interface signals (GPIO 0:2 and 8:10 = TX_DATA[0:2],
          GPIO 3 and 11 = TX_DATA_QUAL, GPIO 4 and 12 = SPI_CSN, GPIO 5 and 13 = SPI_CLK,
          GPIO 6:7 and 14:15 = SPI_COPI)
        name: GPIO_MODE_BB_IF
        value: 54
      - doc: Output baseband controller CTE signals (GPIO 0, 2, 4, 6, 8, 10, 12 and
          14 = CTE mode, GPIO 1, 3, 5, 7, 9, 11, 13 and 15 = CTE_SAMPLE_P)
        name: GPIO_MODE_BB_CTE
        value: 55
      - doc: Output RF front-end Tx power signals (GPIO 0:5 and 8:13 = TX_POWER[0:5],
          GPIO 6 and 14 = PA mode, GPIO 7 and 15 = PA LDO selection)
        name: GPIO_MODE_RF_TX_POWER
        value: 56
      - doc: Output RF front-end activity signals (GPIO 0 and 8 = Tx enable GFSK,
          GPIO 1 and 9 = Tx enable EDR2, GPIO 2 and 10 = Tx enable EDR3, GPIO 3, 5,
          7 and 11, 13, 15 = Tx enable, GPIO 4, 6 and 12, 14 = Rx enable)
        name: GPIO_MODE_RF_ACTIVITY
        value: 57
      - doc: Output RF front-end GPIO 0-7 output (GPIO 0:7 and 8:15 = RF_GPIO[0:7])
        name: GPIO_MODE_RF_GPIO07_OUT
        value: 58
      - doc: Output RF front-end GPIO 8-9 output, SPI_CIPO, IQ_QUAL and antenna signals
          (GPIO 0:1 and 8:9 = RF_GPIO[8:9], GPIO 2 and 10 = SPI_CIPO, GPIO 3 and 11
          = IQ_QUAL, GPIO 4:7 and 12:15 = ANT_SW[0:3] )
        name: GPIO_MODE_RF_GPIO89_OUT
        value: 59
      - doc: Output RF front-end I data (GPIO 0:7 and 8:15 = I_DATA[0:7])
        name: GPIO_MODE_RF_DATA_I
        value: 60
      - doc: Output RF front-end Q data (GPIO 0:7 and 8:15 = Q_DATA[0:7])
        name: GPIO_MODE_RF_DATA_Q
        value: 61
      - doc: Output NFMI signals (GPIO0 = TX bitclk enable, GPIO1 = TX bitstream out,
          GPIO[5:2] = modulator out[3:0], GPIO6 = RX buffer out, GPIO7 = demodulator
          bitclk enable, GPIO8 = demodulator out, GPIO9 = demodulator sync detect)
        name: GPIO_MODE_NFMI_DIG_OUT
        private_val: true
        value: 62
      - doc: Output NFMI signals (GPIO0 = TX LPF comp out, GPIO1 = TX HPF comp out,
          GPIO7 = LNA out, GPIO11 = local oscillator clock, GPIO12 = TX enable, GPIO13
          = RX enable)
        name: GPIO_MODE_NFMI_ANA_OUT
        private_val: true
        value: 63
      - doc: GPIO pad is low
        name: GPIO0_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO1_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO2_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO3_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO4_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO5_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO6_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO7_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO8_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO9_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO10_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO11_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO12_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO13_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO14_IN_LOW
        value: 0
      - doc: GPIO pad is low
        name: GPIO15_IN_LOW
        value: 0
      - doc: GPIO pad is high
        name: GPIO0_IN_HIGH
        value: 1
      - doc: GPIO pad is high
        name: GPIO1_IN_HIGH
        value: 2
      - doc: GPIO pad is high
        name: GPIO2_IN_HIGH
        value: 4
      - doc: GPIO pad is high
        name: GPIO3_IN_HIGH
        value: 8
      - doc: GPIO pad is high
        name: GPIO4_IN_HIGH
        value: 16
      - doc: GPIO pad is high
        name: GPIO5_IN_HIGH
        value: 32
      - doc: GPIO pad is high
        name: GPIO6_IN_HIGH
        value: 64
      - doc: GPIO pad is high
        name: GPIO7_IN_HIGH
        value: 128
      - doc: GPIO pad is high
        name: GPIO8_IN_HIGH
        value: 256
      - doc: GPIO pad is high
        name: GPIO9_IN_HIGH
        value: 512
      - doc: GPIO pad is high
        name: GPIO10_IN_HIGH
        value: 1024
      - doc: GPIO pad is high
        name: GPIO11_IN_HIGH
        value: 2048
      - doc: GPIO pad is high
        name: GPIO12_IN_HIGH
        value: 4096
      - doc: GPIO pad is high
        name: GPIO13_IN_HIGH
        value: 8192
      - doc: GPIO pad is high
        name: GPIO14_IN_HIGH
        value: 16384
      - doc: GPIO pad is high
        name: GPIO15_IN_HIGH
        value: 32768
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO0_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO1_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO2_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO3_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO4_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO5_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO6_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO7_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO8_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO9_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO10_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO11_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO12_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO13_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO14_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to low if IO_MODE is GPIO
        name: GPIO15_OUT_LOW
        value: 0
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO0_OUT_HIGH
        value: 1
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO1_OUT_HIGH
        value: 2
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO2_OUT_HIGH
        value: 4
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO3_OUT_HIGH
        value: 8
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO4_OUT_HIGH
        value: 16
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO5_OUT_HIGH
        value: 32
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO6_OUT_HIGH
        value: 64
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO7_OUT_HIGH
        value: 128
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO8_OUT_HIGH
        value: 256
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO9_OUT_HIGH
        value: 512
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO10_OUT_HIGH
        value: 1024
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO11_OUT_HIGH
        value: 2048
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO12_OUT_HIGH
        value: 4096
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO13_OUT_HIGH
        value: 8192
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO14_OUT_HIGH
        value: 16384
      - doc: Set the GPIO pad to high if IO_MODE is GPIO
        name: GPIO15_OUT_HIGH
        value: 32768
      - doc: Set the GPIO output data high
        name: GPIO0_SET
        value: 1
      - doc: Set the GPIO output data high
        name: GPIO1_SET
        value: 2
      - doc: Set the GPIO output data high
        name: GPIO2_SET
        value: 4
      - doc: Set the GPIO output data high
        name: GPIO3_SET
        value: 8
      - doc: Set the GPIO output data high
        name: GPIO4_SET
        value: 16
      - doc: Set the GPIO output data high
        name: GPIO5_SET
        value: 32
      - doc: Set the GPIO output data high
        name: GPIO6_SET
        value: 64
      - doc: Set the GPIO output data high
        name: GPIO7_SET
        value: 128
      - doc: Set the GPIO output data high
        name: GPIO8_SET
        value: 256
      - doc: Set the GPIO output data high
        name: GPIO9_SET
        value: 512
      - doc: Set the GPIO output data high
        name: GPIO10_SET
        value: 1024
      - doc: Set the GPIO output data high
        name: GPIO11_SET
        value: 2048
      - doc: Set the GPIO output data high
        name: GPIO12_SET
        value: 4096
      - doc: Set the GPIO output data high
        name: GPIO13_SET
        value: 8192
      - doc: Set the GPIO output data high
        name: GPIO14_SET
        value: 16384
      - doc: Set the GPIO output data high
        name: GPIO15_SET
        value: 32768
      - doc: Set the GPIO output data low
        name: GPIO0_CLR
        value: 1
      - doc: Set the GPIO output data low
        name: GPIO1_CLR
        value: 2
      - doc: Set the GPIO output data low
        name: GPIO2_CLR
        value: 4
      - doc: Set the GPIO output data low
        name: GPIO3_CLR
        value: 8
      - doc: Set the GPIO output data low
        name: GPIO4_CLR
        value: 16
      - doc: Set the GPIO output data low
        name: GPIO5_CLR
        value: 32
      - doc: Set the GPIO output data low
        name: GPIO6_CLR
        value: 64
      - doc: Set the GPIO output data low
        name: GPIO7_CLR
        value: 128
      - doc: Set the GPIO output data low
        name: GPIO8_CLR
        value: 256
      - doc: Set the GPIO output data low
        name: GPIO9_CLR
        value: 512
      - doc: Set the GPIO output data low
        name: GPIO10_CLR
        value: 1024
      - doc: Set the GPIO output data low
        name: GPIO11_CLR
        value: 2048
      - doc: Set the GPIO output data low
        name: GPIO12_CLR
        value: 4096
      - doc: Set the GPIO output data low
        name: GPIO13_CLR
        value: 8192
      - doc: Set the GPIO output data low
        name: GPIO14_CLR
        value: 16384
      - doc: Set the GPIO output data low
        name: GPIO15_CLR
        value: 32768
      - doc: GPIO is an input
        name: GPIO0_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO1_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO2_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO3_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO4_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO5_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO6_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO7_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO8_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO9_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO10_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO11_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO12_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO13_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO14_STATUS_IN
        value: 0
      - doc: GPIO is an input
        name: GPIO15_STATUS_IN
        value: 0
      - doc: GPIO is an output
        name: GPIO0_STATUS_OUT
        value: 1
      - doc: GPIO is an output
        name: GPIO1_STATUS_OUT
        value: 2
      - doc: GPIO is an output
        name: GPIO2_STATUS_OUT
        value: 4
      - doc: GPIO is an output
        name: GPIO3_STATUS_OUT
        value: 8
      - doc: GPIO is an output
        name: GPIO4_STATUS_OUT
        value: 16
      - doc: GPIO is an output
        name: GPIO5_STATUS_OUT
        value: 32
      - doc: GPIO is an output
        name: GPIO6_STATUS_OUT
        value: 64
      - doc: GPIO is an output
        name: GPIO7_STATUS_OUT
        value: 128
      - doc: GPIO is an output
        name: GPIO8_STATUS_OUT
        value: 256
      - doc: GPIO is an output
        name: GPIO9_STATUS_OUT
        value: 512
      - doc: GPIO is an output
        name: GPIO10_STATUS_OUT
        value: 1024
      - doc: GPIO is an output
        name: GPIO11_STATUS_OUT
        value: 2048
      - doc: GPIO is an output
        name: GPIO12_STATUS_OUT
        value: 4096
      - doc: GPIO is an output
        name: GPIO13_STATUS_OUT
        value: 8192
      - doc: GPIO is an output
        name: GPIO14_STATUS_OUT
        value: 16384
      - doc: GPIO is an output
        name: GPIO15_STATUS_OUT
        value: 32768
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO0_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO1_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO2_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO3_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO4_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO5_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO6_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO7_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO8_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO9_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO10_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO11_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO12_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO13_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO14_DIR_IN
        value: 0
      - doc: Set GPIO to input if GPIO_MODE_GPIO_IN_x
        name: GPIO15_DIR_IN
        value: 0
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO0_DIR_OUT
        value: 1
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO1_DIR_OUT
        value: 2
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO2_DIR_OUT
        value: 4
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO3_DIR_OUT
        value: 8
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO4_DIR_OUT
        value: 16
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO5_DIR_OUT
        value: 32
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO6_DIR_OUT
        value: 64
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO7_DIR_OUT
        value: 128
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO8_DIR_OUT
        value: 256
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO9_DIR_OUT
        value: 512
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO10_DIR_OUT
        value: 1024
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO11_DIR_OUT
        value: 2048
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO12_DIR_OUT
        value: 4096
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO13_DIR_OUT
        value: 8192
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO14_DIR_OUT
        value: 16384
      - doc: Set GPIO to output if GPIO_MODE_GPIO_OUT_x
        name: GPIO15_DIR_OUT
        value: 32768
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO0_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO1_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO2_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO3_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO4_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO5_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO6_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO7_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO8_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO9_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO10_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO11_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO12_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO13_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO14_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is not configured as a CM33 controlled GPIO
        name: GPIO15_IS_NOT_GPIO_MODE
        value: 0
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO0_IS_GPIO_MODE
        value: 1
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO1_IS_GPIO_MODE
        value: 2
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO2_IS_GPIO_MODE
        value: 4
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO3_IS_GPIO_MODE
        value: 8
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO4_IS_GPIO_MODE
        value: 16
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO5_IS_GPIO_MODE
        value: 32
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO6_IS_GPIO_MODE
        value: 64
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO7_IS_GPIO_MODE
        value: 128
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO8_IS_GPIO_MODE
        value: 256
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO9_IS_GPIO_MODE
        value: 512
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO10_IS_GPIO_MODE
        value: 1024
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO11_IS_GPIO_MODE
        value: 2048
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO12_IS_GPIO_MODE
        value: 4096
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO13_IS_GPIO_MODE
        value: 8192
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO14_IS_GPIO_MODE
        value: 16384
      - doc: This GPIO is configured as a CM33 controlled GPIO
        name: GPIO15_IS_GPIO_MODE
        value: 32768
      - doc: Non-Secure code cannot access the GPIO_INT
        name: NS_CANNOT_ACCESS_GPIO_INT
        value: 0
      - doc: Non-Secure code can access the GPIO_INT
        name: NS_CAN_ACCESS_GPIO_INT
        value: 1
      - doc: Button debounce filter disabled
        name: GPIO_INT_DEBOUNCE_DISABLE
        value: 0
      - doc: Button debounce filter enabled
        name: GPIO_INT_DEBOUNCE_ENABLE
        value: 1
      - doc: Interrupt not triggered
        name: GPIO_INT_EVENT_NONE
        value: 0
      - doc: Interrupt triggered on high state
        name: GPIO_INT_EVENT_HIGH_LEVEL
        value: 1
      - doc: Interrupt triggered on low state
        name: GPIO_INT_EVENT_LOW_LEVEL
        value: 2
      - doc: Interrupt triggered on rising edge
        name: GPIO_INT_EVENT_RISING_EDGE
        value: 3
      - doc: Interrupt triggered on falling edge
        name: GPIO_INT_EVENT_FALLING_EDGE
        value: 4
      - doc: Interrupt triggered on any edge
        name: GPIO_INT_EVENT_TRANSITION
        value: 5
      - doc: Select GPIO[0] as source
        name: GPIO_INT_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: GPIO_INT_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: GPIO_INT_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: GPIO_INT_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: GPIO_INT_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: GPIO_INT_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: GPIO_INT_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: GPIO_INT_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: GPIO_INT_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: GPIO_INT_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: GPIO_INT_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: GPIO_INT_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: GPIO_INT_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: GPIO_INT_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: GPIO_INT_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: GPIO_INT_SRC_GPIO_15
        value: 15
      - doc: Interrupt 3 not triggered
        name: GPIO_INT3_FALSE
        value: 0
      - doc: Interrupt 3 triggered
        name: GPIO_INT3_TRUE
        value: 1
      - doc: Interrupt 2 not triggered
        name: GPIO_INT2_FALSE
        value: 0
      - doc: Interrupt 2 triggered
        name: GPIO_INT2_TRUE
        value: 1
      - doc: Interrupt 1 not triggered
        name: GPIO_INT1_FALSE
        value: 0
      - doc: Interrupt 1 triggered
        name: GPIO_INT1_TRUE
        value: 1
      - doc: Interrupt 0 not triggered
        name: GPIO_INT0_FALSE
        value: 0
      - doc: Interrupt 0 triggered
        name: GPIO_INT0_TRUE
        value: 1
      - doc: Interrupt 3 clear
        name: GPIO_INT3_CLEAR
        value: 1
      - doc: Interrupt 2 clear
        name: GPIO_INT2_CLEAR
        value: 1
      - doc: Interrupt 1 clear
        name: GPIO_INT1_CLEAR
        value: 1
      - doc: Interrupt 0 clear
        name: GPIO_INT0_CLEAR
        value: 1
      - doc: Interrupt not triggered
        name: GPIO_INT_FALSE
        value: 0
      - doc: Interrupt triggered
        name: GPIO_INT_TRUE
        value: 1
      - doc: Interrupt clear
        name: GPIO_INT_CLEAR
        value: 1
      - doc: Button debounce filter runs on SLOWCLK divided by 32
        name: DEBOUNCE_SLOWCLK_DIV32
        value: 0
      - doc: Button debounce filter runs on SLOWCLK divided by 1024
        name: DEBOUNCE_SLOWCLK_DIV1024
        value: 1
      - doc: Disable debouncing input filter
        name: JTCK_DEBOUNCE_DISABLE
        private_val: true
        value: 0
      - doc: Enable debouncing input filter (1..2 ns ringing like signal filtered
          without introducing additonal delay)
        name: JTCK_DEBOUNCE_ENABLE
        private_val: true
        value: 1
      - doc: Disable debouncing input filter
        name: JTMS_DEBOUNCE_DISABLE
        private_val: true
        value: 0
      - doc: Enable debouncing input filter (1..2 ns ringing like signal filtered
          without introducing additonal delay)
        name: JTMS_DEBOUNCE_ENABLE
        private_val: true
        value: 1
      - doc: Disable glitch suppression input filter
        name: JTCK_LPF_DISABLED
        value: 0
      - doc: Enable glitch suppression input filter (I2C compliant)
        name: JTCK_LPF_ENABLED
        value: 1
      - doc: Disable glitch suppression input filter
        name: JTMS_LPF_DISABLED
        value: 0
      - doc: Enable glitch suppression input filter (I2C compliant)
        name: JTMS_LPF_ENABLED
        value: 1
      - doc: CM33 JTAG data (TDI & TDO) not available on GPIO[14:15]
        name: CM33_JTAG_DATA_DISABLED
        value: 0
      - doc: CM33 JTAG data (TDI & TDO) connected through GPIO[14:15]
        name: CM33_JTAG_DATA_ENABLED
        value: 1
      - doc: No pull selected
        name: JTCK_NO_PULL
        value: 0
      - doc: Weak pull-up selected
        name: JTCK_WEAK_PULL_UP
        value: 1
      - doc: Weak pull-down selected
        name: JTCK_WEAK_PULL_DOWN
        value: 2
      - doc: Strong pull-up selected
        name: JTCK_STRONG_PULL_UP
        value: 3
      - doc: 1x drive strength
        name: JTMS_1X_DRIVE
        value: 0
      - doc: 2x drive strength
        name: JTMS_2X_DRIVE
        value: 1
      - doc: 4x drive strength
        name: JTMS_4X_DRIVE
        value: 2
      - doc: 6x drive strength
        name: JTMS_6X_DRIVE
        value: 3
      - doc: No pull selected
        name: JTMS_NO_PULL
        value: 0
      - doc: Weak pull-up selected
        name: JTMS_WEAK_PULL_UP
        value: 1
      - doc: Weak pull-down selected
        name: JTMS_WEAK_PULL_DOWN
        value: 2
      - doc: Strong pull-up selected
        name: JTMS_STRONG_PULL_UP
        value: 3
      - doc: Select GPIO[0] as source
        name: SPI_CS_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_CS_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_CS_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_CS_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_CS_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_CS_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_CS_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_CS_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_CS_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_CS_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_CS_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_CS_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_CS_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_CS_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_CS_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_CS_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_CS_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_CS_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: SPI_CLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_CLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_CLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_CLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_CLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_CLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_CLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_CLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_CLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_CLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_CLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_CLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_CLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_CLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_CLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_CLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_CLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_CLK_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: SPI_IO3_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_IO3_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_IO3_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_IO3_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_IO3_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_IO3_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_IO3_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_IO3_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_IO3_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_IO3_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_IO3_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_IO3_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_IO3_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_IO3_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_IO3_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_IO3_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_IO3_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_IO3_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: SPI_IO2_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_IO2_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_IO2_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_IO2_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_IO2_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_IO2_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_IO2_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_IO2_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_IO2_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_IO2_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_IO2_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_IO2_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_IO2_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_IO2_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_IO2_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_IO2_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_IO2_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_IO2_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: SPI_IO1_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_IO1_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_IO1_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_IO1_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_IO1_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_IO1_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_IO1_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_IO1_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_IO1_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_IO1_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_IO1_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_IO1_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_IO1_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_IO1_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_IO1_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_IO1_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_IO1_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_IO1_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: SPI_IO0_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: SPI_IO0_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: SPI_IO0_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: SPI_IO0_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: SPI_IO0_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: SPI_IO0_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: SPI_IO0_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: SPI_IO0_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: SPI_IO0_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: SPI_IO0_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: SPI_IO0_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: SPI_IO0_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: SPI_IO0_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: SPI_IO0_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: SPI_IO0_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: SPI_IO0_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: SPI_IO0_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: SPI_IO0_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: UART_RX_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: UART_RX_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: UART_RX_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: UART_RX_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: UART_RX_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: UART_RX_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: UART_RX_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: UART_RX_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: UART_RX_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: UART_RX_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: UART_RX_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: UART_RX_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: UART_RX_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: UART_RX_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: UART_RX_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: UART_RX_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: UART_RX_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: UART_RX_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: I2C_SDA_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: I2C_SDA_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: I2C_SDA_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: I2C_SDA_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: I2C_SDA_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: I2C_SDA_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: I2C_SDA_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: I2C_SDA_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: I2C_SDA_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: I2C_SDA_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: I2C_SDA_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: I2C_SDA_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: I2C_SDA_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: I2C_SDA_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: I2C_SDA_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: I2C_SDA_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: I2C_SDA_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: I2C_SDA_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: I2C_SCL_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: I2C_SCL_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: I2C_SCL_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: I2C_SCL_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: I2C_SCL_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: I2C_SCL_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: I2C_SCL_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: I2C_SCL_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: I2C_SCL_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: I2C_SCL_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: I2C_SCL_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: I2C_SCL_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: I2C_SCL_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: I2C_SCL_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: I2C_SCL_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: I2C_SCL_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: I2C_SCL_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: I2C_SCL_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: I3C_SDA_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: I3C_SDA_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: I3C_SDA_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: I3C_SDA_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: I3C_SDA_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: I3C_SDA_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: I3C_SDA_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: I3C_SDA_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: I3C_SDA_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: I3C_SDA_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: I3C_SDA_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: I3C_SDA_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: I3C_SDA_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: I3C_SDA_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: I3C_SDA_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: I3C_SDA_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: I3C_SDA_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: I3C_SDA_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: I3C_SCL_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: I3C_SCL_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: I3C_SCL_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: I3C_SCL_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: I3C_SCL_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: I3C_SCL_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: I3C_SCL_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: I3C_SCL_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: I3C_SCL_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: I3C_SCL_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: I3C_SCL_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: I3C_SCL_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: I3C_SCL_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: I3C_SCL_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: I3C_SCL_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: I3C_SCL_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: I3C_SCL_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: I3C_SCL_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: PCM_SERI_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: PCM_SERI_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: PCM_SERI_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: PCM_SERI_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: PCM_SERI_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: PCM_SERI_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: PCM_SERI_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: PCM_SERI_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: PCM_SERI_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: PCM_SERI_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: PCM_SERI_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: PCM_SERI_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: PCM_SERI_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: PCM_SERI_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: PCM_SERI_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: PCM_SERI_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: PCM_SERI_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: PCM_SERI_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: PCM_FRAME_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: PCM_FRAME_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: PCM_FRAME_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: PCM_FRAME_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: PCM_FRAME_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: PCM_FRAME_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: PCM_FRAME_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: PCM_FRAME_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: PCM_FRAME_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: PCM_FRAME_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: PCM_FRAME_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: PCM_FRAME_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: PCM_FRAME_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: PCM_FRAME_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: PCM_FRAME_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: PCM_FRAME_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: PCM_FRAME_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: PCM_FRAME_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: PCM_CLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: PCM_CLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: PCM_CLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: PCM_CLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: PCM_CLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: PCM_CLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: PCM_CLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: PCM_CLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: PCM_CLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: PCM_CLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: PCM_CLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: PCM_CLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: PCM_CLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: PCM_CLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: PCM_CLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: PCM_CLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: PCM_CLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: PCM_CLK_SRC_CONST_HIGH
        value: 17
      - doc: NMI is edge triggered
        name: NMI_EDGE_TRIGGERED
        value: 0
      - doc: NMI is level triggered
        name: NMI_LEVEL_TRIGGERED
        value: 1
      - doc: NMI active low
        name: NMI_ACTIVE_LOW
        value: 0
      - doc: NMI active high
        name: NMI_ACTIVE_HIGH
        value: 1
      - doc: Select GPIO[0] as source
        name: NMI_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: NMI_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: NMI_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: NMI_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: NMI_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: NMI_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: NMI_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: NMI_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: NMI_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: NMI_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: NMI_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: NMI_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: NMI_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: NMI_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: NMI_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: NMI_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: NMI_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: NMI_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_RX_DATA_QUAL_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_RX_DATA_QUAL_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_RX_DATA_QUAL_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end GPIO7 output as source
        name: BB_RX_DATA_QUAL_SRC_RF_GPIO7
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_RX_DATA_2_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_RX_DATA_2_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_RX_DATA_2_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_RX_DATA_2_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_RX_DATA_2_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_RX_DATA_2_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_RX_DATA_2_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_RX_DATA_2_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_RX_DATA_2_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_RX_DATA_2_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_RX_DATA_2_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_RX_DATA_2_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_RX_DATA_2_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_RX_DATA_2_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_RX_DATA_2_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_RX_DATA_2_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_RX_DATA_2_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_RX_DATA_2_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end GPIO6 output as source
        name: BB_RX_DATA_2_SRC_RF_GPIO6
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_RX_DATA_1_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_RX_DATA_1_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_RX_DATA_1_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_RX_DATA_1_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_RX_DATA_1_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_RX_DATA_1_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_RX_DATA_1_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_RX_DATA_1_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_RX_DATA_1_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_RX_DATA_1_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_RX_DATA_1_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_RX_DATA_1_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_RX_DATA_1_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_RX_DATA_1_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_RX_DATA_1_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_RX_DATA_1_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_RX_DATA_1_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_RX_DATA_1_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end GPIO5 output as source
        name: BB_RX_DATA_1_SRC_RF_GPIO5
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_RX_DATA_0_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_RX_DATA_0_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_RX_DATA_0_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_RX_DATA_0_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_RX_DATA_0_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_RX_DATA_0_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_RX_DATA_0_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_RX_DATA_0_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_RX_DATA_0_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_RX_DATA_0_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_RX_DATA_0_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_RX_DATA_0_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_RX_DATA_0_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_RX_DATA_0_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_RX_DATA_0_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_RX_DATA_0_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_RX_DATA_0_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_RX_DATA_0_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end GPIO4 output as source
        name: BB_RX_DATA_0_SRC_RF_GPIO4
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_RX_SYNC_P_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_RX_SYNC_P_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[5] as source
        name: BB_RX_SYNC_P_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_RX_SYNC_P_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_RX_SYNC_P_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_RX_SYNC_P_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_RX_SYNC_P_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_RX_SYNC_P_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_RX_SYNC_P_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_RX_SYNC_P_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_RX_SYNC_P_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_RX_SYNC_P_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_RX_SYNC_P_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_RX_SYNC_P_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_RX_SYNC_P_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_RX_SYNC_P_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_RX_SYNC_P_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_RX_SYNC_P_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end GPIO8 output as source
        name: BB_RX_SYNC_P_SRC_RF_GPIO8
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_SPI_CIPO_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_SPI_CIPO_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_SPI_CIPO_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_SPI_CIPO_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_SPI_CIPO_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_SPI_CIPO_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_SPI_CIPO_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_SPI_CIPO_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_SPI_CIPO_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_SPI_CIPO_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_SPI_CIPO_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_SPI_CIPO_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_SPI_CIPO_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_SPI_CIPO_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_SPI_CIPO_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_SPI_CIPO_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_SPI_CIPO_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_SPI_CIPO_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end SPI_CIPO as source
        name: BB_SPI_CIPO_SRC_RF_SPI_CIPO
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_WLAN_RX_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_WLAN_RX_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_WLAN_RX_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_WLAN_RX_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_WLAN_RX_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_WLAN_RX_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_WLAN_RX_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_WLAN_RX_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_WLAN_RX_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_WLAN_RX_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_WLAN_RX_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_WLAN_RX_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_WLAN_RX_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_WLAN_RX_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_WLAN_RX_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_WLAN_RX_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_WLAN_RX_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_WLAN_RX_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: BB_WLAN_TX_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_WLAN_TX_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_WLAN_TX_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_WLAN_TX_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_WLAN_TX_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_WLAN_TX_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_WLAN_TX_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_WLAN_TX_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_WLAN_TX_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_WLAN_TX_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_WLAN_TX_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_WLAN_TX_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_WLAN_TX_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_WLAN_TX_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_WLAN_TX_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_WLAN_TX_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_WLAN_TX_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_WLAN_TX_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_DM_RX_ABORT_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_DM_RX_ABORT_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_DM_RX_ABORT_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_DM_TX_ABORT_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_DM_TX_ABORT_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_DM_TX_ABORT_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: BB_IQ_DATA_3_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_IQ_DATA_3_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_IQ_DATA_3_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_IQ_DATA_3_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_IQ_DATA_3_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_IQ_DATA_3_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_IQ_DATA_3_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_IQ_DATA_3_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_IQ_DATA_3_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_IQ_DATA_3_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_IQ_DATA_3_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_IQ_DATA_3_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_IQ_DATA_3_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_IQ_DATA_3_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_IQ_DATA_3_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_IQ_DATA_3_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_IQ_DATA_3_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_IQ_DATA_3_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end IQ_DATA_3 as source
        name: BB_IQ_DATA_3_SRC_RF_IQ_DATA_3
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_IQ_DATA_2_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_IQ_DATA_2_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_IQ_DATA_2_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_IQ_DATA_2_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_IQ_DATA_2_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_IQ_DATA_2_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_IQ_DATA_2_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_IQ_DATA_2_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_IQ_DATA_2_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_IQ_DATA_2_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_IQ_DATA_2_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_IQ_DATA_2_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_IQ_DATA_2_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_IQ_DATA_2_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_IQ_DATA_2_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_IQ_DATA_2_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_IQ_DATA_2_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_IQ_DATA_2_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end IQ_DATA_2 as source
        name: BB_IQ_DATA_2_SRC_RF_IQ_DATA_2
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_IQ_DATA_1_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_IQ_DATA_1_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_IQ_DATA_1_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_IQ_DATA_1_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_IQ_DATA_1_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_IQ_DATA_1_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_IQ_DATA_1_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_IQ_DATA_1_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_IQ_DATA_1_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_IQ_DATA_1_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_IQ_DATA_1_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_IQ_DATA_1_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_IQ_DATA_1_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_IQ_DATA_1_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_IQ_DATA_1_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_IQ_DATA_1_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_IQ_DATA_1_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_IQ_DATA_1_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end IQ_DATA_1 as source
        name: BB_IQ_DATA_1_SRC_RF_IQ_DATA_1
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_IQ_DATA_0_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_IQ_DATA_0_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_IQ_DATA_0_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_IQ_DATA_0_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_IQ_DATA_0_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_IQ_DATA_0_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_IQ_DATA_0_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_IQ_DATA_0_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_IQ_DATA_0_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_IQ_DATA_0_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_IQ_DATA_0_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_IQ_DATA_0_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_IQ_DATA_0_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_IQ_DATA_0_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_IQ_DATA_0_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_IQ_DATA_0_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_IQ_DATA_0_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_IQ_DATA_0_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end IQ_DATA_0 as source
        name: BB_IQ_DATA_0_SRC_RF_IQ_DATA_0
        value: 18
      - doc: Select GPIO[0] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: BB_IQ_DATA_QUAL_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: BB_IQ_DATA_QUAL_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: BB_IQ_DATA_QUAL_SRC_CONST_HIGH
        value: 17
      - doc: Select RF front-end IQ_DATA_QUAL as source
        name: BB_IQ_DATA_QUAL_SRC_RF_IQ_DATA_QUAL
        value: 18
      - doc: Select GPIO[0] as source
        name: RF_SPI_COPI_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: RF_SPI_COPI_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: RF_SPI_COPI_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: RF_SPI_COPI_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_SPI_COPI_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: RF_SPI_COPI_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: RF_SPI_COPI_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: RF_SPI_COPI_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: RF_SPI_COPI_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: RF_SPI_COPI_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: RF_SPI_COPI_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: RF_SPI_COPI_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: RF_SPI_COPI_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: RF_SPI_COPI_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: RF_SPI_COPI_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: RF_SPI_COPI_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: RF_SPI_COPI_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: RF_SPI_COPI_SRC_CONST_HIGH
        value: 17
      - doc: Select baseband controller SPI_COPI as source
        name: RF_SPI_COPI_SRC_BB_SPI_COPI
        value: 18
      - doc: Select GPIO[0] as source
        name: RF_SPI_CSN_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: RF_SPI_CSN_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: RF_SPI_CSN_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: RF_SPI_CSN_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_SPI_CSN_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: RF_SPI_CSN_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: RF_SPI_CSN_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: RF_SPI_CSN_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: RF_SPI_CSN_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: RF_SPI_CSN_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: RF_SPI_CSN_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: RF_SPI_CSN_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: RF_SPI_CSN_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: RF_SPI_CSN_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: RF_SPI_CSN_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: RF_SPI_CSN_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: RF_SPI_CSN_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: RF_SPI_CSN_SRC_CONST_HIGH
        value: 17
      - doc: Select baseband controller SPI_CSN as source
        name: RF_SPI_CSN_SRC_BB_SPI_CSN
        value: 18
      - doc: Select GPIO[0] as source
        name: RF_SPI_CLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: RF_SPI_CLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: RF_SPI_CLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: RF_SPI_CLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_SPI_CLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: RF_SPI_CLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: RF_SPI_CLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: RF_SPI_CLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: RF_SPI_CLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: RF_SPI_CLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: RF_SPI_CLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: RF_SPI_CLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: RF_SPI_CLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: RF_SPI_CLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: RF_SPI_CLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: RF_SPI_CLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: RF_SPI_CLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: RF_SPI_CLK_SRC_CONST_HIGH
        value: 17
      - doc: Select baseband controller SPI_CLK as source
        name: RF_SPI_CLK_SRC_BB_SPI_CLK
        value: 18
      - doc: Select GPIO[9] as source
        name: RF_GPIO9_SRC_GPIO_9
        value: 0
      - doc: Select constant low as source
        name: RF_GPIO9_SRC_CONST_LOW
        value: 1
      - doc: Select constant high as source
        name: RF_GPIO9_SRC_CONST_HIGH
        value: 2
      - doc: Select GPIO[8] as source
        name: RF_GPIO8_SRC_GPIO_8
        value: 0
      - doc: Select constant low as source
        name: RF_GPIO8_SRC_CONST_LOW
        value: 1
      - doc: Select constant high as source
        name: RF_GPIO8_SRC_CONST_HIGH
        value: 2
      - doc: Select GPIO[7] as source
        name: RF_GPIO7_SRC_GPIO_7
        value: 0
      - doc: Select GPIO[15] as source
        name: RF_GPIO7_SRC_GPIO_15
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO7_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO7_SRC_CONST_HIGH
        value: 3
      - doc: Select GPIO[6] as source
        name: RF_GPIO6_SRC_GPIO_6
        value: 0
      - doc: Select GPIO[14] as source
        name: RF_GPIO6_SRC_GPIO_14
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO6_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO6_SRC_CONST_HIGH
        value: 3
      - doc: Select GPIO[5] as source
        name: RF_GPIO5_SRC_GPIO_5
        value: 0
      - doc: Select GPIO[13] as source
        name: RF_GPIO5_SRC_GPIO_13
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO5_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO5_SRC_CONST_HIGH
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_GPIO4_SRC_GPIO_4
        value: 0
      - doc: Select GPIO[12] as source
        name: RF_GPIO4_SRC_GPIO_12
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO4_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO4_SRC_CONST_HIGH
        value: 3
      - doc: Select GPIO[3] as source
        name: RF_GPIO3_SRC_GPIO_3
        value: 0
      - doc: Select GPIO[11] as source
        name: RF_GPIO3_SRC_GPIO_11
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO3_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO3_SRC_CONST_HIGH
        value: 3
      - doc: Select baseband controller TX_DATA_QUAL as source
        name: RF_GPIO3_SRC_BB_TX_DATA_QUAL
        value: 4
      - doc: Select GPIO[2] as source
        name: RF_GPIO2_SRC_GPIO_2
        value: 0
      - doc: Select GPIO[8] as source
        name: RF_GPIO2_SRC_GPIO_10
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO2_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO2_SRC_CONST_HIGH
        value: 3
      - doc: Select baseband controller TX_DATA bit 2 as source
        name: RF_GPIO2_SRC_BB_TX_DATA_2
        value: 4
      - doc: Select GPIO[1] as source
        name: RF_GPIO1_SRC_GPIO_1
        value: 0
      - doc: Select GPIO[9] as source
        name: RF_GPIO1_SRC_GPIO_9
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO1_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO1_SRC_CONST_HIGH
        value: 3
      - doc: Select baseband controller TX_DATA bit 1 as source
        name: RF_GPIO1_SRC_BB_TX_DATA_1
        value: 4
      - doc: Select GPIO[0] as source
        name: RF_GPIO0_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[8] as source
        name: RF_GPIO0_SRC_GPIO_8
        value: 1
      - doc: Select constant low as source
        name: RF_GPIO0_SRC_CONST_LOW
        value: 2
      - doc: Select constant high as source
        name: RF_GPIO0_SRC_CONST_HIGH
        value: 3
      - doc: Select baseband controller TX_DATA bit 0 as source
        name: RF_GPIO0_SRC_BB_TX_DATA_0
        value: 4
      - doc: Select GPIO[0] as source
        name: RF_CTE_MODE_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: RF_CTE_MODE_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[5] as source
        name: RF_CTE_MODE_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: RF_CTE_MODE_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_CTE_MODE_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: RF_CTE_MODE_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: RF_CTE_MODE_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: RF_CTE_MODE_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: RF_CTE_MODE_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: RF_CTE_MODE_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: RF_CTE_MODE_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: RF_CTE_MODE_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: RF_CTE_MODE_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: RF_CTE_MODE_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: RF_CTE_MODE_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: RF_CTE_MODE_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: RF_CTE_MODE_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: RF_CTE_MODE_SRC_CONST_HIGH
        value: 17
      - doc: Select baseband CTE_MODE as source
        name: RF_CTE_MODE_SRC_BB_CTE_MODE
        value: 18
      - doc: Select GPIO[0] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[5] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: RF_CTE_SAMPLE_P_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: RF_CTE_SAMPLE_P_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: RF_CTE_SAMPLE_P_SRC_CONST_HIGH
        value: 17
      - doc: Select baseband CTE_SAMPLE_P as source
        name: RF_CTE_SAMPLE_P_SRC_BB_SAMPLE_P
        value: 18
      - doc: Select GPIO[0] as source
        name: AUDIOSINK_CLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: AUDIOSINK_CLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: AUDIOSINK_CLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: AUDIOSINK_CLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: AUDIOSINK_CLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: AUDIOSINK_CLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: AUDIOSINK_CLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: AUDIOSINK_CLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: AUDIOSINK_CLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: AUDIOSINK_CLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: AUDIOSINK_CLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: AUDIOSINK_CLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: AUDIOSINK_CLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: AUDIOSINK_CLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: AUDIOSINK_CLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: AUDIOSINK_CLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: AUDIOSINK_CLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: AUDIOSINK_CLK_SRC_CONST_HIGH
        value: 17
      - doc: Select DMIC & OD sample synchronization pulse as source
        name: AUDIOSINK_CLK_SRC_DMIC_OD
        value: 18
      - doc: Select STANDBYCLK as source
        name: AUDIOSINK_CLK_SRC_STANDBYCLK
        value: 19
      - doc: Select RCCLK divided by 64 as source
        name: AUDIOSINK_CLK_SRC_RCCLK_DIV64
        value: 20
      - doc: Select the NFMI BPF output sign as source
        name: AUDIOSINK_CLK_SRC_BPF_OUTPUT
        value: 21
      - doc: Select GPIO[0] as source
        name: EXTCLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: EXTCLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: EXTCLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: EXTCLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: EXTCLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: EXTCLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: EXTCLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: EXTCLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: EXTCLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: EXTCLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: EXTCLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: EXTCLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: EXTCLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: EXTCLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: EXTCLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: EXTCLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: EXTCLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: EXTCLK_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: DMIC_CLK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: DMIC_CLK_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: DMIC_CLK_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: DMIC_CLK_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: DMIC_CLK_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: DMIC_CLK_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: DMIC_CLK_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: DMIC_CLK_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: DMIC_CLK_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: DMIC_CLK_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: DMIC_CLK_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: DMIC_CLK_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: DMIC_CLK_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: DMIC_CLK_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: DMIC_CLK_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: DMIC_CLK_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: DMIC_CLK_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: DMIC_CLK_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[0] as source
        name: DMIC_DATA_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[1] as source
        name: DMIC_DATA_SRC_GPIO_1
        value: 1
      - doc: Select GPIO[2] as source
        name: DMIC_DATA_SRC_GPIO_2
        value: 2
      - doc: Select GPIO[3] as source
        name: DMIC_DATA_SRC_GPIO_3
        value: 3
      - doc: Select GPIO[4] as source
        name: DMIC_DATA_SRC_GPIO_4
        value: 4
      - doc: Select GPIO[5] as source
        name: DMIC_DATA_SRC_GPIO_5
        value: 5
      - doc: Select GPIO[6] as source
        name: DMIC_DATA_SRC_GPIO_6
        value: 6
      - doc: Select GPIO[7] as source
        name: DMIC_DATA_SRC_GPIO_7
        value: 7
      - doc: Select GPIO[8] as source
        name: DMIC_DATA_SRC_GPIO_8
        value: 8
      - doc: Select GPIO[9] as source
        name: DMIC_DATA_SRC_GPIO_9
        value: 9
      - doc: Select GPIO[10] as source
        name: DMIC_DATA_SRC_GPIO_10
        value: 10
      - doc: Select GPIO[11] as source
        name: DMIC_DATA_SRC_GPIO_11
        value: 11
      - doc: Select GPIO[12] as source
        name: DMIC_DATA_SRC_GPIO_12
        value: 12
      - doc: Select GPIO[13] as source
        name: DMIC_DATA_SRC_GPIO_13
        value: 13
      - doc: Select GPIO[14] as source
        name: DMIC_DATA_SRC_GPIO_14
        value: 14
      - doc: Select GPIO[15] as source
        name: DMIC_DATA_SRC_GPIO_15
        value: 15
      - doc: Select constant low as source
        name: DMIC_DATA_SRC_CONST_LOW
        value: 16
      - doc: Select constant high as source
        name: DMIC_DATA_SRC_CONST_HIGH
        value: 17
      - doc: Select GPIO[2] as source
        name: DSP_JTAG_TDI_SRC_GPIO_2
        value: 0
      - doc: Select GPIO[6] as source
        name: DSP_JTAG_TDI_SRC_GPIO_6
        value: 1
      - doc: Select GPIO[10] as source
        name: DSP_JTAG_TDI_SRC_GPIO_10
        value: 2
      - doc: Select GPIO[14] as source
        name: DSP_JTAG_TDI_SRC_GPIO_14
        value: 3
      - doc: Select constant low as source
        name: DSP_JTAG_TDI_SRC_CONST_LOW
        value: 4
      - doc: Select constant high as source
        name: DSP_JTAG_TDI_SRC_CONST_HIGH
        value: 5
      - doc: Select GPIO[1] as source
        name: DSP_JTAG_TMS_SRC_GPIO_1
        value: 0
      - doc: Select GPIO[5] as source
        name: DSP_JTAG_TMS_SRC_GPIO_5
        value: 1
      - doc: Select GPIO[9] as source
        name: DSP_JTAG_TMS_SRC_GPIO_9
        value: 2
      - doc: Select GPIO[13] as source
        name: DSP_JTAG_TMS_SRC_GPIO_13
        value: 3
      - doc: Select constant low as source
        name: DSP_JTAG_TMS_SRC_CONST_LOW
        value: 4
      - doc: Select constant high as source
        name: DSP_JTAG_TMS_SRC_CONST_HIGH
        value: 5
      - doc: Select GPIO[0] as source
        name: DSP_JTAG_TCK_SRC_GPIO_0
        value: 0
      - doc: Select GPIO[4] as source
        name: DSP_JTAG_TCK_SRC_GPIO_4
        value: 1
      - doc: Select GPIO[8] as source
        name: DSP_JTAG_TCK_SRC_GPIO_8
        value: 2
      - doc: Select GPIO[12] as source
        name: DSP_JTAG_TCK_SRC_GPIO_12
        value: 3
      - doc: Select constant low as source
        name: DSP_JTAG_TCK_SRC_CONST_LOW
        value: 4
      - doc: Select constant high as source
        name: DSP_JTAG_TCK_SRC_CONST_HIGH
        value: 5
      - doc: Do not bypass RX enable
        name: NFMI_RX_EN_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[13] as source
        name: NFMI_RX_EN_SRC_GPIO_13
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_RX_EN_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_RX_EN_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass TX enable
        name: NFMI_TX_EN_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[12] as source
        name: NFMI_TX_EN_SRC_GPIO_12
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_TX_EN_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_TX_EN_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass local oscillator clock
        name: NFMI_LO_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[11] as source
        name: NFMI_LO_SRC_GPIO_11
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_LO_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_LO_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass RX LPF input
        name: NFMI_RX_LPF_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[10] as source
        name: NFMI_RX_LPF_SRC_GPIO_10
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_RX_LPF_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_RX_LPF_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass TX HPF input
        name: NFMI_TX_HPF_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[9] as source
        name: NFMI_TX_HPF_SRC_GPIO_9
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_TX_HPF_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_TX_HPF_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass demodulator input
        name: NFMI_DEMODULATOR_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[6] as source
        name: NFMI_DEMODULATOR_SRC_GPIO_6
        private_val: true
        value: 1
      - doc: Select constant low as source
        name: NFMI_DEMODULATOR_SRC_CONST_LOW
        private_val: true
        value: 2
      - doc: Select constant high as source
        name: NFMI_DEMODULATOR_SRC_CONST_HIGH
        private_val: true
        value: 3
      - doc: Do not bypass DAC input bit 0
        name: NFMI_TX_DAC_SRC_NORMAL
        private_val: true
        value: 0
      - doc: Select GPIO[5:2] as source
        name: NFMI_TX_DAC_SRC_GPIO_5_2
        private_val: true
        value: 1
      - doc: Select NFMI_TX_DAC_DATA as source
        name: NFMI_TX_DAC_SRC_DATA
        private_val: true
        value: 2
    offset: 1073746432
    type: block
  - doc: SPI Interface Configuration and Control
    name: SPI%d
    node:
    - doc: SPI Configuration Register
      field:
      - defaultVal: 0
        doc: Enable/disable the TX DMA request
        name: TX_DMA_ENABLE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX DMA request
        name: RX_DMA_ENABLE
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX interrupt
        name: TX_END_INT_ENABLE
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX interrupt
        name: TX_START_INT_ENABLE
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX interrupt
        name: RX_INT_ENABLE
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the CS rise interrupt (peripheral mode only)
        name: CS_RISE_INT_ENABLE
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the overrun interrupt
        name: OVERRUN_INT_ENABLE
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the underrun interrupt
        name: UNDERRUN_INT_ENABLE
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Select the SPI controller mode (ignored in peripheral mode)
        name: MODE
        offset: '14:13'
        sw_access: rw
      - defaultVal: 0
        doc: Select the SPI word size (word size = SPI_WORD_SIZE + 1)
        name: WORD_SIZE
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Prescale the SPI clock for controller mode
        name: PRESCALE
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Select the SPI clock phase
        name: CLK_PHASE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Select the SPI clock polarity
        name: CLK_POLARITY
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Use the SPI interface as controller or peripheral
        name: PERIPHERAL
        offset: 0
        sw_access: rw
      name: SPI_CFG
      offset: 0
      type: reg
    - doc: SPI Control Register
      field:
      - defaultVal: 1
        doc: SPI CS status
        name: CS_STATUS
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: SPI mode status
        name: MODE_STATUS
        offset: '18:17'
        sw_access: ro
      - defaultVal: 0
        doc: SPI enable status
        name: ENABLE_STATUS
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Lower the SPI chip-select line (controller mode)
        name: CS_0
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: Raise the SPI chip-select line (controller mode)
        name: CS_1
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: Set mode to no operation
        name: MODE_NOP
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: Set mode to read operation
        name: MODE_WRITE
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Set mode to write operation
        name: MODE_READ
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Set mode to read and write operation
        name: MODE_READ_WRITE
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Start a data transfer in controller read mode
        name: START
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Reset the SPI interface
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the SPI interface
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the SPI interface
        name: ENABLE
        offset: 0
        sw_access: wo
      name: SPI_CTRL
      offset: 4
      type: reg
    - doc: SPI Status Register
      field:
      - defaultVal: 0
        doc: Indicate that the reception or transmission of the data is ongoing
        name: BUSY
        offset: 13
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that TX data can be written
        name: TX_REQ
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that RX data can be read
        name: RX_REQ
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that CS has risen in peripheral mode
        name: CS_RISE
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an overrun has occurred when receiving data on the SPI
          interface
        name: OVERRUN
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an underrun has occurred when transmitting data on the
          SPI interface
        name: UNDERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set TX_REQ status flag and clear internal TX buffer status
        name: TX_REQ_SET
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Clear the CS rise status flag
        name: CS_RISE_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Clear the overrun status flag
        name: OVERRUN_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear the underrun status flag
        name: UNDERRUN_CLEAR
        offset: 0
        sw_access: wo
      name: SPI_STATUS
      offset: 8
      type: reg
    - doc: SPI Transmit Data Register
      field:
      - defaultVal: 0
        doc: Single word buffer for data to be transmitted. When in controller write
          or read_write mode, the transaction is started automatically
        name: TX_DATA
        offset: '31:0'
        sw_access: rw
      name: SPI_TX_DATA
      offset: 12
      type: reg
    - doc: SPI Received Data Register
      field:
      - defaultVal: 0
        doc: Single word buffer for received data. When in controller read mode, a
          new transaction is started automatically
        name: RX_DATA
        offset: '31:0'
        sw_access: ro
      name: SPI_RX_DATA
      offset: 16
      type: reg
    - doc: SPI Received Data No Start Register
      field:
      - defaultVal: 0
        doc: Single word buffer for received data. Does not start a new transaction
          in controller read mode, but does clear the RX_REQ flag
        name: RX_DATA
        offset: '31:0'
        sw_access: ro
      name: SPI_RX_DATA_NO_START
      offset: 20
      type: reg
    - doc: SPI Received Data Mirror Register
      field:
      - defaultVal: 0
        doc: Single word buffer for received data. Does not start a new transaction
          and does clear the RX_REQ flag
        name: RX_DATA
        offset: '31:0'
        sw_access: ro
      name: SPI_RX_DATA_MIRROR
      offset: 24
      type: reg
    - doc: SPI ID number
      field:
      - defaultVal: 0
        doc: SPI Instance number
        name: SPI_NUMBER
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: SPI Major Revision number
        name: SPI_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: SPI Minor Revision number
        name: SPI_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: SPI_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: No TX DMA request is generated
        name: SPI_TX_DMA_DISABLE
        value: 0
      - doc: A TX DMA request is generated when TX buffer is empty
        name: SPI_TX_DMA_ENABLE
        value: 1
      - doc: No RX DMA request is generated
        name: SPI_RX_DMA_DISABLE
        value: 0
      - doc: An RX DMA request is generated when RX buffer is full
        name: SPI_RX_DMA_ENABLE
        value: 1
      - doc: No TX interrupt is raised
        name: SPI_TX_END_INT_DISABLE
        value: 0
      - doc: A TX interrupt is raised when a TX data transmission is finished
        name: SPI_TX_END_INT_ENABLE
        value: 1
      - doc: No TX interrupt is raised
        name: SPI_TX_START_INT_DISABLE
        value: 0
      - doc: A TX interrupt is raised when a new TX data send by the SPI interface
          is started
        name: SPI_TX_START_INT_ENABLE
        value: 1
      - doc: No RX interrupt is raised
        name: SPI_RX_INT_DISABLE
        value: 0
      - doc: An RX interrupt is raised when new data is received by the SPI interface
        name: SPI_RX_INT_ENABLE
        value: 1
      - doc: No interrupt is raised when the CS rises in peripheral mode
        name: SPI_CS_RISE_INT_DISABLE
        value: 0
      - doc: A common interrupt is raised when the CS rises in peripheral mode
        name: SPI_CS_RISE_INT_ENABLE
        value: 1
      - doc: No interrupt is raised when an overrun is detected
        name: SPI_OVERRUN_INT_DISABLE
        value: 0
      - doc: A common interrupt is raised when an overrun occurs on the SPI interface
        name: SPI_OVERRUN_INT_ENABLE
        value: 1
      - doc: No interrupt is raised when an underrun is detected
        name: SPI_UNDERRUN_INT_DISABLE
        value: 0
      - doc: A common interrupt is raised when an underrun occurs on the SPI interface
        name: SPI_UNDERRUN_INT_ENABLE
        value: 1
      - doc: SPI normal mode (separate RX and TX data)
        name: SPI_MODE_SPI
        value: 0
      - doc: SPI dual mode (two bideractional data pins)
        name: SPI_MODE_DSPI
        value: 1
      - doc: SPI quad mode (four bidirectional data pins)
        name: SPI_MODE_QSPI
        value: 2
      - doc: SPI transfers use 1-bit words
        name: SPI_WORD_SIZE_1
        value: 0
      - doc: SPI transfers use 4-bit words
        name: SPI_WORD_SIZE_4
        value: 3
      - doc: SPI transfers use 8-bit words
        name: SPI_WORD_SIZE_8
        value: 7
      - doc: SPI transfers use 16-bit words
        name: SPI_WORD_SIZE_16
        value: 15
      - doc: SPI transfers use 24-bit words
        name: SPI_WORD_SIZE_24
        value: 23
      - doc: SPI transfers use 32-bit words
        name: SPI_WORD_SIZE_32
        value: 31
      - doc: Prescale the SPI interface clock by 2
        name: SPI_PRESCALE_2
        value: 0
      - doc: Prescale the SPI interface clock by 4
        name: SPI_PRESCALE_4
        value: 1
      - doc: Prescale the SPI interface clock by 8
        name: SPI_PRESCALE_8
        value: 2
      - doc: Prescale the SPI interface clock by 16
        name: SPI_PRESCALE_16
        value: 3
      - doc: Prescale the SPI interface clock by 32
        name: SPI_PRESCALE_32
        value: 4
      - doc: Prescale the SPI interface clock by 64
        name: SPI_PRESCALE_64
        value: 5
      - doc: Prescale the SPI interface clock by 128
        name: SPI_PRESCALE_128
        value: 6
      - doc: Prescale the SPI interface clock by 256
        name: SPI_PRESCALE_256
        value: 7
      - doc: Prescale the SPI interface clock by 512
        name: SPI_PRESCALE_512
        value: 8
      - doc: Prescale the SPI interface clock by 1024
        name: SPI_PRESCALE_1024
        value: 9
      - doc: In both controller and peripheral modes SERO changes on the falling edge
          of the SPI clock. The SERI is sampled at the rising edge of the SPI clock
        name: SPI_CLK_PHASE_RISING
        value: 0
      - doc: In both controller and peripheral modes SERO changes on the rising edge
          of the SPI clock. The SERI is sampled at the falling edge of the SPI clock
        name: SPI_CLK_PHASE_FALLING
        value: 1
      - doc: In controller mode in idle state the spi clock polarity is low
        name: SPI_CLK_POLARITY_NORMAL
        value: 0
      - doc: In controller mode in idle state the spi clock polarity is high
        name: SPI_CLK_POLARITY_INVERSE
        value: 1
      - doc: Use the SPI interface in controller mode
        name: SPI_SELECT_CONTROLLER
        value: 0
      - doc: Use the SPI interface in peripheral mode
        name: SPI_SELECT_PERIPHERAL
        value: 1
      - doc: SPI CS is low
        name: SPI_STATUS_CS_0
        value: 0
      - doc: SPI CS is high
        name: SPI_STATUS_CS_1
        value: 1
      - doc: Mode is no operation (not allowed in DSPI and QSPI modes)
        name: SPI_STATUS_MODE_NOP
        value: 0
      - doc: Mode is write data
        name: SPI_STATUS_MODE_WRITE
        value: 1
      - doc: Mode is read data
        name: SPI_STATUS_MODE_READ
        value: 2
      - doc: Mode is read and write data (not allowed in DSPI and QSPI modes)
        name: SPI_STATUS_MODE_READ_WRITE
        value: 3
      - doc: SPI interface is disabled
        name: SPI_STATUS_DISABLED
        value: 0
      - doc: SPI interface is enabled
        name: SPI_STATUS_ENABLED
        value: 1
      - doc: Set the SPI CS signal low
        name: SPI_CS_0
        value: 1
      - doc: Set the SPI CS signal high
        name: SPI_CS_1
        value: 1
      - doc: Set the mode to no operation
        name: SPI_MODE_NOP
        value: 1
      - doc: Set the mode to write operation
        name: SPI_MODE_WRITE
        value: 1
      - doc: Set the mode to read operation
        name: SPI_MODE_READ
        value: 1
      - doc: Set the mode to read and write operation (not allowed in DSPI and QSPI
          modes)
        name: SPI_MODE_READ_WRITE
        value: 1
      - doc: Start a transfer on the SPI interface (controller read mode only)
        name: SPI_START_READ
        value: 1
      - doc: Reset the SPI interface
        name: SPI_RESET
        value: 1
      - doc: Disable the SPI interface
        name: SPI_DISABLE
        value: 1
      - doc: Enable the SPI interface
        name: SPI_ENABLE
        value: 1
      - doc: SPI idle
        name: SPI_IDLE
        value: 0
      - doc: SPI busy
        name: SPI_BUSY
        value: 1
      - doc: SPI TX data has already been written
        name: SPI_TX_NO_REQ
        value: 0
      - doc: SPI TX data can be written
        name: SPI_TX_REQ
        value: 1
      - doc: No new SPI RX data available
        name: SPI_RX_NO_REQ
        value: 0
      - doc: New SPI RX data available
        name: SPI_RX_REQ
        value: 1
      - doc: CS did not rise in peripheral mode
        name: SPI_CS_RISE_FALSE
        value: 0
      - doc: CS has risen in peripheral mode
        name: SPI_CS_RISE_TRUE
        value: 1
      - doc: No SPI input overrun detected
        name: SPI_OVERRUN_FALSE
        value: 0
      - doc: SPI input overrun detected
        name: SPI_OVERRUN_TRUE
        value: 1
      - doc: No SPI input underrun detected
        name: SPI_UNDERRUN_FALSE
        value: 0
      - doc: SPI input underrun detected
        name: SPI_UNDERRUN_TRUE
        value: 1
      - doc: Set the TX_REQ status flag and clear internal TX buffer status
        name: SPI_TX_REQ_SET
        value: 1
      - doc: Clear the SPI CS rise status bit
        name: SPI_CS_RISE_CLEAR
        value: 1
      - doc: Clear the SPI overrun status bit
        name: SPI_OVERRUN_CLEAR
        value: 1
      - doc: Clear the SPI underrun status bit
        name: SPI_UNDERRUN_CLEAR
        value: 1
      - doc: SPI revision 2.0
        name: SPI_MAJOR_REVISION
        value: 2
      - doc: SPI revision 2.0
        name: SPI_MINOR_REVISION
        value: 0
    offset: 1073746944
    property:
    - name: count
      value: 2
    - name: size
      value: 256
    type: block
  - doc: UART Interface Configuration and Control
    name: UART%d
    node:
    - doc: UART Configuration Register
      field:
      - defaultVal: 0
        doc: Enable/disable the TX DMA request
        name: TX_DMA_ENABLE
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX DMA request
        name: RX_DMA_ENABLE
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX end interrupt
        name: TX_END_INT_ENABLE
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX start interrupt
        name: TX_START_INT_ENABLE
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX interrupt
        name: RX_INT_ENABLE
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the overrun interrupt
        name: OVERRUN_INT_ENABLE
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Counter step size that configures the baud rate
        name: CNT_STEP
        offset: '15:0'
        sw_access: rw
      name: UART_CFG
      offset: 0
      type: reg
    - doc: UART Control Register
      field:
      - defaultVal: 0
        doc: UART enable status
        name: ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Reset the UART interface
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the UART interface
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the UART interface
        name: ENABLE
        offset: 0
        sw_access: wo
      name: UART_CTRL
      offset: 4
      type: reg
    - doc: UART Status Register
      field:
      - defaultVal: 0
        doc: Indicate that a TX transaction is ongoing
        name: TX_BUSY
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a RX transaction is ongoing
        name: RX_BUSY
        offset: 11
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that a TX data can be written
        name: TX_REQ
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a RX data can be read
        name: RX_REQ
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an overrun occurred when receiving data
        name: OVERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear the overrun status flag
        name: OVERRUN_CLEAR
        offset: 0
        sw_access: wo
      name: UART_STATUS
      offset: 8
      type: reg
    - doc: UART Transmit Data Register
      field:
      - defaultVal: 0
        doc: Transmitted data
        name: TX_DATA
        offset: '7:0'
        sw_access: rw
      name: UART_TX_DATA
      offset: 12
      type: reg
    - doc: UART Receive Data Register
      field:
      - defaultVal: 0
        doc: Received data
        name: RX_DATA
        offset: '7:0'
        sw_access: ro
      name: UART_RX_DATA
      offset: 16
      type: reg
    - doc: UART ID number
      field:
      - defaultVal: 0
        doc: UART Instance number
        name: UART_NUMBER
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: UART Major Revision number
        name: UART_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: UART Minor Revision number
        name: UART_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: UART_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: No TX DMA request is generated
        name: UART_TX_DMA_DISABLE
        value: 0
      - doc: A TX DMA request is generated when new data is requested by the UART
          interface
        name: UART_TX_DMA_ENABLE
        value: 1
      - doc: No RX DMA request is generated
        name: UART_RX_DMA_DISABLE
        value: 0
      - doc: An RX DMA request is generated when new data is received by the UART
          interface
        name: UART_RX_DMA_ENABLE
        value: 1
      - doc: No TX interrupt is raised
        name: UART_TX_END_INT_DISABLE
        value: 0
      - doc: A TX interrupt is raised when data transmission by the UART interface
          is finished
        name: UART_TX_END_INT_ENABLE
        value: 1
      - doc: No TX interrupt is raised
        name: UART_TX_START_INT_DISABLE
        value: 0
      - doc: A TX interrupt is raised when new data is requested by the UART interface
        name: UART_TX_START_INT_ENABLE
        value: 1
      - doc: No RX interrupt is raised
        name: UART_RX_INT_DISABLE
        value: 0
      - doc: An RX interrupt is raised when new data is received by the UART interface
        name: UART_RX_INT_ENABLE
        value: 1
      - doc: No ERROR interrupt is raised when an overrun is detected
        name: UART_OVERRUN_INT_DISABLE
        value: 0
      - doc: An ERROR interrupt is raised when an overrun occurs on the UART interface
        name: UART_OVERRUN_INT_ENABLE
        value: 1
      - doc: 9600 baud at UARTCLK 8 MHz
        name: UART_9600_BAUD
        value: 314
      - doc: 14400 baud at UARTCLK 8 MHz
        name: UART_14400_BAUD
        value: 471
      - doc: 19200 baud at UARTCLK 8 MHz
        name: UART_19200_BAUD
        value: 628
      - doc: 38400 baud at UARTCLK 8 MHz
        name: UART_38400_BAUD
        value: 1257
      - doc: 57600 baud at UARTCLK 8 MHz
        name: UART_57600_BAUD
        value: 1886
      - doc: 115200 baud at UARTCLK 8 MHz
        name: UART_115200_BAUD
        value: 3774
      - doc: 128 kbaud at UARTCLK 8 MHz
        name: UART_128_KBAUD
        value: 4193
      - doc: 256 kbaud at UARTCLK 8 MHz
        name: UART_256_KBAUD
        value: 8388
      - doc: 512 kbaud at UARTCLK 8 MHz
        name: UART_512_KBAUD
        value: 16776
      - doc: 1 Mbaud at UARTCLK 8 MHz
        name: UART_1_MBAUD
        value: 32767
      - doc: 2 Mbaud at UARTCLK 8 MHz
        name: UART_2_MBAUD
        value: 65535
      - doc: UART interface is disabled
        name: UART_STATUS_DISABLED
        value: 0
      - doc: UART interface is enabled
        name: UART_STATUS_ENABLED
        value: 1
      - doc: Reset the UART interface
        name: UART_RESET
        value: 1
      - doc: Disable the UART interface
        name: UART_DISABLE
        value: 1
      - doc: Enable the UART interface
        name: UART_ENABLE
        value: 1
      - doc: No UART TX transaction is ongoing
        name: UART_TX_IDLE
        value: 0
      - doc: UART TX transaction is ongoing
        name: UART_TX_BUSY
        value: 1
      - doc: No UART RX transaction is ongoing
        name: UART_RX_IDLE
        value: 0
      - doc: UART RX transaction is ongoing
        name: UART_RX_BUSY
        value: 1
      - doc: UART TX data has already been written
        name: UART_TX_NO_REQ
        value: 0
      - doc: UART TX data can be written
        name: UART_TX_REQ
        value: 1
      - doc: No new UART RX data available
        name: UART_RX_NO_REQ
        value: 0
      - doc: New UART RX data available
        name: UART_RX_REQ
        value: 1
      - doc: No UART RX overrun detected
        name: UART_OVERRUN_FALSE
        value: 0
      - doc: UART RX overrun detected
        name: UART_OVERRUN_TRUE
        value: 1
      - doc: Clear the RX overrun status bit
        name: UART_OVERRUN_CLEAR
        value: 1
      - doc: UART revision 2.0
        name: UART_MAJOR_REVISION
        value: 2
      - doc: UART revision 2.0
        name: UART_MINOR_REVISION
        value: 0
    offset: 1073747456
    property:
    - name: count
      value: 2
    - name: size
      value: 256
    type: block
  - doc: I2C Interface Configuration and Control
    name: I2C
    node:
    - doc: Configuration Register
      field:
      - defaultVal: 0
        doc: Configure whether repeated start interrupts will be generated by the
          I2C interface for active transactions in target mode
        name: REPEATED_START_INT_ENABLE
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Control if the I2C lines are connected when running on the standby clock
        name: CONNECT_IN_STANDBY
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX DMA request
        name: TX_DMA_ENABLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX DMA request
        name: RX_DMA_ENABLE
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX interrupt
        name: TX_INT_ENABLE
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX interrupt
        name: RX_INT_ENABLE
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the bus error interrupt
        name: BUS_ERROR_INT_ENABLE
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the overrun interrupt
        name: OVERRUN_INT_ENABLE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Configure whether stop interrupts will be generated by the I2C interface
        name: STOP_INT_ENABLE
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Select whether acknowledgement is automatically generated or not
        name: AUTO_ACK_ENABLE
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Controls the number of I2CCLK wait cycles in case of clock streching
          (in target mode) between the moment the data is put on the SDA line and
          the SCL line is released.
        name: TARGET_PRESCALE
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Prescaler used to divide I2CCLK to the correct SCL frequency when operating
          in controller mode. SCL is prescaled by (PRESCALE + 1) * 3.
        name: CONTROLLER_PRESCALE
        offset: '15:8'
        sw_access: rw
      - defaultVal: 16
        doc: Set the I2C target address for this device
        name: TARGET_ADDRESS
        offset: '7:1'
        sw_access: rw
      - defaultVal: 0
        doc: Select whether the I2C interface is enabled for target mode or not
        name: TARGET
        offset: 0
        sw_access: rw
      name: I2C_CFG
      offset: 0
      type: reg
    - doc: Control Register
      field:
      - defaultVal: 0
        doc: I2C last data status
        name: LAST_DATA_STATUS
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: I2C enable status
        name: ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the current data is the last byte of a data transfer
        name: LAST_DATA
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Issue a stop condition on the I2C interface bus
        name: STOP
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Issue a not acknowledge on the I2C interface bus
        name: NACK
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Issue an acknowledge on the I2C interface bus
        name: ACK
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Reset the I2C interface
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the I2C interface
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the I2C interface
        name: ENABLE
        offset: 0
        sw_access: wo
      name: I2C_CTRL
      offset: 4
      type: reg
    - doc: Controller Address and Start Register
      field:
      - defaultVal: 0
        doc: I2C address to use for the transaction
        name: ADDRESS
        offset: '7:1'
        sw_access: rw
      - defaultVal: 0
        doc: Select whether a read or a write transaction is started
        name: READ_WRITE
        offset: 0
        sw_access: rw
      name: I2C_ADDR_START
      offset: 8
      type: reg
    - doc: Status Register
      field:
      - defaultVal: 0
        doc: Indicate if STOP_DETECTED or REPEATED_START_DETECTED bit is set
        name: STOP_OR_REPEATED_START_DETECTED
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if an I2C repeated start has been detected during an active
          transaction in target mode
        name: REPEATED_START_DETECTED
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Bus error status bit
        name: BUS_ERROR
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the reception or transmission of the data is ongoing
        name: BUSY
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Controller frame start pending status bit
        name: START_PENDING
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Controller mode status bit
        name: CONTROLLER_MODE
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if an I2C stop bit has been detected
        name: STOP_DETECTED
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that I2C interface either needs data to transmit or has received
          data
        name: DATA_EVENT
        offset: 17
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that a TX data can be written
        name: TX_REQ
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a RX data can be read
        name: RX_REQ
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Clock stretching flag
        name: CLK_STRETCH
        offset: 14
        sw_access: ro
      - defaultVal: 1
        doc: Line free flag
        name: LINE_FREE
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Address / Data byte
        name: ADDR_DATA
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Read / Write frame
        name: READ_WRITE
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: General call flag
        name: GEN_CALL
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Acknowledge status
        name: ACK
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an overrun has occurred when receiving data
        name: OVERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set TX_REQ status flag
        name: TX_REQ_SET
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Clear REPEATED_START_DETECTED status flag
        name: REPEATED_START_DETECTED_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Clear STOP_DETECTED status flag
        name: STOP_DETECTED_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Clear BUS_ERROR status flag
        name: BUS_ERROR_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear OVERRUN status flag
        name: OVERRUN_CLEAR
        offset: 0
        sw_access: wo
      name: I2C_STATUS
      offset: 12
      type: reg
    - doc: Transmit Data Register
      field:
      - defaultVal: 0
        doc: Single byte buffer for data transmitted over the I2C interface
        name: TX_DATA
        offset: '7:0'
        sw_access: rw
      name: I2C_TX_DATA
      offset: 16
      type: reg
    - doc: Receive Data Register
      field:
      - defaultVal: 0
        doc: Single byte buffer for data received over the I2C interface
        name: RX_DATA
        offset: '7:0'
        sw_access: ro
      name: I2C_RX_DATA
      offset: 20
      type: reg
    - doc: Receive Data Mirror Register
      field:
      - defaultVal: 0
        doc: Mirror of the single byte buffer for data received over the I2C interface.
          Does not clear RX_REQ in I2C_STATUS
        name: RX_DATA
        offset: '7:0'
        sw_access: ro
      name: I2C_RX_DATA_MIRROR
      offset: 24
      type: reg
    - doc: I2C ID number
      field:
      - defaultVal: 0
        doc: Implementation of the watchdog counter
        name: I2C_WATCHDOG
        offset: 22
        property:
        - name: u_internal_notes
          value: I2C_WATCHDOG_CFG & I2C_ERROR_CNT registers are not implemented
        sw_access: ro
      - defaultVal: 0
        doc: Implementation of the debug interface
        name: I2C_DEBUG
        offset: 21
        property:
        - name: u_internal_notes
          value: I2C_CFX_DEBUG_ADDR1, I2C_CFX_DEBUG_ADDR2 and I2C_CPU_DEBUG_ADDR registers
            are not implemented
        sw_access: ro
      - defaultVal: 0
        doc: Implementation of the DMA interface
        name: I2C_DMA
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: I2C instance number
        name: I2C_NUMBER
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: I2C Major Revision number
        name: I2C_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: I2C Minor Revision number
        name: I2C_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: I2C_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Repeated start interrupts are not generated
        name: I2C_REPEATED_START_INT_DISABLE
        value: 0
      - doc: A repeated start interrupt is generated when a repeated start condition
          occurs during an active transaction in target mode
        name: I2C_REPEATED_START_INT_ENABLE
        value: 1
      - doc: Disconnect the I2C lines when running on standby clock
        name: I2C_DISCONNECT_IN_STANDBY
        value: 0
      - doc: Keep the I2C lines connected when running on standby clock
        name: I2C_CONNECT_IN_STANDBY
        value: 1
      - doc: No TX DMA request is generated
        name: I2C_TX_DMA_DISABLE
        value: 0
      - doc: A TX DMA request is generated when new data is requested by the I2C interface
        name: I2C_TX_DMA_ENABLE
        value: 1
      - doc: No RX DMA request is generated
        name: I2C_RX_DMA_DISABLE
        value: 0
      - doc: An RX DMA request is generated when new data is received by the I2C interface
        name: I2C_RX_DMA_ENABLE
        value: 1
      - doc: No TX interrupt is raised
        name: I2C_TX_INT_DISABLE
        value: 0
      - doc: A TX interrupt is raised when new data is requested by the I2C interface
        name: I2C_TX_INT_ENABLE
        value: 1
      - doc: No RX interrupt is raised
        name: I2C_RX_INT_DISABLE
        value: 0
      - doc: An RX interrupt is raised when new data is received by the I2C interface
        name: I2C_RX_INT_ENABLE
        value: 1
      - doc: No bus error interrupt is raised when an overrun is detected
        name: I2C_BUS_ERROR_INT_DISABLE
        value: 0
      - doc: A bus error interrupt is raised when an overrun occurs on the I2C interface
        name: I2C_BUS_ERROR_INT_ENABLE
        value: 1
      - doc: No overrun interrupt is raised when an overrun is detected
        name: I2C_OVERRUN_INT_DISABLE
        value: 0
      - doc: An overrun interrupt is raised when an overrun occurs on the I2C interface
        name: I2C_OVERRUN_INT_ENABLE
        value: 1
      - doc: Stop interrupts are not generated
        name: I2C_STOP_INT_DISABLE
        value: 0
      - doc: A stop interrupt is generated when a stop condition occurs for an active
          transaction
        name: I2C_STOP_INT_ENABLE
        value: 1
      - doc: Require manual acknowledgement of all I2C interface transfers
        name: I2C_AUTO_ACK_DISABLE
        value: 0
      - doc: Use automatic acknowledgement for I2C interface transfers
        name: I2C_AUTO_ACK_ENABLE
        value: 1
      - doc: 'Target Standard-mode: at least 250 ns +10% data set-up time with I2CCLK
          = 3 MHz; Target Fast-mode: at least 100 ns +10% data set-up time with I2CCLK
          = 3, 4, 5, 8 MHz; Target Fast-mode Plus: at least 50 ns +10% data set-up
          time with I2CCLK = 3, 4, 5, 8, 10, 12, 16 MHz'
        name: I2C_TARGET_PRESCALE_1
        value: 0
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 4, 5 MHz; Target Fast-Mode: at least 100 ns +10% data set-up time with
          I2CCLK = 10, 12, 16 MHz; Target Fast-mode Plus: at least 50 ns +10% data
          set-up time with I2CCLK = 20, 24 MHz'
        name: I2C_TARGET_PRESCALE_2
        value: 1
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 8, 10 MHz; Target Fast-Mode: at least 100 ns +10% data set-up time with
          I2CCLK = 20, 24 MHz; Target Fast-mode Plus: at least 50 ns +10% data set-up
          time with I2CCLK = 48 MHz'
        name: I2C_TARGET_PRESCALE_3
        value: 2
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 12 MHz'
        name: I2C_TARGET_PRESCALE_4
        value: 3
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 16 MHz'
        name: I2C_TARGET_PRESCALE_5
        value: 4
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 20 MHz; Target Fast-Mode: at least 100 ns +10% data set-up time with I2CCLK
          = 48 MHz'
        name: I2C_TARGET_PRESCALE_6
        value: 5
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 24 MHz'
        name: I2C_TARGET_PRESCALE_7
        value: 6
      - doc: 'Target Standard-Mode: at least 250 ns +10% data set-up time with I2CCLK
          = 48 MHz'
        name: I2C_TARGET_PRESCALE_14
        value: 13
      - doc: Maximum number of clock stretching cycles between SDA output and SCL
          release
        name: I2C_TARGET_PRESCALE_32
        value: 31
      - doc: 'Controller mode: prescale SCL from I2CCLK by 3'
        name: I2C_CONTROLLER_PRESCALE_3
        value: 0
      - doc: 'Controller mode: prescale SCL from I2CCLK by 6'
        name: I2C_CONTROLLER_PRESCALE_6
        value: 1
      - doc: 'Controller mode: prescale SCL from I2CCLK by 9'
        name: I2C_CONTROLLER_PRESCALE_9
        value: 2
      - doc: 'Controller mode: prescale SCL from I2CCLK by 12'
        name: I2C_CONTROLLER_PRESCALE_12
        value: 3
      - doc: 'Controller mode: prescale SCL from I2CCLK by 15'
        name: I2C_CONTROLLER_PRESCALE_15
        value: 4
      - doc: 'Controller mode: prescale SCL from I2CCLK by 18'
        name: I2C_CONTROLLER_PRESCALE_18
        value: 5
      - doc: 'Controller mode: prescale SCL from I2CCLK by 21'
        name: I2C_CONTROLLER_PRESCALE_21
        value: 6
      - doc: 'Controller mode: prescale SCL from I2CCLK by 24'
        name: I2C_CONTROLLER_PRESCALE_24
        value: 7
      - doc: 'Controller mode: prescale SCL from I2CCLK by 27'
        name: I2C_CONTROLLER_PRESCALE_27
        value: 8
      - doc: 'Controller mode: prescale SCL from I2CCLK by 30'
        name: I2C_CONTROLLER_PRESCALE_30
        value: 9
      - doc: 'Controller mode: prescale SCL from I2CCLK by 33'
        name: I2C_CONTROLLER_PRESCALE_33
        value: 10
      - doc: 'Controller mode: prescale SCL from I2CCLK by 36'
        name: I2C_CONTROLLER_PRESCALE_36
        value: 11
      - doc: 'Controller mode: prescale SCL from I2CCLK by 39'
        name: I2C_CONTROLLER_PRESCALE_39
        value: 12
      - doc: 'Controller mode: prescale SCL from I2CCLK by 42'
        name: I2C_CONTROLLER_PRESCALE_42
        value: 13
      - doc: 'Controller mode: prescale SCL from I2CCLK by 45'
        name: I2C_CONTROLLER_PRESCALE_45
        value: 14
      - doc: 'Controller mode: prescale SCL from I2CCLK by 48'
        name: I2C_CONTROLLER_PRESCALE_48
        value: 15
      - doc: 'Controller mode: prescale SCL from I2CCLK by 51'
        name: I2C_CONTROLLER_PRESCALE_51
        value: 16
      - doc: 'Controller mode: prescale SCL from I2CCLK by 54'
        name: I2C_CONTROLLER_PRESCALE_54
        value: 17
      - doc: 'Controller mode: prescale SCL from I2CCLK by 57'
        name: I2C_CONTROLLER_PRESCALE_57
        value: 18
      - doc: 'Controller mode: prescale SCL from I2CCLK by 60'
        name: I2C_CONTROLLER_PRESCALE_60
        value: 19
      - doc: 'Controller mode: prescale SCL from I2CCLK by 120'
        name: I2C_CONTROLLER_PRESCALE_120
        value: 39
      - doc: 'Controller mode: prescale SCL from I2CCLK by 768'
        name: I2C_CONTROLLER_PRESCALE_768
        value: 255
      - doc: Disable I2C interface target mode operation
        name: I2C_TARGET_DISABLE
        value: 0
      - doc: Enable I2C interface target mode operation
        name: I2C_TARGET_ENABLE
        value: 1
      - doc: I2C last data is disabled
        name: I2C_LAST_DATA_DISABLED
        value: 0
      - doc: I2C last data is enabled
        name: I2C_LAST_DATA_ENABLED
        value: 1
      - doc: I2C interface is disabled
        name: I2C_STATUS_DISABLED
        value: 0
      - doc: I2C interface is enabled
        name: I2C_STATUS_ENABLED
        value: 1
      - doc: Indicate that the current data is the last byte of a data transfer
        name: I2C_LAST_DATA
        value: 1
      - doc: Issue a stop condition on the I2C interface bus
        name: I2C_STOP
        value: 1
      - doc: Issue a not acknowledge on the I2C interface bus
        name: I2C_NACK
        value: 1
      - doc: Issue an acknowledge on the I2C interface bus
        name: I2C_ACK
        value: 1
      - doc: Resume I2C interface after receiving address ACK/NACK in controller read
          auto ack disable mode
        name: I2C_RESUME
        value: 1
      - doc: Reset the I2C interface
        name: I2C_RESET
        value: 1
      - doc: Disable the I2C interface
        name: I2C_DISABLE
        value: 1
      - doc: Enable the I2C interface
        name: I2C_ENABLE
        value: 1
      - doc: Start an I2C write transaction
        name: I2C_START_WRITE
        value: 0
      - doc: Start an I2C read transaction
        name: I2C_START_READ
        value: 1
      - doc: Neither STOP_DETECTED nor REPEATED_START_DETECTED bits are set
        name: I2C_STOP_NOR_REPEATED_START_DETECTED
        value: 0
      - doc: STOP_DETECTED or REPEATED_START_DETECTED bit is set
        name: I2C_STOP_OR_REPEATED_START_DETECTED
        value: 1
      - doc: No repeated start condition has been detected on the I2C bus during an
          active transaction in target mode
        name: I2C_NO_REPEATED_START_DETECTED
        value: 0
      - doc: A repeated start condition has been detected on the I2C bus during an
          active transaction in target mode
        name: I2C_REPEATED_START_DETECTED
        value: 1
      - doc: No I2C bus error has occurred
        name: I2C_NO_BUS_ERROR
        value: 0
      - doc: An I2C bus error has occurred
        name: I2C_BUS_ERROR
        value: 1
      - doc: I2C interface is idle
        name: I2C_IDLE
        value: 0
      - doc: I2C interface is busy
        name: I2C_BUSY
        value: 1
      - doc: No pending controller start frame
        name: I2C_START_NOT_PENDING
        value: 0
      - doc: A controller frame is pending to start (bit is set when I2C_ADDR_START
          is written)
        name: I2C_START_PENDING
        value: 1
      - doc: I2C interface is not operating in controller mode
        name: I2C_CONTROLLER_INACTIVE
        value: 0
      - doc: I2C interface is operating in controller mode
        name: I2C_CONTROLLER_ACTIVE
        value: 1
      - doc: No stop condition has been detected on the I2C bus
        name: I2C_NO_STOP_DETECTED
        value: 0
      - doc: A stop condition has been detected on the I2C bus
        name: I2C_STOP_DETECTED
        value: 1
      - doc: No I2C data is needed or available
        name: I2C_NON_DATA_EVENT
        value: 0
      - doc: I2C data is needed or is available
        name: I2C_DATA_EVENT
        value: 1
      - doc: I2C TX data has already been written
        name: I2C_TX_NO_REQ
        value: 0
      - doc: I2C TX data can be written
        name: I2C_TX_REQ
        value: 1
      - doc: No new I2C RX data available
        name: I2C_RX_NO_REQ
        value: 0
      - doc: New I2C RX data available
        name: I2C_RX_REQ
        value: 1
      - doc: I2C interface is currently not clock streching
        name: I2C_CLK_NOT_STRETCHED
        value: 0
      - doc: I2C interface is currently clock streching
        name: I2C_CLK_STRETCHED
        value: 1
      - doc: I2C transaction ongoing
        name: I2C_BUS_BUSY
        value: 0
      - doc: I2C bus is free
        name: I2C_BUS_FREE
        value: 1
      - doc: The I2C data register holds data
        name: I2C_DATA_IS_DATA
        value: 0
      - doc: The I2C data register holds an address
        name: I2C_DATA_IS_ADDR
        value: 1
      - doc: The current I2C transfer is a write
        name: I2C_IS_WRITE
        value: 0
      - doc: The current I2C transfer is a read
        name: I2C_IS_READ
        value: 1
      - doc: The address used for the current I2C transfer is not the general call
          address
        name: I2C_ADDR_OTHER
        value: 0
      - doc: The address used for the current I2C transfer is the general call address
        name: I2C_ADDR_GEN_CALL
        value: 1
      - doc: Indicate that the last I2C byte was acknowledged
        name: I2C_HAS_ACK
        value: 0
      - doc: Indicate that the last I2C byte was not acknowledged
        name: I2C_HAS_NACK
        value: 1
      - doc: No I2C input overrun detected
        name: I2C_OVERRUN_FALSE
        value: 0
      - doc: I2C input overrun detected
        name: I2C_OVERRUN_TRUE
        value: 1
      - doc: Set the TX_REQ status flag
        name: I2C_TX_REQ_SET
        value: 1
      - doc: Clear the REPEATED_START_DETECTED status flag
        name: I2C_REPEATED_START_DETECTED_CLEAR
        value: 1
      - doc: Clear the STOP_DETECTED status flag
        name: I2C_STOP_DETECTED_CLEAR
        value: 1
      - doc: Clear the BUS_ERROR status flag
        name: I2C_BUS_ERROR_CLEAR
        value: 1
      - doc: Clear the OVERRUN status flag
        name: I2C_OVERRUN_CLEAR
        value: 1
      - doc: Watchdog counter is not implemented
        name: I2C_WATCHDOG_DISABLED
        value: 0
      - doc: Watchdog counter is implemented
        name: I2C_WATCHDOG_ENABLED
        value: 1
      - doc: Debug interface is not implemented
        name: I2C_DEBUG_DISABLED
        value: 0
      - doc: Debug interface is implemented
        name: I2C_DEBUG_ENABLED
        value: 1
      - doc: DMA interface is not implemented
        name: I2C_DMA_DISABLED
        value: 0
      - doc: DMA interface is implemented
        name: I2C_DMA_ENABLED
        value: 1
      - doc: I2C revision 2.0
        name: I2C_MAJOR_REVISION
        value: 2
      - doc: I2C revision 2.0
        name: I2C_MINOR_REVISION
        value: 0
    offset: 1073747968
    type: block
  - doc: I3C Interface Configuration and Control
    name: INTERFACE
    node:
    - doc: I3C Interface Control Register
      field:
      - defaultVal: 1
        doc: I3C interface idle status
        name: IDLE
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: I3C interface clock GPIO wake-up status
        name: CLK_GPIO_WAKEUP_STATUS
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: I3C interface clock stop request status
        name: CLK_STOP_REQ_STATUS
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: I3C interface clock enable status
        name: CLK_ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Disable GPIO wake-up of the I3C interface clock
        name: CLK_GPIO_WAKEUP_DISABLE
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Enable GPIO wake-up of the I3C interface clock
        name: CLK_GPIO_WAKEUP_ENABLE
        offset: 5
        property:
        - name: u_internal_notes
          value: The GPIO interrupt selected in INTERFACE_I3C_CFG is used to automatically
            enable the I3C clock
        sw_access: wo
      - defaultVal: 0
        doc: Disable request to stop the I3C interface clock
        name: CLK_STOP_REQ_DISABLE
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Enable request to stop the I3C interface clock
        name: CLK_STOP_REQ_ENABLE
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Reset the I3C interface clock
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the I3C interface clock
        name: CLK_DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the I3C interface clock
        name: CLK_ENABLE
        offset: 0
        sw_access: wo
      name: INTERFACE_I3C_CTRL
      offset: 0
      type: reg
    - doc: I3C Interface Configuration Registers
      field:
      - defaultVal: 0
        doc: GPIO interrupt selection for automatic wake-up (clock enable)
        name: GPIO_INT_WAKEUP_SEL
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Selects between Main and Secondary Controller roles
        name: DEV_ROLE
        offset: 11
        sw_access: rw
      - defaultVal: 32
        doc: I3C-Target static address (Used as device address until Dynamic Address
          is assigned)
        name: STAT_ADDR
        offset: '10:4'
        sw_access: rw
      - defaultVal: 12
        doc: Provisional Instance ID identifying individual I3C device (differentiates
          several I3C-Target devices)
        name: PID_INSTANCE_ID
        offset: '3:0'
        sw_access: rw
      name: INTERFACE_I3C_CFG
      offset: 4
      type: reg
    - doc: Provisional Manufacturer Identification Code
      field:
      - defaultVal: 302
        doc: Assigned by MIPI Alliance to chip vendors
        name: PID_MFR_ID
        offset: '14:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: INTERFACE_I3C_PID_MFR_ID
      offset: 8
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: I3C Bus Timers
      field:
      - defaultVal: 16016
        doc: Correlates the SYSCLK frequency with the timing requirement of Bus Idle
          Condition (SYSCLK freq * 1001 us)
        name: BUS_IDLE_TIMER
        offset: '25:8'
        property:
        - name: u_internal_notes
          value: The default value assuming SYSCLK freq of 16 MHz
        sw_access: rw
      - defaultVal: 16
        doc: Correlates the SYSCLK frequency with the timing requirement of Bus Available
          Condition (SYSCLK freq * 1 us)
        name: BUS_AVAIL_TIMER
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: The default value assuming SYSCLK freq of 16 MHz
        sw_access: rw
      name: INTERFACE_I3C_TIMERS
      offset: 12
      type: reg
    - doc: I3C DMA Configuration Register
      field:
      - defaultVal: 0
        doc: Select DMA TX request source
        name: TX_DMA_SRC_SEL
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Select DMA RX request source
        name: RX_DMA_SRC_SEL
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX DMA request
        name: TX_DMA_ENABLE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX DMA request
        name: RX_DMA_ENABLE
        offset: 0
        sw_access: rw
      name: INTERFACE_I3C_DMA_CFG
      offset: 16
      type: reg
    - type: define
      values:
      - doc: I3C interface is not processing actively at the moment
        name: I3C_NOT_IDLE
        value: 0
      - doc: I3C interface is processing actively at the moment
        name: I3C_IDLE
        value: 1
      - doc: I3C interface clock GPIO wake-up is disabled
        name: I3C_CLK_GPIO_WAKEUP_STATUS_DISABLED
        value: 0
      - doc: I3C interface clock GPIO wake-up is enabled
        name: I3C_CLK_GPIO_WAKEUP_STATUS_ENABLED
        value: 1
      - doc: I3C interface clock stop request is disabled
        name: I3C_CLK_STOP_REQ_STATUS_DISABLED
        value: 0
      - doc: I3C interface clock stop request is enabled
        name: I3C_CLK_STOP_REQ_STATUS_ENABLED
        value: 1
      - doc: I3C interface clock is disabled
        name: I3C_CLK_STATUS_DISABLED
        value: 0
      - doc: I3C interface clock is enabled
        name: I3C_CLK_STATUS_ENABLED
        value: 1
      - doc: Disable the I3C interface clock GPIO wake-up
        name: I3C_CLK_GPIO_WAKEUP_DISABLE
        value: 1
      - doc: Enable the I3C interface clock GPIO wake-up
        name: I3C_CLK_GPIO_WAKEUP_ENABLE
        value: 1
      - doc: Disable the I3C interface clock stop request
        name: I3C_CLK_STOP_REQ_DISABLE
        value: 1
      - doc: Enable the I3C interface clock stop request
        name: I3C_CLK_STOP_REQ_ENABLE
        value: 1
      - doc: Reset the I3C interface clock
        name: I3C_RESET
        value: 1
      - doc: Disable the I3C interface clock
        name: I3C_CLK_DISABLE
        value: 1
      - doc: Enable the I3C interface clock
        name: I3C_CLK_ENABLE
        value: 1
      - doc: Use GPIO interrupt 0 for I3C wake-up
        name: I3C_WAKEUP_GPIO_INT0
        value: 0
      - doc: Use GPIO interrupt 1 for I3C wake-up
        name: I3C_WAKEUP_GPIO_INT1
        value: 1
      - doc: Use GPIO interrupt 2 for I3C wake-up
        name: I3C_WAKEUP_GPIO_INT2
        value: 2
      - doc: Use GPIO interrupt 3 for I3C wake-up
        name: I3C_WAKEUP_GPIO_INT3
        value: 3
      - doc: Main controller
        name: I3C_DEV_ROLE_MC
        value: 0
      - doc: Secondary controller
        name: I3C_DEV_ROLE_SC
        value: 1
      - doc: Select SDR TX FIFO for I3C TX DMA request
        name: I3C_TX_DMA_SRC_SDR
        value: 0
      - doc: Select DDR TX FIFO for I3C TX DMA request
        name: I3C_TX_DMA_SRC_DDR
        value: 1
      - doc: Select SDR RX FIFO for I3C RX DMA request
        name: I3C_RX_DMA_SRC_SDR
        value: 0
      - doc: Select DDR RX FIFO for I3C RX DMA request
        name: I3C_RX_DMA_SRC_DDR
        value: 1
      - doc: Disable I3C TX DMA request
        name: I3C_TX_DMA_DISABLE
        value: 0
      - doc: Enable I3C TX DMA request
        name: I3C_TX_DMA_ENABLE
        value: 1
      - doc: Disable I3C RX DMA request
        name: I3C_RX_DMA_DISABLE
        value: 0
      - doc: Enable I3C RX DMA request
        name: I3C_RX_DMA_ENABLE
        value: 1
    offset: 1073748224
    type: block
  - doc: PWM Interface Configuration and Control
    name: PWM
    node:
    - doc: PWM Period Register
      field:
      - defaultVal: 0
        doc: PWM period
        name: PERIOD
        offset: '13:0'
        property:
        - name: u_internal_notes
          value: PWM period is (PWM_PERIOD+1) cycle(s)
        sw_access: rw
      name: PWM_PERIOD%d
      offset: 0
      property:
      - name: count
        value: 5
      type: reg
    - doc: PWM Control Register
      field:
      - defaultVal: 0
        doc: PWM[4:0] channel reset
        name: RESET
        offset: '28:24'
        sw_access: wo
      - defaultVal: 0
        doc: PWM enable status
        name: ENABLE_STATUS
        offset: '20:16'
        sw_access: ro
      - defaultVal: 0
        doc: Disable the PWM[4:0] channel
        name: DISABLE
        offset: '12:8'
        property:
        - name: u_internal_notes
          value: Disabling the PWM channel will set the counter and prescaler to zero.
        sw_access: wo
      - defaultVal: 0
        doc: Enable the PWM[4:0] channel
        name: ENABLE
        offset: '4:0'
        sw_access: wo
      name: PWM_CTRL
      offset: 20
      type: reg
    - doc: PWM Offset Register
      field:
      - defaultVal: 0
        doc: Enable/disable the PWM offset function
        name: OFFSET_ENABLE
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: PWM(i) to PWM(i+1) offset
        name: OFFSET
        offset: '13:0'
        property:
        - name: u_internal_notes
          value: Start of PWM(i+1) is delayed wrt to PWM(i) by PWM_OFFSET cycle(s).
            Valid only if PWM_CFG[i].PWM_PERIOD= PWM_CFG[i+1].PWM_PERIOD and if PWM_OFFSET
            is smaller as PWM_PERIOD
        sw_access: rw
      name: PWM_OFFSET%d
      offset: 24
      property:
      - name: count
        value: 4
      type: reg
    - doc: PWM High configuration Register
      field:
      - defaultVal: 0
        doc: PWM high duration
        name: HIGH
        offset: '21:8'
        property:
        - name: u_internal_notes
          value: PWM period is high for (PWM_HIGH+1) cycle(s)
        sw_access: rw
      - defaultVal: 0
        doc: PWM high fractional
        name: HIGH_FRACTIONAL
        offset: '7:0'
        sw_access: rw
      name: PWM_HIGH%d
      offset: 40
      property:
      - name: count
        value: 5
      type: reg
    - doc: PWM ID number
      field:
      - defaultVal: 0
        doc: PWM number of channel
        name: PWM_NUMBER
        offset: '18:16'
        sw_access: ro
      - defaultVal: 2
        doc: PWM Major Revision number
        name: PWM_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 1
        doc: PWM Minor Revision number
        name: PWM_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: PWM_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Disable the PWM[4:0] channel, reset the PWM_CFG[4:0] and PWM_OFFSET[4:1]
          registers and the related counter.
        name: PWM0_RESET
        value: 1
      - doc: Disable the PWM[4:0] channel, reset the PWM_CFG[4:0] and PWM_OFFSET[4:1]
          registers and the related counter.
        name: PWM1_RESET
        value: 2
      - doc: Disable the PWM[4:0] channel, reset the PWM_CFG[4:0] and PWM_OFFSET[4:1]
          registers and the related counter.
        name: PWM2_RESET
        value: 4
      - doc: Disable the PWM[4:0] channel, reset the PWM_CFG[4:0] and PWM_OFFSET[4:1]
          registers and the related counter.
        name: PWM3_RESET
        value: 8
      - doc: Disable the PWM[4:0] channel, reset the PWM_CFG[4:0] and PWM_OFFSET[4:1]
          registers and the related counter.
        name: PWM4_RESET
        value: 16
      - doc: PWM[4:0] channel disable
        name: PWM0_STATUS_DISABLE
        value: 0
      - doc: PWM[4:0] channel disable
        name: PWM1_STATUS_DISABLE
        value: 0
      - doc: PWM[4:0] channel disable
        name: PWM2_STATUS_DISABLE
        value: 0
      - doc: PWM[4:0] channel disable
        name: PWM3_STATUS_DISABLE
        value: 0
      - doc: PWM[4:0] channel disable
        name: PWM4_STATUS_DISABLE
        value: 0
      - doc: PWM[4:0] channel enable
        name: PWM0_STATUS_ENABLE
        value: 1
      - doc: PWM[4:0] channel enable
        name: PWM1_STATUS_ENABLE
        value: 2
      - doc: PWM[4:0] channel enable
        name: PWM2_STATUS_ENABLE
        value: 4
      - doc: PWM[4:0] channel enable
        name: PWM3_STATUS_ENABLE
        value: 8
      - doc: PWM[4:0] channel enable
        name: PWM4_STATUS_ENABLE
        value: 16
      - doc: Disable the PWM[4:0] channel
        name: PWM0_DISABLE
        value: 1
      - doc: Disable the PWM[4:0] channel
        name: PWM1_DISABLE
        value: 2
      - doc: Disable the PWM[4:0] channel
        name: PWM2_DISABLE
        value: 4
      - doc: Disable the PWM[4:0] channel
        name: PWM3_DISABLE
        value: 8
      - doc: Disable the PWM[4:0] channel
        name: PWM4_DISABLE
        value: 16
      - doc: Enable the PWM[4:0] channel
        name: PWM0_ENABLE
        value: 1
      - doc: Enable the PWM[4:0] channel
        name: PWM1_ENABLE
        value: 2
      - doc: Enable the PWM[4:0] channel
        name: PWM2_ENABLE
        value: 4
      - doc: Enable the PWM[4:0] channel
        name: PWM3_ENABLE
        value: 8
      - doc: Enable the PWM[4:0] channel
        name: PWM4_ENABLE
        value: 16
      - doc: Disable the PWM offset
        name: PWM_OFFSET_DISABLE
        value: 0
      - doc: Enable the PWM offset
        name: PWM_OFFSET_ENABLE
        value: 1
      - doc: PWM revision 2.1
        name: PWM_MAJOR_REVISION
        value: 2
      - doc: PWM revision 2.1
        name: PWM_MINOR_REVISION
        value: 1
    offset: 1073748480
    type: block
  - doc: PCM Interface Configuration and Control
    name: PCM
    node:
    - doc: PCM Configuration Register
      field:
      - defaultVal: 0
        doc: Select which TX word acknowleges the TX request
        name: TX_ACK_SEL
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Select which RX word acknowleges the RX request
        name: RX_ACK_SEL
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the TX DMA request
        name: TX_DMA_ENABLE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX DMA request
        name: RX_DMA_ENABLE
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the RX_TX interrupt
        name: RX_TX_INT_ENABLE
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the overrun interrupt
        name: OVERRUN_INT_EN
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable the underrun interrupt
        name: UNDERRUN_INT_EN
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Select the PCM clock polarity
        name: CLK_POLARITY
        offset: 15
        property:
        - name: u_internal_notes
          value: FRAME/SERO changes on the rising edge of PCM clock, FRAME/SERI is
            sampled on the falling edge of PCM clock.
        sw_access: rw
      - defaultVal: 0
        doc: Select the TX data alignment
        name: TX_DATA_ALIGN
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Select the RX data alignment
        name: RX_DATA_ALIGN
        offset: 13
        sw_access: rw
      - defaultVal: 8
        doc: Select the number of bits per PCM word
        name: WORD_SIZE
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Select whether the data is transmitted starting with the MSB or LSB
        name: BIT_ORDER
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Align the PCM frame signal to the first/last bit
        name: FRAME_ALIGN
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Use a long/short PCM frame signal
        name: FRAME_WIDTH
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Select the number of words per PCM frame
        name: FRAME_LENGTH
        offset: '4:2'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the frame duration for each word
        name: SUBFRAME
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Use the PCM interface as a controller/peripheral
        name: PERIPHERAL
        offset: 0
        sw_access: rw
      name: PCM_CFG
      offset: 0
      type: reg
    - doc: PCM Control Register
      field:
      - defaultVal: 0
        doc: PCM enable status
        name: ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Reset the PCM interface
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the PCM interface
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the PCM interface
        name: ENABLE
        offset: 0
        sw_access: wo
      name: PCM_CTRL
      offset: 4
      type: reg
    - doc: PCM Status Register
      field:
      - defaultVal: 0
        doc: Indicate that the reception or transmission of the data is ongoing
        name: BUSY
        offset: 12
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that TX data can be written
        name: TX_REQ
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that RX data can be read
        name: RX_REQ
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an overrun occurred when receiving data
        name: OVERRUN
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an underrun occurred when transmitting data
        name: UNDERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear the overrun status flag
        name: OVERRUN_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear the underrun status flag
        name: UNDERRUN_CLEAR
        offset: 0
        sw_access: wo
      name: PCM_STATUS
      offset: 8
      type: reg
    - doc: PCM Transmit Data 0 Register
      field:
      - defaultVal: 0
        doc: Data to transmit on channel 0
        name: TX_DATA0
        offset: '31:0'
        sw_access: rw
      name: PCM_TX_DATA0
      offset: 16
      type: reg
    - doc: PCM Transmit Data 1 Register
      field:
      - defaultVal: 0
        doc: Data to transmit on channel 1
        name: TX_DATA1
        offset: '31:0'
        sw_access: rw
      name: PCM_TX_DATA1
      offset: 20
      type: reg
    - doc: PCM Receive Data 0 Register
      field:
      - defaultVal: 0
        doc: Data received on channel 0
        name: RX_DATA0
        offset: '31:0'
        sw_access: ro
      name: PCM_RX_DATA0
      offset: 24
      type: reg
    - doc: PCM Receive Data 1 Register
      field:
      - defaultVal: 0
        doc: Data received on channel 1
        name: RX_DATA1
        offset: '31:0'
        sw_access: ro
      name: PCM_RX_DATA1
      offset: 28
      type: reg
    - doc: PCM ID number
      field:
      - defaultVal: 0
        doc: PCM Instance number
        name: PCM_NUMBER
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: PCM Major Revision number
        name: PCM_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: PCM Minor Revision number
        name: PCM_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: PCM_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: TX data0 acknowledges the TX request
        name: PCM_TX_ACK_DATA0
        value: 0
      - doc: TX data1 acknowledges the TX request
        name: PCM_TX_ACK_DATA1
        value: 1
      - doc: RX data0 acknowledges the RX request
        name: PCM_RX_ACK_DATA0
        value: 0
      - doc: RX data1 acknowledges the RX request
        name: PCM_RX_ACK_DATA1
        value: 1
      - doc: No TX DMA request is generated
        name: PCM_TX_DMA_DISABLE
        value: 0
      - doc: A TX DMA request is generated when new data is requested by the PCM interface
        name: PCM_TX_DMA_ENABLE
        value: 1
      - doc: No RX DMA request is generated
        name: PCM_RX_DMA_DISABLE
        value: 0
      - doc: An RX DMA request is generated when new data is received by the PCM interface
        name: PCM_RX_DMA_ENABLE
        value: 1
      - doc: No RX_TX interrupt is raised
        name: PCM_RX_TX_INT_DISABLE
        value: 0
      - doc: An RX_TX interrupt is raised when new data is received or requested by
          the PCM interface
        name: PCM_RX_TX_INT_ENABLE
        value: 1
      - doc: No ERROR interrupt is raised when an overrun is detected
        name: PCM_OVERRUN_INT_DISABLE
        value: 0
      - doc: An ERROR interrupt is raised when an overrun occurs on the PCM interface
        name: PCM_OVERRUN_INT_ENABLE
        value: 1
      - doc: No ERROR interrupt is raised when an underrun is detected
        name: PCM_UNDERRUN_INT_DISABLE
        value: 0
      - doc: An ERROR interrupt is raised when an underrun occurs on the PCM interface
        name: PCM_UNDERRUN_INT_ENABLE
        value: 1
      - doc: PCM input data sampled on PCM_CLK falling edge
        name: PCM_SAMPLE_FALLING_EDGE
        value: 0
      - doc: PCM input data sampled on PCM_CLK rising edge
        name: PCM_SAMPLE_RISING_EDGE
        value: 1
      - doc: TX data is aligned on the MSB of the 32-bit TX buffer
        name: PCM_TX_DATA_ALIGN_MSB
        value: 0
      - doc: TX data is aligned on the LSB of the 32-bit TX buffer
        name: PCM_TX_DATA_ALIGN_LSB
        value: 1
      - doc: RX data is aligned on the MSB of the 32-bit RX buffer
        name: PCM_RX_DATA_ALIGN_MSB
        value: 0
      - doc: RX data is aligned on the LSB of the 32-bit RX buffer
        name: PCM_RX_DATA_ALIGN_LSB
        value: 1
      - doc: Use 8-bit words
        name: PCM_WORD_SIZE_8
        value: 0
      - doc: Use 9-bit words
        name: PCM_WORD_SIZE_9
        value: 1
      - doc: Use 10-bit words
        name: PCM_WORD_SIZE_10
        value: 2
      - doc: Use 11-bit words
        name: PCM_WORD_SIZE_11
        value: 3
      - doc: Use 12-bit words
        name: PCM_WORD_SIZE_12
        value: 4
      - doc: Use 13-bit words
        name: PCM_WORD_SIZE_13
        value: 5
      - doc: Use 14-bit words
        name: PCM_WORD_SIZE_14
        value: 6
      - doc: Use 15-bit words
        name: PCM_WORD_SIZE_15
        value: 7
      - doc: Use 16-bit words
        name: PCM_WORD_SIZE_16
        value: 8
      - doc: Use 17-bit words
        name: PCM_WORD_SIZE_17
        value: 9
      - doc: Use 18-bit words
        name: PCM_WORD_SIZE_18
        value: 10
      - doc: Use 19-bit words
        name: PCM_WORD_SIZE_19
        value: 11
      - doc: Use 20-bit words
        name: PCM_WORD_SIZE_20
        value: 12
      - doc: Use 21-bit words
        name: PCM_WORD_SIZE_21
        value: 13
      - doc: Use 22-bit words
        name: PCM_WORD_SIZE_22
        value: 14
      - doc: Use 23-bit words
        name: PCM_WORD_SIZE_23
        value: 15
      - doc: Use 24-bit words
        name: PCM_WORD_SIZE_24
        value: 16
      - doc: Use 25-bit words
        name: PCM_WORD_SIZE_25
        value: 17
      - doc: Use 26-bit words
        name: PCM_WORD_SIZE_26
        value: 18
      - doc: Use 27-bit words
        name: PCM_WORD_SIZE_27
        value: 19
      - doc: Use 28-bit words
        name: PCM_WORD_SIZE_28
        value: 20
      - doc: Use 29-bit words
        name: PCM_WORD_SIZE_29
        value: 21
      - doc: Use 30-bit words
        name: PCM_WORD_SIZE_30
        value: 22
      - doc: Use 31-bit words
        name: PCM_WORD_SIZE_31
        value: 23
      - doc: Use 32-bit words
        name: PCM_WORD_SIZE_32
        value: 24
      - doc: PCM data is ordered from MSB to LSB.
        name: PCM_BIT_ORDER_MSB_FIRST
        value: 0
      - doc: PCM data is ordered from LSB to MSB.
        name: PCM_BIT_ORDER_LSB_FIRST
        value: 1
      - doc: Align the PCM frame signal to the last bit of the frame.
        name: PCM_FRAME_ALIGN_LAST
        value: 0
      - doc: Align the PCM frame signal to the first bit of the frame.
        name: PCM_FRAME_ALIGN_FIRST
        value: 1
      - doc: The frame is high for one PCM clock period.
        name: PCM_FRAME_WIDTH_SHORT
        value: 0
      - doc: The frame is high for half of the frame length.
        name: PCM_FRAME_WIDTH_LONG
        value: 1
      - doc: A frame contains 2 words.
        name: PCM_MULTIWORD_2
        value: 0
      - doc: A frame contains 4 words.
        name: PCM_MULTIWORD_4
        value: 1
      - doc: A frame contains 6 words.
        name: PCM_MULTIWORD_6
        value: 2
      - doc: A frame contains 8 words.
        name: PCM_MULTIWORD_8
        value: 3
      - doc: A frame contains 10 words.
        name: PCM_MULTIWORD_10
        value: 4
      - doc: A frame contains 12 words.
        name: PCM_MULTIWORD_12
        value: 5
      - doc: A frame contains 14 words.
        name: PCM_MULTIWORD_14
        value: 6
      - doc: A frame contains 16 words.
        name: PCM_MULTIWORD_16
        value: 7
      - doc: Generate a frame signal every frame.
        name: PCM_SUBFRAME_DISABLE
        value: 0
      - doc: Generate a frame signal every word.
        name: PCM_SUBFRAME_ENABLE
        value: 1
      - doc: The PCM interface generates the PCM_FRAME.
        name: PCM_SELECT_CONTROLLER
        value: 0
      - doc: The PCM interface received an external PCM_FRAME.
        name: PCM_SELECT_PERIPHERAL
        value: 1
      - doc: PCM interface is disabled
        name: PCM_STATUS_DISABLED
        value: 0
      - doc: PCM interface is enabled
        name: PCM_STATUS_ENABLED
        value: 1
      - doc: Reset the PCM interface
        name: PCM_RESET
        value: 1
      - doc: Disable the PCM interface
        name: PCM_DISABLE
        value: 1
      - doc: Enable the PCM interface
        name: PCM_ENABLE
        value: 1
      - doc: PCM idle
        name: PCM_IDLE
        value: 0
      - doc: PCM busy
        name: PCM_BUSY
        value: 1
      - doc: PCM TX data has already been written
        name: PCM_TX_NO_REQ
        value: 0
      - doc: PCM TX data can be written
        name: PCM_TX_REQ
        value: 1
      - doc: No new PCM RX data available
        name: PCM_RX_NO_REQ
        value: 0
      - doc: New PCM RX data available
        name: PCM_RX_REQ
        value: 1
      - doc: No PCM input overrun detected
        name: PCM_OVERRUN_FALSE
        value: 0
      - doc: PCM input overrun detected
        name: PCM_OVERRUN_TRUE
        value: 1
      - doc: No PCM output underrun detected
        name: PCM_UNDERRUN_FALSE
        value: 0
      - doc: PCM output underrun detected
        name: PCM_UNDERRUN_TRUE
        value: 1
      - doc: Clear the PCM overrun bit
        name: PCM_OVERRUN_CLEAR
        value: 1
      - doc: Clear the PCM underrun bit
        name: PCM_UNDERRUN_CLEAR
        value: 1
      - doc: PCM revision 2.0
        name: PCM_MAJOR_REVISION
        value: 2
      - doc: PCM revision 2.0
        name: PCM_MINOR_REVISION
        value: 0
    offset: 1073748736
    type: block
  - doc: Audio Sink Clock Counters
    name: AUDIOSINK
    node:
    - doc: Audio Sink Clock Control Register
      field:
      - defaultVal: 0
        doc: Synchronization pulse [3:0] software trigger
        name: SYNC_PULSE_SOFTWARE_TRIGGER
        offset: '19:16'
        sw_access: wo
      - defaultVal: 0
        doc: Audio timestamp counter trigger [1:0] disable
        name: TIMESTAMP_TRIGGER_DISABLE
        offset: '15:14'
        sw_access: wo
      - defaultVal: 0
        doc: Audio timestamp counter trigger [1:0] enable
        name: TIMESTAMP_TRIGGER_ENABLE
        offset: '13:12'
        sw_access: wo
      - defaultVal: 0
        doc: Clear audio timestamp counter capture [3:0] status
        name: TIMESTAMP_CAPTURE_STATUS_CLEAR
        offset: '11:8'
        sw_access: wo
      - defaultVal: 0
        doc: Clear audio sink clock phase counter [1:0] interrupt status
        name: PHASE_CNT_INT_STATUS_CLEAR
        offset: '7:6'
        sw_access: wo
      - defaultVal: 0
        doc: Disable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT_DISABLE
        offset: '5:4'
        sw_access: wo
      - defaultVal: 0
        doc: Enable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT_ENABLE
        offset: '3:2'
        sw_access: wo
      - defaultVal: 0
        doc: Stop the audio sink clock period counter mechanism
        name: PERIOD_CNT_STOP
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Start the audio sink clock period counter mechanism
        name: PERIOD_CNT_START
        offset: 0
        sw_access: wo
      name: AUDIOSINK_CTRL
      offset: 0
      type: reg
    - doc: Audio Sink Clock Status Register
      field:
      - defaultVal: 0
        doc: Audio timestamp counter trigger [1:0] status
        name: TIMESTAMP_TRIGGER_STATUS
        offset: '13:12'
        sw_access: ro
      - defaultVal: 0
        doc: Audio timestamp capture [3:0] status
        name: TIMESTAMP_CAPTURE_STATUS
        offset: '11:8'
        sw_access: ro
      - defaultVal: 0
        doc: Audio sink clock phase counter [1:0] interrupt status
        name: PHASE_CNT_INT_STATUS
        offset: '7:6'
        sw_access: ro
      - defaultVal: 0
        doc: Audio sink clock phase counter [1:0] missed status
        name: PHASE_CNT_MISSED_STATUS
        offset: '5:4'
        sw_access: ro
      - defaultVal: 0
        doc: Audio sink clock phase counter [1:0] status
        name: PHASE_CNT_STATUS
        offset: '3:2'
        sw_access: ro
      - defaultVal: 0
        doc: Audio sink clock period counter status
        name: PERIOD_CNT_STATUS
        offset: 0
        sw_access: ro
      name: AUDIOSINK_STATUS
      offset: 4
      type: reg
    - doc: Audio Sink Clock Configuration Register
      field:
      - defaultVal: 0
        doc: Audio timestamp trigger [1:0] interrupt enable
        name: TIMESTAMP_TRIGGER_INT_ENABLE
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Audio timestamp counter capture [3:0] interrupt enable
        name: TIMESTAMP_CAPTURE_INT_ENABLE
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Audio timestamp counter enable
        name: TIMESTAMP_CNT_ENABLE
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Clock source for phase and period counters
        name: CLK_SRC
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Defines over how many audio sink clock periods the period counter measures
        name: PERIODS_CFG
        offset: '3:0'
        sw_access: rw
      name: AUDIOSINK_CFG
      offset: 8
      type: reg
    - doc: Audio Sync Pulse Configuration Register
      field:
      - defaultVal: 0
        doc: Synchronization pulse selection
        name: SEL
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Prescale value for the synchronization pulse (1 to 256 in steps of 1)
        name: PRESCALE
        offset: '7:0'
        sw_access: rw
      name: AUDIOSINK_SYNC_PULSE_CFG%d
      offset: 16
      property:
      - name: count
        value: 4
      type: reg
    - doc: Audio Sink Output Configuration Register
      field:
      - defaultVal: 0
        doc: Audio Sink GPIO output selection (output pulse is between 1 and 2 us
          in width)
        name: SEL
        offset: '3:0'
        sw_access: rw
      name: AUDIOSINK_OUTPUT_CFG%d
      offset: 32
      property:
      - name: count
        value: 2
      type: reg
    - doc: Audio Sink Clock Counter Register
      field:
      - defaultVal: 0
        doc: Sink clock counter value
        name: CNT
        offset: '15:0'
        sw_access: ro
      name: AUDIOSINK_CNT%d
      offset: 40
      property:
      - name: count
        value: 2
      type: reg
    - doc: Audio Sink Clock Phase Counter Register
      field:
      - defaultVal: 0
        doc: Sink clock phase counter value
        name: PHASE_CNT
        offset: '15:0'
        sw_access: ro
      name: AUDIOSINK_PHASE_CNT%d
      offset: 48
      property:
      - name: count
        value: 2
      type: reg
    - doc: Audio Sink Clock Period Counter Register
      field:
      - defaultVal: 0
        doc: Sink clock period counter value
        name: PERIOD_CNT
        offset: '15:0'
        sw_access: ro
      name: AUDIOSINK_PERIOD_CNT
      offset: 56
      type: reg
    - doc: Audio timestamp counter value
      field:
      - defaultVal: 0
        doc: Audio timestamp counter value
        name: VALUE
        offset: '19:0'
        sw_access: rw
      name: AUDIOSINK_TIMESTAMP_CNT
      offset: 60
      type: reg
    - doc: Audio timestamp counter capture value
      field:
      - defaultVal: 0
        doc: Audio timestamp counter capture value
        name: VALUE
        offset: '19:0'
        sw_access: ro
      name: AUDIOSINK_TIMESTAMP_CAPTURE%d
      offset: 64
      property:
      - name: count
        value: 4
      type: reg
    - doc: Audio timestamp counter trigger value
      field:
      - defaultVal: 0
        doc: Audio timestamp counter trigger value
        name: VALUE
        offset: '19:0'
        sw_access: rw
      name: AUDIOSINK_TIMESTAMP_TRIGGER%d
      offset: 80
      property:
      - name: count
        value: 2
      type: reg
    - type: define
      values:
      - doc: Software trigger of synchronization pulse [3:0]
        name: SYNC_PULSE0_SOFTWARE_TRIGGER
        value: 1
      - doc: Software trigger of synchronization pulse [3:0]
        name: SYNC_PULSE1_SOFTWARE_TRIGGER
        value: 2
      - doc: Software trigger of synchronization pulse [3:0]
        name: SYNC_PULSE2_SOFTWARE_TRIGGER
        value: 4
      - doc: Software trigger of synchronization pulse [3:0]
        name: SYNC_PULSE3_SOFTWARE_TRIGGER
        value: 8
      - doc: Disable audio timestamp counter trigger [1:0]
        name: TIMESTAMP0_TRIGGER_DISABLE
        value: 1
      - doc: Disable audio timestamp counter trigger [1:0]
        name: TIMESTAMP1_TRIGGER_DISABLE
        value: 2
      - doc: Enable audio timestamp counter trigger [1:0]
        name: TIMESTAMP0_TRIGGER_ENABLE
        value: 1
      - doc: Enable audio timestamp counter trigger [1:0]
        name: TIMESTAMP1_TRIGGER_ENABLE
        value: 2
      - doc: Clear audio timestamp counter capture [3:0] status
        name: TIMESTAMP0_CLEAR
        value: 1
      - doc: Clear audio timestamp counter capture [3:0] status
        name: TIMESTAMP1_CLEAR
        value: 2
      - doc: Clear audio timestamp counter capture [3:0] status
        name: TIMESTAMP2_CLEAR
        value: 4
      - doc: Clear audio timestamp counter capture [3:0] status
        name: TIMESTAMP3_CLEAR
        value: 8
      - doc: Clear audio sink clock phase counter [1:0] interrupt status
        name: PHASE_CNT0_INT_CLEAR
        value: 1
      - doc: Clear audio sink clock phase counter [1:0] interrupt status
        name: PHASE_CNT1_INT_CLEAR
        value: 2
      - doc: Disable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT0_DISABLE
        value: 1
      - doc: Disable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT1_DISABLE
        value: 2
      - doc: Enable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT0_ENABLE
        value: 1
      - doc: Enable the audio sink clock phase counter [1:0] mechanism
        name: PHASE_CNT1_ENABLE
        value: 2
      - doc: Stop the audio sink clock period counter mechanism
        name: PERIOD_CNT_STOP
        value: 1
      - doc: Reset PERIOD_CNT and start the audio sink clock period counter mechanism
        name: PERIOD_CNT_START
        value: 1
      - doc: Audio timestamp counter trigger [1:0] is disabled
        name: TIMESTAMP0_TRIGGER_DISABLED
        value: 0
      - doc: Audio timestamp counter trigger [1:0] is disabled
        name: TIMESTAMP1_TRIGGER_DISABLED
        value: 0
      - doc: Audio timestamp counter trigger [1:0] is enabled
        name: TIMESTAMP0_TRIGGER_ENABLED
        value: 1
      - doc: Audio timestamp counter trigger [1:0] is enabled
        name: TIMESTAMP1_TRIGGER_ENABLED
        value: 2
      - doc: Audio timestamp counter capture [3:0] invalid (synchronization pulse
          has not arrived yet or was missed)
        name: TIMESTAMP0_INVALID
        value: 0
      - doc: Audio timestamp counter capture [3:0] invalid (synchronization pulse
          has not arrived yet or was missed)
        name: TIMESTAMP1_INVALID
        value: 0
      - doc: Audio timestamp counter capture [3:0] invalid (synchronization pulse
          has not arrived yet or was missed)
        name: TIMESTAMP2_INVALID
        value: 0
      - doc: Audio timestamp counter capture [3:0] invalid (synchronization pulse
          has not arrived yet or was missed)
        name: TIMESTAMP3_INVALID
        value: 0
      - doc: Audio timestamp counter capture [3:0] valid
        name: TIMESTAMP0_VALID
        value: 1
      - doc: Audio timestamp counter capture [3:0] valid
        name: TIMESTAMP1_VALID
        value: 2
      - doc: Audio timestamp counter capture [3:0] valid
        name: TIMESTAMP2_VALID
        value: 4
      - doc: Audio timestamp counter capture [3:0] valid
        name: TIMESTAMP3_VALID
        value: 8
      - doc: No audio sink clock phase counter [1:0] interrupt has occurred
        name: PHASE_CNT0_INT_FALSE
        value: 0
      - doc: No audio sink clock phase counter [1:0] interrupt has occurred
        name: PHASE_CNT1_INT_FALSE
        value: 0
      - doc: Audio sink clock phase counter [1:0] interrupt has occurred
        name: PHASE_CNT0_INT_TRUE
        value: 1
      - doc: Audio sink clock phase counter [1:0] interrupt has occurred
        name: PHASE_CNT1_INT_TRUE
        value: 2
      - doc: The audio sink clock phase counter [1:0] last detected a synchronization
          signal
        name: PHASE_CNT0_NORMAL
        value: 0
      - doc: The audio sink clock phase counter [1:0] last detected a synchronization
          signal
        name: PHASE_CNT1_NORMAL
        value: 0
      - doc: The audio sink clock phase counter [1:0] last detected a missed synchronization
          signal
        name: PHASE_CNT0_MISSED
        value: 1
      - doc: The audio sink clock phase counter [1:0] last detected a missed synchronization
          signal
        name: PHASE_CNT1_MISSED
        value: 2
      - doc: The audio sink clock phase counter [1:0] mechanism is disabled
        name: PHASE_CNT0_DISABLED
        value: 0
      - doc: The audio sink clock phase counter [1:0] mechanism is disabled
        name: PHASE_CNT1_DISABLED
        value: 0
      - doc: The audio sink clock phase counter [1:0] mechanism is enabled
        name: PHASE_CNT0_ENABLED
        value: 1
      - doc: The audio sink clock phase counter [1:0] mechanism is enabled
        name: PHASE_CNT1_ENABLED
        value: 2
      - doc: The audio sink clock period counter mechanism is idle
        name: PERIOD_CNT_IDLE
        value: 0
      - doc: The audio sink clock period counter mechanism is busy
        name: PERIOD_CNT_BUSY
        value: 1
      - doc: Disable audio timestamp trigger interrupt [1:0]
        name: TIMESTAMP_TRIGGER_INT0_DISABLE
        value: 0
      - doc: Disable audio timestamp trigger interrupt [1:0]
        name: TIMESTAMP_TRIGGER_INT1_DISABLE
        value: 0
      - doc: Enable audio timestamp trigger interrupt [1:0]
        name: TIMESTAMP_TRIGGER_INT0_ENABLE
        value: 1
      - doc: Enable audio timestamp trigger interrupt [1:0]
        name: TIMESTAMP_TRIGGER_INT1_ENABLE
        value: 2
      - doc: Disable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT0_DISABLE
        value: 0
      - doc: Disable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT1_DISABLE
        value: 0
      - doc: Disable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT2_DISABLE
        value: 0
      - doc: Disable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT3_DISABLE
        value: 0
      - doc: Enable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT0_ENABLE
        value: 1
      - doc: Enable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT1_ENABLE
        value: 2
      - doc: Enable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT2_ENABLE
        value: 4
      - doc: Enable audio timestamp counter capture interrupt [3:0]
        name: TIMESTAMP_CAPTURE_INT3_ENABLE
        value: 8
      - doc: Disable audio timestamp counter
        name: TIMESTAMP_CNT_DISABLE
        value: 0
      - doc: Enable audio timestamp counter
        name: TIMESTAMP_CNT_ENABLE
        value: 1
      - doc: Use BBCLK for phase and period counters
        name: PHASE_PERIOD_CNT_BBCLK
        value: 0
      - doc: Use SYSCLK for phase and period counters
        name: PHASE_PERIOD_CNT_SYSCLK
        value: 1
      - doc: Measure 1 audio sink clock period
        name: AUDIOSINK_PERIODS_1
        value: 0
      - doc: Measure 2 audio sink clock periods
        name: AUDIOSINK_PERIODS_2
        value: 1
      - doc: Measure 3 audio sink clock periods
        name: AUDIOSINK_PERIODS_3
        value: 2
      - doc: Measure 4 audio sink clock periods
        name: AUDIOSINK_PERIODS_4
        value: 3
      - doc: Measure 5 audio sink clock periods
        name: AUDIOSINK_PERIODS_5
        value: 4
      - doc: Measure 6 audio sink clock periods
        name: AUDIOSINK_PERIODS_6
        value: 5
      - doc: Measure 7 audio sink clock periods
        name: AUDIOSINK_PERIODS_7
        value: 6
      - doc: Measure 8 audio sink clock periods
        name: AUDIOSINK_PERIODS_8
        value: 7
      - doc: Measure 9 audio sink clock periods
        name: AUDIOSINK_PERIODS_9
        value: 8
      - doc: Measure 10 audio sink clock periods
        name: AUDIOSINK_PERIODS_10
        value: 9
      - doc: Measure 11 audio sink clock periods
        name: AUDIOSINK_PERIODS_11
        value: 10
      - doc: Measure 12 audio sink clock periods
        name: AUDIOSINK_PERIODS_12
        value: 11
      - doc: Measure 13 audio sink clock periods
        name: AUDIOSINK_PERIODS_13
        value: 12
      - doc: Measure 14 audio sink clock periods
        name: AUDIOSINK_PERIODS_14
        value: 13
      - doc: Measure 15 audio sink clock periods
        name: AUDIOSINK_PERIODS_15
        value: 14
      - doc: Measure 16 audio sink clock periods
        name: AUDIOSINK_PERIODS_16
        value: 15
      - doc: Synchronization pulse uses software trigger
        name: SYNC_PULSE_SEL_SOFTWARE
        value: 0
      - doc: Synchronization pulse uses baseband frame synchronization pulse
        name: SYNC_PULSE_SEL_BB_SYNC_PULSE_0
        value: 8
      - doc: Synchronization pulse uses baseband frame synchronization pulse
        name: SYNC_PULSE_SEL_BB_SYNC_PULSE_1
        value: 9
      - doc: Synchronization pulse uses NFMI frame synchronization pulse
        name: SYNC_PULSE_SEL_NFMI_SYNC_PULSE
        value: 10
      - doc: Synchronization pulse uses NFMI sample pulse
        name: SYNC_PULSE_SEL_NFMI_SAMPLE_PULSE
        value: 11
      - doc: Synchronization pulse uses GPIO interrupt 0
        name: SYNC_PULSE_SEL_GPIO_INT0
        value: 12
      - doc: Synchronization pulse uses GPIO interrupt 1
        name: SYNC_PULSE_SEL_GPIO_INT1
        value: 13
      - doc: Synchronization pulse uses GPIO interrupt 2
        name: SYNC_PULSE_SEL_GPIO_INT2
        value: 14
      - doc: Synchronization pulse uses GPIO interrupt 3
        name: SYNC_PULSE_SEL_GPIO_INT3
        value: 15
      - doc: Divide by 1
        name: SYNC_PULSE_PRESCALE_1
        value: 0
      - doc: Divide by 2
        name: SYNC_PULSE_PRESCALE_2
        value: 1
      - doc: Divide by 3
        name: SYNC_PULSE_PRESCALE_3
        value: 2
      - doc: Divide by 4
        name: SYNC_PULSE_PRESCALE_4
        value: 3
      - doc: Divide by 256
        name: SYNC_PULSE_PRESCALE_256
        value: 255
      - doc: Output (prescaled) synchronization pulse 0
        name: AUDIOSINK_OUTPUT_SYNC_PULSE_0
        value: 0
      - doc: Output (prescaled) synchronization pulse 1
        name: AUDIOSINK_OUTPUT_SYNC_PULSE_1
        value: 1
      - doc: Output (prescaled) synchronization pulse 2
        name: AUDIOSINK_OUTPUT_SYNC_PULSE_2
        value: 2
      - doc: Output (prescaled) synchronization pulse 3
        name: AUDIOSINK_OUTPUT_SYNC_PULSE_3
        value: 3
      - doc: Output baseband frame synchronization pulse 0
        name: AUDIOSINK_OUTPUT_BB_SYNC_PULSE_0
        value: 4
      - doc: Output baseband frame missed pulse 0
        name: AUDIOSINK_OUTPUT_BB_MISSED_PULSE_0
        value: 5
      - doc: Output baseband frame synchronization pulse 1
        name: AUDIOSINK_OUTPUT_BB_SYNC_PULSE_1
        value: 6
      - doc: Output baseband frame missed pulse 1
        name: AUDIOSINK_OUTPUT_BB_MISSED_PULSE_1
        value: 7
      - doc: Output NFMI frame synchronization pulse
        name: AUDIOSINK_OUTPUT_NFMI_SYNC_PULSE
        value: 8
      - doc: Output NFMI frame missed pulse
        name: AUDIOSINK_OUTPUT_NFMI_MISSED_PULSE
        value: 9
      - doc: Output NFMI sample pulse
        name: AUDIOSINK_OUTPUT_NFMI_SAMPLE_PULSE
        value: 10
      - doc: Output timestamp trigger 0
        name: AUDIOSINK_OUTPUT_TIMESTAMP_TRIGGER_0
        value: 11
      - doc: Output timestamp trigger 1
        name: AUDIOSINK_OUTPUT_TIMESTAMP_TRIGGER_1
        value: 12
    offset: 1073748992
    type: block
  - doc: Asynchronous Sample Rate Convertor
    name: ASRC
    node:
    - doc: ASRC Configuration Register
      field:
      - defaultVal: 0
        doc: FIR Type Selection
        name: FIR_TYPE
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: The ASRC processing done mode
        name: PROC_DONE_MODE
        offset: '9:8'
        sw_access: rw
      - defaultVal: 1
        doc: The ASRC processing done interrupt mask
        name: PROC_DONE_INT_ENABLE
        offset: 7
        sw_access: rw
      - defaultVal: 1
        doc: The ASRC state/configuration update error interrupt mask
        name: UPDATE_ERR_INT_ENABLE
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: The ASRC input interface error interrupt mask
        name: IN_ERR_INT_ENABLE
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: The ASRC_OUT register interrupt status
        name: DATA_OUT_INT_ENABLE
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: The ASRC_IN register interrupt status
        name: DATA_IN_INT_ENABLE
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: WDF Type Selection
        name: WDF_TYPE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: ASRC mode
        name: MODE
        offset: '1:0'
        sw_access: rw
      name: ASRC_CFG
      offset: 0
      type: reg
    - doc: ASRC Control Register
      field:
      - defaultVal: 0
        doc: ASRC enable status
        name: ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Write a 1 to reset ASRC
        name: RESET
        offset: 2
        property:
        - name: u_internal_notes
          value: Reset ASRC internal states
        sw_access: wo
      - defaultVal: 0
        doc: Disable the re-sampler block
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the re-sampler block
        name: ENABLE
        offset: 0
        sw_access: wo
      name: ASRC_CTRL
      offset: 4
      type: reg
    - doc: ASRC Status Register
      field:
      - defaultVal: 0
        doc: The ASRC processing state
        name: BUSY
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: The ASRC_OUT register status
        name: OUT_REQ
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: The ASRC_IN register status
        name: IN_REQ
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: The ASRC state/configuration update error interrupt status
        name: UPDATE_ERR
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: The ASRC input interface error interrupt status
        name: IN_ERR
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear the ASRC update/configuration error interrupt status
        name: UPDATE_ERR_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ASRC input interface error interrupt
        name: IN_ERR_CLEAR
        offset: 0
        sw_access: wo
      name: ASRC_STATUS
      offset: 8
      type: reg
    - doc: ASRC Sample Counters Register
      field:
      - defaultVal: 0
        doc: ASRC output sample counter
        name: OUTPUT_CNT
        offset: '27:16'
        property:
        - name: u_internal_notes
          value: Number of samples at sink clock rate
        sw_access: rw
      - defaultVal: 0
        doc: ASRC input sample counter
        name: INPUT_CNT
        offset: '11:0'
        property:
        - name: u_internal_notes
          value: Number of samples at source clock rate
        sw_access: rw
      name: ASRC_CNT
      offset: 12
      type: reg
    - doc: ASRC Input Data Register
      field:
      - defaultVal: 0
        doc: Audio sample input
        name: ASRC_IN
        offset: '15:0'
        sw_access: rw
      name: ASRC_IN
      offset: 16
      type: reg
    - doc: ASRC Output Data Register
      field:
      - defaultVal: 0
        doc: Audio sample output
        name: ASRC_OUT
        offset: '15:0'
        sw_access: ro
      name: ASRC_OUT
      offset: 20
      type: reg
    - doc: ASRC Output Data Mirror Register
      field:
      - defaultVal: 0
        doc: Audio sample mirror output
        name: ASRC_OUT
        offset: '15:0'
        sw_access: rw
      name: ASRC_OUT_MIRROR
      offset: 24
      type: reg
    - doc: ASRC Phase Counter Increment Register
      field:
      - defaultVal: 0
        doc: ASRC_PHASE_INC
        name: STEP
        offset: '31:0'
        sw_access: rw
      name: ASRC_PHASE_INC
      offset: 28
      type: reg
    - doc: ASRC Phase Counter Register
      field:
      - defaultVal: 0
        doc: ASRC phase counter
        name: PHASE_CNT
        offset: '31:0'
        sw_access: rw
      name: ASRC_PHASE_CNT
      offset: 32
      type: reg
    - doc: ASRC State Memory 0 to 29 (32 bit)
      field:
      - defaultVal: 0
        doc: ASRC State Memory 0 to 29
        name: STATE_MEM
        offset: '31:0'
        sw_access: rw
      name: ASRC_STATE_MEM%d
      offset: 36
      property:
      - name: count
        value: 30
      type: reg
    - doc: ASRC ID Number
      field:
      - defaultVal: 2
        doc: ASRC major revision number
        name: ASRC_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 1
        doc: ASRC minor revision number
        name: ASRC_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: ASRC_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: High passband ripple (0.45 dB), but better THD+N performance for Fsink
          > 1.25*Fsrc
        name: ASRC_HIGH_BANDPASS_RIPPLE
        value: 0
      - doc: Low bandpass ripple (0.05 dB), but slightly degraded THD+N performance
          for 1.25*Fsrc < Fsink < 1.5*Fsrc, not recommended for 1.5*Fsrc >= Fsink
        name: ASRC_LOW_BANDPASS_RIPPLE
        value: 1
      - doc: The ASRC stops processing when disabled and a new sample can be written
          in ASRC_IN or a new sample can be read from ASRC_OUT
        name: ASRC_PROC_DONE_AT_INPUT_OR_OUTPUT
        value: 0
      - doc: The ASRC stops processing when disabled and a new sample can be written
          in ASRC_IN
        name: ASRC_PROC_DONE_AT_INPUT
        value: 2
      - doc: The ASRC stops processing when disabled and a new sample can be read
          from ASRC_OUT
        name: ASRC_PROC_DONE_AT_OUTPUT
        value: 3
      - doc: This source can not set an interrupt
        name: ASRC_PROC_DONE_INT_DISABLE
        value: 0
      - doc: This source can set the interrupt line
        name: ASRC_PROC_DONE_INT_ENABLE
        value: 1
      - doc: This source can not set an interrupt
        name: ASRC_UPDATE_ERR_INT_DISABLE
        value: 0
      - doc: This source can set the interrupt line
        name: ASRC_UPDATE_ERR_INT_ENABLE
        value: 1
      - doc: This source can not set an interrupt
        name: ASRC_IN_ERR_INT_DISABLE
        value: 0
      - doc: This source can set the interrupt line
        name: ASRC_IN_ERR_INT_ENABLE
        value: 1
      - doc: This source can not set an interrupt
        name: ASRC_DATA_OUT_INT_DISABLE
        value: 0
      - doc: This source can set the interrupt line
        name: ASRC_DATA_OUT_INT_ENABLE
        value: 1
      - doc: This source can not set an interrupt
        name: ASRC_DATA_IN_INT_DISABLE
        value: 0
      - doc: This source can set the interrupt line
        name: ASRC_DATA_IN_INT_ENABLE
        value: 1
      - doc: Low Delay filter
        name: ASRC_LOW_DELAY
        value: 0
      - doc: Wide band response filter
        name: ASRC_WIDE_BAND
        value: 1
      - doc: Interpolation mode
        name: ASRC_INT_MODE
        value: 0
      - doc: Decimation mode 1
        name: ASRC_DEC_MODE1
        value: 1
      - doc: Decimation mode 2
        name: ASRC_DEC_MODE2
        value: 2
      - doc: Decimation mode 3
        name: ASRC_DEC_MODE3
        value: 3
      - doc: The re-sampler is disabled
        name: ASRC_DISABLED
        value: 0
      - doc: The re-sampler is enabled
        name: ASRC_ENABLED
        value: 1
      - doc: Reset ASRC
        name: ASRC_RESET
        value: 1
      - doc: Disable the re-sampler
        name: ASRC_DISABLE
        value: 1
      - doc: Enable the re-sampler block
        name: ASRC_ENABLE
        value: 1
      - doc: The ASRC is idle
        name: ASRC_IDLE
        value: 0
      - doc: The ASRC is busy processing a sample
        name: ASRC_BUSY
        value: 1
      - doc: The ASRC_OUT register is idle
        name: ASRC_OUT_IDLE
        value: 0
      - doc: The ASRC_OUT register is ready to be read
        name: ASRC_OUT_RDY
        value: 1
      - doc: The ASRC_IN register is idle
        name: ASRC_IN_IDLE
        value: 0
      - doc: The ASRC_IN register is requesting an input
        name: ASRC_IN_RDY
        value: 1
      - doc: This source has not set an interrupt
        name: ASRC_UPDATE_ERR_INT_IDLE
        value: 0
      - doc: The internal states or configuration updated while the accelerator is
          busy
        name: ASRC_UPDATE_ERR_INT_PENDING
        value: 1
      - doc: This source has not set an interrupt
        name: ASRC_IN_ERR_INT_IDLE
        value: 0
      - doc: The ASRC input interface register overwritten before the accelerator
          finished its processing
        name: ASRC_IN_ERR_INT_PENDING
        value: 1
      - doc: Clear the ASRC update error interrupt
        name: ASRC_UPDATE_ERR_CLEAR
        value: 1
      - doc: Clear the ASRC IN error interrupt
        name: ASRC_IN_ERR_CLEAR
        value: 1
      - doc: ASRC revision 2.1
        name: ASRC_MAJOR_REVISION
        value: 2
      - doc: ASRC revision 2.1
        name: ASRC_MINOR_REVISION
        value: 1
    offset: 1073749248
    type: block
  - doc: Neural Network Accelerator
    name: NNA
    node:
    - doc: NNA Configuration Register
      field:
      - defaultVal: 0
        doc: ReLu configuration
        name: RELU_CFG
        offset: '25:23'
        sw_access: rw
      - defaultVal: 0
        doc: Activation function
        name: ACTIVATION_FUNCTION
        offset: '22:21'
        sw_access: rw
      - defaultVal: 0
        doc: Rounding
        name: OUTPUT_ROUNDING
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Output shift
        name: OUTPUT_SHIFT
        offset: '19:15'
        sw_access: rw
      - defaultVal: 0
        doc: Output word size
        name: OUTPUT_BITS
        offset: '14:13'
        sw_access: rw
      - defaultVal: 0
        doc: Bias shift
        name: BIAS_SHIFT
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Bias mode
        name: BIAS_MODE
        offset: '7:6'
        sw_access: rw
      - defaultVal: 0
        doc: Weight compression
        name: WEIGHT_COMPRESSION
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Weight word size
        name: WEIGHT_BITS
        offset: '3:2'
        property:
        - name: u_internal_notes
          value: 4-bit signed value are extended to 8 bits with lookup table
        sw_access: rw
      - defaultVal: 0
        doc: Input word size
        name: INPUT_BITS
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Fixed point or integer multiplier mode
        name: MULT_MODE
        offset: 0
        sw_access: rw
      name: NNA_CFG
      offset: 0
      type: reg
    - doc: NNA Control Register
      field:
      - defaultVal: 0
        doc: Access error flag
        name: ACCESS_ERROR_FLAG
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: NNA saturation 2 flag
        name: SATURATION2_FLAG
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: NNA saturation flag
        name: SATURATION_FLAG
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: The NNA processing state
        name: BUSY
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Write a 1 to reset access error flag
        name: RESET_ACCESS_ERROR_FLAG
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to reset saturation flags
        name: RESET_SATURATION_FLAGS
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to reset NNA
        name: RESET
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to start the NNA
        name: START
        offset: 0
        sw_access: wo
      name: NNA_CTRL
      offset: 4
      type: reg
    - doc: NNA Input Count
      field:
      - defaultVal: 0
        doc: NNA input count (number of elements in input vector)
        name: INPUT_CNT
        offset: '9:0'
        sw_access: rw
      name: NNA_INPUT_CNT
      offset: 8
      type: reg
    - doc: NNA Output Count
      field:
      - defaultVal: 0
        doc: NNA output count (number of output points to be calculated)
        name: OUTPUT_CNT
        offset: '9:0'
        sw_access: rw
      name: NNA_OUTPUT_CNT
      offset: 12
      type: reg
    - doc: NNA Circular Buffer Base Address
      field:
      - defaultVal: 0
        doc: NNA circular buffer base address (byte address in LPDSP32 DM-A)
        name: CIRC_BASE
        offset: '17:0'
        sw_access: rw
      name: NNA_CIRC_BASE
      offset: 16
      type: reg
    - doc: NNA Circular Buffer Size (in input size elements)
      field:
      - defaultVal: 0
        doc: NNA circular buffer size (in input size elements)
        name: CIRC_SIZE
        offset: '9:0'
        sw_access: rw
      name: NNA_CIRC_SIZE
      offset: 20
      type: reg
    - doc: NNA Input Pointer
      field:
      - defaultVal: 0
        doc: NNA input pointer (byte address in LPDSP32 DM-A)
        name: INPUT_PTR
        offset: '17:0'
        sw_access: rw
      name: NNA_INPUT_PTR
      offset: 24
      type: reg
    - doc: NNA Weight Pointer
      field:
      - defaultVal: 0
        doc: NNA weight pointer (byte address in LPDSP32 DM-A)
        name: WEIGHT_PTR
        offset: '17:0'
        sw_access: rw
      name: NNA_WEIGHT_PTR
      offset: 28
      type: reg
    - doc: NNA Bias Pointer
      field:
      - defaultVal: 0
        doc: NNA bias pointer (byte address in LPDSP32 DM-A)
        name: BIAS_PTR
        offset: '17:0'
        sw_access: rw
      name: NNA_BIAS_PTR
      offset: 32
      type: reg
    - doc: NNA Output Pointer
      field:
      - defaultVal: 0
        doc: NNA output pointer (byte address in LPDSP32 DM-A)
        name: OUTPUT_PTR
        offset: '17:0'
        sw_access: rw
      name: NNA_OUTPUT_PTR
      offset: 36
      type: reg
    - doc: NNA Weight Lookup Table Values 0 to 3
      field:
      - defaultVal: 48
        doc: Weight Lookup Table Entry for value 3
        name: LUT_ENTRY_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 32
        doc: Weight Lookup Table Entry for value 2
        name: LUT_ENTRY_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 16
        doc: Weight Lookup Table Entry for value 1
        name: LUT_ENTRY_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Weight Lookup Table Entry for value 0
        name: LUT_ENTRY_0
        offset: '7:0'
        sw_access: rw
      name: NNA_WEIGHT_LUT_0_3
      offset: 40
      type: reg
    - doc: NNA Weight Lookup Table Values 4 to 7
      field:
      - defaultVal: 112
        doc: Weight Lookup Table Entry for value 7
        name: LUT_ENTRY_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 96
        doc: Weight Lookup Table Entry for value 6
        name: LUT_ENTRY_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 80
        doc: Weight Lookup Table Entry for value 5
        name: LUT_ENTRY_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 64
        doc: Weight Lookup Table Entry for value 4
        name: LUT_ENTRY_4
        offset: '7:0'
        sw_access: rw
      name: NNA_WEIGHT_LUT_4_7
      offset: 44
      type: reg
    - doc: NNA Weight Lookup Table Values 8 to 11
      field:
      - defaultVal: 176
        doc: Weight Lookup Table Entry for value 11
        name: LUT_ENTRY_11
        offset: '31:24'
        sw_access: rw
      - defaultVal: 160
        doc: Weight Lookup Table Entry for value 10
        name: LUT_ENTRY_10
        offset: '23:16'
        sw_access: rw
      - defaultVal: 144
        doc: Weight Lookup Table Entry for value 9
        name: LUT_ENTRY_9
        offset: '15:8'
        sw_access: rw
      - defaultVal: 128
        doc: Weight Lookup Table Entry for value 8
        name: LUT_ENTRY_8
        offset: '7:0'
        sw_access: rw
      name: NNA_WEIGHT_LUT_8_11
      offset: 48
      type: reg
    - doc: NNA Weight Lookup Table Values 12 to 15
      field:
      - defaultVal: 240
        doc: Weight Lookup Table Entry for value 15
        name: LUT_ENTRY_15
        offset: '31:24'
        sw_access: rw
      - defaultVal: 224
        doc: Weight Lookup Table Entry for value 14
        name: LUT_ENTRY_14
        offset: '23:16'
        sw_access: rw
      - defaultVal: 208
        doc: Weight Lookup Table Entry for value 13
        name: LUT_ENTRY_13
        offset: '15:8'
        sw_access: rw
      - defaultVal: 192
        doc: Weight Lookup Table Entry for value 12
        name: LUT_ENTRY_12
        offset: '7:0'
        sw_access: rw
      name: NNA_WEIGHT_LUT_12_15
      offset: 52
      type: reg
    - type: define
      values:
      - doc: ReLu is normal (not leaky)
        name: NNA_NORMAL_RELU
        value: 0
      - doc: ReLu is leaky, negative side has 50% amplitude
        name: NNA_LEAKY_RELU_50_PERCENT
        value: 1
      - doc: ReLu is leaky, negative side has 25% amplitude
        name: NNA_LEAKY_RELU_25_PERCENT
        value: 2
      - doc: ReLu is leaky, negative side has 12.5% amplitude
        name: NNA_LEAKY_RELU_12P5_PERCENT
        value: 3
      - doc: ReLu is leaky, negative side has 6.25% amplitude
        name: NNA_LEAKY_RELU_6P25_PERCENT
        value: 4
      - doc: ReLu is leaky, negative side has 3.125% amplitude
        name: NNA_LEAKY_RELU_3P125_PERCENT
        value: 5
      - doc: ReLu is leaky, negative side has 1.5625% amplitude
        name: NNA_LEAKY_RELU_1P5625_PERCENT
        value: 6
      - doc: ReLu is leaky, negative side has 0.78125% amplitude
        name: NNA_LEAKY_RELU_0P78125_PERCENT
        value: 7
      - doc: Linear activation function is used
        name: NNA_LINEAR
        value: 0
      - doc: ReLu activation function is used
        name: NNA_RELU
        value: 1
      - doc: Sigmoid activation function is used
        name: NNA_SIGMOID
        value: 2
      - doc: Tanh activation function is used
        name: NNA_TANH
        value: 3
      - doc: No rounding is used in output generation
        name: NNA_OUTPUT_NO_ROUNDING
        value: 0
      - doc: Rounding is used in output generation
        name: NNA_OUTPUT_ROUNDING
        value: 1
      - doc: Outputs are not shifted
        name: NNA_OUTPUT_NO_SHIFT
        value: 0
      - doc: Outputs are shifted left by 1 bit
        name: NNA_OUTPUT_SHIFT_LEFT_1
        value: 1
      - doc: Outputs are shifted left by 2 bits
        name: NNA_OUTPUT_SHIFT_LEFT_2
        value: 2
      - doc: Outputs are shifted left by 3 bits
        name: NNA_OUTPUT_SHIFT_LEFT_3
        value: 3
      - doc: Outputs are shifted left by 4 bits
        name: NNA_OUTPUT_SHIFT_LEFT_4
        value: 4
      - doc: Outputs are shifted left by 5 bits
        name: NNA_OUTPUT_SHIFT_LEFT_5
        value: 5
      - doc: Outputs are shifted left by 6 bits
        name: NNA_OUTPUT_SHIFT_LEFT_6
        value: 6
      - doc: Outputs are shifted left by 7 bits
        name: NNA_OUTPUT_SHIFT_LEFT_7
        value: 7
      - doc: Outputs are shifted left by 8 bits
        name: NNA_OUTPUT_SHIFT_LEFT_8
        value: 8
      - doc: Outputs are shifted right by 16 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_16
        value: 16
      - doc: Outputs are shifted right by 15 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_15
        value: 17
      - doc: Outputs are shifted right by 14 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_14
        value: 18
      - doc: Outputs are shifted right by 13 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_13
        value: 19
      - doc: Outputs are shifted right by 12 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_12
        value: 20
      - doc: Outputs are shifted right by 11 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_11
        value: 21
      - doc: Outputs are shifted right by 10 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_10
        value: 22
      - doc: Outputs are shifted right by 9 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_9
        value: 23
      - doc: Outputs are shifted right by 8 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_8
        value: 24
      - doc: Outputs are shifted right by 7 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_7
        value: 25
      - doc: Outputs are shifted right by 6 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_6
        value: 26
      - doc: Outputs are shifted right by 5 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_5
        value: 27
      - doc: Outputs are shifted right by 4 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_4
        value: 28
      - doc: Outputs are shifted right by 3 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_3
        value: 29
      - doc: Outputs are shifted right by 2 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_2
        value: 30
      - doc: Outputs are shifted right by 1 bits
        name: NNA_OUTPUT_SHIFT_RIGHT_1
        value: 31
      - doc: Outputs are 8-bit words
        name: NNA_OUTPUT_8_BITS
        value: 0
      - doc: Outputs are 16-bit words
        name: NNA_OUTPUT_16_BITS
        value: 1
      - doc: Outputs are 32-bit words
        name: NNA_OUTPUT_32_BITS
        value: 2
      - doc: Bias is not shifted
        name: NNA_BIAS_NO_SHIFT
        value: 0
      - doc: Bias is shifted left by 1 bit
        name: NNA_BIAS_SHIFT_LEFT_1
        value: 1
      - doc: Bias is shifted left by 2 bits
        name: NNA_BIAS_SHIFT_LEFT_2
        value: 2
      - doc: Bias is shifted left by 3 bits
        name: NNA_BIAS_SHIFT_LEFT_3
        value: 3
      - doc: Bias is shifted left by 4 bits
        name: NNA_BIAS_SHIFT_LEFT_4
        value: 4
      - doc: Bias is shifted left by 5 bits
        name: NNA_BIAS_SHIFT_LEFT_5
        value: 5
      - doc: Bias is shifted left by 6 bits
        name: NNA_BIAS_SHIFT_LEFT_6
        value: 6
      - doc: Bias is shifted left by 7 bits
        name: NNA_BIAS_SHIFT_LEFT_7
        value: 7
      - doc: Bias is shifted left by 8 bits
        name: NNA_BIAS_SHIFT_LEFT_8
        value: 8
      - doc: Bias is shifted left by 9 bits
        name: NNA_BIAS_SHIFT_LEFT_9
        value: 9
      - doc: Bias is shifted left by 10 bits
        name: NNA_BIAS_SHIFT_LEFT_10
        value: 10
      - doc: Bias is shifted left by 11 bits
        name: NNA_BIAS_SHIFT_LEFT_11
        value: 11
      - doc: Bias is shifted left by 12 bits
        name: NNA_BIAS_SHIFT_LEFT_12
        value: 12
      - doc: Bias is shifted left by 13 bits
        name: NNA_BIAS_SHIFT_LEFT_13
        value: 13
      - doc: Bias is shifted left by 14 bits
        name: NNA_BIAS_SHIFT_LEFT_14
        value: 14
      - doc: Bias is shifted left by 15 bits
        name: NNA_BIAS_SHIFT_LEFT_15
        value: 15
      - doc: Bias is shifted left by 16 bits
        name: NNA_BIAS_SHIFT_LEFT_16
        value: 16
      - doc: Bias is shifted left by 17 bits
        name: NNA_BIAS_SHIFT_LEFT_17
        value: 17
      - doc: Bias is shifted left by 18 bits
        name: NNA_BIAS_SHIFT_LEFT_18
        value: 18
      - doc: Bias is shifted left by 19 bits
        name: NNA_BIAS_SHIFT_LEFT_19
        value: 19
      - doc: Bias is shifted left by 20 bits
        name: NNA_BIAS_SHIFT_LEFT_20
        value: 20
      - doc: Bias is shifted left by 21 bits
        name: NNA_BIAS_SHIFT_LEFT_21
        value: 21
      - doc: Bias is shifted left by 22 bits
        name: NNA_BIAS_SHIFT_LEFT_22
        value: 22
      - doc: Bias is shifted left by 23 bits
        name: NNA_BIAS_SHIFT_LEFT_23
        value: 23
      - doc: Bias is shifted left by 24 bits
        name: NNA_BIAS_SHIFT_LEFT_24
        value: 24
      - doc: Bias is shifted left by 25 bits
        name: NNA_BIAS_SHIFT_LEFT_25
        value: 25
      - doc: Bias is shifted left by 26 bits
        name: NNA_BIAS_SHIFT_LEFT_26
        value: 26
      - doc: Bias is shifted left by 27 bits
        name: NNA_BIAS_SHIFT_LEFT_27
        value: 27
      - doc: Bias is shifted left by 28 bits
        name: NNA_BIAS_SHIFT_LEFT_28
        value: 28
      - doc: Bias is shifted left by 29 bits
        name: NNA_BIAS_SHIFT_LEFT_29
        value: 29
      - doc: Bias is shifted left by 30 bits
        name: NNA_BIAS_SHIFT_LEFT_30
        value: 30
      - doc: Bias is shifted left by 31 bits
        name: NNA_BIAS_SHIFT_LEFT_31
        value: 31
      - doc: No bias is used
        name: NNA_BIAS_DISABLED
        value: 0
      - doc: Biases are 8-bit words
        name: NNA_BIAS_8_BITS
        value: 1
      - doc: Biases are 16-bit words
        name: NNA_BIAS_16_BITS
        value: 2
      - doc: Biases are 32-bit words
        name: NNA_BIAS_32_BITS
        value: 3
      - doc: Weight compression disabled
        name: NNA_WEIGHT_COMPRESSION_DISABLED
        value: 0
      - doc: Weight compression enabled. Bytes with value 0 are encoded as a single
          bit '0'. All other bytes are endoded as 9 bits with a bit '1' added on the
          LSB side. An exception is 16-bit weights for which the high byte is encoded
          as a single bit '0' when all its bits are identical to the MSB of the low
          byte.
        name: NNA_WEIGHT_COMPRESSION_ENABLED
        value: 1
      - doc: Weights are 4-bit words (using lookup table)
        name: NNA_WEIGHT_4_BITS
        value: 0
      - doc: Weights are 8-bit words (linear)
        name: NNA_WEIGHT_8_BITS
        value: 2
      - doc: Weights are 16-bit words (linear)
        name: NNA_WEIGHT_16_BITS
        value: 3
      - doc: Inputs are 8-bit words
        name: NNA_INPUT_8_BITS
        value: 0
      - doc: Inputs are 16-bit words
        name: NNA_INPUT_16_BITS
        value: 1
      - doc: Multiplications are performed in integer mode
        name: NNA_INTEGER_MULT
        value: 0
      - doc: Multiplications are performed in fractional mode
        name: NNA_FRACTIONAL_MULT
        value: 1
      - doc: No access error occurred
        name: NNA_NO_ACCESS_ERROR
        value: 0
      - doc: Access error occurred (configuration register write or start command
          while busy)
        name: NNA_ACCESS_ERROR
        value: 1
      - doc: NNA has not saturated with a value at least twice the output range
        name: NNA_SATURATION2_NOT_OCCURED
        value: 0
      - doc: NNA has saturated with a value at least twice the output range
        name: NNA_SATURATION2_OCCURED
        value: 1
      - doc: NNA has not saturated
        name: NNA_SATURATION_NOT_OCCURED
        value: 0
      - doc: NNA has saturated
        name: NNA_SATURATION_OCCURED
        value: 1
      - doc: The NNA is idle
        name: NNA_IDLE
        value: 0
      - doc: The NNA is busy processing
        name: NNA_BUSY
        value: 1
      - doc: Reset access error flag
        name: NNA_RESET_ACCESS_ERROR_FLAG
        value: 1
      - doc: Reset saturation flags
        name: NNA_RESET_SATURATION_FLAGS
        value: 1
      - doc: Stop and reset the NNA
        name: NNA_RESET
        value: 1
      - doc: Start the NNA
        name: NNA_START
        value: 1
    offset: 1073749504
    type: block
  - doc: DMIC Input and Output Driver Configuration and Control
    name: AUDIO
    node:
    - doc: DMIC and OD Configuration Register
      field:
      - defaultVal: 0
        doc: Output driver interpolation configuration
        name: OD_INTERPOLATION
        offset: '25:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Output driver high Fs input configuration
        name: OD_HF_CFG
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: High Fs configuration
        name: HF_CFG
        offset: '22:21'
        sw_access: rw
      - defaultVal: 4
        doc: DMIC input data and OD output data decimation rate (relative to DMICCLK)
        name: DEC_RATE
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable OD_DATA underrun protection (automatically resets OD_DATA/OD_HF_DATA
          if it hasn't been updated during 16 sample periods)
        name: OD_UNDERRUN_PROTECT
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DMA request when a new output driver sample is required
        name: OD_DMA_REQ_EN
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Data alignment in AUDIO_OD_DATA
        name: OD_DATA_ALIGN
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable output driver output
        name: OD_ENABLE
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DMA request when a new DMIC1 sample is ready
        name: DMIC1_DMA_REQ_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Data alignment in AUDIO_DMIC1_DATA
        name: DMIC1_DATA_ALIGN
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable DMIC1 input
        name: DMIC1_ENABLE
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DMA request when a new DMIC0 sample is ready
        name: DMIC0_DMA_REQ_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Data alignment in AUDIO_DMIC0_DATA
        name: DMIC0_DATA_ALIGN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable DMIC0 input
        name: DMIC0_ENABLE
        offset: 0
        sw_access: rw
      name: AUDIO_CFG
      offset: 0
      type: reg
    - doc: DMIC and OD Interrupt Configuration
      field:
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver overrun at
          high Fs
        name: OD_HF_OVERRUN_INT_EN
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver underrun
          at high Fs
        name: OD_HF_UNDERRUN_INT_EN
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver underrun
          at base Fs
        name: OD_UNDERRUN_INT_EN
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new interpolated output driver
          sample is ready at high Fs
        name: OD_HF_RDY_INT_EN
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new output driver sample is required
          at high Fs
        name: OD_HF_REQ_INT_EN
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new output driver sample is required
          at base Fs
        name: OD_REQ_INT_EN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC1 overrun at high Fs
        name: DMIC1_HF_OVERRUN_INT_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC0 overrun at high Fs
        name: DMIC0_HF_OVERRUN_INT_EN
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC1 overrun at base Fs
        name: DMIC1_OVERRUN_INT_EN
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC0 overrun at base Fs
        name: DMIC0_OVERRUN_INT_EN
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC1 sample is ready at high
          Fs
        name: DMIC1_HF_RDY_INT_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC0 sample is ready at high
          Fs
        name: DMIC0_HF_RDY_INT_EN
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC1 sample is ready at base
          Fs
        name: DMIC1_RDY_INT_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC0 sample is ready at base
          Fs
        name: DMIC0_RDY_INT_EN
        offset: 0
        sw_access: rw
      name: AUDIO_INT_CFG
      offset: 4
      type: reg
    - doc: DMIC and OD DSP Interrupt Configuration
      field:
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver overrun at
          high Fs
        name: OD_HF_OVERRUN_INT_EN
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver underrun
          at high Fs
        name: OD_HF_UNDERRUN_INT_EN
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of an output driver underrun
          at base Fs
        name: OD_UNDERRUN_INT_EN
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new interpolated output driver
          sample is ready at high Fs
        name: OD_HF_RDY_INT_EN
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new output driver sample is required
          at high Fs
        name: OD_HF_REQ_INT_EN
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new output driver sample is required
          at base Fs
        name: OD_REQ_INT_EN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC1 overrun at high Fs
        name: DMIC1_HF_OVERRUN_INT_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC0 overrun at high Fs
        name: DMIC0_HF_OVERRUN_INT_EN
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC1 overrun at base Fs
        name: DMIC1_OVERRUN_INT_EN
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation in case of a DMIC0 overrun at base Fs
        name: DMIC0_OVERRUN_INT_EN
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC1 sample is ready at high
          Fs
        name: DMIC1_HF_RDY_INT_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC0 sample is ready at high
          Fs
        name: DMIC0_HF_RDY_INT_EN
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC1 sample is ready at base
          Fs
        name: DMIC1_RDY_INT_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new DMIC0 sample is ready at base
          Fs
        name: DMIC0_RDY_INT_EN
        offset: 0
        sw_access: rw
      name: AUDIO_DSP_INT_CFG%d
      offset: 8
      property:
      - name: count
        value: 2
      type: reg
    - doc: DMIC and OD Status Register
      field:
      - defaultVal: 0
        doc: Flag indicating OD is enabled
        name: OD_ENABLED_FLAG
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Clear OUTPUT_LIMITER_FLAG bit
        name: OUTPUT_LIMITER_FLAG_CLEAR
        offset: 29
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating that the audio output signal has been limited
        name: OUTPUT_LIMITER_FLAG
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Reset the output driver overrun at high Fs detection sticky bit
        name: OD_HF_OVERRUN_FLAG_CLEAR
        offset: 26
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of an output driver overrun at high
          Fs
        name: OD_HF_OVERRUN_FLAG
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating that a new interpolated output driver sample is ready
          at high Fs
        name: OD_INT_HF_DATA_RDY_FLAG
        offset: 24
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_OD_INT_HF_DATA is read.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the output driver underrun at high Fs detection sticky bit
        name: OD_HF_UNDERRUN_FLAG_CLEAR
        offset: 22
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of an output driver underrun at high
          Fs
        name: OD_HF_UNDERRUN_FLAG
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating that a new output driver sample is required at high Fs
        name: OD_HF_DATA_REQ_FLAG
        offset: 20
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_OD_HF_DATA is written.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the output driver underrun at base Fs detection sticky bit
        name: OD_UNDERRUN_FLAG_CLEAR
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of an output driver underrun at base
          Fs
        name: OD_UNDERRUN_FLAG
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating that a new output driver sample is required at base Fs
        name: OD_DATA_REQ_FLAG
        offset: 16
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_OD_DATA is written.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the DMIC1 overrun at high Fs detection sticky bit
        name: DMIC1_HF_OVERRUN_FLAG_CLEAR
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of a DMIC1 overrun at high Fs
        name: DMIC1_HF_OVERRUN_FLAG
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating the availability of a new DMIC1 sample at high Fs
        name: DMIC1_HF_DATA_RDY_FLAG
        offset: 12
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_DMIC1_HF_DATA or AUDIO_DMIC_HF_DATA
            is read.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the DMIC1 overrun at base Fs detection sticky bit
        name: DMIC1_OVERRUN_FLAG_CLEAR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of a DMIC1 overrun at base Fs
        name: DMIC1_OVERRUN_FLAG
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating the availability of a new DMIC1 sample at base Fs
        name: DMIC1_DATA_RDY_FLAG
        offset: 8
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_DMIC1_DATA or AUDIO_DMIC_DATA
            is read.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the DMIC0 overrun at high Fs detection sticky bit
        name: DMIC0_HF_OVERRUN_FLAG_CLEAR
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of a DMIC0 overrun at high Fs
        name: DMIC0_HF_OVERRUN_FLAG
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating the availability of a new DMIC0 sample at high Fs
        name: DMIC0_HF_DATA_RDY_FLAG
        offset: 4
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_DMIC0_HF_DATA or AUDIO_DMIC_HF_DATA
            is read.
        sw_access: ro
      - defaultVal: 0
        doc: Reset the DMIC0 overrun at base Fs detection sticky bit
        name: DMIC0_OVERRUN_FLAG_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Sticky bit indicating the detection of a DMIC0 overrun at base Fs
        name: DMIC0_OVERRUN_FLAG
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Flag indicating the availability of a new DMIC0 sample at base Fs
        name: DMIC0_DATA_RDY_FLAG
        offset: 0
        property:
        - name: u_internal_notes
          value: The bit is automatically reset when AUDIO_DMIC0_DATA or AUDIO_DMIC_DATA
            is read.
        sw_access: ro
      name: AUDIO_STATUS
      offset: 16
      type: reg
    - doc: DMIC Configuration Register
      field:
      - defaultVal: 0
        doc: DMIC1 fractional delay (each step represents a DMIC clock cycle)
        name: DMIC1_FRAC_DELAY
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: DMIC1 delay (0 to 1.875 samples in steps of 0.125 samples)
        name: DMIC1_DELAY
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: DMIC1 DC removal filter enable and cut-off frequency
        name: DMIC1_DCRM
        offset: '14:12'
        sw_access: rw
      - defaultVal: 0
        doc: DMIC0 DC removal filter enable and cut-off frequency
        name: DMIC0_DCRM
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: DMIC1 input clock edge
        name: DMIC1_CLK_EDGE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: DMIC0 input clock edge
        name: DMIC0_CLK_EDGE
        offset: 0
        sw_access: rw
      name: AUDIO_DMIC_CFG
      offset: 20
      type: reg
    - doc: DMIC0 Gain Configuration Register
      field:
      - defaultVal: 2048
        doc: DMIC calibration gain (unsigned value from 0 to +2)
        name: GAIN
        offset: '11:0'
        sw_access: rw
      name: AUDIO_DMIC0_GAIN
      offset: 24
      type: reg
    - doc: DMIC1 Gain Configuration Register
      field:
      - defaultVal: 2048
        doc: DMIC calibration gain (unsigned value from 0 to +2)
        name: GAIN
        offset: '11:0'
        sw_access: rw
      name: AUDIO_DMIC1_GAIN
      offset: 28
      type: reg
    - doc: DMIC0 and DMIC1 Data Register at Base Fs
      field:
      - defaultVal: 0
        doc: DMIC1 input data (16-bit)
        name: DMIC1_DATA
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: DMIC0 input data (16-bit)
        name: DMIC0_DATA
        offset: '15:0'
        sw_access: ro
      name: AUDIO_DMIC_DATA
      offset: 32
      type: reg
    - doc: DMIC0 Data Register at Base Fs
      field:
      - defaultVal: 0
        doc: DMIC0 input data (LSB or MSB aligned according to AUDIO_CFG; data is
          sign extended from 16-bit to 32-bit when read in LSB aligned mode or zero
          padded when read in MSB aligned mode)
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: AUDIO_DMIC0_DATA
      offset: 40
      type: reg
    - doc: DMIC1 Data Register at Base Fs
      field:
      - defaultVal: 0
        doc: DMIC1 input data (LSB or MSB aligned according to AUDIO_CFG; data is
          sign extended from 16-bit to 32-bit when read in LSB aligned mode or zero
          padded when read in MSB aligned mode)
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: AUDIO_DMIC1_DATA
      offset: 44
      type: reg
    - doc: DMIC0 Data Register at High Fs
      field:
      - defaultVal: 0
        doc: DMIC0 input data (MSB aligned; data is zero padded when read)
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: AUDIO_DMIC0_HF_DATA
      offset: 48
      type: reg
    - doc: DMIC1 Data Register at High Fs
      field:
      - defaultVal: 0
        doc: DMIC1 input data (MSB aligned; data is zero padded when read)
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: AUDIO_DMIC1_HF_DATA
      offset: 52
      type: reg
    - doc: Output Driver Gain Configuration Register
      field:
      - defaultVal: 2048
        doc: Output driver calibration gain (unsigned value from 0 to +2)
        name: GAIN
        offset: '11:0'
        sw_access: rw
      name: AUDIO_OD_GAIN
      offset: 56
      type: reg
    - doc: Audio output limiter at SDM input
      field:
      - defaultVal: 0
        doc: Limit of the audio output signal at SDM input
        name: OUTPUT_LIMITER
        offset: '15:0'
        sw_access: rw
      name: AUDIO_OUTPUT_LIMITER
      offset: 60
      type: reg
    - doc: Output Driver Data Register at Base Fs
      field:
      - defaultVal: 0
        doc: OD output data (LSB or MSB aligned according to OD_CFG; data is sign
          extended from 16-bit to 32-bit when read in LSB aligned mode or zero padded
          in MSB aligned mode)
        hw_access: wo
        name: DATA_RD
        offset: '31:0'
        property:
        - name: rwpair
          value: DATA
        sw_access: ro
      - defaultVal: 0
        doc: OD output data (LSB or MSB aligned according to AUDIO_CFG; data is truncated
          to 16 bits when written in LSB aligned mode or rounded symmetrically with
          saturation when written in MSB aligned mode)
        hw_access: ro
        name: DATA
        offset: '31:0'
        sw_access: wo
      name: AUDIO_OD_DATA
      offset: 64
      type: reg
    - doc: Output Driver Data Register at High Fs
      field:
      - defaultVal: 0
        doc: OD output data (MSB aligned; data is zero padded)
        hw_access: wo
        name: DATA_RD
        offset: '31:0'
        property:
        - name: rwpair
          value: DATA
        sw_access: ro
      - defaultVal: 0
        doc: OD output data (MSB aligned; data is rounded symmetrically with saturation
          when written in MSB aligned mode)
        hw_access: ro
        name: DATA
        offset: '31:0'
        sw_access: wo
      name: AUDIO_OD_HF_DATA
      offset: 68
      type: reg
    - doc: Output Driver Interpolated Data Register at High Fs
      field:
      - defaultVal: 0
        doc: OD interpolated data (MSB aligned; data is zero padded)
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: AUDIO_OD_INT_HF_DATA
      offset: 72
      type: reg
    - doc: Output Driver Sigma-delta Modulator Configuration Register
      field:
      - defaultVal: 0
        doc: Quantizer level for 3-level output
        name: QUANT_LEVEL
        offset: '19:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Delayed disable for SDM stabilization
        name: DELAYED_DISABLE
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Output driver automatic mute after 1023 samples of silence
        name: AUTO_MUTE_DISABLE
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configure the active clock edge (generation of signals relative to capture
          in analog) for RCVR0 when using SDMCLK
        name: OD_CLK_EDGE_GENERATION
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Configure the active clock edge (capture in analog) for RCVR0
        name: OD_CLK_EDGE_CAPTURE
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Toggle optimization mode
        name: TOGGLE_OPT
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Activation of three level output
        name: TRI_STATE
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Ratio between main and second SDM clock
        name: SDM_CLK_RATIO
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Activation of extended output modulation mode 0
        name: XSDM0
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Activation of extended output modulation mode 1
        name: XSDM1
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Return-to-zero (01 -> 00)
        name: RTZ
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Test mode
        name: TFM
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Order of the sigma-delta modulator
        name: SD_ORDER
        offset: '2:1'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Delay on the RCVR
        name: OD_DELAY
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: AUDIO_SDM_CFG
      offset: 76
      type: reg
    - doc: Output Driver Sigma-delta Modulator Offset Register
      field:
      - defaultVal: 0
        doc: Sweep speed of offset
        name: OFFSET_SWEEP
        offset: '26:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Offset added at SDM input
        name: OFFSET
        offset: '23:3'
        sw_access: rw
      - defaultVal: 0
        doc: Small offset added at SDM input
        name: S_OFFSET
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: AUDIO_SDM_OFFSET_CTRL
      offset: 80
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: SDM feed-back configuration
      field:
      - defaultVal: 6
        doc: Feedback factor from 2nd to 1st integrator
        name: FB_FACT1
        offset: '7:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 6
        doc: Feedback factor from 4th to 3rd integrator
        name: FB_FACT2
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: AUDIO_SDM_FB_CTRL
      offset: 84
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: DC remove filters configuration
      field:
      - defaultVal: 1
        doc: DC remove cut-off fine trimming
        name: DCRM_CUT_OFF_FINE
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: DC remove silence detection
        name: DCRM_SILENCE_DET
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: DC remove randomization
        name: DCRM_RAND
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 15
        doc: DCRM cut-off frequency (fcut = fSDMCLK * 2^(DCRM_CUT_OFF/2 -22.65))
        name: DCRM_CUT_OFF
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: DC remove enable
        name: DCRM_ENABLE
        offset: 7
        sw_access: rw
      - defaultVal: 24
        doc: Input DCRM cut-off frequency (fcut = fSDMCLK / 2^(IDCRM_CUT_OFF/2 +2.15))
        name: IDCRM_CUT_OFF
        offset: '6:1'
        sw_access: rw
      - defaultVal: 1
        doc: Input DCRM enable
        name: IDCRM_ENABLE
        offset: 0
        sw_access: rw
      name: AUDIO_SDM_DCRM_CTRL
      offset: 88
      type: reg
    - doc: SDM dither control
      field:
      - defaultVal: 0
        doc: Integrator attenuation (tends to 0)
        name: SDM_ATTN
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Dither noise shaping order
        name: DITHER_SHAPE
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 15
        doc: Dither amplitude
        name: DITHER_AMP
        offset: '11:7'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Input dither amplitude
        name: IDITHER_AMP
        offset: '6:2'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Input dither enable
        name: IDITHER_ENABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: AUDIO_SDM_DITHER_CTRL
      offset: 92
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Audio output test configuration at SDM output
      field:
      - defaultVal: 0
        doc: Single ended mode
        name: SINGLE_ENDED
        offset: '5:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Test mode enable
        name: TEST_ENABLE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Test state for postive audio output
        name: POS_STATE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Test state for negative audio output
        name: NEG_STATE
        offset: 0
        sw_access: rw
      name: AUDIO_OUTPUT_TEST
      offset: 96
      type: reg
    - doc: DSP debug port temporary register
      field:
      - defaultVal: 0
        doc: DSP debug temporary register
        name: DATA
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: AUDIO_DSP_DEBUG_TMP
      offset: 252
      property:
      - name: reg_prot
        value: priv
      type: reg
    - type: define
      values:
      - doc: OD input signal is interpolated to 8x base Fs
        name: OD_INTERPOLATION_8X
        private_val: true
        value: 0
      - doc: OD input signal is interpolated to 4x base Fs
        name: OD_INTERPOLATION_4X
        private_val: true
        value: 1
      - doc: OD input signal is interpolated to 2x base Fs
        name: OD_INTERPOLATION_2X
        private_val: true
        value: 2
      - doc: OD input signal is not interpolated
        name: OD_INTERPOLATION_NONE
        private_val: true
        value: 3
      - doc: OD high Fs input replaces the interpolatd high Fs signal
        name: OD_HF_REPLACE
        value: 0
      - doc: OD high Fs input is added to the interpolated base Fs signal
        name: OD_HF_ADD
        value: 1
      - doc: High Fs disabled
        name: DMIC_OD_HF_DISABLED
        value: 0
      - doc: High Fs is 2x base Fs
        name: DMIC_OD_HF_2X_BASE
        value: 1
      - doc: High Fs is 4x base Fs
        name: DMIC_OD_HF_4X_BASE
        value: 2
      - doc: High Fs is 8x base Fs
        name: DMIC_OD_HF_8X_BASE
        value: 3
      - doc: Decimate the DMIC input data by 32
        name: DMIC_DECIMATE_BY_32
        value: 0
      - doc: Decimate the DMIC input data by 40
        name: DMIC_DECIMATE_BY_40
        value: 1
      - doc: Decimate the DMIC input data by 48
        name: DMIC_DECIMATE_BY_48
        value: 2
      - doc: Decimate the DMIC input data by 56
        name: DMIC_DECIMATE_BY_56
        value: 3
      - doc: Decimate the DMIC input data by 64
        name: DMIC_DECIMATE_BY_64
        value: 4
      - doc: Decimate the DMIC input data by 72
        name: DMIC_DECIMATE_BY_72
        value: 5
      - doc: Decimate the DMIC input data by 80
        name: DMIC_DECIMATE_BY_80
        value: 6
      - doc: Decimate the DMIC input data by 128
        name: DMIC_DECIMATE_BY_128
        value: 12
      - doc: Decimate the DMIC input data by 136
        name: DMIC_DECIMATE_BY_136
        value: 13
      - doc: Decimate the DMIC input data by 160
        name: DMIC_DECIMATE_BY_160
        value: 16
      - doc: Decimate the DMIC input data by 240
        name: DMIC_DECIMATE_BY_240
        value: 26
      - doc: Decimate the DMIC input data by 256
        name: DMIC_DECIMATE_BY_256
        value: 28
      - doc: Decimate the DMIC input data by 280
        name: DMIC_DECIMATE_BY_280
        value: 31
      - doc: OD_DATA underrun protection disabled
        name: OD_UNDERRUN_PROTECT_DISABLE
        value: 0
      - doc: OD_DATA underrun protection enabled
        name: OD_UNDERRUN_PROTECT_ENABLE
        value: 1
      - doc: Disable the DMA request when a new OD sample is required
        name: OD_DMA_REQ_DISABLE
        value: 0
      - doc: Enable the DMA request when a new OD sample is required
        name: OD_DMA_REQ_ENABLE
        value: 1
      - doc: OD_DATA is 16-bit LSB aligned
        name: OD_DATA_LSB_ALIGNED
        value: 0
      - doc: OD_DATA is 24-bit MSB aligned
        name: OD_DATA_MSB_ALIGNED
        value: 1
      - doc: Disable the OD output
        name: OD_DISABLE
        value: 0
      - doc: Enable the OD output
        name: OD_ENABLE
        value: 1
      - doc: Disable the DMA request when a new DMIC1 sample is ready
        name: DMIC1_DMA_REQ_DISABLE
        value: 0
      - doc: Enable the DMA request when a new DMIC1 sample is ready
        name: DMIC1_DMA_REQ_ENABLE
        value: 1
      - doc: DMIC1_DATA is 16-bit LSB aligned
        name: DMIC1_DATA_LSB_ALIGNED
        value: 0
      - doc: DMIC1_DATA is 24-bit MSB aligned
        name: DMIC1_DATA_MSB_ALIGNED
        value: 1
      - doc: Disable the DMIC1 input
        name: DMIC1_DISABLE
        value: 0
      - doc: Enable the DMIC1 input
        name: DMIC1_ENABLE
        value: 1
      - doc: Disable the DMA request when a new DMIC0 sample is ready
        name: DMIC0_DMA_REQ_DISABLE
        value: 0
      - doc: Enable the DMA request when a new DMIC0 sample is ready
        name: DMIC0_DMA_REQ_ENABLE
        value: 1
      - doc: DMIC0_DATA is 16-bit LSB aligned
        name: DMIC0_DATA_LSB_ALIGNED
        value: 0
      - doc: DMIC0_DATA is 24-bit MSB aligned
        name: DMIC0_DATA_MSB_ALIGNED
        value: 1
      - doc: Disable the DMIC0 input
        name: DMIC0_DISABLE
        value: 0
      - doc: Enable the DMIC0 input
        name: DMIC0_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the OD overrun at high Fs flag
          gets set
        name: OD_HF_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the OD overrun at high Fs flag gets
          set
        name: OD_HF_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the OD underrun at high Fs flag
          gets set
        name: OD_HF_UNDERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the OD underrun at high Fs flag
          gets set
        name: OD_HF_UNDERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the OD underrun at base Fs flag
          gets set
        name: OD_UNDERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the OD underrun at base Fs flag
          gets set
        name: OD_UNDERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new OD sample is ready at high
          Fs
        name: OD_HF_RDY_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new OD sample is ready at high
          Fs
        name: OD_HF_RDY_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new OD sample is required at
          high Fs
        name: OD_HF_REQ_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new OD sample is required at high
          Fs
        name: OD_HF_REQ_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new OD sample is required at
          base Fs
        name: OD_REQ_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new OD sample is required at base
          Fs
        name: OD_REQ_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the DMIC1 overrun at high Fs flag
          gets set
        name: DMIC1_HF_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the DMIC1 overrun at high Fs flag
          gets set
        name: DMIC1_HF_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the DMIC0 overrun at high Fs flag
          gets set
        name: DMIC0_HF_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the DMIC0 overrun at high Fs flag
          gets set
        name: DMIC0_HF_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the DMIC1 overrun at base Fs flag
          gets set
        name: DMIC1_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the DMIC1 overrun at base Fs flag
          gets set
        name: DMIC1_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when the DMIC0 overrun at base Fs flag
          gets set
        name: DMIC0_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when the DMIC0 overrun at base Fs flag
          gets set
        name: DMIC0_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new DMIC1 sample is ready at
          high Fs
        name: DMIC1_HF_RDY_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new DMIC1 sample is ready at high
          Fs
        name: DMIC1_HF_RDY_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new DMIC0 sample is ready at
          high Fs
        name: DMIC0_HF_RDY_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new DMIC0 sample is ready at high
          Fs
        name: DMIC0_HF_RDY_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new DMIC1 sample is ready at
          base Fs
        name: DMIC1_RDY_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new DMIC1 sample is ready at base
          Fs
        name: DMIC1_RDY_INT_ENABLE
        value: 1
      - doc: Disable the interrupt generation when a new DMIC0 sample is ready at
          base Fs
        name: DMIC0_RDY_INT_DISABLE
        value: 0
      - doc: Enable the interrupt generation when a new DMIC0 sample is ready at base
          Fs
        name: DMIC0_RDY_INT_ENABLE
        value: 1
      - doc: OD is disabled
        name: OD_DISABLED
        value: 0
      - doc: OD is enabled
        name: OD_ENABLED
        value: 1
      - doc: Clear OUTPUT_LIMITER_FLAG bit
        name: OUTPUT_LIMITER_FLAG_CLEAR
        value: 1
      - doc: Audio output signal has not been limited
        name: OUTPUT_LIMITING_NOT_DETECTED
        value: 0
      - doc: Audio output signal has been limited
        name: OUTPUT_LIMITING_DETECTED
        value: 1
      - doc: Reset the OD overrun at high Fs detection sticky bit
        name: OD_HF_OVERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no OD overrun at high Fs has been detected
        name: OD_HF_OVERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that an OD overrun at high Fs has been detected
        name: OD_HF_OVERRUN_DETECTED
        value: 1
      - doc: Indicates that no new interpolated OD sample is available at high Fs
        name: OD_INT_HF_DATA_NOT_READY
        value: 0
      - doc: Indicates that a new interpolated OD sample is available at high Fs
        name: OD_INT_HF_DATA_READY
        value: 1
      - doc: Reset the OD underrun at high Fs detection sticky bit
        name: OD_HF_UNDERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no OD underrun at high Fs has been detected
        name: OD_HF_UNDERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that an OD underrun at high Fs has been detected
        name: OD_HF_UNDERRUN_DETECTED
        value: 1
      - doc: Indicates that no new OD sample is required at high Fs
        name: OD_HF_DATA_NOT_REQUIRED
        value: 0
      - doc: Indicates that a new OD sample is required at high Fs
        name: OD_HF_DATA_REQUIRED
        value: 1
      - doc: Reset the OD underrun at base Fs detection sticky bit
        name: OD_UNDERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no OD underrun at base Fs has been detected
        name: OD_UNDERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that an OD underrun at base Fs has been detected
        name: OD_UNDERRUN_DETECTED
        value: 1
      - doc: Indicates that no new OD sample is required at base Fs
        name: OD_DATA_NOT_REQUIRED
        value: 0
      - doc: Indicates that a new OD sample is required at base Fs
        name: OD_DATA_REQUIRED
        value: 1
      - doc: Reset the DMIC1 overrun at high Fs detection sticky bit
        name: DMIC1_HF_OVERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no DMIC1 overrun has been detected at high Fs
        name: DMIC1_HF_OVERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that a DMIC1 overrun has been detected at high Fs
        name: DMIC1_HF_OVERRUN_DETECTED
        value: 1
      - doc: Indicates that no new DMIC1 sample is available at high Fs
        name: DMIC1_HF_DATA_NOT_READY
        value: 0
      - doc: Indicates that a new DMIC1 sample is available at high Fs
        name: DMIC1_HF_DATA_READY
        value: 1
      - doc: Reset the DMIC1 overrun at base Fs detection sticky bit
        name: DMIC1_OVERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no DMIC1 overrun has been detected at base Fs
        name: DMIC1_OVERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that a DMIC1 overrun has been detected at base Fs
        name: DMIC1_OVERRUN_DETECTED
        value: 1
      - doc: Indicates that no new DMIC1 sample is available at base Fs
        name: DMIC1_DATA_NOT_READY
        value: 0
      - doc: Indicates that a new DMIC1 sample is available at base Fs
        name: DMIC1_DATA_READY
        value: 1
      - doc: Reset the DMIC0 overrun at high Fs detection sticky bit
        name: DMIC0_HF_OVERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no DMIC0 overrun at high Fs has been detected
        name: DMIC0_HF_OVERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that a DMIC0 overrun at high Fs has been detected
        name: DMIC0_HF_OVERRUN_DETECTED
        value: 1
      - doc: Indicates that no new DMIC0 sample is available at high Fs
        name: DMIC0_HF_DATA_NOT_READY
        value: 0
      - doc: Indicates that a new DMIC0 sample is available at high Fs
        name: DMIC0_HF_DATA_READY
        value: 1
      - doc: Reset the DMIC0 overrun detection sticky bit
        name: DMIC0_OVERRUN_FLAG_CLEAR
        value: 1
      - doc: Indicates that no DMIC0 overrun at base Fs has been detected
        name: DMIC0_OVERRUN_NOT_DETECTED
        value: 0
      - doc: Indicates that a DMIC0 overrun at base Fs has been detected
        name: DMIC0_OVERRUN_DETECTED
        value: 1
      - doc: Indicates that no new DMIC0 sample is available at base Fs
        name: DMIC0_DATA_NOT_READY
        value: 0
      - doc: Indicates that a new DMIC0 sample is available at base Fs
        name: DMIC0_DATA_READY
        value: 1
      - doc: Delay disabled
        name: DMIC1_DELAY_DISABLE
        value: 0
      - doc: Delay of 0.125 samples
        name: DMIC1_DELAY_0P125
        value: 1
      - doc: Delay of 0.25 samples
        name: DMIC1_DELAY_0P25
        value: 2
      - doc: Delay of 0.375 samples
        name: DMIC1_DELAY_0P375
        value: 3
      - doc: Delay of 0.5 samples
        name: DMIC1_DELAY_0P5
        value: 4
      - doc: Delay of 0.625 samples
        name: DMIC1_DELAY_0P625
        value: 5
      - doc: Delay of 0.75 samples
        name: DMIC1_DELAY_0P75
        value: 6
      - doc: Delay of 0.875 samples
        name: DMIC1_DELAY_0P875
        value: 7
      - doc: Delay of 1 sample
        name: DMIC1_DELAY_1P0
        value: 8
      - doc: Delay of 1.125 samples
        name: DMIC1_DELAY_1P125
        value: 9
      - doc: Delay of 1.25 samples
        name: DMIC1_DELAY_1P25
        value: 10
      - doc: Delay of 1.375 samples
        name: DMIC1_DELAY_1P375
        value: 11
      - doc: Delay of 1.5 samples
        name: DMIC1_DELAY_1P5
        value: 12
      - doc: Delay of 1.625 samples
        name: DMIC1_DELAY_1P625
        value: 13
      - doc: Delay of 1.75 samples
        name: DMIC1_DELAY_1P75
        value: 14
      - doc: Delay of 1.875 samples
        name: DMIC1_DELAY_1P875
        value: 15
      - doc: Cut-off frequency is Fs/3200 (5 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_5HZ
        value: 0
      - doc: Cut-off frequency is Fs/1600 (10 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_10HZ
        value: 1
      - doc: Cut-off frequency is Fs/800 (20 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_20HZ
        value: 2
      - doc: Cut-off frequency is Fs/400 (40 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_40HZ
        value: 3
      - doc: Cut-off frequency is Fs/200 (80 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_80HZ
        value: 4
      - doc: Cut-off frequency is Fs/100 (160 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_160HZ
        value: 5
      - doc: Cut-off frequency is Fs/50 (320 Hz at Fs=16 kHz)
        name: DMIC1_DCRM_CUTOFF_320HZ
        value: 6
      - doc: DC removal filter disabled
        name: DMIC1_DCRM_DISABLE
        value: 7
      - doc: Cut-off frequency is Fs/3200 (5 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_5HZ
        value: 0
      - doc: Cut-off frequency is Fs/1600 (10 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_10HZ
        value: 1
      - doc: Cut-off frequency is Fs/800 (20 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_20HZ
        value: 2
      - doc: Cut-off frequency is Fs/400 (40 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_40HZ
        value: 3
      - doc: Cut-off frequency is Fs/200 (80 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_80HZ
        value: 4
      - doc: Cut-off frequency is Fs/100 (160 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_160HZ
        value: 5
      - doc: Cut-off frequency is Fs/50 (320 Hz at Fs=16 kHz)
        name: DMIC0_DCRM_CUTOFF_320HZ
        value: 6
      - doc: DC removal filter disabled
        name: DMIC0_DCRM_DISABLE
        value: 7
      - doc: Sample the DMIC1 input data on the falling DMIC clock
        name: DMIC1_FALLING_EDGE
        value: 0
      - doc: Sample the DMIC1 input data on the rising DMIC clock
        name: DMIC1_RISING_EDGE
        value: 1
      - doc: Sample the DMIC0 input data on the falling DMIC clock
        name: DMIC0_FALLING_EDGE
        value: 0
      - doc: Sample the DMIC0 input data on the rising DMIC clock
        name: DMIC0_RISING_EDGE
        value: 1
      - doc: Nominal gain
        name: DMIC0_NOMINAL_GAIN
        value: 2048
      - doc: Nominal gain
        name: DMIC1_NOMINAL_GAIN
        value: 2048
      - doc: Nominal gain
        name: OD_NOMINAL_GAIN
        value: 2048
      - doc: No output limiter
        name: OUTPUT_LIMITER_OFF
        value: 0
      - doc: Output is clipped at -18 dB
        name: OUTPUT_LIMITER_MINUS_18_DB
        value: 8192
      - doc: Output is clipped at -15 dB
        name: OUTPUT_LIMITER_MINUS_15_DB
        value: 11654
      - doc: Output is clipped at -12 dB
        name: OUTPUT_LIMITER_MINUS_12_DB
        value: 16384
      - doc: Output is clipped at -9 dB
        name: OUTPUT_LIMITER_MINUS_9_DB
        value: 23253
      - doc: Output is clipped at -6 dB
        name: OUTPUT_LIMITER_MINUS_6_DB
        value: 32768
      - doc: Output is clipped at -3 dB
        name: OUTPUT_LIMITER_MINUS_3_DB
        value: 46396
      - doc: Quantization level is 0 (not recommended)
        name: SD_QUANT_LEVEL_0
        private_val: true
        value: 0
      - doc: Quantization level is 5 * 2^26
        name: SD_QUANT_LEVEL_5
        private_val: true
        value: 5
      - doc: Quantization level is 6 * 2^26
        name: SD_QUANT_LEVEL_6
        private_val: true
        value: 6
      - doc: OD disable delayed by 2047 SDM clock cycles
        name: OD_DISABLE_DELAYED
        private_val: true
        value: 0
      - doc: Immediate disable of OD
        name: OD_DISABLE_IMMEDIATE
        private_val: true
        value: 1
      - doc: Output driver is automatically muted when silence is detected
        name: OD_AUTO_MUTE_ENABLE
        private_val: true
        value: 0
      - doc: Output driver remains active even when silence is detected
        name: OD_AUTO_MUTE_DISABLE
        private_val: true
        value: 1
      - doc: Data signals to output drivers toggle on the falling SDMCLK edge when
          SDMCLK is used as clock source (recommended setting)
        name: OD_GEN_FALLING_EDGE
        private_val: true
        value: 0
      - doc: Data signals to output drivers toggle on the rising SDMCLK edge when
          SDMCLK is used as clock source (not recommended)
        name: OD_GEN_RISING_EDGE
        private_val: true
        value: 1
      - doc: Output drivers toggle on the rising SDMCLK edge (recommended setting)
        name: OD_CAPTURE_RISING_EDGE
        private_val: true
        value: 0
      - doc: Output drivers toggle on the falling SDMCLK edge (not recommended)
        name: OD_CAPTURE_FALLING_EDGE
        private_val: true
        value: 1
      - doc: Normal mode
        name: SD_TOGGLE_OPT_DISABLE
        private_val: true
        value: 0
      - doc: Toggling optimization (use "00" instead of "11")
        name: SD_TOGGLE_OPT_ENABLE
        private_val: true
        value: 1
      - doc: Two level output
        name: SD_2_LEVEL
        private_val: true
        value: 0
      - doc: Three level output
        name: SD_3_LEVEL
        private_val: true
        value: 1
      - doc: Clock ratio is 8
        name: SD_CLK_RATIO_8
        private_val: true
        value: 0
      - doc: Clock ratio is 4
        name: SD_CLK_RATIO_4
        private_val: true
        value: 1
      - doc: Extended output modulation mode 0 disabled
        name: XSDM0_DISABLE
        value: 0
      - doc: Extended output modulation mode 0 enabled
        name: XSDM0_ENABLE
        value: 1
      - doc: Extended output modulation mode 1 disabled
        name: XSDM1_DISABLE
        private_val: true
        value: 0
      - doc: Extended output modulation mode 1 enabled
        name: XSDM1_ENABLE
        private_val: true
        value: 1
      - doc: Normal operating mode
        name: SD_RTZ_DISABLE
        private_val: true
        value: 0
      - doc: Return-to-zero mode
        name: SD_RTZ_ENABLE
        private_val: true
        value: 1
      - doc: Normal operating mode
        name: SD_TFM_DISABLE
        private_val: true
        value: 0
      - doc: MASH stage enabled
        name: SD_TFM_ENABLE
        private_val: true
        value: 1
      - doc: 4th order
        name: SD_ORD_4
        private_val: true
        value: 0
      - doc: 3rd order
        name: SD_ORD_3
        private_val: true
        value: 1
      - doc: 2nd order
        name: SD_ORD_2
        private_val: true
        value: 2
      - doc: Two-state output mode
        name: OD_DELAY_DISABLE
        private_val: true
        value: 0
      - doc: Three-state output mode
        name: OD_DELAY_ENABLE
        private_val: true
        value: 1
      - doc: New offset is swept up with 1/16 LSB per SDM_CLK cycle
        name: OFFSET_SWEEP_1_16
        private_val: true
        value: 0
      - doc: New offset is swept up with 1/8 LSB per SDM_CLK cycle
        name: OFFSET_SWEEP_2_16
        private_val: true
        value: 1
      - doc: New offset is swept up with 1/4 LSB per SDM_CLK cycle
        name: OFFSET_SWEEP_4_16
        private_val: true
        value: 2
      - doc: New offset is swept up with 4 LSB per SDM_CLK cycle
        name: OFFSET_SWEEP_64_16
        private_val: true
        value: 6
      - doc: New offset is applied immediately
        name: OFFSET_NO_SWEEP
        private_val: true
        value: 7
      - doc: Offset of -524288 added
        name: OFFSET_M524288
        value: 524288
      - doc: Offset of -1 added
        name: OFFSET_M1
        value: 1048575
      - doc: No offset added
        name: OFFSET_0
        value: 0
      - doc: Offset of 1 added
        name: OFFSET_1
        value: 1
      - doc: Ideal offset for XSDM0 mode
        name: OFFSET_FOR_XSDM0_MODE
        value: 229376
      - doc: Offset of 524287 added
        name: OFFSET_524287
        value: 524287
      - doc: No small offset added
        name: S_OFFSET_NONE
        private_val: true
        value: 0
      - doc: Offset of 1/8 added
        name: S_OFFSET_1_8
        private_val: true
        value: 1
      - doc: Offset of 2/8 added
        name: S_OFFSET_2_8
        private_val: true
        value: 2
      - doc: Offset of 7/8 added
        name: S_OFFSET_7_8
        private_val: true
        value: 7
      - doc: Feedback disabled
        name: SD_FB_FACT1_0
        private_val: true
        value: 0
      - doc: Feedback factor is 2^-7
        name: SD_FB_FACT1_1
        private_val: true
        value: 1
      - doc: Feedback factor is 2^-8
        name: SD_FB_FACT1_2
        private_val: true
        value: 2
      - doc: Feedback factor is 2^-9
        name: SD_FB_FACT1_3
        private_val: true
        value: 3
      - doc: Feedback factor is 2^-12
        name: SD_FB_FACT1_6
        private_val: true
        value: 6
      - doc: Feedback factor is 2^-21
        name: SD_FB_FACT1_15
        private_val: true
        value: 15
      - doc: Feedback disabled
        name: SD_FB_FACT2_0
        private_val: true
        value: 0
      - doc: Feedback disabled
        name: SD_FB_FACT2_1
        private_val: true
        value: 1
      - doc: Feedback factor is 2^-5
        name: SD_FB_FACT2_2
        private_val: true
        value: 2
      - doc: Feedback factor is 1.5 * 2^-5
        name: SD_FB_FACT2_3
        private_val: true
        value: 3
      - doc: Feedback factor is 2^-6
        name: SD_FB_FACT2_4
        private_val: true
        value: 4
      - doc: Feedback factor is 1.5 * 2^-6
        name: SD_FB_FACT2_5
        private_val: true
        value: 5
      - doc: Feedback factor is 2^-7
        name: SD_FB_FACT2_6
        private_val: true
        value: 6
      - doc: Feedback factor is 2^-9
        name: SD_FB_FACT2_10
        private_val: true
        value: 10
      - doc: Feedback factor is 1.5 * 2^-12
        name: SD_FB_FACT2_15
        private_val: true
        value: 15
      - doc: Normal mode
        name: DCRM_NO_FINE
        private_val: true
        value: 0
      - doc: Adding gain 1 to DCRM
        name: DCRM_FINE
        private_val: true
        value: 1
      - doc: Silence detection disabled
        name: DC_SILENCE_DET_DIS
        private_val: true
        value: 0
      - doc: Silence detection enabled
        name: DC_SILENCE_DET_EN
        private_val: true
        value: 1
      - doc: Directly add the DC offset correction
        name: DC_REMOVE_NO_RANDOM
        private_val: true
        value: 0
      - doc: Randomize the DC offset correction
        name: DC_REMOVE_RANDOM
        private_val: true
        value: 1
      - doc: DC remove frequency minimum
        name: DC_REMOVE_FREQ_MIN
        value: 0
      - doc: DC remove frequency = 55Hz @ 2 MHz SDMCLK
        name: DC_REMOVE_FREQ_55HZ
        value: 15
      - doc: DC remove frequency maximum
        name: DC_REMOVE_FREQ_MAX
        value: 31
      - doc: DC not removed from the output
        name: DC_REMOVE_DISABLE
        value: 0
      - doc: DC removed from the output
        name: DC_REMOVE_ENABLE
        value: 1
      - doc: Input DC remove frequency minimum
        name: IDC_REMOVE_FREQ_MIN
        value: 2
      - doc: Input DC remove frequency = 14 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_14HZ
        value: 22
      - doc: Input DC remove frequency = 21 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_21HZ
        value: 23
      - doc: Input DC remove frequency = 28 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_28HZ
        value: 24
      - doc: Input DC remove frequency = 42 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_42HZ
        value: 25
      - doc: Input DC remove frequency = 56 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_56HZ
        value: 26
      - doc: Input DC remove frequency = 84 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_84HZ
        value: 27
      - doc: Input DC remove frequency = 112 Hz @ 2 MHz SDMCLK
        name: IDC_REMOVE_FREQ_112HZ
        value: 28
      - doc: Input DC remove frequency maximum
        name: IDC_REMOVE_FREQ_MAX
        value: 63
      - doc: DC not removed from the input
        name: IDC_REMOVE_DISABLE
        value: 0
      - doc: DC removed from the input
        name: IDC_REMOVE_ENABLE
        value: 1
      - doc: Normal mode
        name: SD_NO_ATTN
        private_val: true
        value: 0
      - doc: Modulator is attenuated
        name: SD_ATTN
        private_val: true
        value: 1
      - doc: No noise shaping
        name: SD_DITH_NO_SHAPE
        private_val: true
        value: 0
      - doc: Second order noise shaping
        name: SD_DITH_SHAPE
        private_val: true
        value: 1
      - doc: Output dithering disabled
        name: SD_DITH_DISABLE
        private_val: true
        value: 0
      - doc: Dither amplitude is 2^29
        name: SD_DITH_AMP_1
        private_val: true
        value: 1
      - doc: Dither amplitude is 2^28
        name: SD_DITH_AMP_2
        private_val: true
        value: 2
      - doc: Dither amplitude is 2^26
        name: SD_DITH_AMP_4
        private_val: true
        value: 4
      - doc: Dither amplitude is 2^15
        name: SD_DITH_AMP_15
        private_val: true
        value: 15
      - doc: Dither amplitude is 2^11 (minimum value)
        name: SD_DITH_AMP_19
        private_val: true
        value: 19
      - doc: Input dither amplitude = 1
        name: SD_IDITH_AMP_0
        private_val: true
        value: 0
      - doc: Input dither amplitude = 2^1
        name: SD_IDITH_AMP_1
        private_val: true
        value: 1
      - doc: Input dither amplitude = 2^2
        name: SD_IDITH_AMP_2
        private_val: true
        value: 2
      - doc: Input dither amplitude = 2^15
        name: SD_IDITH_AMP_15
        private_val: true
        value: 15
      - doc: Input dither amplitude = 2^23 (maximum value)
        name: SD_IDITH_AMP_23
        private_val: true
        value: 23
      - doc: No input dither
        name: SD_IDITH_DISABLE
        private_val: true
        value: 0
      - doc: Input dither enabled
        name: SD_IDITH_ENABLE
        private_val: true
        value: 1
      - doc: Differential operating mode
        name: DIFFERENTIAL_MODE
        private_val: true
        value: 0
      - doc: Only POS output is active
        name: POS_CHANNEL
        private_val: true
        value: 2
      - doc: Only NEG output is active
        name: NEG_CHANNEL
        private_val: true
        value: 3
      - doc: Test mode disabled
        name: AUDIO_OUTPUT_TEST_DISABLE
        value: 0
      - doc: Test mode enabled (on both POS and NEG outputs)
        name: AUDIO_OUTPUT_TEST_ENABLE
        value: 1
      - doc: Drive POS pin low in test mode
        name: AUDIO_OUTPUT_POS_0
        value: 0
      - doc: Drive POS pin high in test mode
        name: AUDIO_OUTPUT_POS_1
        value: 1
      - doc: Drive NEG pin low in test mode
        name: AUDIO_OUTPUT_NEG_0
        value: 0
      - doc: Drive NEG pin high in test mode
        name: AUDIO_OUTPUT_NEG_1
        value: 1
    offset: 1073749760
    type: block
  - doc: ACS
    name: ACS
    node:
    - doc: Bandgap Control register
      field:
      - defaultVal: 0
        doc: Bandgap not ready (only makes sense in test mode)
        name: NOT_READY
        offset: 31
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 15
        doc: 1uA RF current temperature coefficient trimming control
        name: RF_1U_TEMP_COEF_TRIM
        offset: '28:24'
        sw_access: rw
      - defaultVal: 16
        doc: 1uA RF current  trimming (10 nA steps)
        name: RF_1U_ITRIM
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Temperature dependent voltage enable
        name: VTEMP_ENABLE
        offset: 12
        sw_access: rw
      - defaultVal: 7
        doc: Temperature coefficient trimming control
        name: TEMP_COEF_TRIM
        offset: '11:7'
        sw_access: rw
      - defaultVal: 72
        doc: Reference voltage trimming (2 mV steps)
        name: VTRIM
        offset: '6:0'
        sw_access: rw
      name: ACS_BG_CTRL
      offset: 0
      type: reg
    - doc: DC-DC / LDO Supply control register
      field:
      - defaultVal: 0
        doc: VDDA supply not ready (only makes sense in test mode)
        name: VDDA_NOT_READY
        offset: 31
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: VCC supply not ready (only makes sense in test mode)
        name: VCC_NOT_READY
        offset: 30
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 2
        doc: VCC sleep reference trimming
        name: VCC_SLEEP_VTRIM
        offset: '29:28'
        sw_access: rw
      - defaultVal: 1
        doc: Force charge pump clock
        name: CP_CLK_ENABLE
        offset: 24
        sw_access: rw
      - defaultVal: 8
        doc: DC-DC inductor charge current trimming (boost mode, used according to
          SYSCTRL_RF_BOOST_CFG* and SYSCTRL_MRAM_BOOST_CFG)
        name: DCDC_ICH_TRIM_BOOST
        offset: '23:20'
        sw_access: rw
      - defaultVal: 4
        doc: DC-DC inductor charge current trimming (normal mode)
        name: DCDC_ICH_TRIM
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC CCM mode enable
        name: DCDC_CCM_ENABLE
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: DC-DC charge mode control
        name: DCDC_CHARGE_CTRL
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: DC-DC overload charge current trimming
        name: DCDC_OVL_TRIM
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: VDDA supply mode control
        name: VDDA_MODE
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: VCC supply mode control
        name: VCC_MODE
        offset: '9:8'
        sw_access: rw
      - defaultVal: 20
        doc: VCC output voltage trimming configuration in 5 mV steps
        name: VCC_VTRIM
        offset: '5:0'
        sw_access: rw
      name: ACS_DCDC_CTRL
      offset: 4
      type: reg
    - doc: Digital Core Voltage Regulator control register
      field:
      - defaultVal: 0
        doc: Supply not ready (only makes sense in test mode)
        name: NOT_READY
        offset: 28
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Gate clamp disable
        name: GATE_CLAMP_DISABLE
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sleep mode clamp control
        name: SLEEP_CLAMP
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 200
        doc: VDDC standby power mode voltage trimming (from 0.4 V to 0.91 V in 2 mV
          steps)
        name: STANDBY_VTRIM
        offset: '23:16'
        sw_access: rw
      - defaultVal: 200
        doc: VDDC voltage trimming (from 0.4 V to 0.91 V in 2 mV steps)
        name: VTRIM
        offset: '7:0'
        sw_access: rw
      name: ACS_VDDC_CTRL
      offset: 8
      type: reg
    - doc: Memory Voltage Regulator control register
      field:
      - defaultVal: 0
        doc: Supply not ready (only makes sense in test mode)
        name: NOT_READY
        offset: 28
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Low power biasing control
        name: BIAS_CTRL
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sleep mode clamp control
        name: SLEEP_CLAMP
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 200
        doc: VDDM standby power mode voltage trimming (from 0.4 V to 0.91 V in 2 mV
          steps)
        name: STANDBY_VTRIM
        offset: '23:16'
        sw_access: rw
      - defaultVal: 200
        doc: VDDM voltage trimming (from 0.4 V to 0.91 V in 2 mV steps)
        name: VTRIM
        offset: '7:0'
        sw_access: rw
      name: ACS_VDDM_CTRL
      offset: 12
      type: reg
    - doc: VDDRF Supply control register
      field:
      - defaultVal: 0
        doc: VDDRF high impedance control
        name: HIZ
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: VDDRF LDO enable
        name: ENABLE
        offset: 8
        sw_access: rw
      - defaultVal: 20
        doc: VDDRF output voltage trimming configuration in 5 mV steps
        name: VTRIM
        offset: '6:0'
        sw_access: rw
      name: ACS_VDDRF_CTRL
      offset: 16
      type: reg
    - doc: RC Oscillator control register
      field:
      - defaultVal: 0
        doc: RC oscillator frequency indication flag (used by boot ROM through ACS_BOOT_CFG)
        name: FREQ_INDICATION
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: RC oscillator enable
        name: ENABLE
        offset: 15
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: Automatically enabled if used by the ACS power state machine or as
            system clock (disabled if not used)
        sw_access: rw
      - defaultVal: 2
        doc: RC oscillator frequency coarse trimming
        name: FTRIM_COARSE
        offset: '12:8'
        property:
        - name: u_internal_notes
          value: Uncalibrated nominal boot frequency is 6 MHz
        sw_access: rw
      - defaultVal: 128
        doc: RC oscillator frequency fine trimming
        name: FTRIM_FINE
        offset: '7:0'
        sw_access: rw
      name: ACS_RCOSC_CTRL
      offset: 20
      type: reg
    - doc: RC 32 kHz Oscillator control register
      field:
      - defaultVal: 0
        doc: RC 32 KHz oscillator low power enable
        name: LOW_POWER_EN
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: RC 32 KHz oscillator LDO supply switch
        name: LDO_SUPPLY_SW
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: RC 32 KHz oscillator LDO current trimming
        name: LDO_ITRIM
        offset: 10
        sw_access: rw
      - defaultVal: 3
        doc: RC 32 KHz oscillator LDO voltage trimming
        name: LDO_VTRIM
        offset: '9:8'
        sw_access: rw
      - defaultVal: 32
        doc: RC 32 KHz oscillator frequency trimming
        name: FTRIM
        offset: '5:0'
        sw_access: rw
      name: ACS_RC32K_CTRL
      offset: 24
      type: reg
    - doc: XTAL 32 kHz configuration register
      field:
      - defaultVal: 0
        doc: Reset the sticky NOT_READY flag
        name: NOT_READY_FLAG_CLEAR
        offset: 26
        sw_access: wo
      - defaultVal: 1
        doc: XTAL 32 kHz not ready sticky flag
        name: NOT_READY_FLAG
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: XTAL 32 kHz ready status
        name: READY
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: XTAL 32 kHz bypass switch of added XIN serial cap to reduce consumption
        name: XIN_CAP_BYPASS_EN
        offset: 18
        sw_access: rw
      - defaultVal: 1
        doc: XTAL 32 kHz amplitude control (regulation) enable
        name: AMPL_CTRL_ENABLE
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: XTAL 32 kHz bypass the ready detector
        name: FORCE_READY
        offset: 16
        sw_access: rw
      - defaultVal: 22
        doc: XTAL 32 kHz load capacitance configuration
        name: CLOAD_TRIM
        offset: '13:8'
        sw_access: rw
      - defaultVal: 7
        doc: XTAL 32 kHz current trimming
        name: ITRIM
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: XTAL 32 kHz current boosting (4x)
        name: IBOOST
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: XTAL 32 kHz oscillator enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: ACS_XTAL32K_CTRL
      offset: 28
      type: reg
    - doc: RTC Configuration Register
      field:
      - defaultVal: 0
        doc: Select the RTC clock event source
        name: RTC_CLOCK_SRC
        offset: '6:4'
        sw_access: rw
      - defaultVal: 0
        doc: Select the RTC clock source
        name: CLK_SRC_SEL
        offset: '2:0'
        sw_access: rw
      name: ACS_RTC_CFG
      offset: 32
      type: reg
    - doc: RTC Control Register
      field:
      - defaultVal: 0
        doc: Status of the RTC clock event enable
        name: ENABLE_CLOCK_EVENT_STATUS
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Status of the RTC alarm event enable
        name: ENABLE_ALARM_EVENT_STATUS
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Status of the RTC enable
        name: ENABLE_STATUS
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Disable RTC clock event and its interrupt
        name: DISABLE_CLOCK_EVENT
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Enable RTC clock event and its interrupt
        name: ENABLE_CLOCK_EVENT
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Disable RTC alarm event and its interrupt
        name: DISABLE_ALARM_EVENT
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Enable RTC alarm event and its interrupt
        name: ENABLE_ALARM_EVENT
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Disable RTC
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable RTC
        name: ENABLE
        offset: 0
        sw_access: wo
      name: ACS_RTC_CTRL
      offset: 36
      type: reg
    - doc: RTC Counter Threshold
      field:
      - defaultVal: 4294967295
        doc: Compare value for the RTC counter
        name: THRESHOLD
        offset: '31:0'
        sw_access: rw
      name: ACS_RTC_COUNT_THRES
      offset: 40
      type: reg
    - doc: RTC Counter Current Value
      field:
      - defaultVal: 0
        doc: RTC timer current value
        name: VALUE
        offset: '31:0'
        sw_access: ro
      name: ACS_RTC_COUNT
      offset: 44
      type: reg
    - doc: RTC Counter Current Value in seconds
      field:
      - defaultVal: 0
        doc: RTC timer current value in seconds
        name: VALUE
        offset: '16:0'
        sw_access: ro
      name: ACS_RTC_SECONDS
      offset: 48
      type: reg
    - doc: Load RTC Counter Current Value
      field:
      - defaultVal: 0
        doc: Load the RTC timer current value
        name: VALUE
        offset: '31:0'
        sw_access: wo
      name: ACS_RTC_COUNT_LOAD
      offset: 52
      type: reg
    - doc: Baseband timer control register
      field:
      - defaultVal: 0
        doc: Synchronized nReset signal for the baseband timer (synchronized on BB
          timer clock)
        name: BB_TIMER_NRESET_SYNC
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: nReset signal for the baseband timer
        name: BB_TIMER_NRESET
        offset: 0
        sw_access: rw
      name: ACS_BB_TIMER_CTRL
      offset: 56
      type: reg
    - doc: Clock detector configuration register
      field:
      - defaultVal: 0
        doc: Clock present flag
        name: CLOCK_PRESENT
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clock detector reset enable
        name: RESET_ENABLE
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Clock detector enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: ACS_CLK_DET_CTRL
      offset: 60
      type: reg
    - doc: Power Modes Control Register
      field:
      - defaultVal: 0
        doc: 32-bit key to enter STANDBY or SLEEP power mode. This register must be
          written using a 32-bit access.
        name: POWER_MODE
        offset: '31:0'
        sw_access: wo
      name: ACS_PWR_MODES_CTRL
      offset: 64
      type: reg
    - doc: Sleep power mode configuration
      field:
      - defaultVal: 15
        doc: RAM source bias trimming in sleep power mode
        name: RAM_BTRIM
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Number of charge pump pulses for pad supply for each rising edge output
          while in sleep mode
        name: PAD_CP_PULSES
        offset: 20
        sw_access: rw
      - defaultVal: 3
        doc: VDDMRET retention regulator voltage trimming
        name: VDDMRET_VTRIM
        offset: '19:18'
        sw_access: rw
      - defaultVal: 3
        doc: VDDM_AO regulator voltage trimming
        name: VDDM_AO_VTRIM
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pad retention mode enable (active in all power modes)
        name: PADS_RETENTION_EN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: VDDMRET_C2 retention regulator (for all other RAM instances) enable
        name: VDDMRET_C2_ENABLE
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: VDDMRET_C1 retention regulator (for BB DRAM[0:2]) enable
        name: VDDMRET_C1_ENABLE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: VDDMRET_C0 retention regulator (for CSS DRAM[0:1]) enable
        name: VDDMRET_C0_ENABLE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Keep Bandgap enabled during sleep
        name: BG_ENABLE
        offset: 0
        sw_access: rw
      name: ACS_SLEEP_MODE_CFG
      offset: 68
      type: reg
    - doc: Wake-up Control / Status Register
      field:
      - defaultVal: 0
        doc: DCDC overload wake-up
        hw_access: wo
        name: DCDC_OVERLOAD_WAKEUP
        offset: 8
        property:
        - name: rwpair
          value: DCDC_OVERLOAD_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: DCDC overload wake-up clear
        hw_access: ro
        name: DCDC_OVERLOAD_WAKEUP_CLEAR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: RTC overflow wake-up
        hw_access: wo
        name: RTC_OVERFLOW_WAKEUP
        offset: 7
        property:
        - name: rwpair
          value: RTC_OVERFLOW_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: RTC overflow wake-up clear
        hw_access: ro
        name: RTC_OVERFLOW_WAKEUP_CLEAR
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: RTC clock wake-up
        hw_access: wo
        name: RTC_CLOCK_WAKEUP
        offset: 6
        property:
        - name: rwpair
          value: RTC_CLOCK_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: RTC clock wake-up clear
        hw_access: ro
        name: RTC_CLOCK_WAKEUP_CLEAR
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: RTC alarm wake-up
        hw_access: wo
        name: RTC_ALARM_WAKEUP
        offset: 5
        property:
        - name: rwpair
          value: RTC_ALARM_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: RTC alarm wake-up clear
        hw_access: ro
        name: RTC_ALARM_WAKEUP_CLEAR
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Baseband low power timer wake-up
        hw_access: wo
        name: BB_TIMER_WAKEUP
        offset: 4
        property:
        - name: rwpair
          value: BB_TIMER_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: Baseband low power timer wake-up clear
        hw_access: ro
        name: BB_TIMER_WAKEUP_CLEAR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: GPIO3 wake-up
        hw_access: wo
        name: GPIO3_WAKEUP
        offset: 3
        property:
        - name: rwpair
          value: GPIO3_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: GPIO3 wake-up clear
        hw_access: ro
        name: GPIO3_WAKEUP_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: GPIO2 wake-up
        hw_access: wo
        name: GPIO2_WAKEUP
        offset: 2
        property:
        - name: rwpair
          value: GPIO2_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: GPIO2 wake-up clear
        hw_access: ro
        name: GPIO2_WAKEUP_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: GPIO1 wake-up
        hw_access: wo
        name: GPIO1_WAKEUP
        offset: 1
        property:
        - name: rwpair
          value: GPIO1_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: GPIO1 wake-up clear
        hw_access: ro
        name: GPIO1_WAKEUP_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: GPIO0 wake-up
        hw_access: wo
        name: GPIO0_WAKEUP
        offset: 0
        property:
        - name: rwpair
          value: GPIO0_WAKEUP_CLEAR
        sw_access: ro
      - defaultVal: 0
        doc: GPIO0 wake-up clear
        hw_access: ro
        name: GPIO0_WAKEUP_CLEAR
        offset: 0
        sw_access: wo
      name: ACS_WAKEUP_CTRL
      offset: 72
      type: reg
    - doc: Wakeup Configuration Register
      field:
      - defaultVal: 4
        doc: Delay from VDDD ready to digital clock enable (power of 2)
        name: DELAY
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable / Disable the Wake-up functionality on the DCDC overload flag
        name: DCDC_OVERLOAD_EN
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable / Disable the Wake-up functionality on RTC overflow flag
        name: RTC_OVERFLOW_EN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Wake-up polarity on the GPIO3 pad
        name: GPIO3_POL
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Wake-up polarity on the GPIO2 pad
        name: GPIO2_POL
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Wake-up polarity on the GPIO1 pad
        name: GPIO1_POL
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Wake-up polarity on the GPIO0 pad
        name: GPIO0_POL
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the wake-up functionality on the GPIO3 pad
        name: GPIO3_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable the wake-up functionality on the GPIO2 pad
        name: GPIO2_EN
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the wake-up functionality on the GPIO1 pad
        name: GPIO1_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the wake-up functionality on the GPIO0 pad
        name: GPIO0_EN
        offset: 0
        sw_access: rw
      name: ACS_WAKEUP_CFG
      offset: 76
      type: reg
    - doc: RTC timer wake-up value and wake-up source
      field:
      - defaultVal: 0
        doc: Status register indicates the wake-up source
        name: WAKEUP_SRC
        offset: '19:16'
        sw_access: ro
      - defaultVal: 0
        doc: RTC counter value captured at wake-up event (only 8 LSBs, corresponds
          to 7.8 ms)
        name: RTC_VALUE
        offset: '7:0'
        sw_access: ro
      name: ACS_WAKEUP_STATE
      offset: 80
      type: reg
    - doc: Boot Configuration Register
      field:
      - defaultVal: 0
        doc: RC oscillator frequency indication read-only flag (mirror of FREQ_INDICATION
          of ACS_RCOSC_CTRL register)
        name: RC_FREQ_INDICATION
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Boot bypass execution of root of trust
        name: BOOT_ROT_BYPASS
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Boot bypass execution of system calibration
        name: BOOT_PWR_CAL_BYPASS
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Boot selection to indicate boot source
        name: BOOT_SELECT
        offset: '1:0'
        sw_access: rw
      name: ACS_BOOT_CFG
      offset: 84
      type: reg
    - doc: Boot Data Register
      field:
      - defaultVal: 0
        doc: Boot Data (used for custom boot address or XTAL configuration)
        name: BOOT_DATA
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: XTAL configuration [7:0] == SYSCTRL_RF_XTAL_CTRL[18:15,13:12,11:10]
        sw_access: rw
      name: ACS_BOOT_DATA
      offset: 88
      type: reg
    - doc: ACS Reset Source Status Register
      field:
      - defaultVal: 1
        doc: Sticky flag that detects that a wrong state reset occurred
        name: WRONG_STATE_RESET_FLAG
        offset: 23
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a timeout in the power up sequence
        name: TIMEOUT_RESET_FLAG
        offset: 22
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a clock detector reset occurred
        name: CLK_DET_RESET_FLAG
        offset: 21
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a VDDA reset occurred (triggered by VDDA_ready
          = 0)
        name: VDDA_RESET_FLAG
        offset: 20
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a VDDM reset occurred (triggered by VDDM_ready
          = 0)
        name: VDDM_RESET_FLAG
        offset: 19
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a VDDC reset occurred (triggered by VDDC_ready
          = 0)
        name: VDDC_RESET_FLAG
        offset: 18
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a reset occurred due to pad NRESET
        name: PAD_RESET_FLAG
        offset: 17
        sw_access: ro
      - defaultVal: 1
        doc: Sticky flag that detects that a POR reset occurred
        name: POR_RESET_FLAG
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Reset the sticky WRONG_STATE_RESET flag
        name: WRONG_STATE_RESET_FLAG_CLEAR
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky TIMEOUT_RESET flag
        name: TIMEOUT_RESET_FLAG_CLEAR
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky CLK_DET_RESET flag
        name: CLK_DET_RESET_FLAG_CLEAR
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky VDDA_RESET flag
        name: VDDA_RESET_FLAG_CLEAR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky VDDM_RESET flag
        name: VDDM_RESET_FLAG_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky VDDC_RESET flag
        name: VDDC_RESET_FLAG_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky PAD_RESET flag
        name: PAD_RESET_FLAG_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Reset the sticky POR_RESET flag
        name: POR_RESET_FLAG_CLEAR
        offset: 0
        sw_access: wo
      name: ACS_RESET_STATUS
      offset: 92
      type: reg
    - doc: Analog Output and RTC Clock Output Configuration Register
      field:
      - defaultVal: 0
        doc: Stop edge for RTC clock output
        name: RTC_CLK_OUT_STOP_EDGE
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Stop source for RTC clock output (selecting an RTC clock output as stop
          source creates a single pulse on the output at the rate defined in RTC_CLOCK_OUT_START
          field; RTC_CLK_OUT_STOP_FALLING should be selected in this case)
        name: RTC_CLK_OUT_STOP_SRC
        offset: '20:19'
        sw_access: rw
      - defaultVal: 0
        doc: Start event for RTC clock output (RTC prescaler and counter need to be
          enabled)
        name: RTC_CLK_OUT_START
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO3 configuration
        name: GPIO3_CFG
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO2 configuration
        name: GPIO2_CFG
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO1 configuration
        name: GPIO1_CFG
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO0 configuration
        name: GPIO0_CFG
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: AOUT test signal selection
        name: AOUT_SEL
        offset: '5:0'
        sw_access: rw
      name: ACS_OUT_CTRL
      offset: 96
      type: reg
    - doc: Current Source Configuration Register
      field:
      - defaultVal: 0
        doc: Temperature current enable
        name: ENABLE
        offset: 16
        sw_access: rw
      - defaultVal: 9
        doc: Temperature current value
        name: ITRIM_COARSE
        offset: '11:8'
        sw_access: rw
      - defaultVal: 32
        doc: Temperature current trimming
        name: ITRIM_FINE
        offset: '5:0'
        sw_access: rw
      name: ACS_ISRC_CFG
      offset: 100
      type: reg
    - doc: General purpose data Register
      field:
      - defaultVal: 0
        doc: 32-bit general purpose data
        name: GP_DATA
        offset: '31:0'
        property:
        - name: u_internal_notes
          value: Bits can be used as JIC write. 23:16 vddm_ao. 15:8 vdda. 7:0 vcc
        sw_access: rw
      name: ACS_GP_DATA
      offset: 104
      type: reg
    - doc: ACS PWM Always-On Configuration Register
      field:
      - defaultVal: 0
        doc: PWM high duty cycle
        name: HIGH
        offset: '15:8'
        property:
        - name: u_internal_notes
          value: PWM period is high for (PWM_HIGH+1) cycle(s)
        sw_access: rw
      - defaultVal: 0
        doc: PWM period
        name: PERIOD
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: PWM period is (PWM_PERIOD+1) cycle(s) long
        sw_access: rw
      name: ACS_PWM_AO_CFG
      offset: 108
      type: reg
    - doc: ACS PWM Always-On Control Register
      field:
      - defaultVal: 0
        doc: Status of the PWM enable
        name: ENABLE_STATUS
        offset: 8
        property:
        - name: u_internal_notes
          value: PWM is disabled
        sw_access: ro
      - defaultVal: 0
        doc: Reset the PWM
        name: RESET
        offset: 2
        property:
        - name: u_internal_notes
          value: Reset PWM
        sw_access: wo
      - defaultVal: 0
        doc: Disable the PWM
        name: DISABLE
        offset: 1
        property:
        - name: u_internal_notes
          value: Disable PWM
        sw_access: wo
      - defaultVal: 0
        doc: Enable the PWM
        name: ENABLE
        offset: 0
        property:
        - name: u_internal_notes
          value: Enable PWM
        sw_access: wo
      name: ACS_PWM_AO_CTRL
      offset: 112
      type: reg
    - doc: ACS PWM Always-On Counter
      field:
      - defaultVal: 0
        doc: PWM counter
        name: COUNTER
        offset: '7:0'
        sw_access: ro
      name: ACS_PWM_AO_COUNT
      offset: 116
      type: reg
    - doc: Pad Configuration
      field:
      - defaultVal: 0
        doc: VDDO not ready
        name: VDDO_NOT_READY
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: Internal pad supply voltage charge pump enable
        name: PAD_PUMP_ENABLE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: High VDDO setting (can be set for VDDO > 1.4 V to increase VIL from 0.33
          V to 0.51 V and VIH from 0.57 V to 0.79 V)
        name: HIGH_VDDO
        offset: 0
        sw_access: rw
      name: ACS_PAD_CFG
      offset: 120
      type: reg
    - doc: Output Driver High-Z Control Register
      field:
      - defaultVal: 1
        doc: Output driver High-Z enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: ACS_OD_HIGHZ_CFG
      offset: 124
      type: reg
    - doc: VDDA Ready Configuration
      field:
      - defaultVal: 1
        doc: VDDA ready
        name: VDDA_READY
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: VDDA ready reset enable
        name: RESET_ENABLE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: VDDA ready threshold
        name: THRESHOLD
        offset: 0
        sw_access: rw
      name: ACS_VDDA_READY_CFG
      offset: 128
      type: reg
    - doc: EN_TEST control and others status
      field:
      - defaultVal: 0
        doc: 'JIC read only register bits (returning signals from analog part), bit
          0: GPIO backdoor enable, other bits not used'
        name: JIC_READ
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Status flag of debug enable
        name: DEBUG_ENABLE_FLAG
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: EN_TEST pad state
        name: EN_TEST_PAD_STATUS
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: EN_TEST_CTRL state
        name: EN_TEST_CTRL_STATUS
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: EN_TEST_CTRL can be written only once
        name: EN_TEST_CTRL
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: ACS_TEST
      offset: 132
      property:
      - name: reg_prot
        value: priv
      type: reg
    - type: define
      values:
      - doc: RF 1uA current temperature dependency nominal
        name: BG_RF_1U_TEMP_COEF_NOMINAL
        value: 15
      - doc: RF 1uA current temperature dependency most positive
        name: BG_RF_1U_TEMP_COEF_MIN
        private_val: true
        value: 0
      - doc: RF 1uA current temperature dependency most negative
        name: BG_RF_1U_TEMP_COEF_MAX
        private_val: true
        value: 31
      - doc: RF 1uA current nominal trimming
        name: BG_RF_1U_ITRIM_NOMINAL
        value: 16
      - doc: RF 1uA current minimum trimming
        name: BG_RF_1U_ITRIM_MIN
        private_val: true
        value: 0
      - doc: RF 1uA current maximum trimming
        name: BG_RF_1U_ITRIM_MAX
        private_val: true
        value: 31
      - doc: Temperature dependent voltage disabled
        name: BG_VTEMP_DISABLE
        value: 0
      - doc: Temperature dependent voltage enabled
        name: BG_VTEMP_ENABLE
        value: 1
      - doc: Temperature dependency 0 ppm/C
        name: BG_TEMP_COEF_0
        value: 7
      - doc: Temperature dependency 90 ppm/C
        name: BG_TEMP_COEF_90
        private_val: true
        value: 0
      - doc: Temperature dependency -400 ppm/C
        name: BG_TEMP_COEF_NEG_400
        private_val: true
        value: 31
      - doc: 0.600 V (nominal value uncalibrated)
        name: BG_VTRIM_NOMINAL
        value: 72
      - doc: 0.456 V (uncalibrated)
        name: BG_VTRIM_MIN
        private_val: true
        value: 0
      - doc: 0.710 V (uncalibrated)
        name: BG_VTRIM_MAX
        private_val: true
        value: 127
      - doc: VCC sleep reference minimum voltage trimming
        name: VCC_SLEEP_VTRIM_0
        value: 0
      - doc: VCC sleep reference voltage trimming 1
        name: VCC_SLEEP_VTRIM_1
        value: 1
      - doc: VCC sleep reference voltage trimming 2
        name: VCC_SLEEP_VTRIM_2
        value: 2
      - doc: VCC sleep reference maximum voltage trimming
        name: VCC_SLEEP_VTRIM_3
        value: 3
      - doc: Automatically enable charge pump clock when either VCC or VDDA is in
          charge pump mode
        name: CP_CLK_AUTO_ENABLE
        value: 0
      - doc: Force charge pump clock to be enabled when neither VCC nor VDDA are in
          charge pump mode
        name: CP_CLK_FORCE_ENABLE
        value: 1
      - doc: Charge pump max current to 100 mA (default for low-power mode)
        name: DCDC_ICH_TRIM_BOOST_100MA
        value: 4
      - doc: Charge pump max current to 140 mA (default for high-power mode)
        name: DCDC_ICH_TRIM_BOOST_140MA
        value: 8
      - doc: Charge pump max current to 60 mA
        name: DCDC_ICH_TRIM_BOOST_60MA
        private_val: true
        value: 0
      - doc: Charge pump max current to 70 mA
        name: DCDC_ICH_TRIM_BOOST_70MA
        private_val: true
        value: 1
      - doc: Charge pump max current to 90 mA
        name: DCDC_ICH_TRIM_BOOST_90MA
        private_val: true
        value: 3
      - doc: Charge pump max current to 210 mA
        name: DCDC_ICH_TRIM_BOOST_210MA
        private_val: true
        value: 15
      - doc: Charge pump max current to 100 mA (default for low-power mode)
        name: DCDC_ICH_TRIM_100MA
        value: 4
      - doc: Charge pump max current to 140 mA (default for high-power mode)
        name: DCDC_ICH_TRIM_140MA
        value: 8
      - doc: Charge pump max current to 60 mA
        name: DCDC_ICH_TRIM_60MA
        private_val: true
        value: 0
      - doc: Charge pump max current to 70 mA
        name: DCDC_ICH_TRIM_70MA
        private_val: true
        value: 1
      - doc: Charge pump max current to 90 mA
        name: DCDC_ICH_TRIM_90MA
        private_val: true
        value: 3
      - doc: Charge pump max current to 210 mA
        name: DCDC_ICH_TRIM_210MA
        private_val: true
        value: 15
      - doc: Discontinous current mode
        name: DCDC_DCM_MODE
        private_val: true
        value: 0
      - doc: Continuous current mode enabled
        name: DCDC_CCM_MODE
        private_val: true
        value: 1
      - doc: Constant inductor maximum charge current
        name: DCDC_CONSTANT_IMAX
        private_val: true
        value: 0
      - doc: Constant charge transfer (valid for VBAT > DC-DC output + 0.2 V)
        name: DCDC_CONSTANT_CHARGE
        private_val: true
        value: 1
      - doc: Inductor overload current threshold 300 mA
        name: DCDC_OVL_TRIM_300MA
        value: 2
      - doc: Inductor overload current threshold 400 mA
        name: DCDC_OVL_TRIM_400MA
        value: 3
      - doc: Inductor overload current threshold 100 mA (test purpose do not use)
        name: DCDC_OVL_TRIM_100MA
        private_val: true
        value: 0
      - doc: Inductor overload current threshold 200 mA (test purpose do not use)
        name: DCDC_OVL_TRIM_200MA
        private_val: true
        value: 1
      - doc: VDDA supplied by LDO
        name: VDDA_MODE_LDO
        value: 0
      - doc: VDDA supplied by buck converter (Cannot be used when VCC_MODE_DCDC is
          selected.)
        name: VDDA_MODE_DCDC
        value: 1
      - doc: VDDA supplied by charge pump from VCC (Cannot be used when VCC_MODE_CP
          is selected.)
        name: VDDA_MODE_CP
        value: 2
      - doc: VDDA supplied externally or by startup regulator
        name: VDDA_MODE_OFF
        value: 3
      - doc: VCC supplied by LDO
        name: VCC_MODE_LDO
        value: 0
      - doc: VCC supplied by buck converter (Cannot be used when VDDA_MODE_DCDC is
          selected.)
        name: VCC_MODE_DCDC
        value: 1
      - doc: VCC supplied by charge pump from VDDA (Cannot be used when VDDA_MODE_CP
          is selected.)
        name: VCC_MODE_CP
        value: 2
      - doc: VCC supplied externally or by startup regulator
        name: VCC_MODE_OFF
        value: 3
      - doc: Output voltage 0.85 V (uncalibrated)
        name: VCC_VTRIM_0P85V
        value: 20
      - doc: Output voltage 0.75 V (uncalibrated)
        name: VCC_VTRIM_0P75V
        private_val: true
        value: 0
      - doc: Output voltage 0.80 V (uncalibrated)
        name: VCC_VTRIM_0P8V
        private_val: true
        value: 10
      - doc: Output voltage 0.90 V (uncalibrated)
        name: VCC_VTRIM_0P90V
        private_val: true
        value: 30
      - doc: Output voltage 0.95 V (uncalibrated)
        name: VCC_VTRIM_0P95V
        private_val: true
        value: 40
      - doc: Output voltage 1.00 V (uncalibrated)
        name: VCC_VTRIM_1P00V
        private_val: true
        value: 50
      - doc: Output voltage 1.065 V (uncalibrated)
        name: VCC_VTRIM_1P065V
        private_val: true
        value: 63
      - doc: Gate clamp enabled
        name: VDDC_GATE_CLAMP_ENABLE
        private_val: true
        value: 0
      - doc: Gate clamp disabled
        name: VDDC_GATE_CLAMP_DISABLE
        private_val: true
        value: 1
      - doc: Leave the output floating (high impedance) in sleep mode
        name: VDDC_SLEEP_HIZ
        private_val: true
        value: 0
      - doc: Clamp output to ground in sleep mode
        name: VDDC_SLEEP_GND
        private_val: true
        value: 1
      - doc: 0.8 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P8V
        value: 200
      - doc: 0.4 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P4V
        private_val: true
        value: 40
      - doc: 0.402 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P402V
        private_val: true
        value: 41
      - doc: 0.5 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P5V
        private_val: true
        value: 80
      - doc: 0.65 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P65V
        private_val: true
        value: 140
      - doc: 0.91 V (uncalibrated)
        name: VDDC_STANDBY_VTRIM_0P91V
        private_val: true
        value: 255
      - doc: 0.8 V (uncalibrated)
        name: VDDC_VTRIM_0P8V
        value: 200
      - doc: 0.4 V (uncalibrated)
        name: VDDC_VTRIM_0P4V
        private_val: true
        value: 40
      - doc: 0.402 V (uncalibrated)
        name: VDDC_VTRIM_0P402V
        private_val: true
        value: 41
      - doc: 0.5 V (uncalibrated)
        name: VDDC_VTRIM_0P5V
        private_val: true
        value: 80
      - doc: 0.65 V (uncalibrated)
        name: VDDC_VTRIM_0P65V
        private_val: true
        value: 140
      - doc: 0.91 V (uncalibrated)
        name: VDDC_VTRIM_0P91V
        private_val: true
        value: 255
      - doc: Nominal regulator biasing
        name: VDDM_NOMINAL_BIAS
        private_val: true
        value: 0
      - doc: Low regulator biasing
        name: VDDM_LOW_BIAS
        private_val: true
        value: 1
      - doc: Leave the output floating (high impedance) in sleep mode
        name: VDDM_SLEEP_HIZ
        private_val: true
        value: 0
      - doc: Clamp output to ground in sleep mode
        name: VDDM_SLEEP_GND
        private_val: true
        value: 1
      - doc: 0.8 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P8V
        value: 200
      - doc: 0.4 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P4V
        private_val: true
        value: 40
      - doc: 0.4025 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P402V
        private_val: true
        value: 41
      - doc: 0.5 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P5V
        private_val: true
        value: 80
      - doc: 0.65 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P65V
        private_val: true
        value: 180
      - doc: 0.91 V (uncalibrated)
        name: VDDM_STANDBY_VTRIM_0P91V
        private_val: true
        value: 255
      - doc: 0.8 V (uncalibrated)
        name: VDDM_VTRIM_0P8V
        value: 200
      - doc: 0.4 V (uncalibrated)
        name: VDDM_VTRIM_0P4V
        private_val: true
        value: 40
      - doc: 0.4025 V (uncalibrated)
        name: VDDM_VTRIM_0P402V
        private_val: true
        value: 41
      - doc: 0.5 V (uncalibrated)
        name: VDDM_VTRIM_0P5V
        private_val: true
        value: 80
      - doc: 0.65 V (uncalibrated)
        name: VDDM_VTRIM_0P65V
        private_val: true
        value: 180
      - doc: 0.91 V (uncalibrated)
        name: VDDM_VTRIM_0P91V
        private_val: true
        value: 255
      - doc: VDDRF high impedance mode disabled (resistor to VCC if regulator is disabled)
        name: VDDRF_HIZ_DISABLED
        private_val: true
        value: 0
      - doc: VDDRF high impedance mode enabled (high impedance mode if regulator is
          disabled)
        name: VDDRF_HIZ_ENABLED
        private_val: true
        value: 1
      - doc: VDDRF LDO disabled (resistor to VCC, disabled is forced in sleep power
          mode)
        name: VDDRF_DISABLED
        value: 0
      - doc: VDDRF LDO enabled
        name: VDDRF_ENABLED
        value: 1
      - doc: Output voltage 0.85 V (uncalibrated)
        name: VDDRF_VTRIM_0P85V
        value: 20
      - doc: Output voltage 0.75 V (uncalibrated)
        name: VDDRF_VTRIM_0P75V
        private_val: true
        value: 0
      - doc: Output voltage 0.80 V (uncalibrated)
        name: VDDRF_VTRIM_0P8V
        private_val: true
        value: 10
      - doc: Output voltage 0.90 V (uncalibrated)
        name: VDDRF_VTRIM_0P90V
        private_val: true
        value: 30
      - doc: Output voltage 0.95 V (uncalibrated)
        name: VDDRF_VTRIM_0P95V
        private_val: true
        value: 40
      - doc: Output voltage 1.00 V (uncalibrated)
        name: VDDRF_VTRIM_1P00V
        private_val: true
        value: 50
      - doc: Output voltage 1.385 V (uncalibrated)
        name: VDDRF_VTRIM_1P385V
        private_val: true
        value: 127
      - doc: The RC Oscillator is at 6 MHz uncalibrated
        name: RCOSC_FREQ_6MHZ_UNCALIBRATED
        value: 0
      - doc: The RC Oscillator is at 16 MHz uncalibrated
        name: RCOSC_FREQ_16MHZ_UNCALIBRATED
        value: 1
      - doc: The RC Oscillator is at 18 MHz uncalibrated
        name: RCOSC_FREQ_18MHZ_UNCALIBRATED
        value: 2
      - doc: The RC Oscillator is at 32 MHz uncalibrated
        name: RCOSC_FREQ_32MHZ_UNCALIBRATED
        value: 3
      - doc: The RC Oscillator is at 8 MHz calibrated
        name: RCOSC_FREQ_8MHZ_CALIBRATED
        value: 4
      - doc: The RC Oscillator is at 16 MHz calibrated
        name: RCOSC_FREQ_16MHZ_CALIBRATED
        value: 5
      - doc: The RC Oscillator is at 22 MHz calibrated
        name: RCOSC_FREQ_22MHZ_CALIBRATED
        value: 6
      - doc: The RC Oscillator is at 32 MHz calibrated
        name: RCOSC_FREQ_32MHZ_CALIBRATED
        value: 7
      - doc: RC oscillator is in auto mode
        name: RCOSC_AUTO
        private_val: true
        value: 0
      - doc: RC oscillator is enabled
        name: RCOSC_ENABLE
        private_val: true
        value: 1
      - doc: RC oscillator frequency coarse trimming for 6 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_6MHZ
        value: 2
      - doc: RC oscillator frequency coarse trimming for 8 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_8MHZ
        private_val: true
        value: 3
      - doc: RC oscillator frequency coarse trimming for 12 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_12MHZ
        private_val: true
        value: 6
      - doc: RC oscillator frequency coarse trimming for 16 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_16MHZ
        value: 9
      - doc: RC oscillator frequency coarse trimming for 18 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_18MHZ
        value: 11
      - doc: RC oscillator frequency coarse trimming for 24 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_24MHZ
        private_val: true
        value: 16
      - doc: RC oscillator frequency coarse trimming for 32 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_32MHZ
        value: 25
      - doc: RC oscillator frequency coarse trimming for 36 MHz uncalibrated
        name: RCOSC_FTRIM_COARSE_36MHZ
        private_val: true
        value: 31
      - doc: RC oscillator nominal frequency fine trimming
        name: RCOSC_FTRIM_FINE_NOM
        value: 128
      - doc: RC oscillator minimum frequency fine trimming
        name: RCOSC_FTRIM_FINE_MIN
        private_val: true
        value: 0
      - doc: RC oscillator maximum frequency fine trimming
        name: RCOSC_FTRIM_FINE_MAX
        private_val: true
        value: 255
      - doc: The RC 32KHz Oscillator low power mode is disabled
        name: RC32OSC_LP_DISABLE
        value: 0
      - doc: The RC 32KHz Oscillator low power mode is enabled
        name: RC32OSC_LP_ENABLE
        value: 1
      - doc: The RC 32KHz Oscillator LDO supplied by VCC
        name: RC32OSC_LDO_VCC
        value: 0
      - doc: The RC 32KHz Oscillator LDO supplied by VDDA
        name: RC32OSC_LDO_VDDA
        value: 1
      - doc: The RC 32KHz Oscillator LDO nominal current
        name: RC32OSC_LDO_ITRIM_NOM
        value: 0
      - doc: The RC 32KHz Oscillator LDO 2 nA
        name: RC32OSC_LDO_BIAS_2NA
        private_val: true
        value: 0
      - doc: The RC 32KHz Oscillator LDO 6 nA
        name: RC32OSC_LDO_BIAS_6NA
        private_val: true
        value: 1
      - doc: The RC 32KHz Oscillator LDO nominal voltage
        name: RC32OSC_LDO_VTRIM_NOM
        value: 3
      - doc: The RC 32KHz Oscillator LDO 0.6 V (typical)
        name: RC32OSC_LDO_TRIM0
        private_val: true
        value: 0
      - doc: The RC 32KHz Oscillator LDO 0.65 V (typical)
        name: RC32OSC_LDO_TRIM1
        private_val: true
        value: 1
      - doc: The RC 32KHz Oscillator LDO 0.7 V (typical)
        name: RC32OSC_LDO_TRIM2
        private_val: true
        value: 2
      - doc: The RC 32KHz Oscillator LDO 0.75V (typical)
        name: RC32OSC_LDO_TRIM3
        private_val: true
        value: 3
      - doc: The RC 32KHz Oscillator nominal frequency trimming
        name: RC32OSC_NOM
        value: 32
      - doc: The RC 32KHz Oscillator minimum frequency trimming
        name: RC32OSC_MIN
        private_val: true
        value: 0
      - doc: The RC 32KHz Oscillator maximum frequency trimming
        name: RC32OSC_MAX
        private_val: true
        value: 63
      - doc: Reset the stick NOT_READY flag
        name: XTAL32K_NOT_READY_FLAG_CLEAR
        value: 1
      - doc: XTAL 32 kHz not ready sticky flag not set
        name: XTAL32K_OK
        value: 0
      - doc: XTAL 32 kHz not ready sticky flag set
        name: XTAL32K_NOT_READY_DETECTED
        value: 1
      - doc: XTAL 32 kHz not ready
        name: XTAL32K_NOT_READY
        value: 0
      - doc: XTAL 32 kHz ready
        name: XTAL32K_READY
        value: 1
      - doc: XTAL 32 kHz bypass switch of the XIN serial cap disabled
        name: XTAL32K_XIN_CAP_BYPASS_DISABLE
        value: 0
      - doc: XTAL 32 kHz bypass switch of the XIN serial cap enabled
        name: XTAL32K_XIN_CAP_BYPASS_ENABLE
        value: 1
      - doc: XTAL 32 kHz amplitude control disabled
        name: XTAL32K_AMPL_CTRL_DISABLE
        value: 0
      - doc: XTAL 32 kHz amplitude control enabled
        name: XTAL32K_AMPL_CTRL_ENABLE
        value: 1
      - doc: XTAL 32 kHz ready not forced
        name: XTAL32K_NOT_FORCE_READY
        value: 0
      - doc: XTAL 32 kHz ready forced
        name: XTAL32K_FORCE_READY
        value: 1
      - doc: Nominal internal capacitor
        name: XTAL32K_CTRIM_NOM
        value: 22
      - doc: 0 pF internal capacitor
        name: XTAL32K_CTRIM_0P0PF
        private_val: true
        value: 0
      - doc: 0.4 pF internal capacitor
        name: XTAL32K_CTRIM_0P4PF
        private_val: true
        value: 1
      - doc: 8.8 pF internal capacitor
        name: XTAL32K_CTRIM_8P8PF
        private_val: true
        value: 22
      - doc: 25.2 pF internal capacitor
        name: XTAL32K_CTRIM_25P2PF
        private_val: true
        value: 63
      - doc: Nominal startup current
        name: XTAL32K_ITRIM_NOM
        value: 7
      - doc: 40 nA startup current
        name: XTAL32K_ITRIM_40NA
        private_val: true
        value: 0
      - doc: 160 nA startup current
        name: XTAL32K_ITRIM_160NA
        private_val: true
        value: 3
      - doc: 320 nA startup current
        name: XTAL32K_ITRIM_320NA
        private_val: true
        value: 7
      - doc: 640 nA startup current
        name: XTAL32K_ITRIM_640NA
        private_val: true
        value: 15
      - doc: XTAL 32 kHz current boosting mode disabled
        name: XTAL32K_IBOOST_DISABLE
        value: 0
      - doc: XTAL 32 kHz boosting mode enabled (4x itrim currents)
        name: XTAL32K_IBOOST_ENABLE
        value: 1
      - doc: XTAL 32 kHz oscillator disabled
        name: XTAL32K_DISABLE
        value: 0
      - doc: XTAL 32 kHz oscillator enabled
        name: XTAL32K_ENABLE
        value: 1
      - doc: RTC clock on counter bit 10 rising edge (62 ms)
        name: RTC_CLOCK_62MS
        value: 0
      - doc: RTC clock on counter bit 11 rising edge (125 ms)
        name: RTC_CLOCK_125MS
        value: 1
      - doc: RTC clock on counter bit 12 rising edge (250 ms)
        name: RTC_CLOCK_250MS
        value: 2
      - doc: RTC clock on counter bit 13 rising edge (500 ms)
        name: RTC_CLOCK_500MS
        value: 3
      - doc: RTC clock on counter bit 14 rising edge (1 s)
        name: RTC_CLOCK_1S
        value: 4
      - doc: RTC clock on counter bit 15 rising edge (2 s)
        name: RTC_CLOCK_2S
        value: 5
      - doc: RTC clock on counter bit 16 rising edge (4 s)
        name: RTC_CLOCK_4S
        value: 6
      - doc: RTC clock on counter bit 17 rising edge (8 s)
        name: RTC_CLOCK_8S
        value: 7
      - doc: Select standby clock that runs at 32 kHz as clock source
        name: RTC_CLK_SRC_STANDBYCLK
        value: 0
      - doc: Select GPIO0 as clock source
        name: RTC_CLK_SRC_GPIO0
        value: 1
      - doc: Select GPIO1 as clock source
        name: RTC_CLK_SRC_GPIO1
        value: 2
      - doc: Select GPIO2 as clock source
        name: RTC_CLK_SRC_GPIO2
        value: 3
      - doc: Select GPIO3 as clock source
        name: RTC_CLK_SRC_GPIO3
        value: 4
      - doc: Set RTC clock to constant value 0
        name: RTC_CLK_SRC_NO_CLOCK
        value: 5
      - doc: The RTC clock event is disabled
        name: RTC_CLOCK_EVENT_IS_DISABLED
        value: 0
      - doc: The RTC clock event is enabled
        name: RTC_CLOCK_EVENT_IS_ENABLED
        value: 1
      - doc: The RTC alarm event is disabled
        name: RTC_ALARM_EVENT_IS_DISABLED
        value: 0
      - doc: The RTC alarm event is enabled
        name: RTC_ALARM_EVENT_IS_ENABLED
        value: 1
      - doc: The RTC is disabled
        name: RTC_IS_DISABLED
        value: 0
      - doc: The RTC is enabled
        name: RTC_IS_ENABLED
        value: 1
      - doc: Disable RTC clock event
        name: RTC_DISABLE_CLOCK_EVENT
        value: 1
      - doc: Enable RTC clock event
        name: RTC_ENABLE_CLOCK_EVENT
        value: 1
      - doc: Disable RTC alarm event
        name: RTC_DISABLE_ALARM_EVENT
        value: 1
      - doc: Enable RTC alarm event
        name: RTC_ENABLE_ALARM_EVENT
        value: 1
      - doc: Disable RTC
        name: RTC_DISABLE
        value: 1
      - doc: Enable RTC
        name: RTC_ENABLE
        value: 1
      - doc: Compare to 0
        name: RTC_COUNT_THRES_0
        value: 0
      - doc: Compare to 1
        name: RTC_COUNT_THRES_1
        value: 1
      - doc: Compare to 32,767
        name: RTC_COUNT_THRES_32767
        value: 32767
      - doc: Compare to 4,294,967,295
        name: RTC_COUNT_THRES_4294967295
        value: 4294967295
      - doc: Synchronized baseband timer is in reset state
        name: BB_TIMER_RESET_SYNC
        value: 0
      - doc: Synchronized baseband timer reset is released
        name: BB_TIMER_NRESET_SYNC
        value: 1
      - doc: Baseband timer is in reset state
        name: BB_TIMER_RESET
        value: 0
      - doc: Baseband timer reset is released
        name: BB_TIMER_NRESET
        value: 1
      - doc: No clock detected
        name: CLK_DET_NO_CLOCK
        value: 0
      - doc: Clock detected
        name: CLK_DET_CLOCK_PRESENT
        value: 1
      - doc: Clock detector reset disabled
        name: CLK_DET_RESET_DISABLE
        value: 0
      - doc: Clock detector reset enabled
        name: CLK_DET_RESET_ENABLE
        value: 1
      - doc: Clock detector disable
        name: CLK_DET_DISABLE
        value: 0
      - doc: Clock detector enable
        name: CLK_DET_ENABLE
        value: 1
      - doc: Keep the system in normal RUN mode
        name: PWR_RUN_MODE
        value: 0
      - doc: Enter STANDBY mode
        name: PWR_STANDBY_MODE
        value: 2602400160
      - doc: Enter SLEEP mode
        name: PWR_SLEEP_MODE
        value: 3758380624
      - doc: RAM 200 mV source biasing in sleep power mode
        name: BTRIM_200MV
        private_val: true
        value: 14
      - doc: RAM source biasing disabled
        name: BTRIM_DISABLED
        value: 15
      - doc: 1 charge pump pulse for every rising edge output while in sleep mode
        name: PAD_CP_1_PULSE
        value: 0
      - doc: 8 charge pump pulses for every rising edge output while in sleep mode
        name: PAD_CP_8_PULSES
        value: 1
      - doc: VDDMRET min trimming value
        name: VDDMRET_TRIM_MIN
        value: 0
      - doc: VDDMRET max trimming value
        name: VDDMRET_TRIM_MAX
        value: 3
      - doc: VDDM_AO min trimming value
        name: VDDM_AO_TRIM_MIN
        value: 0
      - doc: VDDM_AO max trimming value
        name: VDDM_AO_TRIM_MAX
        value: 3
      - doc: Disable the pad retention mode
        name: PADS_RETENTION_DISABLE
        value: 0
      - doc: Enable the pad retention mode
        name: PADS_RETENTION_ENABLE
        value: 1
      - doc: The VDDMRET_C2 retention regulator is disabled
        name: VDDMRET_C2_DISABLE
        value: 0
      - doc: The VDDMRET_C2 retention regulator is enabled
        name: VDDMRET_C2_ENABLE
        value: 1
      - doc: The VDDMRET_C1 retention regulator is disabled
        name: VDDMRET_C1_DISABLE
        value: 0
      - doc: The VDDMRET_C1 retention regulator is enabled
        name: VDDMRET_C1_ENABLE
        value: 1
      - doc: The VDDMRET_C0 retention regulator is disabled
        name: VDDMRET_C0_DISABLE
        value: 0
      - doc: The VDDMRET_C0 retention regulator is enabled
        name: VDDMRET_C0_ENABLE
        value: 1
      - doc: Bandgap disabled in sleep
        name: BG_DISABLE_IN_SLEEP
        value: 0
      - doc: Bandgap enabled in sleep
        name: BG_ENABLE_IN_SLEEP
        value: 1
      - doc: DCDC overload has not triggered a wake-up event
        name: WAKEUP_DCDC_OVERLOAD_EVENT_NOT_SET
        value: 0
      - doc: DCDC overload has triggered a wake-up event at least once
        name: WAKEUP_DCDC_OVERLOAD_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_DCDC_OVERLOAD flag
        name: WAKEUP_DCDC_OVERLOAD_EVENT_CLEAR
        value: 1
      - doc: RTC overflow has not triggered a wake-up event
        name: WAKEUP_RTC_OVERFLOW_EVENT_NOT_SET
        value: 0
      - doc: RTC overflow has triggered a wake-up event at least once
        name: WAKEUP_RTC_OVERFLOW_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_RTC_OVERFLOW_EVENT flag
        name: WAKEUP_RTC_OVERFLOW_EVENT_CLEAR
        value: 1
      - doc: RTC clock has not triggered a wake-up event
        name: WAKEUP_RTC_CLOCK_EVENT_NOT_SET
        value: 0
      - doc: RTC clock has triggered a wake-up event at least once
        name: WAKEUP_RTC_CLOCK_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_RTC_CLOCK_EVENT flag
        name: WAKEUP_RTC_CLOCK_EVENT_CLEAR
        value: 1
      - doc: RTC alarm has not triggered a wake-up event
        name: WAKEUP_RTC_ALARM_EVENT_NOT_SET
        value: 0
      - doc: RTC alarm has triggered a wake-up event at least once
        name: WAKEUP_RTC_ALARM_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_RTC_ALARM_EVENT flag
        name: WAKEUP_RTC_ALARM_EVENT_CLEAR
        value: 1
      - doc: BB timer has not triggered a wake-up event
        name: WAKEUP_BB_TIMER_EVENT_NOT_SET
        value: 0
      - doc: BB timer has triggered a wake-up event at least once
        name: WAKEUP_BB_TIMER_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_BB_TIMER_EVENT flag
        name: WAKEUP_BB_TIMER_CLEAR
        value: 1
      - doc: GPIO3 has not triggered a wake-up event
        name: WAKEUP_GPIO3_EVENT_NOT_SET
        value: 0
      - doc: GPIO3 has triggered a wake-up event at least once
        name: WAKEUP_GPIO3_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_GPIO3_EVENT flag
        name: WAKEUP_GPIO3_EVENT_CLEAR
        value: 1
      - doc: GPIO2 has not triggered a wake-up event
        name: WAKEUP_GPIO2_EVENT_NOT_SET
        value: 0
      - doc: GPIO2 has triggered a wake-up event at least once
        name: WAKEUP_GPIO2_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_GPIO2_EVENT flag
        name: WAKEUP_GPIO2_EVENT_CLEAR
        value: 1
      - doc: GPIO1 has not triggered a wake-up event
        name: WAKEUP_GPIO1_EVENT_NOT_SET
        value: 0
      - doc: GPIO1 has triggered a wake-up event at least once
        name: WAKEUP_GPIO1_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_GPIO1_EVENT flag
        name: WAKEUP_GPIO1_EVENT_CLEAR
        value: 1
      - doc: GPIO0 has not triggered a wake-up event
        name: WAKEUP_GPIO0_EVENT_NOT_SET
        value: 0
      - doc: GPIO0 has triggered a wake-up event at least once
        name: WAKEUP_GPIO0_EVENT_SET
        value: 1
      - doc: Reset the sticky wake-up_GPIO0_EVENT flag
        name: WAKEUP_GPIO0_EVENT_CLEAR
        value: 1
      - doc: Wait for 1 32 kHz clock cycle
        name: WAKEUP_DELAY_1
        value: 0
      - doc: Wait for 2 32 kHz clock cycles
        name: WAKEUP_DELAY_2
        value: 1
      - doc: Wait for 4 32 kHz clock cycles
        name: WAKEUP_DELAY_4
        value: 2
      - doc: Wait for 8 32 kHz clock cycles
        name: WAKEUP_DELAY_8
        value: 3
      - doc: Wait for 16 32 kHz clock cycles
        name: WAKEUP_DELAY_16
        value: 4
      - doc: Wait for 32 32 kHz clock cycles
        name: WAKEUP_DELAY_32
        value: 5
      - doc: Wait for 64 32 kHz clock cycles
        name: WAKEUP_DELAY_64
        value: 6
      - doc: Wait for 128 32 kHz clock cycles
        name: WAKEUP_DELAY_128
        value: 7
      - doc: Disable the Wake-up functionality on the DCDC overload flag
        name: WAKEUP_DCDC_OVERLOAD_DISABLE
        value: 0
      - doc: Enable the Wake-up functionality on the DCDC overload flag
        name: WAKEUP_DCDC_OVERLOAD_ENABLE
        value: 1
      - doc: Disable the Wake-up functionality on the RTC overflow flag
        name: WAKEUP_RTC_OVERFLOW_DISABLE
        value: 0
      - doc: Enable the Wake-up functionality on the RTC overflow flag
        name: WAKEUP_RTC_OVERFLOW_ENABLE
        value: 1
      - doc: Wake-up on the GPIO3 rising edge
        name: WAKEUP_GPIO3_RISING
        value: 0
      - doc: Wake-up on the GPIO3 falling edge
        name: WAKEUP_GPIO3_FALLING
        value: 1
      - doc: Wake-up on the GPIO2 rising edge
        name: WAKEUP_GPIO2_RISING
        value: 0
      - doc: Wake-up on the GPIO2 falling edge
        name: WAKEUP_GPIO2_FALLING
        value: 1
      - doc: Wake-up on the GPIO1 rising edge
        name: WAKEUP_GPIO1_RISING
        value: 0
      - doc: Wake-up on the GPIO1 falling edge
        name: WAKEUP_GPIO1_FALLING
        value: 1
      - doc: Wake-up on the GPIO0 rising edge
        name: WAKEUP_GPIO0_RISING
        value: 0
      - doc: Wake-up on the GPIO0 falling edge
        name: WAKEUP_GPIO0_FALLING
        value: 1
      - doc: Disable the wake-up functionality on the GPIO3 pad
        name: WAKEUP_GPIO3_DISABLE
        value: 0
      - doc: Enable the wake-up functionality on the GPIO3 pad
        name: WAKEUP_GPIO3_ENABLE
        value: 1
      - doc: Disable the wake-up functionality on the GPIO2 pad
        name: WAKEUP_GPIO2_DISABLE
        value: 0
      - doc: Enable the wake-up functionality on the GPIO2 pad
        name: WAKEUP_GPIO2_ENABLE
        value: 1
      - doc: Disable the wake-up functionality on the GPIO1 pad
        name: WAKEUP_GPIO1_DISABLE
        value: 0
      - doc: Enable the wake-up functionality on the GPIO1 pad
        name: WAKEUP_GPIO1_ENABLE
        value: 1
      - doc: Disable the wake-up functionality on the GPIO0 pad
        name: WAKEUP_GPIO0_DISABLE
        value: 0
      - doc: Enable the wake-up functionality on the GPIO0 pad
        name: WAKEUP_GPIO0_ENABLE
        value: 1
      - doc: The last wake-up was due to the RTC Timer overflow
        name: WAKEUP_DUE_TO_RTC_OVERFLOW
        value: 8
      - doc: The last wake-up was due to the RTC Timer clock
        name: WAKEUP_DUE_TO_RTC_CLOCK
        value: 7
      - doc: The last wake-up was due to the RTC Timer alarm
        name: WAKEUP_DUE_TO_RTC_ALARM
        value: 6
      - doc: The last wake-up was due to the DCDC overload
        name: WAKEUP_DUE_TO_DCDC_OVERLOAD
        value: 5
      - doc: The last wake-up was due to the baseband timer alarm
        name: WAKEUP_DUE_TO_BB_TIMER
        value: 4
      - doc: The last wake-up was due to the GPIO3 pad
        name: WAKEUP_DUE_TO_GPIO3
        value: 3
      - doc: The last wake-up was due to the GPIO2 pad
        name: WAKEUP_DUE_TO_GPIO2
        value: 2
      - doc: The last wake-up was due to the GPIO1 pad
        name: WAKEUP_DUE_TO_GPIO1
        value: 1
      - doc: The last wake-up was due to the GPIO0 pad
        name: WAKEUP_DUE_TO_GPIO0
        value: 0
      - doc: The RC Oscillator is at 6 MHz uncalibrated
        name: BOOT_RC_FREQ_6MHZ_UNCALIBRATED
        value: 0
      - doc: The RC Oscillator is at 16 MHz uncalibrated
        name: BOOT_RC_FREQ_16MHZ_UNCALIBRATED
        value: 1
      - doc: The RC Oscillator is at 18 MHz uncalibrated
        name: BOOT_RC_FREQ_18MHZ_UNCALIBRATED
        value: 2
      - doc: The RC Oscillator is at 32 MHz uncalibrated
        name: BOOT_RC_FREQ_32MHZ_UNCALIBRATED
        value: 3
      - doc: The RC Oscillator is at 8 MHz calibrated
        name: BOOT_RC_FREQ_8MHZ_CALIBRATED
        value: 4
      - doc: The RC Oscillator is at 16 MHz calibrated
        name: BOOT_RC_FREQ_16MHZ_CALIBRATED
        value: 5
      - doc: The RC Oscillator is at 22 MHz calibrated
        name: BOOT_RC_FREQ_22MHZ_CALIBRATED
        value: 6
      - doc: The RC Oscillator is at 32 MHz calibrated
        name: BOOT_RC_FREQ_32MHZ_CALIBRATED
        value: 7
      - doc: ROM will execute ROT
        name: BOOT_ROT_BYPASS_DISABLE
        value: 0
      - doc: ROM will not execute ROT
        name: BOOT_ROT_BYPASS_ENABLE
        value: 1
      - doc: ROM will execute calibration of system
        name: BOOT_PWR_CAL_BYPASS_DISABLE
        value: 0
      - doc: ROM will not execute calibration of system
        name: BOOT_PWR_CAL_BYPASS_ENABLE
        value: 1
      - doc: The CM33 executes code from the MRAM and the XTAL will not be started
          at boot
        name: BOOT_MRAM_XTAL_DISABLE
        value: 0
      - doc: The CM33 executes code from the address specified in the wake-up information
          in retention RAM and the XTAL will not be started at boot
        name: BOOT_CUSTOM
        value: 1
      - doc: The CM33 executes code from the MRAM and the XTAL will be started at
          boot with the default trim
        name: BOOT_MRAM_XTAL_DEFAULT_TRIM
        value: 2
      - doc: The CM33 executes code from the MRAM and the XTAL will be started at
          boot with trim from ACS_BOOT_DATA
        name: BOOT_MRAM_XTAL_CUSTOM_TRIM
        value: 3
      - doc: The wrong state reset has not triggered at least once
        name: WRONG_STATE_RESET_FLAG_NOT_SET
        value: 0
      - doc: The wrong state reset was triggered at least once since this status bit
          was last cleared
        name: WRONG_STATE_RESET_FLAG_SET
        value: 1
      - doc: The timeout reset has not triggered at least once
        name: TIMEOUT_RESET_FLAG_NOT_SET
        value: 0
      - doc: The timeout reset was triggered at least once since this status bit was
          last cleared
        name: TIMEOUT_RESET_FLAG_SET
        value: 1
      - doc: The clock detector reset has not triggered at least once
        name: CLK_DET_RESET_FLAG_NOT_SET
        value: 0
      - doc: The clock detector reset was triggered at least once since this status
          bit was last cleared
        name: CLK_DET_RESET_FLAG_SET
        value: 1
      - doc: The VDDA reset has not triggered at least once
        name: VDDA_RESET_FLAG_NOT_SET
        value: 0
      - doc: The VDDA reset was triggered at least once since this status bit was
          last cleared
        name: VDDA_RESET_FLAG_SET
        value: 1
      - doc: The VDDM reset has not triggered at least once
        name: VDDM_RESET_FLAG_NOT_SET
        value: 0
      - doc: The VDDM reset was triggered at least once since this status bit was
          last cleared
        name: VDDM_RESET_FLAG_SET
        value: 1
      - doc: The VDDC reset has not triggered at least once
        name: VDDC_RESET_FLAG_NOT_SET
        value: 0
      - doc: The VDDC reset was triggered at least once since this status bit was
          last cleared
        name: VDDC_RESET_FLAG_SET
        value: 1
      - doc: The NRESET pad reset has not triggered at least once
        name: PAD_RESET_FLAG_NOT_SET
        value: 0
      - doc: The NRESET pad reset was triggered at least once since this status bit
          was last cleared
        name: PAD_RESET_FLAG_SET
        value: 1
      - doc: The POR reset has not triggered at least once
        name: POR_RESET_FLAG_NOT_SET
        value: 0
      - doc: The POR reset was triggered at least once since this status bit was last
          cleared
        name: POR_RESET_FLAG_SET
        value: 1
      - doc: Reset the sticky WRONG_STATE_RESET flag
        name: WRONG_STATE_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky TIMEOUT_RESET flag
        name: TIMEOUT_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky CLK_DET_RESET flag
        name: CLK_DET_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky VDDA_RESET flag
        name: VDDA_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky VDDM_RESET flag
        name: VDDM_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky VDDC_RESET flag
        name: VDDC_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky PAD_RESET flag
        name: PAD_RESET_FLAG_CLEAR
        value: 1
      - doc: Reset the sticky POR_RESET flag
        name: POR_RESET_FLAG_CLEAR
        value: 1
      - doc: Stop to output RTC clock on rising edge
        name: RTC_CLK_OUT_STOP_RISING
        value: 0
      - doc: Stop to output RTC clock on falling edge
        name: RTC_CLK_OUT_STOP_FALLING
        value: 1
      - doc: Stop to output RTC clock on GPIO0 event
        name: RTC_CLK_OUT_STOP_GPIO0
        value: 0
      - doc: Stop to output RTC clock on GPIO1 event
        name: RTC_CLK_OUT_STOP_GPIO1
        value: 1
      - doc: Stop to output RTC clock on GPIO2 event
        name: RTC_CLK_OUT_STOP_GPIO2
        value: 2
      - doc: Stop to output RTC clock on GPIO3 event
        name: RTC_CLK_OUT_STOP_GPIO3
        value: 3
      - doc: No start event (output driven low)
        name: RTC_CLK_OUT_DISABLE
        value: 0
      - doc: Start to output RTC clock every 125 ms
        name: RTC_CLK_OUT_125MS
        value: 1
      - doc: Start to output RTC clock every 250 ms
        name: RTC_CLK_OUT_250MS
        value: 2
      - doc: Start to output RTC clock every 500 ms
        name: RTC_CLK_OUT_500MS
        value: 3
      - doc: Start to output RTC clock every 1 s
        name: RTC_CLK_OUT_1S
        value: 4
      - doc: Start to output RTC clock every 2 s
        name: RTC_CLK_OUT_2S
        value: 5
      - doc: Start to output RTC clock every 4 s
        name: RTC_CLK_OUT_4S
        value: 6
      - doc: Start to output RTC clock every 8 s
        name: RTC_CLK_OUT_8S
        value: 7
      - doc: GPIO3 is controlled by GPIO_CFG[3]
        name: GPIO3_MODE_UNCHANGED
        value: 0
      - doc: GPIO3 is input to the ACS (pad remains active in sleep power mode)
        name: GPIO3_MODE_ACS_INPUT
        value: 1
      - doc: GPIO3 is RTC clock output (pad remains active in sleep power mode)
        name: GPIO3_MODE_RTC_OUTPUT
        value: 2
      - doc: GPIO3 is always-on PWM output (pad remains active in sleep power mode)
        name: GPIO3_MODE_PWM_OUTPUT
        value: 3
      - doc: GPIO2 is controlled by GPIO_CFG[2]
        name: GPIO2_MODE_UNCHANGED
        value: 0
      - doc: GPIO2 is input to the ACS (pad remains active in sleep power mode)
        name: GPIO2_MODE_ACS_INPUT
        value: 1
      - doc: GPIO2 is RTC clock output (pad remains active in sleep power mode)
        name: GPIO2_MODE_RTC_OUTPUT
        value: 2
      - doc: GPIO2 is always-on PWM output (pad remains active in sleep power mode)
        name: GPIO2_MODE_PWM_OUTPUT
        value: 3
      - doc: GPIO1 is controlled by GPIO_CFG[1]
        name: GPIO1_MODE_UNCHANGED
        value: 0
      - doc: GPIO1 is input to the ACS (pad remains active in sleep power mode)
        name: GPIO1_MODE_ACS_INPUT
        value: 1
      - doc: GPIO1 is RTC clock output (pad remains active in sleep power mode)
        name: GPIO1_MODE_RTC_OUTPUT
        value: 2
      - doc: GPIO1 is always-on PWM output (pad remains active in sleep power mode)
        name: GPIO1_MODE_PWM_OUTPUT
        value: 3
      - doc: GPIO0 is controlled by GPIO_CFG[0]
        name: GPIO0_MODE_UNCHANGED
        value: 0
      - doc: GPIO0 is input to the ACS (pad remains active in sleep power mode)
        name: GPIO0_MODE_ACS_INPUT
        value: 1
      - doc: GPIO0 is RTC clock output (pad remains active in sleep power mode)
        name: GPIO0_MODE_RTC_OUTPUT
        value: 2
      - doc: GPIO0 is always-on PWM output (pad remains active in sleep power mode)
        name: GPIO0_MODE_PWM_OUTPUT
        value: 3
      - doc: AOUT grounded
        name: AOUT_VSSC
        value: 0
      - doc: VCC
        name: AOUT_VCC
        value: 1
      - doc: Bandgap reference voltage 0.6 V after internal buffer
        name: AOUT_VREF_0P6V_BUF
        private_val: true
        value: 2
      - doc: VDDRF voltage output
        name: AOUT_VDDRF
        value: 3
      - doc: Bandgap 1uA pmos current source for RF
        name: AOUT_RF_IREF_1U
        private_val: true
        value: 4
      - doc: Bandgap ptat reference voltage
        name: AOUT_VTEMP
        value: 5
      - doc: Bandgap 50nA pmos current source
        name: AOUT_IREF_50N
        private_val: true
        value: 6
      - doc: LSAD negative mux voltage output
        name: AOUT_LSAD_MUXN
        private_val: true
        value: 7
      - doc: LSAD vbat_div3 voltage
        name: AOUT_LSAD_VBAT_DIV3
        private_val: true
        value: 8
      - doc: LSAD internal vref
        name: AOUT_LSAD_INTERNAL_VREF
        private_val: true
        value: 9
      - doc: LSAD ain 0 input
        name: AOUT_LSAD_AIN0
        private_val: true
        value: 10
      - doc: Current source
        name: AOUT_ISRC
        value: 11
      - doc: PMU PTAT iref current source
        name: AOUT_IREF_1N_OUTPUT
        private_val: true
        value: 12
      - doc: PMU supply voltage for VDDM_AO in sleep
        name: AOUT_VDD_PMU
        private_val: true
        value: 13
      - doc: RC 32 kHz internal supply
        name: AOUT_RC32K_INTERNAL_SUPPLY
        private_val: true
        value: 14
      - doc: NFMI transmit LPF
        name: AOUT_TX_LPF
        private_val: true
        value: 15
      - doc: VDDA voltage output
        name: AOUT_VDDA
        value: 16
      - doc: VDDC voltage output
        name: AOUT_VDDC
        value: 17
      - doc: VDDM voltage output
        name: AOUT_VDDM
        value: 18
      - doc: VDDM_MRAM voltage output
        name: AOUT_VDDM_MRAM
        private_val: true
        value: 19
      - doc: VDDA_MRAM voltage output
        name: AOUT_VDDA_MRAM
        private_val: true
        value: 20
      - doc: Instance MRAM TM0 connected to AOUT
        name: AOUT_MRAM_TM0
        private_val: true
        value: 21
      - doc: Instance MRAM TM1 connected to AOUT
        name: AOUT_MRAM_TM1
        private_val: true
        value: 22
      - doc: Instance MRAM TM2 connected to AOUT
        name: AOUT_MRAM_TM2
        private_val: true
        value: 23
      - doc: VDDMRET voltage for memories in retention
        name: AOUT_VDDMRET
        private_val: true
        value: 24
      - doc: VDDM_AO voltage output
        name: AOUT_VDDM_AO_OUTPUT
        private_val: true
        value: 25
      - doc: VDDM_C_0 voltage output
        name: AOUT_VDDM_C_0
        private_val: true
        value: 26
      - doc: VDDM_C_1 voltage output
        name: AOUT_VDDM_C_1
        private_val: true
        value: 27
      - doc: VDDM_C_2 voltage output
        name: AOUT_VDDM_C_2
        private_val: true
        value: 28
      - doc: VDDA_OTP voltage output
        name: AOUT_VDDA_OTP
        private_val: true
        value: 29
      - doc: RF analog test bus signal 0
        name: AOUT_RF_ATB0
        private_val: true
        value: 30
      - doc: RF analog test bus signal 1
        name: AOUT_RF_ATB1
        private_val: true
        value: 31
      - doc: RF analog test bus signal 2
        name: AOUT_RF_ATB2
        private_val: true
        value: 32
      - doc: RF analog test bus signal 3
        name: AOUT_RF_ATB3
        private_val: true
        value: 33
      - doc: Positive body bias
        name: AOUT_BBIAS_VNW
        private_val: true
        value: 34
      - doc: LSAD positive mux voltage output
        name: AOUT_LSAD_MUXP
        private_val: true
        value: 35
      - doc: NFMI LSAD internal vref
        name: AOUT_NFMI_LSAD_VREF
        private_val: true
        value: 36
      - doc: OD_P signal
        name: AOUT_OD_P
        private_val: true
        value: 37
      - doc: NFMI SSI
        name: AOUT_NFMI_SSI
        private_val: true
        value: 38
      - doc: OD_N signal
        name: AOUT_OD_N
        private_val: true
        value: 39
      - doc: High-Z (mesure leakage)
        name: AOUT_HIZ
        value: 40
      - doc: Bandgap ready signal
        name: DOUT_BG_READY
        private_val: true
        value: 41
      - doc: VDDC ready signal
        name: DOUT_VDDC_READY
        private_val: true
        value: 42
      - doc: VDDM ready signal
        name: DOUT_VDDM_READY
        private_val: true
        value: 43
      - doc: Digital spare 0
        name: DOUT_SP0
        private_val: true
        value: 44
      - doc: VDDA ready signal
        name: DOUT_VDDA_READY
        private_val: true
        value: 45
      - doc: DC-DC converter activated signal
        name: DOUT_DCDC_ACTIVATED
        private_val: true
        value: 46
      - doc: DC-DC converter overload signal
        name: DOUT_DCDC_OVERLOAD
        private_val: true
        value: 47
      - doc: DC-DC converter VCC ready signal
        name: DOUT_DCDC_VCC_READY
        private_val: true
        value: 48
      - doc: DC-DC converter VDDA ready signal
        name: DOUT_DCDC_VDDA_READY
        private_val: true
        value: 49
      - doc: Clock present from clock detector
        name: DOUT_CLK_PRESENT
        value: 50
      - doc: XTAL 32 kHz ready
        name: DOUT_XTAL32K_READY
        value: 51
      - doc: XTAL 32 kHz clock
        name: DOUT_XTAL32K_CLK
        value: 52
      - doc: RC 32 kHz clock
        name: DOUT_RC32K_CLK
        value: 53
      - doc: VDDO ready signal
        name: DOUT_VDDO_READY
        private_val: true
        value: 54
      - doc: Digital spare 1
        name: DOUT_SP1
        private_val: true
        value: 55
      - doc: Digital spare 2
        name: DOUT_SP2
        private_val: true
        value: 56
      - doc: Digital spare 3
        name: DOUT_SP3
        private_val: true
        value: 57
      - doc: Digital spare 4
        name: DOUT_SP4
        private_val: true
        value: 58
      - doc: Digital spare 5
        name: DOUT_SP5
        private_val: true
        value: 59
      - doc: Digital spare 6
        name: DOUT_SP6
        private_val: true
        value: 60
      - doc: Digital spare 7
        name: DOUT_SP7
        private_val: true
        value: 61
      - doc: Digital spare 8
        name: DOUT_SP8
        private_val: true
        value: 62
      - doc: Digital spare 9
        name: DOUT_SP9
        private_val: true
        value: 63
      - doc: Current source disabled
        name: ISRC_DISABLE
        value: 0
      - doc: Current source enabled
        name: ISRC_ENABLE
        value: 1
      - doc: 1 uA
        name: ISRC_ITRIM_COARSE_1UA
        value: 0
      - doc: 10 uA
        name: ISRC_ITRIM_COARSE_10UA
        value: 9
      - doc: 16 uA
        name: ISRC_ITRIM_COARSE_16UA
        value: 15
      - doc: Current source minimum fine trimming
        name: ISRC_ITRIM_FINE_MIN
        value: 0
      - doc: Current source nominal fine trimming
        name: ISRC_ITRIM_FINE_NOM
        value: 32
      - doc: Current source maximum fine trimming
        name: ISRC_ITRIM_FINE_MAX
        value: 63
      - doc: PWM is disabled
        name: PWM_IS_DISABLED
        value: 0
      - doc: PWM is enabled
        name: PWM_IS_ENABLED
        value: 1
      - doc: Reset PWM
        name: PWM_RESET
        value: 1
      - doc: Disable PWM
        name: PWM_DISABLE
        value: 1
      - doc: Enable PWM
        name: PWM_ENABLE
        value: 1
      - doc: VDDO ready
        name: VDDO_READY
        value: 0
      - doc: VDDO not ready
        name: VDDO_NOT_READY
        value: 1
      - doc: Internal pad supply voltage charge pump is automatically enabled when
          needed
        name: PAD_PUMP_AUTO
        value: 0
      - doc: Internal pad supply voltage charge pump is always enabled
        name: PAD_PUMP_ENABLED
        value: 1
      - doc: VIL is around 0.33 V and VIH is around 0.57 V (works with any VDDO level)
        name: HIGH_VDDO_DISABLED
        value: 0
      - doc: VIL is around 0.51 V and VIL is around 0.79 V (can be useful when VDDO
          is > 1.4 V)
        name: HIGH_VDDO_ENABLED
        value: 1
      - doc: Output driver are driven to GND when OD is disabled
        name: OD_HIGHZ_DISABLE
        value: 0
      - doc: Output driver are set to high impedance when OD is disabled
        name: OD_HIGHZ_ENABLE
        value: 1
      - doc: VDDA not ready
        name: VDDA_NOT_READY
        value: 0
      - doc: VDDA ready
        name: VDDA_READY
        value: 1
      - doc: VDDA ready reset disabled
        name: VDDA_READY_RESET_DISABLE
        value: 0
      - doc: VDDA ready reset enabled
        name: VDDA_READY_RESET_ENABLE
        value: 1
      - doc: VDDA ready threshold 1.5 V
        name: VDDA_READY_THRESHOLD_1P5V
        value: 0
      - doc: VDDA ready threshold 1.4 V
        name: VDDA_READY_THRESHOLD_1P4V
        value: 1
      - doc: Debug is enable
        name: DEBUG_DISABLE
        private_val: true
        value: 0
      - doc: Debug is disable
        name: DEBUG_ENABLE
        private_val: true
        value: 1
      - doc: EN_TEST pad is low.
        name: EN_TEST_PAD_LOW
        private_val: true
        value: 0
      - doc: EN_TEST pad is high.
        name: EN_TEST_PAD_HIGH
        private_val: true
        value: 1
      - doc: EN_TEST_CTRL is low.
        name: EN_TEST_CTRL_LOW
        private_val: true
        value: 0
      - doc: EN_TEST_CTRL is high.
        name: EN_TEST_CTRL_HIGH
        private_val: true
        value: 1
      - doc: Disable EN_TEST_CTRL.
        name: DISABLE_EN_TEST_CTRL
        private_val: true
        value: 0
      - doc: Enable EN_TEST_CTRL.
        name: ENABLE_EN_TEST_CTRL
        private_val: true
        value: 1
    offset: 1073750016
    type: block
  - doc: LSAD
    name: LSAD
    node:
    - doc: LSAD Conversion Result for Channel 0 to 7 in relative mode (signed)
      field:
      - defaultVal: 0
        doc: 15-bit signed LSAD conversion result (sign extended to 32 bits), ranging
          -1.8 V to +1.8 V, relative to negative input
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: LSAD_REL_DATA%d
      offset: 0
      property:
      - name: count
        value: 8
      type: reg
    - doc: LSAD Conversion Result for Channel 0 to 7 in saturated relative mode (signed)
      field:
      - defaultVal: 0
        doc: 14-bit saturated signed LSAD conversion result (sign extended to 32 bits),
          ranging -1.8 V to +1.8 V, relative to negative input
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: LSAD_REL_DATA_SAT%d
      offset: 32
      property:
      - name: count
        value: 8
      type: reg
    - doc: LSAD Conversion Result for Channel 0 to 7 in absolute mode
      field:
      - defaultVal: 8192
        doc: 16-bit unsigned LSAD conversion result (sign extended to 32 bits), ranging
          from -0.9 V to +2.7 V, relative to negative input - 0.9 V
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: LSAD_ABS_DATA%d
      offset: 64
      property:
      - name: count
        value: 8
      type: reg
    - doc: LSAD Conversion Result for Channel 0 to 7 in saturated absolute mode
      field:
      - defaultVal: 8192
        doc: 14-bit unsigned LSAD conversion result, ranging from 0 V to 1.8 V relative
          to VSSA, relative to negative input - 0.9 V
        name: DATA
        offset: '13:0'
        sw_access: ro
      name: LSAD_ABS_DATA_SAT%d
      offset: 96
      property:
      - name: count
        value: 8
      type: reg
    - doc: LSAD input selection for channel 0 to 7
      field:
      - defaultVal: 6
        doc: Positive input selection
        name: POS_INPUT_SEL
        offset: '6:4'
        sw_access: rw
      - defaultVal: 7
        doc: Negative input selection
        name: NEG_INPUT_SEL
        offset: '2:0'
        sw_access: rw
      name: LSAD_INPUT_SEL%d
      offset: 128
      property:
      - name: count
        value: 8
      type: reg
    - doc: LSAD Configuration Register
      field:
      - defaultVal: 0
        doc: LSAD continuously sampling the channel selected as interrupt source (LSAD_INT_CH_NUM)
        name: CONTINUOUS_MODE
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Defines the sampling frequency of the LSAD channels
        name: FREQ
        offset: '2:0'
        property:
        - name: u_internal_notes
          value: LSAD is disabled
        sw_access: rw
      name: LSAD_CFG
      offset: 160
      type: reg
    - doc: LSAD Offset Compensation
      field:
      - defaultVal: 0
        doc: Sign extension of 8-bit LSAD offset compensation
        name: DATA_RD
        offset: '31:8'
        sw_access: ro
      - defaultVal: 0
        doc: 8-bit LSAD signed offset compensation, applied to each LSAD conversion
          to correct internal offset error, automatically updated by LSAD at every
          conversion with LSAD VREF as positive and negative input
        name: DATA
        offset: '7:0'
        sw_access: rw
      name: LSAD_OFFSET_COMP
      offset: 164
      type: reg
    - doc: LSAD Offset Compensation
      field:
      - defaultVal: 0
        doc: Sign extension of 8-bit LSAD VREF offset compensation
        name: DATA_RD
        offset: '31:8'
        sw_access: ro
      - defaultVal: 0
        doc: 8-bit LSAD signed VREF offset compensation, applied to each LSAD conversion
          that uses VREF as an input to correct VREF voltage error (compared to ideal
          0.9 V)
        name: DATA
        offset: '7:0'
        sw_access: rw
      name: LSAD_VREF_OFFSET_COMP
      offset: 168
      type: reg
    - doc: LSAD Gain Compensation
      field:
      - defaultVal: 0
        doc: Sign extension of 8-bit LSAD signed gain compensation
        name: DATA_RD
        offset: '31:8'
        sw_access: ro
      - defaultVal: 0
        doc: 8-bit LSAD signed gain compensation (from -128/8192 to +127/8192 in steps
          of 1/8192), applied to each LSAD conversion to correct VREF voltage error
          (compared to ideal 0.9 V)
        name: DATA
        offset: '7:0'
        sw_access: rw
      name: LSAD_GAIN_COMP
      offset: 172
      type: reg
    - doc: LSAD Interrupt Mask Register
      field:
      - defaultVal: 0
        doc: Channel number triggering the LSAD interrupt
        name: LSAD_INT_CH_NUM
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: The LSAD new sample Ready interrupt mask
        name: LSAD_INT_ENABLE
        offset: 0
        sw_access: rw
      name: LSAD_INT_CFG
      offset: 176
      type: reg
    - doc: Monitoring Configuration Register
      field:
      - defaultVal: 0
        doc: An Alarm Status bit is set and an interrupt generated when SUPPLY_COUNT_VALUE
          = ALARM_COUNT_VALUE
        name: ALARM_COUNT_VALUE
        offset: '23:16'
        sw_access: rw
      - defaultVal: 142
        doc: Low voltage detection threshold (7.0 mV steps)
        name: MONITOR_THRESHOLD
        offset: '15:8'
        sw_access: rw
      - defaultVal: 7
        doc: Selects the source channel to be monitored
        name: MONITOR_SRC
        offset: '2:0'
        sw_access: rw
      name: LSAD_MONITOR_CFG
      offset: 180
      type: reg
    - doc: Monitoring Status Register
      field:
      - defaultVal: 0
        doc: Number of times the voltage has fallen below the monitor voltage threshold.
          The counter is reset when read.
        name: MONITOR_COUNT_VALUE
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: Number of times voltage has fallen below value defined in SUPPLY_THRESHOLD
            (counter is reset when read)
        sw_access: ro
      name: LSAD_MONITOR_COUNT_VAL
      offset: 184
      type: reg
    - doc: LSAD / MONITOR Status Register
      field:
      - defaultVal: 0
        doc: Monitoring alarm status bit
        name: MONITOR_ALARM_CLEAR
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: LSAD Overrun condition
        name: LSAD_OVERRUN_CLEAR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: LSAD new sample Ready status bit
        name: LSAD_READY_CLEAR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: Monitoring alarm status bit
        name: MONITOR_ALARM_STAT
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: LSAD Overrun condition
        name: LSAD_OVERRUN_STAT
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: LSAD new sample ready status bit
        name: LSAD_READY_STAT
        offset: 0
        sw_access: ro
      name: LSAD_MONITOR_STATUS
      offset: 188
      type: reg
    - doc: LSAD Pre-Selection
      field:
      - defaultVal: 0
        doc: LSAD input pre-selection
        name: LSAD_PRE_SEL_IN3
        offset: '14:12'
        sw_access: rw
      - defaultVal: 0
        doc: LSAD input pre-selection
        name: LSAD_PRE_SEL_IN2
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: LSAD input pre-selection
        name: LSAD_PRE_SEL_IN1
        offset: '6:4'
        sw_access: rw
      - defaultVal: 0
        doc: LSAD input pre-selection
        name: LSAD_PRE_SEL_IN0
        offset: '2:0'
        sw_access: rw
      name: LSAD_PRE_SEL_INPUT
      offset: 192
      type: reg
    - doc: LSAD Duty Config
      field:
      - defaultVal: 0
        doc: Input to channel 7 duty config
        name: CH7_DUTY_CFG
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 6 duty config
        name: CH6_DUTY_CFG
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 5 duty config
        name: CH5_DUTY_CFG
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 4 duty config
        name: CH4_DUTY_CFG
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 3 duty config
        name: CH3_DUTY_CFG
        offset: '7:6'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 2 duty config
        name: CH2_DUTY_CFG
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 1 duty config
        name: CH1_DUTY_CFG
        offset: '3:2'
        sw_access: rw
      - defaultVal: 0
        doc: Input to channel 0 duty config
        name: CH0_DUTY_CFG
        offset: '1:0'
        sw_access: rw
      name: LSAD_DUTY
      offset: 196
      type: reg
    - type: define
      values:
      - doc: Select pre-selection input 0 as positive input
        name: LSAD_POS_INPUT_SEL0
        value: 0
      - doc: Select pre-selection input 1 as positive input
        name: LSAD_POS_INPUT_SEL1
        value: 1
      - doc: Select pre-selection input 2 as positive input
        name: LSAD_POS_INPUT_SEL2
        value: 2
      - doc: Select pre-selection input 3 as positive input
        name: LSAD_POS_INPUT_SEL3
        value: 3
      - doc: Select AOUT as positive input
        name: LSAD_POS_INPUT_AOUT
        value: 4
      - doc: Select VCC as positive input
        name: LSAD_POS_INPUT_VCC
        value: 5
      - doc: Select VBAT/3 as positive input
        name: LSAD_POS_INPUT_VBAT_DIV3
        value: 6
      - doc: Select LSAD internal reference as positive input
        name: LSAD_POS_INPUT_VREF
        value: 7
      - doc: Select pre-selection input 0 as negative input
        name: LSAD_NEG_INPUT_SEL0
        value: 0
      - doc: Select pre-selection input 1 as negative input
        name: LSAD_NEG_INPUT_SEL1
        value: 1
      - doc: Select pre-selection input 2 as negative input
        name: LSAD_NEG_INPUT_SEL2
        value: 2
      - doc: Select pre-selection input 3 as negative input
        name: LSAD_NEG_INPUT_SEL3
        value: 3
      - doc: Select AOUT as negative input
        name: LSAD_NEG_INPUT_AOUT
        value: 4
      - doc: Select VCC as negative input
        name: LSAD_NEG_INPUT_VCC
        value: 5
      - doc: Select VBAT/3 as negative input
        name: LSAD_NEG_INPUT_VBAT_DIV3
        value: 6
      - doc: Select LSAD internal reference as negative input
        name: LSAD_NEG_INPUT_VREF
        value: 7
      - doc: Normal mode, all 8 channels sampled
        name: LSAD_NORMAL
        value: 0
      - doc: 'Continuous mode: only one channel sampled (for test purpose)'
        name: LSAD_CONTINUOUS
        value: 1
      - doc: LSAD disabled
        name: LSAD_DISABLE
        value: 0
      - doc: Sample rate is SLOWCLK/160
        name: LSAD_PRESCALE_160
        value: 1
      - doc: Sample rate is SLOWCLK/200
        name: LSAD_PRESCALE_200
        value: 2
      - doc: Sample rate is SLOWCLK/400
        name: LSAD_PRESCALE_400
        value: 3
      - doc: Sample rate is SLOWCLK/640
        name: LSAD_PRESCALE_640
        value: 4
      - doc: Sample rate is SLOWCLK/800
        name: LSAD_PRESCALE_800
        value: 5
      - doc: Sample rate is SLOWCLK/1600
        name: LSAD_PRESCALE_1600
        value: 6
      - doc: Sample rate is SLOWCLK/3200
        name: LSAD_PRESCALE_3200
        value: 7
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH0 register is updated
        name: LSAD_INT_CH0
        value: 0
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH1 register is updated
        name: LSAD_INT_CH1
        value: 1
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH2 register is updated
        name: LSAD_INT_CH2
        value: 2
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH3 register is updated
        name: LSAD_INT_CH3
        value: 3
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH4 register is updated
        name: LSAD_INT_CH4
        value: 4
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH5 register is updated
        name: LSAD_INT_CH5
        value: 5
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH6 register is updated
        name: LSAD_INT_CH6
        value: 6
      - doc: The LSAD interrupt is triggered when the LSAD_DATA_CH7 register is updated
        name: LSAD_INT_CH7
        value: 7
      - doc: This source cannot set an interrupt
        name: LSAD_INT_DISABLE
        value: 0
      - doc: This source can set the LSAD interrupt line
        name: LSAD_INT_ENABLE
        value: 1
      - doc: No Alarm is triggered
        name: MONITOR_ALARM_NONE
        value: 0
      - doc: Alarm count value is 1
        name: MONITOR_ALARM_COUNT1
        value: 1
      - doc: Alarm count value is 255
        name: MONITOR_ALARM_COUNT255
        value: 255
      - doc: 'Lowest voltage threshold: 7.8 mV'
        name: MONITOR_THRESHOLD_LOW
        value: 0
      - doc: 'Mid voltage threshold: 1.0 V'
        name: MONITOR_THRESHOLD_MID
        value: 142
      - doc: 'Highest voltage threshold: ~1.8 V'
        name: MONITOR_THRESHOLD_HIGH
        value: 255
      - doc: Channel 0 is monitored
        name: MONITOR_CH0
        value: 0
      - doc: Channel 1 is monitored
        name: MONITOR_CH1
        value: 1
      - doc: Channel 2 is monitored
        name: MONITOR_CH2
        value: 2
      - doc: Channel 3 is monitored
        name: MONITOR_CH3
        value: 3
      - doc: Channel 4 is monitored
        name: MONITOR_CH4
        value: 4
      - doc: Channel 5 is monitored
        name: MONITOR_CH5
        value: 5
      - doc: Channel 6 is monitored
        name: MONITOR_CH6
        value: 6
      - doc: Channel 7 is monitored
        name: MONITOR_CH7
        value: 7
      - doc: Writing a 1 clears the MONITOR Alarm status bit
        name: MONITOR_ALARM_CLEAR
        value: 1
      - doc: Writing a 1 clears the LSAD Overrun status bit
        name: LSAD_OVERRUN_CLEAR
        value: 1
      - doc: Writing a 1 clears the LSAD Ready status bit
        name: LSAD_READY_CLEAR
        value: 1
      - doc: MONITOR Alarm flag not set
        name: MONITOR_ALARM_FALSE
        value: 0
      - doc: MONITOR Alarm has been triggered
        name: MONITOR_ALARM_TRUE
        value: 1
      - doc: No LSAD Overrun detected
        name: LSAD_OVERRUN_FALSE
        value: 0
      - doc: LSAD Overrun detected
        name: LSAD_OVERRUN_TRUE
        value: 1
      - doc: No new LSAD samples available
        name: LSAD_READY_FALSE
        value: 0
      - doc: New LSAD samples are ready
        name: LSAD_READY_TRUE
        value: 1
      - doc: GPIO1 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO1
        value: 0
      - doc: GPIO3 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO3
        value: 1
      - doc: GPIO5 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO5
        value: 2
      - doc: GPIO7 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO7
        value: 3
      - doc: GPIO9 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO9
        value: 4
      - doc: GPIO11 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO11
        value: 5
      - doc: GPIO13 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO13
        value: 6
      - doc: GPIO15 pre-selected for lsad input 3
        name: IN3_PRE_SEL_GPIO15
        value: 7
      - doc: GPIO0 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO0
        value: 0
      - doc: GPIO2 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO2
        value: 1
      - doc: GPIO4 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO4
        value: 2
      - doc: GPIO6 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO6
        value: 3
      - doc: GPIO8 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO8
        value: 4
      - doc: GPIO10 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO10
        value: 5
      - doc: GPIO12 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO12
        value: 6
      - doc: GPIO14 pre-selected for lsad input 2
        name: IN2_PRE_SEL_GPIO14
        value: 7
      - doc: GPIO1 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO1
        value: 0
      - doc: GPIO3 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO3
        value: 1
      - doc: GPIO5 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO5
        value: 2
      - doc: GPIO7 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO7
        value: 3
      - doc: GPIO9 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO9
        value: 4
      - doc: GPIO11 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO11
        value: 5
      - doc: GPIO13 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO13
        value: 6
      - doc: GPIO15 pre-selected for lsad input 1
        name: IN1_PRE_SEL_GPIO15
        value: 7
      - doc: GPIO0 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO0
        value: 0
      - doc: GPIO2 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO2
        value: 1
      - doc: GPIO4 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO4
        value: 2
      - doc: GPIO6 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO6
        value: 3
      - doc: GPIO8 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO8
        value: 4
      - doc: GPIO10 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO10
        value: 5
      - doc: GPIO12 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO12
        value: 6
      - doc: GPIO14 pre-selected for lsad input 0
        name: IN0_PRE_SEL_GPIO14
        value: 7
      - doc: Input always connected to channel
        name: INPUT_TO_CH7_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH7_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH7_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH7_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH6_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH6_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH6_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH6_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH5_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH5_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH5_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH5_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH4_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH4_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH4_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH4_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH3_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH3_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH3_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH3_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH2_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH2_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH2_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH2_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH1_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH1_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH1_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH1_PRE_CONV
        value: 3
      - doc: Input always connected to channel
        name: INPUT_TO_CH0_PERMANENT
        value: 0
      - doc: Input only connected to the channel during his conversion
        name: INPUT_TO_CH0_DUTY
        value: 1
      - doc: reserved - same as 0x0
        name: INPUT_TO_CH0_RESERVED
        value: 2
      - doc: Input connected to the channel during his conversion and the previous
          conversion
        name: INPUT_TO_CH0_PRE_CONV
        value: 3
    offset: 1073750272
    type: block
  - doc: NFMI Configuration and Control
    name: NFMI
    node:
    - doc: NFMI General Configuration Register
      field:
      - defaultVal: 0
        doc: Codec encoder/decoder bypass
        name: CODEC_BYPASS_ENABLE
        offset: 29
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Codec decoder input register enable
        name: CODEC_DEC_INPUT_ENABLE
        offset: 28
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Codec encoder output register enable
        name: CODEC_ENC_OUTPUT_ENABLE
        offset: 27
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sync word single bit error enable
        name: SW_ERR_ENABLE
        offset: 26
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sets the state of the data scrambler
        name: DATA_SCRAMBLING_DISABLE
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RX_SAMPLE interrupt
        name: RX_SAMPLE_INT_ENABLE
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the TX_SAMPLE interrupt
        name: TX_SAMPLE_INT_ENABLE
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RX_SAMPLE DMA request
        name: RX_SAMPLE_DMA_ENABLE
        offset: 22
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the TX_SAMPLE DMA request
        name: TX_SAMPLE_DMA_ENABLE
        offset: 21
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RX_DATA interrupt
        name: RX_DATA_INT_ENABLE
        offset: 20
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the TX_DATA interrupt
        name: TX_DATA_INT_ENABLE
        offset: 19
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RX_DATA DMA request
        name: RX_DATA_DMA_ENABLE
        offset: 18
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the TX_DATA DMA request
        name: TX_DATA_DMA_ENABLE
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the  RX_IQ_DATA DMA request
        name: RX_IQ_DATA_DMA_ENABLE
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Preamble length + 1 in bytes. As preamble cannot be bypassed, value of
          0 means 1 preamble
        name: PREAMBLE_LENGTH
        offset: '13:9'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: NFMI protocol
        name: PROTOCOL
        offset: '8:6'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Sets the mode of the OQPSK modem
        name: MODE
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 7
        doc: Set the oversampling ratio which defines the transmission bitrate
        name: OSR
        offset: '4:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CFG
      offset: 0
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Control Register
      field:
      - defaultVal: 0
        doc: Remove concealment on decoder side
        name: CODEC_DEC_CONCEAL_DISABLE
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Force concealment on decoder side
        name: CODEC_DEC_CONCEAL_ENABLE
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Start the codec decoder manually
        name: CODEC_DEC_START
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Start the codec encoder manually
        name: CODEC_ENC_START
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Reset the codec decoder to its initial state
        name: CODEC_DEC_RESET
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Reset the codec encoder to its initial state
        name: CODEC_ENC_RESET
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Start a Rx transaction
        name: START_RX
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Start a Tx transaction
        name: START_TX
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Write a 1 to reset NFMI
        name: RESET
        offset: 2
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: Reset NFMI internal states
        sw_access: wo
      - defaultVal: 0
        doc: Disable the NFMI block
        name: DISABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Enable the NFMI block
        name: ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: NFMI_CTRL
      offset: 4
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Status Register
      field:
      - defaultVal: 0
        doc: Indicate if the concealment is set by the NFMI FSM (fifo empty when decoder
          request a sample)
        name: CODEC_DEC_CONCEAL_HW_STATUS
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if he threshold of the ECC filter was hit
        name: SM_ECC_FILTER_THRESHOLD_STATUS
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if concealment is forced
        name: CODEC_DEC_CONCEAL_STATUS
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that codec decoder is busy (only when CODEC_DEC_INPUT_ENABLE
          is set)
        name: CODEC_DEC_BUSY
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that codec encoder is busy (only when CODEC_ENC_OUTPUT_ENABLE
          is set)
        name: CODEC_ENC_BUSY
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that NFMI_SM_RX_SAMPLE register can be read
        name: RX_SAMPLE_REQ
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that NFMI_SM_TX_SAMPLE register can be written
        name: TX_SAMPLE_REQ
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that NFMI_BM_RX_DATA register can be read
        name: RX_DATA_REQ
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 1
        doc: Indicate that NFMI_TX_DATA register can be written
        name: TX_DATA_REQ
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: NFMI enable status
        name: ENABLE_STATUS
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Audio streaming link active (encoded samples are transmitted and processed
          by the decoder without concealment)
        name: AUDIO_STREAM_ACTIVE
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicates that the NFMI module is actively in the Tx state
        name: TX_BUSY
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicates that the NFMI module is actively in the Rx state
        name: RX_BUSY
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicates that the NFMI Rx analog is enabled
        name: RX_ENABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: A 1-bit field indicating the receiver state in automatic block mode or
          sample mode
        name: RX_STATE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_STATUS
      offset: 8
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Interrupt Enable Register
      field:
      - defaultVal: 0
        doc: Enable the TSSI interrupt
        name: TSSI_INT_ENABLE
        offset: 26
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RSSI interrupt
        name: RSSI_INT_ENABLE
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_MAIN_TX_ACK interrupt
        name: BM_MAIN_TX_ACK_INT_ENABLE
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_MAIN_RX_ACK interrupt
        name: BM_MAIN_RX_ACK_INT_ENABLE
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_MAIN_TX_EOP interrupt
        name: BM_MAIN_TX_EOP_INT_ENABLE
        offset: 22
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_MAIN_RX_EOP interrupt
        name: BM_MAIN_RX_EOP_INT_ENABLE
        offset: 21
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_MAIN_RX_TO interrupt
        name: BM_MAIN_RX_TO_INT_ENABLE
        offset: 20
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_RET_TX_EOP interrupt
        name: BM_RET_TX_EOP_INT_ENABLE
        offset: 19
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_RET_RX_EOP interrupt
        name: BM_RET_RX_EOP_INT_ENABLE
        offset: 18
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_RET_RX_TO interrupt
        name: BM_RET_RX_TO_INT_ENABLE
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_EO_CON interrupt
        name: BM_EO_CON_INT_ENABLE
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_HEADER_ERR interrupt
        name: BM_HEADER_ERR_INT_ENABLE
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_LEN_ERR interrupt
        name: BM_LEN_ERR_INT_ENABLE
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_RX_SNIFFER_TO interrupt
        name: BM_RX_SNIFFER_TO_INT_ENABLE
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_RX_OVERRUN interrupt
        name: BM_RX_OVERRUN_INT_ENABLE
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BM_TX_UNDERRUN interrupt
        name: BM_TX_UNDERRUN_INT_ENABLE
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SW_DET interrupt
        name: SW_DET_INT_ENABLE
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the RX_SOF interrupt
        name: RX_SOF_INT_ENABLE
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the TX_SOF interrupt
        name: TX_SOF_INT_ENABLE
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the CRC_ERR interrupt
        name: CRC_ERR_INT_ENABLE
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PKT_ERR_CNT interrupt
        name: PKT_ERR_CNT_INT_ENABLE
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BIT_ERR_CNT interrupt
        name: BIT_ERR_CNT_INT_ENABLE
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ECC threshold interrupt
        name: SM_ECC_THRESHOLD_INT_ENABLE
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SM_SYNC_LOST interrupt
        name: SM_SYNC_LOST_INT_ENABLE
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SM_SYNC_ACQUIRED interrupt
        name: SM_SYNC_ACQUIRED_INT_ENABLE
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SM_TX_MSG interrupt
        name: SM_TX_MSG_INT_ENABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SM_RX_MSG interrupt
        name: SM_RX_MSG_INT_ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_INT_CFG
      offset: 12
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Interrupt Status Register
      field:
      - defaultVal: 0
        doc: TSSI status
        name: TSSI
        offset: 26
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: RSSI status
        name: RSSI
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Main transmission ACK packet (AP) sended (block mode central)
        name: BM_MAIN_TX_ACK
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Main transmission ACK packet (AP) received (block mode peripheral)
        name: BM_MAIN_RX_ACK
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of main Tx packet (block mode)
        name: BM_MAIN_TX_EOP
        offset: 22
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of main Rx packet (block mode)
        name: BM_MAIN_RX_EOP
        offset: 21
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Main receiver search timeout (block mode)
        name: BM_MAIN_RX_TO
        offset: 20
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of retransmission Tx packet (block mode)
        name: BM_RET_TX_EOP
        offset: 19
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of retransmission Rx packet (block mode)
        name: BM_RET_RX_EOP
        offset: 18
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Retransmission receiver search timeout (block mode)
        name: BM_RET_RX_TO
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of connection interval (block mode)
        name: BM_EO_CON
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs when a non corrected error appears in the header field (block
          mode)
        name: BM_HEADER_ERR
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Length field exceeds RX_MAX_PAYLOAD_LENGTH (block mode)
        name: BM_LEN_ERR
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: End of RX sniffer timeout (block mode)
        name: BM_RX_SNIFFER_TO
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an overrun has occurred (NFMI_BM_RX_DATA was not read on
          time)
        name: BM_RX_OVERRUN
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an underrun has occurred (NFMI_BM_TX_DATA was not written
          on time)
        name: BM_TX_UNDERRUN
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Whenever a sync word is detected
        name: SW_DET
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs at end of Rx sync word
        name: RX_SOF
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs at start of Tx sync word
        name: TX_SOF
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs when a CRC error is detected
        name: CRC_ERR
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs when the PKT_ERR_CNT overflows
        name: PKT_ERR_CNT
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Occurs when the BIT_ERR_CNT overflows
        name: BIT_ERR_CNT
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: ECC threshold status
        name: SM_ECC_THRESHOLD
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that frame synchronization has been lost
        name: SM_SYNC_LOST
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that frame synchronization has been acquired
        name: SM_SYNC_ACQUIRED
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the TX_MSG and the CRC were sended
        name: SM_TX_MSG
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the RX_MSG and the CRC were received
        name: SM_RX_MSG
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_INT_STATUS
      offset: 16
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Interrupt Clear Register
      field:
      - defaultVal: 0
        doc: Clear the TSSI interrupt flag
        name: TSSI_INT_CLEAR
        offset: 26
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the RSSI interrupt flag
        name: RSSI_INT_CLEAR
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_MAIN_TX_ACK interrupt flag
        name: BM_MAIN_TX_ACK_INT_CLEAR
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_MAIN_RX_ACK interrupt flag
        name: BM_MAIN_RX_ACK_INT_CLEAR
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_MAIN_TX_EOP interrupt flag
        name: BM_MAIN_TX_EOP_INT_CLEAR
        offset: 22
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_MAIN_RX_EOP interrupt flag
        name: BM_MAIN_RX_EOP_INT_CLEAR
        offset: 21
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_MAIN_RX_TO interrupt flag
        name: BM_MAIN_RX_TO_INT_CLEAR
        offset: 20
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_RET_TX_EOP interrupt flag
        name: BM_RET_TX_EOP_INT_CLEAR
        offset: 19
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_RET_RX_EOP interrupt flag
        name: BM_RET_RX_EOP_INT_CLEAR
        offset: 18
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_RET_RX_TO interrupt flag
        name: BM_RET_RX_TO_INT_CLEAR
        offset: 17
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_EO_CON interrupt flag
        name: BM_EO_CON_INT_CLEAR
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_HEADER_ERR interrupt flag
        name: BM_HEADER_ERR_INT_CLEAR
        offset: 15
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_LEN_ERR interrupt flag
        name: BM_LEN_ERR_INT_CLEAR
        offset: 14
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_RX_SNIFFER_TO interrupt flag
        name: BM_RX_SNIFFER_TO_INT_CLEAR
        offset: 13
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_RX_OVERRUN interrupt flag
        name: BM_RX_OVERRUN_INT_CLEAR
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BM_TX_UNDERRUN interrupt flag
        name: BM_TX_UNDERRUN_INT_CLEAR
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the SW_DET interrupt flag
        name: SW_DET_INT_CLEAR
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the RX_SOF interrupt flag
        name: RX_SOF_INT_CLEAR
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the TX_SOF interrupt flag
        name: TX_SOF_INT_CLEAR
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the CRC_ERR interrupt flag
        name: CRC_ERR_INT_CLEAR
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the PKT_ERR_CNT interrupt flag
        name: PKT_ERR_CNT_INT_CLEAR
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BIT_ERR_CNT interrupt flag
        name: BIT_ERR_CNT_INT_CLEAR
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ECC threshold interrupt flag
        name: SM_ECC_THRESHOLD_CLEAR
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the SM_SYNC_LOST interrupt flag
        name: SM_SYNC_LOST_INT_CLEAR
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the SM_SYNC_ACQUIRED interrupt flag
        name: SM_SYNC_ACQUIRED_INT_CLEAR
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the SM_TX_MSG interrupt flag
        name: SM_TX_MSG_INT_CLEAR
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the SM_RX_MSG interrupt flag
        name: SM_RX_MSG_INT_CLEAR
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: NFMI_INT_CLEAR
      offset: 20
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Interrupt Enable Register
      field:
      - defaultVal: 0
        doc: Enable the CODEC_CNT_PHASE_ERR interrupt
        name: CODEC_CNT_PHASE_ERR_INT_ENABLE
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_FADE_COMPLETED interrupt
        name: DEC_FADE_COMPLETED_INT_ENABLE
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_OUT_UNDERRUN interrupt
        name: DEC_OUT_UNDERRUN_INT_ENABLE
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_OUT_OVERRUN interrupt
        name: DEC_OUT_OVERRUN_INT_ENABLE
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_IN_UNDERRUN interrupt
        name: DEC_IN_UNDERRUN_INT_ENABLE
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_IN_OVERRUN interrupt
        name: DEC_IN_OVERRUN_INT_ENABLE
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_OUT_UNDERRUN interrupt
        name: ENC_OUT_UNDERRUN_INT_ENABLE
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_OUT_OVERRUN interrupt
        name: ENC_OUT_OVERRUN_INT_ENABLE
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_IN_UNDERRUN interrupt
        name: ENC_IN_UNDERRUN_INT_ENABLE
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_IN_OVERRUN interrupt
        name: ENC_IN_OVERRUN_INT_ENABLE
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_OVERLOAD interrupt
        name: ENC_OVERLOAD_INT_ENABLE
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DEC_OVERLOAD interrupt
        name: DEC_OVERLOAD_INT_ENABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ENC_SATURATED interrupt
        name: ENC_SATURATED_INT_ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_INT_CFG
      offset: 24
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Status Register
      field:
      - defaultVal: 0
        doc: The codec period counter synchronization error is greater than 1us
        name: CODEC_CNT_PHASE_ERR
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Decoder fade completed (set after audio stream is active and cross-fading
          or fading in has completed)
        name: DEC_FADE_COMPLETED
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an decoder output underrun has occurred (the decoder did
          not generate a new sample and the same sample was read twice from NFMI_RX_SAMPLE)
        name: DEC_OUT_UNDERRUN
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an decoder output overrun has occurred (the decoder generated
          a new sample before the previous sample was read from NFMI_RX_SAMPLE)
        name: DEC_OUT_OVERRUN
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an decoder input underrun has occurred (the decoder requires
          a new sample and the fifo is empty) when this interrupt occurs the concealment
          is set by NFMI FSM
        name: DEC_IN_UNDERRUN
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an decoder input overrun has occurred (the framing block
          provided a new input before the previous input was processed by the decoder)
        name: DEC_IN_OVERRUN
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an encoder output underrun has occurred (the encoder did
          not generate a new output on time and the same output was used twice by
          the framing block)
        name: ENC_OUT_UNDERRUN
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an encoder output overrun has occurred (the encoder generated
          a new output before the previous output was used by the framing block)
        name: ENC_OUT_OVERRUN
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an encoder input underrun has occurred (NFMI_TX_SAMPLE
          was not written on time and the same sample was processed twice by the encoder)
        name: ENC_IN_UNDERRUN
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an encoder input overrun has occurred (NFMI_TX_SAMPLE was
          written before the previous sample was processed by the encoder)
        name: ENC_IN_OVERRUN
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a encoder overload has occurred (the codec was triggered
          while it was still busy)
        name: ENC_OVERLOAD
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a decoder overload has occurred (the codec was triggered
          while it was still busy)
        name: DEC_OVERLOAD
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Encoder saturation status
        name: ENC_SATURATED
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_CODEC_INT_STATUS
      offset: 28
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Interrupt Clear Register
      field:
      - defaultVal: 0
        doc: Clear the CODEC_CNT_PHASE_ERR interrupt
        name: CODEC_CNT_PHASE_ERR_INT_CLEAR
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_FADE_COMPLETED interrupt
        name: DEC_FADE_COMPLETED_INT_CLEAR
        offset: 11
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_OUT_UNDERRUN interrupt
        name: DEC_OUT_UNDERRUN_INT_CLEAR
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_OUT_OVERRUN interrupt
        name: DEC_OUT_OVERRUN_INT_CLEAR
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_IN_UNDERRUN interrupt
        name: DEC_IN_UNDERRUN_INT_CLEAR
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_IN_OVERRUN interrupt
        name: DEC_IN_OVERRUN_INT_CLEAR
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_OUT_UNDERRUN interrupt
        name: ENC_OUT_UNDERRUN_INT_CLEAR
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_OUT_OVERRUN interrupt
        name: ENC_OUT_OVERRUN_INT_CLEAR
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_IN_UNDERRUN interrupt
        name: ENC_IN_UNDERRUN_INT_CLEAR
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_IN_OVERRUN interrupt
        name: ENC_IN_OVERRUN_INT_CLEAR
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_OVERLOAD interrupt
        name: ENC_OVERLOAD_INT_CLEAR
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the DEC_OVERLOAD interrupt
        name: DEC_OVERLOAD_INT_CLEAR
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the ENC_SATURATED interrupt
        name: ENC_SATURATED_INT_CLEAR
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: NFMI_CODEC_INT_CLEAR
      offset: 32
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Error Counters
      field:
      - defaultVal: 0
        doc: Number of detected packet related errors
        name: PKT_ERROR_CNT
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Number of detected and corrected ECC errors
        name: BIT_ERROR_CNT
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Clear the PKT_ERROR_CNT counter
        name: PKT_ERROR_CNT_CLEAR
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 0
        doc: Clear the BIT_ERROR_CNT counter
        name: BIT_ERROR_CNT_CLEAR
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: NFMI_ERROR_CNT
      offset: 36
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Configuration Register
      field:
      - defaultVal: 102
        doc: NFMI block mode frame sync word
        name: FRAME_SYNC_WORD
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Sets the number of bad sync words to loose sync. Determines the number
          of bad sync words to loose sync (equal to BAD_SYNC_THRESHOLD+1).
        name: BAD_SYNC_THRESHOLD
        offset: '11:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Bad sync word counter
        name: SYNC_CNT
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_BM_CFG
      offset: 40
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Rx Data Register
      field:
      - defaultVal: 0
        doc: Block mode Rx payload data
        name: RX_DATA
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_BM_RX_DATA
      offset: 44
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Tx Data Register
      field:
      - defaultVal: 0
        doc: Block mode Tx payload data
        name: TX_DATA
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_BM_TX_DATA
      offset: 48
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Rx Header Register
      field:
      - defaultVal: 255
        doc: Maximum allowed Rx payload length in bytes
        name: RX_MAX_PAYLOAD_LENGTH
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Rx ACK
        name: RX_ACK
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Received packet number
        name: RX_PKT_NUM
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Received packet sequence number
        name: RX_SEQ_NUM
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Rx payload length in bytes
        name: RX_PAYLOAD_LENGTH
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_BM_RX_HEADER
      offset: 52
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Tx Header Register
      field:
      - defaultVal: 0
        doc: Tx ACK
        name: TX_ACK
        offset: 10
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Tx packet number
        name: TX_PKT_NUM
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Tx sequence number
        name: TX_SEQ_NUM
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Tx payload length in bytes
        name: TX_PAYLOAD_LENGTH
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_BM_TX_HEADER
      offset: 56
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Connection Interval Register
      field:
      - defaultVal: 15000
        doc: NFMI block mode connection interval in usec
        name: BM_CON_INTERVAL
        offset: '19:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_BM_CON_INTERVAL
      offset: 60
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Retransmission Interval Register
      field:
      - defaultVal: 8000
        doc: NFMI automatic block mode retransmission interval in usec
        name: BM_RET_INTERVAL
        offset: '14:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_BM_RET_INTERVAL
      offset: 64
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Block Mode Rx Early On Time  Register
      field:
      - defaultVal: 500
        doc: NFMI Rx early on time in usec, measured from the expected start of the
          received sync word
        name: RX_EARLY_TURN_ON
        offset: '17:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_BM_RX_EARLY_TURN_ON
      offset: 68
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Configuration Register 0
      field:
      - defaultVal: 105
        doc: NFMI sample mode start sync word
        name: START_SYNC_WORD
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Threshold on the average value to trigger an interrupt
        name: ECC_AVG_THRESHOLD
        offset: '23:22'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Time constant for the average filter
        name: ECC_AVG_TC
        offset: '21:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: ECC mode operation
        name: ECC_PARITY_MODE
        offset: '19:18'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 7
        doc: Number of bits per sample
        name: SAMPLE_BITS
        offset: '17:13'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 3
        doc: Number of audio samples per packet (sample mode)
        name: SAMPLES_PER_PACKET
        offset: '12:11'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: Sets the number of bad messages to lose connection. Determines the number
          of bad messages to lose connection (equal to BAD_MSG_THRESHOLD+1).
        name: BAD_MSG_THRESHOLD
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Averaged value of ECC errors from filter
        name: STATUS_ECC_AVG_VALUE
        offset: '7:4'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: Good/bad message word counter
        name: STATUS_BAD_MSG_CNT
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_SM_CFG0
      offset: 72
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Configuration Register 1
      field:
      - defaultVal: 128
        doc: Switching delay to avoid analog Tx and Rx overlap in 1/16 bitclk periods
          (fractional counter is initialized to zero at the start of each frame)
        name: SWITCHING_DELAY
        offset: '31:22'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 200
        doc: NFMI sample mode synchronization to start of bitclk counter for peripheral
          Tx state machine or number of bitclk counts between end of sync transmission
          and start of bitclk counter
        name: SYNC_DELAY
        offset: '16:9'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 11
        doc: Number of packets per frame (this is the number of central packets as
          well as the number of peripheral packets, equal to PACKETS_PER_FRAME+1)
        name: PACKETS_PER_FRAME
        offset: '8:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_SM_CFG1
      offset: 76
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Configuration Register 2
      field:
      - defaultVal: 9
        doc: Peripheral message CRC packet position
        name: PERIPHERAL_CRC_POSITION
        offset: '26:18'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 6
        doc: Peripheral message data packet position
        name: PERIPHERAL_MSG_POSITION
        offset: '17:9'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 3
        doc: Central message CRC packet position
        name: CENTRAL_CRC_POSITION
        offset: '8:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_SM_CFG2
      offset: 80
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Rx Audio Sample Register
      field:
      - defaultVal: 0
        doc: Sample mode Rx payload data
        name: RX_SAMPLE
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_SM_RX_SAMPLE
      offset: 84
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Tx Audio Sample Register
      field:
      - defaultVal: 0
        doc: Sample mode Tx payload data
        name: TX_SAMPLE
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_SM_TX_SAMPLE
      offset: 88
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Rx Message Register
      field:
      - defaultVal: 0
        doc: Message received
        name: RX_MSG
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_SM_RX_MSG
      offset: 92
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Tx Message Register
      field:
      - defaultVal: 0
        doc: Message to transmit
        name: TX_MSG
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_SM_TX_MSG
      offset: 96
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Sample Mode Connection Interval Register
      field:
      - defaultVal: 1000
        doc: NFMI sample mode connection interval in bitclk periods
        name: SM_CON_INTERVAL
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_SM_CON_INTERVAL
      offset: 100
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Connection Interval Register
      field:
      - defaultVal: 1000
        doc: NFMI maximum Rx on time in usec after the expected Rx start of sync to
          search for a valid sync word (at the central side) or central acknowledgement
          (at the peripheral side) after Tx.
        name: RX_ON_TIME_AFTER_TX
        offset: '27:18'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1000
        doc: NFMI peripheral maximum Rx on time in usec after the expected Rx start
          of sync to search for a valid sync word at every connection or retransmission
          interval
        name: RX_ON_TIME_AFTER_INTERVAL
        offset: '17:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_ON_TIME
      offset: 104
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Rx Timing Configuration
      field:
      - defaultVal: 16
        doc: Analog Rx shutdown delay (in NFMICLK cycles) from the Rx event plus number
          of packet bits until the analog Rx is disabled
        name: SM_RX_SHUTDOWN_DELAY
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 5
        doc: Sample mode delay from Rx event until the first data bit is captured
          (in bitclk periods)
        name: SM_RX_BIT_DELAY
        offset: '23:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Rx DPLL mute delay (in NFMICLK cycles) during which the analog Rx is
          enabled and the DPLL input is muted
        name: RX_DPLL_MUTE_DELAY
        offset: '19:14'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Rx Costas mute delay (in NFMICLK cycles) during which the analog Rx is
          enabled and the Costas loop is muted (not regulating)
        name: RX_CL_MUTE_DELAY
        offset: '13:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Delay from end of Tx until analog Rx is enabled (in NFMICLK cycles)
        name: BM_TX_TO_RX_DELAY
        offset: '6:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_TIMING_CFG
      offset: 108
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Tx Timing Configuration
      field:
      - defaultVal: 1
        doc: 'Sample mode early Tx start: from Tx start to Rx packet end (in bitclk
          periods). Adjusted to minimize dead time as analog Rx is disabled before
          Rx packet end and analog Tx enabled after Tx packet start.'
        name: SM_TX_EARLY_START
        offset: '27:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Analog Tx shutdown delay (in NFMICLK cycles) after the last bit has been
          input to the modulator until the analog Tx is disabled
        name: TX_SHUTDOWN_DELAY
        offset: '22:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: Analog Tx startup delay (in NFMICLK cycles) after the first bit has been
          input to the modulator until analog Tx is enabled
        name: TX_STARTUP_DELAY
        offset: '14:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 16
        doc: Delay from end of Rx until Tx is enabled (in NFMICLK cycles)
        name: BM_RX_TO_TX_DELAY
        offset: '6:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_TX_TIMING_CFG
      offset: 112
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Configuration Register
      field:
      - defaultVal: 0
        doc: Decoder keeps the packet after the 1st sync. detected
        name: DEC_PACKET_KEEP
        offset: 25
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 256
        doc: Encoder gain prior codec. Unsigned gain up to 2x in m1p8 format
        name: ENC_GAIN
        offset: '24:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Encoder gain enable
        name: ENC_GAIN_EN
        offset: 12
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: The decoder output 16bit rounding
        name: DEC_16BIT_RND_EN
        offset: 11
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: the full 20-bit range is utilized
        sw_access: rw
      - defaultVal: 0
        doc: Decoder processing right shift
        name: DEC_RSHIFT
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Encoder processing left shift
        name: ENC_LSHIFT
        offset: '7:5'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Data mapping from the decoder into pbus
        name: DEC_PBUS_MAPPING
        offset: '4:2'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Data mapping from pbus into encoder
        name: ENC_PBUS_MAPPING
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_CFG
      offset: 116
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Fader Control
      field:
      - defaultVal: 2047
        doc: Decoder attenuation after codec. Unsigned attenuation in p11 format
        name: DEC_ATTENUATION
        offset: '26:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 255
        doc: Decoder fader duration control. Steps are applied as field value+1
        name: DEC_FADING_STEP
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Decoder constant attenuation disable
        name: DEC_ATTENUATION_DISABLE
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Decoder fade target at dropoff
        name: DEC_FADE_OUT_SEL
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Decoder fade out at dropoff control
        name: DEC_FADE_OUT_EN
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: Decoder fade in at link start or re-start
        name: DEC_FADE_IN_EN
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_FADER_CFG
      offset: 120
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Predictor Control
      field:
      - defaultVal: 143
        doc: Predictor leakage factor beta_b
        name: BETA_B
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 247
        doc: Predictor leakage factor beta_f
        name: BETA_F
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 242
        doc: Predictor leakage factor alpha
        name: ALPHA
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 6
        doc: Gamma value control
        name: GAMMA
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_PREDICTOR_CFG
      offset: 124
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Quantization Control
      field:
      - defaultVal: 2
        doc: The error handling mode of the received sample
        name: ERR_SAMPLE_MODE
        offset: '13:12'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: The error handling mode of the received sample sign
        name: ERR_SIGN_MODE
        offset: '11:10'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: The replacement sample calculation in sample error mode
        name: ERR_SAMPLE_CALC
        offset: '9:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: The scale for the error at "11" adpcm code
        name: SCALE3
        offset: '4:3'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: uniform quantization
        sw_access: rw
      - defaultVal: 1
        doc: The scale for the error at "10" adpcm code
        name: SCALE2
        offset: '2:1'
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: uniform quantization
        sw_access: rw
      - defaultVal: 0
        doc: The scale for the error at "01" adpcm code
        name: SCALE1
        offset: 0
        property:
        - name: field_prot
          value: priv
        - name: u_internal_notes
          value: uniform quantization
        sw_access: rw
      name: NFMI_CODEC_QUANTIZER_CFG
      offset: 128
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Envelope Detector Configuration
      field:
      - defaultVal: 106
        doc: Maximum envelope value in m5p3 format. Adjust according to quantization.
          Always negative sign dropped
        name: ENV_MAX_LOG2
        offset: '27:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 35
        doc: Minimum envelope value in m5p3 format. Adjust for noise floor. Always
          negative sign dropped
        name: ENV_MIN_LOG2
        offset: '19:12'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: The envelope detector attack behavior in error mode
        name: ENV_ERR_MODE
        offset: '11:10'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: The envelope detector leakage factor
        name: ENV_LEAKAGE
        offset: '9:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: The envelope detector release time constant
        name: ENV_RELEASE
        offset: '7:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: The envelope detector attack time constant
        name: ENV_ATTACK
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_ENV_CFG
      offset: 132
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Envelope Detector Gain Settings
      field:
      - defaultVal: 74
        doc: Maximum gain value at envelope input
        name: ENV_GAIN_MAX
        offset: '19:12'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 26
        doc: Minimum gain value at envelope input
        name: ENV_GAIN_MIN
        offset: '11:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: The envelope sample shift
        name: ENV_SAMPLE_SHIFT
        offset: '3:2'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: The envelope gain feedback adjustment shift
        name: ENV_GAIN_SHIFT
        offset: '1:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_ENV_GAIN
      offset: 136
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Counter Configuration Register 0
      field:
      - defaultVal: 255
        doc: Time step for peripheral counter to track main counter (8 fractional
          bits)
        name: TRACKING_STEP
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 42411
        doc: Codec pulse counter period (9 integer + 8 fractional bits). Integer part
          is minus 1
        name: PERIOD
        offset: '16:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_CNT_CFG0
      offset: 140
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Counter Configuration Register 1
      field:
      - defaultVal: 0
        doc: Phase of codec decoder start pulse relative to codec pulse counter (9
          integer bits)
        name: CODEC_DEC_PHASE
        offset: '24:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Phase of codec encoder start pulse relative to codec pulse counter (9
          integer bits)
        name: CODEC_ENC_PHASE
        offset: '8:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_CNT_CFG1
      offset: 144
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Counter Configuration Register 2
      field:
      - defaultVal: 0
        doc: Phase of sample pulse (for Audio Sink Clock Counters pulse and DMA trigger)
          relative to codec pulse counter (9 integer bits)
        name: SAMPLE_PULSE_PHASE
        offset: '8:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_CNT_CFG2
      offset: 148
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Encoder Output Register
      field:
      - defaultVal: 0
        doc: Codec encoder output data when CODEC_ENC_OUTPUT_ENABLE is set
        name: ENC_DATA
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_CODEC_ENC_OUTPUT
      offset: 152
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Codec Decoder Input Register
      field:
      - defaultVal: 0
        doc: ECC error detected but not corrected  (mimic error)
        name: DEC_ECC
        offset: 31
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: ECC parity error detected and corrected  (mimic error)
        name: DEC_ECC_PARITY
        offset: 30
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: ECC data error detected and corrected (mimic error)
        name: DEC_ECC_DATA
        offset: 29
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: ECC data error detected and corrected (mimic error)
        name: DEC_CONCEAL_ENABLE
        offset: 28
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Codec decoder input data when CODEC_DEC_INPUT_ENABLE is set
        name: DEC_DATA
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_CODEC_DEC_INPUT
      offset: 156
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Modem Configuration Register
      field:
      - defaultVal: 3
        doc: RX_FCW_AVG time constant
        name: RX_FCW_AVG_TC
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 4
        doc: DPLL LPF fast time constant
        name: DPLL_LPF_FAST_TC
        offset: '6:4'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: DPLL LPF slow time constant
        name: DPLL_LPF_SLOW_TC
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_MODEM_CFG
      offset: 160
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI NCO Intermediate Frequency Control Word
      field:
      - defaultVal: 15341
        doc: NCO frequency control word value of intermediate frequency according
          to the formula Fintermediate[MHz]*8192
        name: NCO_FCW_IF
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_NCO_FCW_IF
      offset: 164
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Local Oscillator Frequency
      field:
      - defaultVal: 10
        doc: 48 MHz clock divider counter maximal value (LO frequency is 2 * 48 MHz
          * XTAL_DIV_INCR / (XTAL_DIV_MAX + 1)
        name: XTAL_DIV_MAX
        offset: '12:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: 48 MHz clock divider counter increment
        name: XTAL_DIV_INCR
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_LO_CFG
      offset: 168
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI NCO Frequency Control Word Feedback
      field:
      - defaultVal: 0
        doc: RX NCO frequency control word averaged feedback correction value 6-bit
          signed (sign extended to 8 bits)
        name: RX_NCO_FB_AVG
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_NCO_FCW_FB
      offset: 172
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI I and Q sampled value
      field:
      - defaultVal: 0
        doc: Q sample value as RAW data
        name: Q_DATA
        offset: '31:16'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: I sample value as RAW data
        name: I_DATA
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_IQ_DATA
      offset: 176
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Bi quad gain
      field:
      - defaultVal: 14
        doc: RX Biquad gain
        name: RX_BIQUAD_GAIN
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_BIQUAD_GAIN
      offset: 180
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Filter Coefficients B2
      field:
      - defaultVal: 120245864
        doc: RX filter coefficients
        name: RX_FILTER_COEF_B2
        offset: '29:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_FILTER_COEF_0
      offset: 184
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Filter Coefficients A2
      field:
      - defaultVal: 709487166
        doc: RX filter coefficients
        name: RX_FILTER_COEF_A2
        offset: '29:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_FILTER_COEF_1
      offset: 188
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Filter Coefficients A3
      field:
      - defaultVal: 125994205
        doc: RX filter coefficients
        name: RX_FILTER_COEF_A3
        offset: '29:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_FILTER_COEF_2
      offset: 192
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Coefficients
      field:
      - defaultVal: 2
        doc: RX start of synchronization gain to lock I and Q phases
        name: PHASE_LOCK_GAIN
        offset: '30:28'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 1
        doc: RX start of synchronization threshold for I and Q phase locking
        name: PHASE_LOCK_THRESHOLD
        offset: '25:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 2
        doc: RX filter gain during preamble
        name: RX_FILTER_GAIN
        offset: '18:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 3
        doc: RX loop filter C2 coefficient
        name: RX_LOOP_C2
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 3
        doc: RX loop filter C1 coefficient
        name: RX_LOOP_C1
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RX_COEF
      offset: 196
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Demodulator Filter Coefficient
      field:
      - defaultVal: 4227920897
        doc: Filter coefficient read
        hw_access: wo
        name: FILTER_COEF_DATA_RD
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        - name: rwpair
          value: FILTER_COEF_DATA_WR
        sw_access: ro
      - defaultVal: 0
        doc: Filter coefficient write
        hw_access: ro
        name: FILTER_COEF_DATA_WR
        offset: '31:0'
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      name: NFMI_MODEM_FILTER_COEF
      offset: 200
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Analog Tuning Control
      field:
      - defaultVal: 64
        doc: Capacitor DAC control in rx mode (capacitance is 10 + 0.5*x pF)
        name: CAP_DAC_RX
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 9
        doc: Resistor DAC control in rx mode (resistance is 1/(1/20+x/64) kOhm)
        name: RES_DAC_RX
        offset: '20:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 64
        doc: Capacitor DAC control in tx mode (capacitance is 10 + 0.25*x pF)
        name: CAP_DAC_TX
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 9
        doc: Resistor DAC control in tx mode (resistance is 1/(1/20+x/64) kOhm)
        name: RES_DAC_TX
        offset: '4:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ANALOG_TUNING_CTRL
      offset: 204
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI TX Filter Trimming Control
      field:
      - defaultVal: 1
        doc: High pass filter current trimming (fine tuning)
        name: HPF_ITRIM
        offset: '15:14'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 24
        doc: High pass filter trimming
        name: HPF_FTRIM
        offset: '13:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 24
        doc: Low pass filter trimming
        name: LPF_FTRIM
        offset: '5:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ANALOG_TX_FILTER_CTRL
      offset: 208
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI PA Output Power Control
      field:
      - defaultVal: 7
        doc: PA drive trimming
        name: DRIVE
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ANALOG_PA_CTRL
      offset: 212
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RX Low-Pass Filter Trimming Control
      field:
      - defaultVal: 0
        doc: Enable ptat current source on LNA
        name: RX_LNA_PTAT_ENABLE
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 24
        doc: LNA bandpass filter trimming
        name: LNA_FTRIM
        offset: '13:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 24
        doc: Low pass filter trimming
        name: LPF_FTRIM
        offset: '5:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ANALOG_RX_FILTER_CTRL
      offset: 216
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Analog Test Modes Control
      field:
      - defaultVal: 0
        doc: Enable RX low pass filter short
        name: RX_LPF_SHORT_ENABLE
        offset: 9
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable attenuation on LNA input (by a factor of 30)
        name: RX_LNA_ATT_ENABLE
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable TX low pass filter short
        name: TX_LPF_SHORT_ENABLE
        offset: 7
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable TX low pass filter output on AOUT
        name: TX_LPF_AOUT_ENABLE
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable outputs for observation on GPIOs
        name: GPIO_OUT_ENABLE
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable RX demodulator (CDR included)
        name: RX_DIGITAL_ENABLE
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable RX analog
        name: RX_ANALOG_ENABLE
        offset: 3
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable TX modulator
        name: TX_DIGITAL_ENABLE
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable TX analog
        name: TX_ANALOG_ENABLE
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: General power and LO enable
        name: POWER_ENABLE
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ANALOG_TEST_CTRL
      offset: 220
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI SSI ADC Configuration Register
      field:
      - defaultVal: 0
        doc: Enable RX signal strength automatic stage selection (ADC result between
          low and high thresholds)
        name: RSSI_AUTO_ENABLE
        offset: 16
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RSSI input selection (selected stage can be read in auto mode)
        name: RSSI_SEL
        offset: '10:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Synchronize ADC with tx_enable and rx_enable
        name: TXRX_SYNC
        offset: 6
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable RX signal strength measurement
        name: RSSI_ENABLE
        offset: 5
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Enable TX signal strength measurement
        name: TSSI_ENABLE
        offset: 4
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Defines the sampling frequency of the ADC
        name: FREQ
        offset: '2:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_ADC_CTRL
      offset: 224
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Automatic capacitor tuning control
      field:
      - defaultVal: 0
        doc: TX capacitor scanning enable. Write 1 to start scanning (find maximum
          amplitude by adjusting CAP_DAC_TX from 4 to 252 in steps of 8)
        name: TX_CAP_SCAN
        offset: 24
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: TX capacitor automatic tuning adjustment step (0 to disable)
        name: TX_CAP_AUTO_STEP
        offset: '18:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RX capacitor automatic tuning enable
        name: RX_CAP_AUTO
        offset: 8
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RX tuning capacitor offset, 2's complement value added to TX tuning capacitor
          value / 2 (single ended)
        name: RX_CAP_OFFSET
        offset: '5:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_TUNING_CTRL
      offset: 228
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Received signal strength measurement control
      field:
      - defaultVal: 81
        doc: RSSI stage gain (all stages). RSSI_GAIN = round(1/stage_gain * 256)
        name: RSSI_GAIN
        offset: '22:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 128
        doc: RSSI high threshold. If ADC raw data is above threshold (RSSI_HIGH_THRESHOLD
          << 6), the result is ignored for the statistics.
        name: RSSI_HIGH_THRESHOLD
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 128
        doc: RSSI low threshold. If ADC raw data is below threshold (RSSI_LOW_THRESHOLD
          << 5), the result is ignored for the statistics.
        name: RSSI_LOW_THRESHOLD
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RSSI_CTRL
      offset: 232
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Received signal strength stage selection control
      field:
      - defaultVal: 128
        doc: RSSI_SEL high threshold. If ADC raw data is above threshold (RSSI_SEL_HIGH_THRESHOLD
          << 6), the previous stage is selected.
        name: RSSI_SEL_HIGH_THRESHOLD
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 128
        doc: RSSI_SEL low threshold. If ADC raw data is below threshold (RSSI_SEL_LOW_THRESHOLD
          << 5), the next stage is selected.
        name: RSSI_SEL_LOW_THRESHOLD
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RSSI_SEL_CTRL
      offset: 236
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI Received signal strength stages offsets
      field:
      - defaultVal: 113
        doc: 'RSSI stage3 to stage6 offset (substracted from ADC result: 14 bit ADC
          result - RSSI_OFFSET<<4). Allows up to 1/4 of full range offset.'
        name: RSSI_OFFSET3
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 113
        doc: 'RSSI stage2 offset (substracted from ADC result: 14 bit ADC result -
          RSSI_OFFSET<<4). Allows up to 1/4 of full range offset.'
        name: RSSI_OFFSET2
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 113
        doc: 'RSSI stage1 offset (substracted from ADC result: 14 bit ADC result -
          RSSI_OFFSET<<4). Allows up to 1/4 of full range offset.'
        name: RSSI_OFFSET1
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 113
        doc: 'RSSI stage0 offset (substracted from ADC result: 14 bit ADC result -
          RSSI_OFFSET<<4). Allows up to 1/4 of full range offset.'
        name: RSSI_OFFSET0
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: NFMI_RSSI_OFFSETS
      offset: 240
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI TSSI filtering control and conversion result in saturated absolute
        mode
      field:
      - defaultVal: 0
        doc: TSSI reset low pass filtered average, min and max values
        name: RESET_STAT
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 2
        doc: TSSI low pass filter coefficient = 2^(-LPF_COEF)
        name: LPF_COEF
        offset: '22:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: TSSI data selection
        name: DATA_SEL
        offset: '17:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: 14-bit unsigned TSSI conversion result, ranging from 0 V to 1.8 V
        name: DATA
        offset: '13:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_TSSI_DATA
      offset: 244
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: NFMI RSSI filtering control and conversion result in saturated absolute
        mode
      field:
      - defaultVal: 0
        doc: RSSI stage level differences (from analog block)
        name: RSSI_LEVEL
        offset: '29:24'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 0
        doc: RSSI reset low pass filtered average, min and max values
        name: RESET_STAT
        offset: 23
        property:
        - name: field_prot
          value: priv
        sw_access: wo
      - defaultVal: 2
        doc: RSSI low pass filter coefficient = 2^(-LPF_COEF)
        name: LPF_COEF
        offset: '22:20'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: RSSI data selection
        name: DATA_SEL
        offset: '17:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: 16-bit unsigned scaled RSSI conversion result, or 14-bit raw ADC conversion
          result ranging from 0 V to 1.8 V
        name: DATA
        offset: '15:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: NFMI_RSSI_DATA
      offset: 248
      property:
      - name: reg_prot
        value: priv
      type: reg
    - type: define
      values:
      - doc: Disable codec bypass
        name: NFMI_CODEC_BYPASS_DISABLED
        private_val: true
        value: 0
      - doc: Enable codec bypass
        name: NFMI_CODEC_BYPASS_ENABLED
        private_val: true
        value: 1
      - doc: The codec decoder takes its input from the Rx state machine
        name: NFMI_CODEC_DEC_INPUT_DISABLED
        private_val: true
        value: 0
      - doc: The codec decoder takes its input from NFMI_CODEC_DEC_INPUT
        name: NFMI_CODEC_DEC_INPUT_ENABLED
        private_val: true
        value: 1
      - doc: The codec encoder does not write its output to NFMI_CODEC_ENC_OUTPUT
          and does not set CODEC_ENC_READY
        name: NFMI_CODEC_ENC_OUTPUT_DISABLED
        private_val: true
        value: 0
      - doc: The codec encoder writes its output to NFMI_CODEC_ENC_OUTPUT and sets
          CODEC_ENC_READY
        name: NFMI_CODEC_ENC_OUTPUT_ENABLED
        private_val: true
        value: 1
      - doc: Sync word single bit error disabled
        name: NFMI_SW_ERR_DISABLED
        private_val: true
        value: 0
      - doc: Sync word single bit error enabled
        name: NFMI_SW_ERR_ENABLED
        private_val: true
        value: 1
      - doc: Data scrambling is enabled
        name: NFMI_DATA_SCRAMBLING_ENABLED
        private_val: true
        value: 0
      - doc: Data scrambling is disabled
        name: NFMI_DATA_SCRAMBLING_DISABLED
        private_val: true
        value: 1
      - doc: Disable the RX_SAMPLE interrupt
        name: NFMI_RX_SAMPLE_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the RX_SAMPLE interrupt
        name: NFMI_RX_SAMPLE_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the TX_SAMPLE interrupt
        name: NFMI_TX_SAMPLE_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the TX_SAMPLE interrupt
        name: NFMI_TX_SAMPLE_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the RX_SAMPLE request
        name: NFMI_RX_SAMPLE_DMA_DISABLED
        private_val: true
        value: 0
      - doc: Enable the RX_SAMPLE request
        name: NFMI_RX_SAMPLE_DMA_ENABLED
        private_val: true
        value: 1
      - doc: Disable the TX_SAMPLE request
        name: NFMI_TX_SAMPLE_DMA_DISABLED
        private_val: true
        value: 0
      - doc: Enable the TX_SAMPLE request
        name: NFMI_TX_SAMPLE_DMA_ENABLED
        private_val: true
        value: 1
      - doc: Disable the RX_DATA interrupt
        name: NFMI_RX_DATA_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the  RX_DATA interrupt
        name: NFMI_RX_DATA_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the TX_DATA interrupt
        name: NFMI_TX_DATA_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the TX_DATA interrupt
        name: NFMI_TX_DATA_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the RX_DATA DMA request
        name: NFMI_RX_DATA_DMA_DISABLED
        private_val: true
        value: 0
      - doc: Enable the RX_DATA DMA request
        name: NFMI_RX_DATA_DMA_ENABLED
        private_val: true
        value: 1
      - doc: Disable the TX_DATA DMA request
        name: NFMI_TX_DATA_DMA_DISABLED
        private_val: true
        value: 0
      - doc: Enable the TX_DATA DMA request
        name: NFMI_TX_DATA_DMA_ENABLED
        private_val: true
        value: 1
      - doc: Disable the RX_IQ_DATA DMA request
        name: NFMI_RX_IQ_DATA_DMA_DISABLED
        private_val: true
        value: 0
      - doc: Enable the RX_IQ_DATA DMA request
        name: NFMI_RX_IQ_DATA_DMA_ENABLED
        private_val: true
        value: 1
      - doc: Automatic block mode protocol without retransmission
        name: NFMI_BM_AUTO
        private_val: true
        value: 0
      - doc: Automatic block mode protocol with retransmission
        name: NFMI_BM_AUTO_RETR
        private_val: true
        value: 1
      - doc: Manual block mode protocol
        name: NFMI_BM_MANUAL
        private_val: true
        value: 2
      - doc: Sample mode protocol in full duplex
        name: NFMI_SM_FULL_DUPLEX
        private_val: true
        value: 3
      - doc: Sample mode protocol in half duplex
        name: NFMI_SM_HALF_DUPLEX
        private_val: true
        value: 4
      - doc: Modem is in peripheral mode
        name: NFMI_PERIPHERAL
        private_val: true
        value: 0
      - doc: Modem is in central mode
        name: NFMI_CENTRAL
        private_val: true
        value: 1
      - doc: NFMI bitrate of 1333 kbps
        name: NFMI_1333_KBPS
        private_val: true
        value: 5
      - doc: NFMI bitrate of 1142 kbps
        name: NFMI_1142_KBPS
        private_val: true
        value: 6
      - doc: NFMI bitrate of 1000 kbps
        name: NFMI_1000_KBPS
        private_val: true
        value: 7
      - doc: NFMI bitrate of 888 kbps
        name: NFMI_888_KBPS
        private_val: true
        value: 8
      - doc: NFMI bitrate of 800 kbps
        name: NFMI_800_KBPS
        private_val: true
        value: 9
      - doc: NFMI bitrate of 727 kbps
        name: NFMI_727_KBPS
        private_val: true
        value: 10
      - doc: NFMI bitrate of 666 kbps
        name: NFMI_666_KBPS
        private_val: true
        value: 11
      - doc: NFMI bitrate of 615 kbps
        name: NFMI_615_KBPS
        private_val: true
        value: 12
      - doc: NFMI bitrate of 571 kbps
        name: NFMI_571_KBPS
        private_val: true
        value: 13
      - doc: NFMI bitrate of 533 kbps
        name: NFMI_533_KBPS
        private_val: true
        value: 14
      - doc: NFMI bitrate of 500 kbps
        name: NFMI_500_KBPS
        private_val: true
        value: 15
      - doc: NFMI bitrate of 470 kbps
        name: NFMI_470_KBPS
        private_val: true
        value: 16
      - doc: NFMI bitrate of 444 kbps
        name: NFMI_444_KBPS
        private_val: true
        value: 17
      - doc: NFMI bitrate of 421 kbps
        name: NFMI_421_KBPS
        private_val: true
        value: 18
      - doc: NFMI bitrate of 400 kbps
        name: NFMI_400_KBPS
        private_val: true
        value: 19
      - doc: NFMI bitrate of 380 kbps
        name: NFMI_380_KBPS
        private_val: true
        value: 20
      - doc: NFMI bitrate of 363 kbps
        name: NFMI_363_KBPS
        private_val: true
        value: 21
      - doc: NFMI bitrate of 347 kbps
        name: NFMI_347_KBPS
        private_val: true
        value: 22
      - doc: NFMI bitrate of 333 kbps
        name: NFMI_333_KBPS
        private_val: true
        value: 23
      - doc: Disable Forcing of concealment
        name: NFMI_CODEC_DEC_CONCEAL_DISABLE
        private_val: true
        value: 1
      - doc: Enable Forcing of concealment
        name: NFMI_CODEC_DEC_CONCEAL_ENABLE
        private_val: true
        value: 1
      - doc: Start the codec decoder manually
        name: NFMI_CODEC_DEC_START
        private_val: true
        value: 1
      - doc: Start the codec encoder manually
        name: NFMI_CODEC_ENC_START
        private_val: true
        value: 1
      - doc: Reset the codec decoder
        name: NFMI_CODEC_DEC_RESET
        private_val: true
        value: 1
      - doc: Reset the codec encoder
        name: NFMI_CODEC_ENC_RESET
        private_val: true
        value: 1
      - doc: Start a Rx transaction (manual block mode only)
        name: NFMI_START_RX
        private_val: true
        value: 1
      - doc: Start a Tx transaction (manual block mode only)
        name: NFMI_START_TX
        private_val: true
        value: 1
      - doc: Reset the NFMI
        name: NFMI_RESET
        private_val: true
        value: 1
      - doc: Disable the NFMI block
        name: NFMI_DISABLE
        private_val: true
        value: 1
      - doc: Enable the NFMI block
        name: NFMI_ENABLE
        private_val: true
        value: 1
      - doc: NFMI codec decoder concealment not set by HW
        name: NFMI_CODEC_DEC_CONCEAL_HW_NOT_SET
        private_val: true
        value: 0
      - doc: NFMI codec decoder concealment set by HW
        name: NFMI_CODEC_DEC_CONCEAL_HW_SET
        private_val: true
        value: 1
      - doc: NFMI ECC filter threshold not hit
        name: NFMI_SM_ECC_FILTER_THRESHOLD_NOT_HIT
        private_val: true
        value: 0
      - doc: NFMI ECC filter threshold hit
        name: NFMI_SM_ECC_FILTER_THRESHOLD_HIT
        private_val: true
        value: 1
      - doc: NFMI codec decoder concealment released
        name: NFMI_CODEC_DEC_CONCEAL_RELEASED
        private_val: true
        value: 0
      - doc: NFMI codec decoder concealment forced
        name: NFMI_CODEC_DEC_CONCEAL_FORCED
        private_val: true
        value: 1
      - doc: NFMI codec decoder is not busy
        name: NFMI_CODEC_DEC_NOT_BUSY
        private_val: true
        value: 0
      - doc: NFMI codec decoder is busy
        name: NFMI_CODEC_DEC_BUSY
        private_val: true
        value: 1
      - doc: NFMI codec encoder is not busy
        name: NFMI_CODEC_ENC_NOT_BUSY
        private_val: true
        value: 0
      - doc: NFMI codec encoder is busy
        name: NFMI_CODEC_ENC_BUSY
        private_val: true
        value: 1
      - doc: No new NFMI sample available
        name: NFMI_RX_SAMPLE_NO_REQ
        private_val: true
        value: 0
      - doc: New NFMI sample available
        name: NFMI_RX_SAMPLE_REQ
        private_val: true
        value: 1
      - doc: NFMI sample has already been written
        name: NFMI_TX_SAMPLE_NO_REQ
        private_val: true
        value: 0
      - doc: NFMI sample can be written
        name: NFMI_TX_SAMPLE_REQ
        private_val: true
        value: 1
      - doc: No new NFMI data available
        name: NFMI_RX_DATA_NO_REQ
        private_val: true
        value: 0
      - doc: New NFMI data available
        name: NFMI_RX_DATA_REQ
        private_val: true
        value: 1
      - doc: NFMI data has already been written
        name: NFMI_TX_DATA_NO_REQ
        private_val: true
        value: 0
      - doc: NFMI data can be written
        name: NFMI_TX_DATA_REQ
        private_val: true
        value: 1
      - doc: The NFMI module is disabled
        name: NFMI_DISABLED
        private_val: true
        value: 0
      - doc: The NFMI module is enabled
        name: NFMI_ENABLED
        private_val: true
        value: 1
      - doc: Audio streaming in not active
        name: NFMI_AUDIO_STREAM_NOT_ACTIVE
        private_val: true
        value: 0
      - doc: Audio streaming is active
        name: NFMI_AUDIO_STREAM_ACTIVE
        private_val: true
        value: 1
      - doc: The NFMI transmitter is idle
        name: NFMI_TX_IDLE
        private_val: true
        value: 0
      - doc: The NFMI transmitter is busy
        name: NFMI_TX_BUSY
        private_val: true
        value: 1
      - doc: The NFMI receiver is idle
        name: NFMI_RX_IDLE
        private_val: true
        value: 0
      - doc: The NFMI receiver is busy
        name: NFMI_RX_BUSY
        private_val: true
        value: 1
      - doc: The NFMI receiver is disabled
        name: NFMI_RX_DISABLED
        private_val: true
        value: 0
      - doc: The NFMI receiver is enabled
        name: NFMI_RX_ENABLED
        private_val: true
        value: 1
      - doc: The NFMI receiver is in the listening state
        name: NFMI_RX_STATE_LISTENING
        private_val: true
        value: 0
      - doc: The NFMI receiver is in the connected state
        name: NFMI_RX_STATE_CONNECTED
        private_val: true
        value: 1
      - doc: The TSSI interrupt is disabled
        name: NFMI_TSSI_INT_DISABLED
        private_val: true
        value: 0
      - doc: The TSSI interrupt is enabled
        name: NFMI_TSSI_INT_ENABLED
        private_val: true
        value: 1
      - doc: The RSSI interrupt is disabled
        name: NFMI_RSSI_INT_DISABLED
        private_val: true
        value: 0
      - doc: The RSSI interrupt is enabled
        name: NFMI_RSSI_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_MAIN_TX_ACK interrupt is disabled
        name: NFMI_BM_MAIN_TX_ACK_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_MAIN_TX_ACK interrupt is enabled
        name: NFMI_BM_MAIN_TX_ACK_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_ACK interrupt is disabled
        name: NFMI_BM_MAIN_RX_ACK_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_ACK interrupt is enabled
        name: NFMI_BM_MAIN_RX_ACK_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_MAIN_TX_EOP interrupt is disabled
        name: NFMI_BM_MAIN_TX_EOP_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_MAIN_TX_EOP interrupt is enabled
        name: NFMI_BM_MAIN_TX_EOP_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_EOP interrupt is disabled
        name: NFMI_BM_MAIN_RX_EOP_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_EOP interrupt is enabled
        name: NFMI_BM_MAIN_RX_EOP_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_TO interrupt is disabled
        name: NFMI_BM_MAIN_RX_TO_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_TO interrupt is enabled
        name: NFMI_BM_MAIN_RX_TO_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_RET_TX_EOP interrupt is disabled
        name: NFMI_BM_RET_TX_EOP_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_RET_TX_EOP interrupt is enabled
        name: NFMI_BM_RET_TX_EOP_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_RET_RX_EOP interrupt is disabled
        name: NFMI_BM_RET_RX_EOP_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_RET_RX_EOP interrupt is enabled
        name: NFMI_BM_RET_RX_EOP_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_RET_RX_TO interrupt is disabled
        name: NFMI_BM_RET_RX_TO_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_RET_RX_TO interrupt is enabled
        name: NFMI_BM_RET_RX_TO_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_EO_CON interrupt is disabled
        name: NFMI_BM_EO_CON_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_EO_CON interrupt is enabled
        name: NFMI_BM_EO_CON_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_HEADER_ERR interrupt is disabled
        name: NFMI_BM_HEADER_ERR_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_HEADER_ERR interrupt is enabled
        name: NFMI_BM_HEADER_ERR_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_LEN_ERR interrupt is disabled
        name: NFMI_BM_LEN_ERR_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_LEN_ERR interrupt is enabled
        name: NFMI_BM_LEN_ERR_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_RX_SNIFFER_TO interrupt has not occured
        name: NFMI_BM_RX_SNIFFER_TO_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_RX_SNIFFER_TO interrupt has occured
        name: NFMI_BM_RX_SNIFFER_TO_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_RX_OVERRUN interrupt is disabled
        name: NFMI_BM_RX_OVERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_RX_OVERRUN interrupt is enabled
        name: NFMI_BM_RX_OVERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BM_TX_UNDERRUN interrupt is disabled
        name: NFMI_BM_TX_UNDERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BM_TX_UNDERRUN interrupt is enabled
        name: NFMI_BM_TX_UNDERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: The SW_DET interrupt is disabled
        name: NFMI_SW_DET_INT_DISABLED
        private_val: true
        value: 0
      - doc: The SW_DET interrupt is enabled
        name: NFMI_SW_DET_INT_ENABLED
        private_val: true
        value: 1
      - doc: The RX_SOF interrupt is disabled
        name: NFMI_RX_SOF_INT_DISABLED
        private_val: true
        value: 0
      - doc: The RX_SOF interrupt is enabled
        name: NFMI_RX_SOF_INT_ENABLED
        private_val: true
        value: 1
      - doc: The TX_SOF interrupt is disabled
        name: NFMI_TX_SOF_INT_DISABLED
        private_val: true
        value: 0
      - doc: The TX_SOF interrupt is enabled
        name: NFMI_TX_SOF_INT_ENABLED
        private_val: true
        value: 1
      - doc: The CRC_ERR interrupt is disabled
        name: NFMI_CRC_ERR_INT_DISABLED
        private_val: true
        value: 0
      - doc: The CRC_ERR interrupt is enabled
        name: NFMI_CRC_ERR_INT_ENABLED
        private_val: true
        value: 1
      - doc: The PKT_ERR_CNT interrupt is disabled
        name: NFMI_PKT_ERR_CNT_INT_DISABLED
        private_val: true
        value: 0
      - doc: The PKT_ERR_CNT interrupt is enabled
        name: NFMI_PKT_ERR_CNT_INT_ENABLED
        private_val: true
        value: 1
      - doc: The BIT_ERR_CNT interrupt is disabled
        name: NFMI_BIT_ERR_CNT_INT_DISABLED
        private_val: true
        value: 0
      - doc: The BIT_ERR_CNT interrupt is enabled
        name: NFMI_BIT_ERR_CNT_INT_ENABLED
        private_val: true
        value: 1
      - doc: The ECC threshold interrupt is disabled
        name: NFMI_SM_ECC_THRESHOLD_INT_DISABLED
        private_val: true
        value: 0
      - doc: The ECC threshold interrupt is enabled
        name: NFMI_SM_ECC_THRESHOLD_INT_ENABLED
        private_val: true
        value: 1
      - doc: The SM_SYNC_LOST interrupt is disabled
        name: NFMI_SM_SYNC_LOST_INT_DISABLED
        private_val: true
        value: 0
      - doc: The SM_SYNC_LOST interrupt is enabled
        name: NFMI_SM_SYNC_LOST_INT_ENABLED
        private_val: true
        value: 1
      - doc: The SM_SYNC_ACQUIRED interrupt is disabled
        name: NFMI_SM_SYNC_ACQUIRED_INT_DISABLED
        private_val: true
        value: 0
      - doc: The SM_SYNC_ACQUIRED interrupt is enabled
        name: NFMI_SM_SYNC_ACQUIRED_INT_ENABLED
        private_val: true
        value: 1
      - doc: The SM_TX_MSG interrupt is disabled
        name: NFMI_SM_TX_MSG_INT_DISABLED
        private_val: true
        value: 0
      - doc: The SM_TX_MSG interrupt is enabled
        name: NFMI_SM_TX_MSG_INT_ENABLED
        private_val: true
        value: 1
      - doc: The SM_SYNC_ACQUIRED interrupt is disabled
        name: NFMI_SM_RX_MSG_INT_DISABLED
        private_val: true
        value: 0
      - doc: The SM_SYNC_ACQUIRED interrupt is enabled
        name: NFMI_SM_RX_MSG_INT_ENABLED
        private_val: true
        value: 1
      - doc: The TSSI interrupt has not occured
        name: NFMI_TSSI_INT_IDLE
        private_val: true
        value: 0
      - doc: The TSSI interrupt has occured
        name: NFMI_TSSI_INT_PENDING
        private_val: true
        value: 1
      - doc: The RSSI interrupt has not occured
        name: NFMI_RSSI_INT_IDLE
        private_val: true
        value: 0
      - doc: The RSSI interrupt has occured
        name: NFMI_RSSI_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_MAIN_TX_ACK interrupt has not occured
        name: NFMI_BM_MAIN_TX_ACK_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_MAIN_TX_ACK interrupt has occured
        name: NFMI_BM_MAIN_TX_ACK_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_ACK interrupt has not occured
        name: NFMI_BM_MAIN_RX_ACK_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_ACK interrupt has occured
        name: NFMI_BM_MAIN_RX_ACK_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_MAIN_TX_EOP interrupt has not occured
        name: NFMI_BM_MAIN_TX_EOP_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_MAIN_TX_EOP interrupt has occured
        name: NFMI_BM_MAIN_TX_EOP_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_EOP interrupt has not occured
        name: NFMI_BM_MAIN_RX_EOP_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_EOP interrupt has occured
        name: NFMI_BM_MAIN_RX_EOP_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_MAIN_RX_TO interrupt has not occured
        name: NFMI_BM_MAIN_RX_TO_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_MAIN_RX_TO interrupt has occured
        name: NFMI_BM_MAIN_RX_TO_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_RET_TX_EOP interrupt has not occured
        name: NFMI_BM_RET_TX_EOP_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_RET_TX_EOP interrupt has occured
        name: NFMI_BM_RET_TX_EOP_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_RET_RX_EOP interrupt has not occured
        name: NFMI_BM_RET_RX_EOP_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_RET_RX_EOP interrupt has occured
        name: NFMI_BM_RET_RX_EOP_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_RET_RX_TO interrupt has not occured
        name: NFMI_BM_RET_RX_TO_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_RET_RX_TO interrupt has occured
        name: NFMI_BM_RET_RX_TO_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_EO_CON interrupt has not occured
        name: NFMI_BM_EO_CONT_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_EO_CON interrupt has occured
        name: NFMI_BM_EO_CONT_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_HEADER_ERR interrupt has not occured
        name: NFMI_BM_HEADER_ERR_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_HEADER_ERR interrupt has occured
        name: NFMI_BM_HEADER_ERR_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_LEN_ERR interrupt has not occured
        name: NFMI_BM_LEN_ERR_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_LEN_ERR interrupt has occured
        name: NFMI_BM_LEN_ERR_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_RX_SNIFFER_TO interrupt has not occured
        name: NFMI_BM_RX_SNIFFER_TO_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_RX_SNIFFER_TO interrupt has occured
        name: NFMI_BM_RX_SNIFFER_TO_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_RX_OVERRUN interrupt has not occured
        name: NFMI_BM_RX_OVERRUN_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_RX_OVERRUN interrupt has occured
        name: NFMI_BM_RX_OVERRUN_INT_PENDING
        private_val: true
        value: 1
      - doc: The BM_TX_UNDERRUN interrupt has not occured
        name: NFMI_BM_TX_UNDERRUN_INT_IDLE
        private_val: true
        value: 0
      - doc: The BM_TX_UNDERRUN interrupt has occured
        name: NFMI_BM_TX_UNDERRUN_INT_PENDING
        private_val: true
        value: 1
      - doc: The SW_DET interrupt has not occured
        name: NFMI_SW_DET_INT_IDLE
        private_val: true
        value: 0
      - doc: The SW_DET interrupt has occured
        name: NFMI_SW_DET_INT_PENDING
        private_val: true
        value: 1
      - doc: The RX_SOF interrupt has not occured
        name: NFMI_RX_SOF_INT_IDLE
        private_val: true
        value: 0
      - doc: The RX_SOF interrupt has occured
        name: NFMI_RX_SOF_INT_PENDING
        private_val: true
        value: 1
      - doc: The TX_SOF interrupt has not occured
        name: NFMI_TX_SOF_INT_IDLE
        private_val: true
        value: 0
      - doc: The TX_SOF interrupt has occured
        name: NFMI_TX_SOF_INT_PENDING
        private_val: true
        value: 1
      - doc: The CRC_ERR interrupt has not occured
        name: NFMI_CRC_ERR_INT_IDLE
        private_val: true
        value: 0
      - doc: The CRC_ERR interrupt has occured
        name: NFMI_CRC_ERR_INT_PENDING
        private_val: true
        value: 1
      - doc: The PKT_ERR_CNT interrupt has not occured
        name: NFMI_PKT_ERR_CNT_INT_IDLE
        private_val: true
        value: 0
      - doc: The PKT_ERR_CNT interrupt has occured
        name: NFMI_PKT_ERR_CNT_INT_PENDING
        private_val: true
        value: 1
      - doc: The BIT_ERR_CNT interrupt has not occured
        name: NFMI_BIT_ERR_CNT_INT_IDLE
        private_val: true
        value: 0
      - doc: The BIT_ERR_CNT interrupt has occured
        name: NFMI_BIT_ERR_CNT_INT_PENDING
        private_val: true
        value: 1
      - doc: The ECC threshold interrupt has not occured
        name: NFMI_SM_ECC_THRESHOLD_INT_IDLE
        private_val: true
        value: 0
      - doc: The ECC threshold interrupt has occured
        name: NFMI_SM_ECC_THRESHOLD_INT_PENDING
        private_val: true
        value: 1
      - doc: The SM_SYNC_LOST interrupt has not occured
        name: NFMI_SM_SYNC_LOST_INT_IDLE
        private_val: true
        value: 0
      - doc: The SM_SYNC_LOST interrupt has occured
        name: NFMI_SM_SYNC_LOST_INT_PENDING
        private_val: true
        value: 1
      - doc: The SM_SYNC_ACQUIRED interrupt has not occured
        name: NFMI_SM_SYNC_ACQUIRED_INT_IDLE
        private_val: true
        value: 0
      - doc: The SM_SYNC_ACQUIRED interrupt has occured
        name: NFMI_SM_SYNC_ACQUIRED_INT_PENDING
        private_val: true
        value: 1
      - doc: The SM_SYNC_LOST interrupt has not occured
        name: NFMI_SM_TX_MSG_INT_IDLE
        private_val: true
        value: 0
      - doc: The SM_SYNC_LOST interrupt has occured
        name: NFMI_SM_TX_MSG_INT_PENDING
        private_val: true
        value: 1
      - doc: The SM_TX_MSG interrupt has not occured
        name: NFMI_SM_RX_MSG_INT_IDLE
        private_val: true
        value: 0
      - doc: The SM_RX_MSG interrupt has occured
        name: NFMI_SM_RX_MSG_INT_PENDING
        private_val: true
        value: 1
      - doc: Clear the TSSI interrupt flag
        name: NFMI_TSSI_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the RSSI interrupt flag
        name: NFMI_RSSI_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_MAIN_TX_ACK interrupt flag
        name: NFMI_BM_MAIN_TX_ACK_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_MAIN_RX_ACK interrupt flag
        name: NFMI_BM_MAIN_RX_ACK_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_MAIN_TX_EOP interrupt flag
        name: NFMI_BM_MAIN_TX_EOP_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_MAIN_RX_EOP interrupt flag
        name: NFMI_BM_MAIN_RX_EOP_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_MAIN_RX_TO interrupt flag
        name: NFMI_BM_MAIN_RX_TO_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_RET_TX_EOP interrupt flag
        name: NFMI_BM_RET_TX_EOP_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_RET_RX_EOP interrupt flag
        name: NFMI_BM_RET_RX_EOP_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_RET_RX_TO interrupt flag
        name: NFMI_BM_RET_RX_TO_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_EO_CON interrupt flag
        name: NFMI_BM_EO_CON_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_HEADER_ERR interrupt flag
        name: NFMI_BM_HEADER_ERR_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_LEN_ERR interrupt flag
        name: NFMI_BM_LEN_ERR_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_RX_SNIFFER_TO interrupt flag
        name: NFMI_BM_RX_SNIFFER_TO_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_RX_OVERRUN interrupt flag
        name: NFMI_BM_RX_OVERRUN_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BM_TX_UNDERRUN interrupt flag
        name: NFMI_BM_TX_UNDERRUN_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the SW_DET interrupt flag
        name: NFMI_SW_DET_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the RX_SOF interrupt flag
        name: NFMI_RX_SOF_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the TX_SOF interrupt flag
        name: NFMI_TX_SOF_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the CRC_ERR interrupt flag
        name: NFMI_CRC_ERR_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the PKT_ERR_CNT interrupt flag
        name: NFMI_PKT_ERR_CNT_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BIT_ERR_CNT interrupt flag
        name: NFMI_BIT_ERR_CNT_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the ECC threshold interrupt flag
        name: NFMI_SM_ECC_THRESHOLD_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the SM_SYNC_LOST interrupt flag
        name: NFMI_SM_SYNC_LOST_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the SM_SYNC_ACQUIRED interrupt flag
        name: NFMI_SM_SYNC_ACQUIRED_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the SM_TX_MSG interrupt flag
        name: NFMI_SM_TX_MSG_INT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the SM_RX_MSG interrupt flag
        name: NFMI_SM_RX_MSG_INT_CLEAR
        private_val: true
        value: 1
      - doc: Disable the CODEC_CNT_PHASE_ERR interrupt
        name: NFMI_CODEC_CNT_PHASE_ERR_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the CODEC_CNT_PHASE_ERR interrupt
        name: NFMI_CODEC_CNT_PHASE_ERR_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_FADE_COMPLETED interrupt
        name: NFMI_DEC_FADE_COMPLETED_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_FADE_COMPLETED interrupt
        name: NFMI_DEC_FADE_COMPLETED_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_OUT_UNDERRUN interrupt
        name: NFMI_DEC_OUT_UNDERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_OUT_UNDERRUN interrupt
        name: NFMI_DEC_OUT_UNDERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_OUT_OVERRUN interrupt
        name: NFMI_DEC_OUT_OVERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_OUT_OVERRUN interrupt
        name: NFMI_DEC_OUT_OVERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_IN_UNDERRUN interrupt
        name: NFMI_DEC_IN_UNDERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_IN_UNDERRUN interrupt
        name: NFMI_DEC_IN_UNDERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_IN_OVERRUN interrupt
        name: NFMI_DEC_IN_OVERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_IN_OVERRUN interrupt
        name: NFMI_DEC_IN_OVERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_OUT_UNDERRUN interrupt
        name: NFMI_ENC_OUT_UNDERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_OUT_UNDERRUN interrupt
        name: NFMI_ENC_OUT_UNDERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_OUT_OVERRUN interrupt
        name: NFMI_ENC_OUT_OVERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_OUT_OVERRUN interrupt
        name: NFMI_ENC_OUT_OVERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_IN_UNDERRUN interrupt
        name: NFMI_ENC_IN_UNDERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_IN_UNDERRUN interrupt
        name: NFMI_ENC_IN_UNDERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_IN_OVERRUN interrupt
        name: NFMI_ENC_IN_OVERRUN_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_IN_OVERRUN interrupt
        name: NFMI_ENC_IN_OVERRUN_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_OVERLOAD interrupt
        name: NFMI_ENC_OVERLOAD_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_OVERLOAD interrupt
        name: NFMI_ENC_OVERLOAD_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the DEC_OVERLOAD interrupt
        name: NFMI_DEC_OVERLOAD_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the DEC_OVERLOAD interrupt
        name: NFMI_DEC_OVERLOAD_INT_ENABLED
        private_val: true
        value: 1
      - doc: Disable the ENC_SATURATED interrupt
        name: NFMI_ENC_SATURATED_INT_DISABLED
        private_val: true
        value: 0
      - doc: Enable the ENC_SATURATED interrupt
        name: NFMI_ENC_SATURATED_INT_ENABLED
        private_val: true
        value: 1
      - doc: The period counter error at synchronization is lesser than 1us
        name: NFMI_CODEC_CNT_IN_PHASE
        private_val: true
        value: 0
      - doc: The period counter synchronization error is greater than 1us
        name: NFMI_CODEC_CNT_OUT_OF_PHASE
        private_val: true
        value: 1
      - doc: The decoder fade is disabled (cross-fading or fading in to the decoder
          audio stream)
        name: NFMI_DEC_FADE_NOT_COMPLETED
        private_val: true
        value: 0
      - doc: The decoder output fade-in has completed
        name: NFMI_DEC_FADE_COMPLETED
        private_val: true
        value: 1
      - doc: No decoder output underrun was detected
        name: NFMI_DEC_OUT_UNDERRUN_FALSE
        private_val: true
        value: 0
      - doc: An decoder output underrun was detected
        name: NFMI_DEC_OUT_UNDERRUN_TRUE
        private_val: true
        value: 1
      - doc: No decoder output overrun was detected
        name: NFMI_DEC_OUT_OVERRUN_FALSE
        private_val: true
        value: 0
      - doc: An decoder output overrun was detected
        name: NFMI_DEC_OUT_OVERRUN_TRUE
        private_val: true
        value: 1
      - doc: No decoder input underrun was detected
        name: NFMI_DEC_IN_UNDERRUN_FALSE
        private_val: true
        value: 0
      - doc: An decoder input underrun was detected
        name: NFMI_DEC_IN_UNDERRUN_TRUE
        private_val: true
        value: 1
      - doc: No decoder input overrun was detected
        name: NFMI_DEC_IN_OVERRUN_FALSE
        private_val: true
        value: 0
      - doc: An decoder input overrun was detected
        name: NFMI_DEC_IN_OVERRUN_TRUE
        private_val: true
        value: 1
      - doc: No encoder output underrun was detected
        name: NFMI_ENC_OUT_UNDERRUN_FALSE
        private_val: true
        value: 0
      - doc: An encoder output underrun was detected
        name: NFMI_ENC_OUT_UNDERRUN_TRUE
        private_val: true
        value: 1
      - doc: No encoder output overrun was detected
        name: NFMI_ENC_OUT_OVERRUN_FALSE
        private_val: true
        value: 0
      - doc: An encoder output overrun was detected
        name: NFMI_ENC_OUT_OVERRUN_TRUE
        private_val: true
        value: 1
      - doc: No encoder input underrun was detected
        name: NFMI_ENC_IN_UNDERRUN_FALSE
        private_val: true
        value: 0
      - doc: An encoder input underrun was detected
        name: NFMI_ENC_IN_UNDERRUN_TRUE
        private_val: true
        value: 1
      - doc: No encoder input overrun was detected
        name: NFMI_ENC_IN_OVERRUN_FALSE
        private_val: true
        value: 0
      - doc: An encoder input overrun was detected
        name: NFMI_ENC_IN_OVERRUN_TRUE
        private_val: true
        value: 1
      - doc: No encoder overload condition was detected
        name: NFMI_ENC_OVERLOAD_FALSE
        private_val: true
        value: 0
      - doc: A encoder overload condition was detected
        name: NFMI_ENC_OVERLOAD_TRUE
        private_val: true
        value: 1
      - doc: No decoder overload condition was detected
        name: NFMI_DEC_OVERLOAD_FALSE
        private_val: true
        value: 0
      - doc: A decoder overload condition was detected
        name: NFMI_DEC_OVERLOAD_TRUE
        private_val: true
        value: 1
      - doc: No saturation encountered in the encoder path
        name: NFMI_ENC_NO_SATURATION
        private_val: true
        value: 0
      - doc: Saturation occurred in the encoder path
        name: NFMI_ENC_SATURATION_OCCURED
        private_val: true
        value: 1
      - doc: Clear the CODEC_CNT_PHASE_ERR interrupt
        name: NFMI_CODEC_CNT_PHASE_ERR_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_FADE_COMPLETED interrupt
        name: NFMI_DEC_FADE_COMPLETED_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_OUT_UNDERRUN interrupt
        name: NFMI_DEC_OUT_UNDERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_OUT_OVERRUN interrupt
        name: NFMI_DEC_OUT_OVERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_IN_UNDERRUN interrupt
        name: NFMI_DEC_IN_UNDERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_IN_OVERRUN interrupt
        name: NFMI_DEC_IN_OVERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_OUT_UNDERRUN interrupt
        name: NFMI_ENC_OUT_UNDERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_OUT_OVERRUN interrupt
        name: NFMI_ENC_OUT_OVERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_IN_UNDERRUN interrupt
        name: NFMI_ENC_IN_UNDERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_IN_OVERRUN interrupt
        name: NFMI_ENC_IN_OVERRUN_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_OVERLOAD interrupt
        name: NFMI_ENC_OVERLOAD_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the DEC_OVERLOAD interrupt
        name: NFMI_DEC_OVERLOAD_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the ENC_SATURATED interrupt
        name: NFMI_ENC_SATURATED_INT_CLEAR
        private_val: true
        value: 0
      - doc: Clear the PKT_ERROR_CNT counter
        name: NFMI_PKT_ERROR_CNT_CLEAR
        private_val: true
        value: 1
      - doc: Clear the BIT_ERROR_CNT counter
        name: NFMI_BIT_ERROR_CNT_CLEAR
        private_val: true
        value: 1
      - doc: Rx not acknowledged
        name: RX_NACK
        private_val: true
        value: 0
      - doc: Rx acknowledged
        name: RX_ACK
        private_val: true
        value: 1
      - doc: Header of main packet received
        name: RX_PKT_0
        private_val: true
        value: 0
      - doc: Header of retransmitted packet received
        name: RX_PKT_1
        private_val: true
        value: 1
      - doc: New packet received
        name: RX_SEQ_0
        private_val: true
        value: 0
      - doc: Retransmited packet received
        name: RX_SEQ_1
        private_val: true
        value: 1
      - doc: TX not acknowledged
        name: TX_NACK
        private_val: true
        value: 0
      - doc: TX acknowledged
        name: TX_ACK
        private_val: true
        value: 1
      - doc: Header of main packet sent
        name: TX_PKT_0
        private_val: true
        value: 0
      - doc: Header of retransmitted packet sent
        name: TX_PKT_1
        private_val: true
        value: 1
      - doc: New packet sent
        name: TX_SEQ_0
        private_val: true
        value: 0
      - doc: Retransmited packet sent
        name: TX_SEQ_1
        private_val: true
        value: 1
      - doc: The block is reset and disabled
        name: NFMI_ECC_THRESHOLD_DISABLED
        private_val: true
        value: 0
      - doc: The threshold is define as 0.250
        name: NFMI_ECC_THRESHOLD_0P250
        private_val: true
        value: 1
      - doc: The threshold is define as 0.500
        name: NFMI_ECC_THRESHOLD_0P500
        private_val: true
        value: 2
      - doc: The threshold is define as 0.750
        name: NFMI_ECC_THRESHOLD_0P750
        private_val: true
        value: 3
      - doc: The output reach 60% after 4 consecutives bit errors
        name: NFMI_ECC_FILTER_TC_2
        private_val: true
        value: 0
      - doc: The output reach 60% after 8 consecutives bit errors
        name: NFMI_ECC_FILTER_TC_3
        private_val: true
        value: 1
      - doc: The output reach 60% after 16 consecutives bit errors
        name: NFMI_ECC_FILTER_TC_4
        private_val: true
        value: 2
      - doc: The output reach 60% after 32 consecutives bit errors
        name: NFMI_ECC_FILTER_TC_5
        private_val: true
        value: 3
      - doc: normal operation
        name: ECC_PARITY_NORMAL
        private_val: true
        value: 0
      - doc: SECDED enabled
        name: ECC_PARITY_SECDED_ENABLE
        private_val: true
        value: 1
      - doc: SECDED and one extra parity bit
        name: ECC_PARITY_SECDED_EXTRA_ENABLE
        private_val: true
        value: 2
      - doc: The number of payload bits is set to 5
        name: SAMPLE_BITS_5
        private_val: true
        value: 5
      - doc: The number of payload bits is set to 6
        name: SAMPLE_BITS_6
        private_val: true
        value: 6
      - doc: The number of payload bits is set to 7
        name: SAMPLE_BITS_7
        private_val: true
        value: 7
      - doc: The number of payload bits is set to 8
        name: SAMPLE_BITS_8
        private_val: true
        value: 8
      - doc: The number of payload bits is set to 9
        name: SAMPLE_BITS_9
        private_val: true
        value: 9
      - doc: The number of payload bits is set to 10
        name: SAMPLE_BITS_10
        private_val: true
        value: 10
      - doc: The number of payload bits is set to 11
        name: SAMPLE_BITS_11
        private_val: true
        value: 11
      - doc: The number of payload bits is set to 12
        name: SAMPLE_BITS_12
        private_val: true
        value: 12
      - doc: The number of payload bits is set to 13
        name: SAMPLE_BITS_13
        private_val: true
        value: 13
      - doc: The number of payload bits is set to 14
        name: SAMPLE_BITS_14
        private_val: true
        value: 14
      - doc: The number of payload bits is set to 15
        name: SAMPLE_BITS_15
        private_val: true
        value: 15
      - doc: The number of payload bits is set to 16
        name: SAMPLE_BITS_16
        private_val: true
        value: 16
      - doc: One audio sample per packet selected
        name: SAMPLE_PER_PACKET_1
        private_val: true
        value: 0
      - doc: Two audio samples per packet selected
        name: SAMPLE_PER_PACKET_2
        private_val: true
        value: 1
      - doc: Three audio samples per packet selected
        name: SAMPLE_PER_PACKET_3
        private_val: true
        value: 2
      - doc: Four audio samples per packet selected
        name: SAMPLE_PER_PACKET_4
        private_val: true
        value: 3
      - doc: NFMI sample mode ECC average filter output is 0.0000
        name: NFMI_ECC_AVG_0P0000
        private_val: true
        value: 0
      - doc: NFMI sample mode ECC average filter output is 0.0625
        name: NFMI_ECC_AVG_0P0625
        private_val: true
        value: 1
      - doc: NFMI sample mode ECC average filter output is 0.1250
        name: NFMI_ECC_AVG_0P1250
        private_val: true
        value: 2
      - doc: NFMI sample mode ECC average filter output is 0.1875
        name: NFMI_ECC_AVG_0P1875
        private_val: true
        value: 3
      - doc: NFMI sample mode ECC average filter output is 0.2500
        name: NFMI_ECC_AVG_0P2500
        private_val: true
        value: 4
      - doc: NFMI sample mode ECC average filter output is 0.3125
        name: NFMI_ECC_AVG_0P3125
        private_val: true
        value: 5
      - doc: NFMI sample mode ECC average filter output is 0.3750
        name: NFMI_ECC_AVG_0P3750
        private_val: true
        value: 6
      - doc: NFMI sample mode ECC average filter output is 0.4375
        name: NFMI_ECC_AVG_0P4375
        private_val: true
        value: 7
      - doc: NFMI sample mode ECC average filter output is 0.5000
        name: NFMI_ECC_AVG_0P5000
        private_val: true
        value: 8
      - doc: NFMI sample mode ECC average filter output is 0.5625
        name: NFMI_ECC_AVG_0P5625
        private_val: true
        value: 9
      - doc: NFMI sample mode ECC average filter output is 0.6250
        name: NFMI_ECC_AVG_0P6250
        private_val: true
        value: 10
      - doc: NFMI sample mode ECC average filter output is 0.6875
        name: NFMI_ECC_AVG_0P6875
        private_val: true
        value: 11
      - doc: NFMI sample mode ECC average filter output is 0.7500
        name: NFMI_ECC_AVG_0P7500
        private_val: true
        value: 12
      - doc: NFMI sample mode ECC average filter output is 0.8125
        name: NFMI_ECC_AVG_0P8125
        private_val: true
        value: 13
      - doc: NFMI sample mode ECC average filter output is 0.8750
        name: NFMI_ECC_AVG_0P8750
        private_val: true
        value: 14
      - doc: NFMI sample mode ECC average filter output is 0.9375
        name: NFMI_ECC_AVG_0P9375
        private_val: true
        value: 15
      - doc: The Decoder don't process the packet after the 1st sync. detected
        name: DEC_PACKET_KEEP_DISABLED
        private_val: true
        value: 0
      - doc: The Decoder process the packet after the 1st sync. detected
        name: DEC_PACKET_KEEP_ENABLED
        private_val: true
        value: 1
      - doc: Gain disabled, input mapped to output
        name: ENC_GAIN_DISABLED
        private_val: true
        value: 0
      - doc: Gain enabled, ENC_GAIN applied
        name: ENC_GAIN_ENABLED
        private_val: true
        value: 1
      - doc: The decoder output is not rounded to 16 bits
        name: DEC_16BIT_RND_DISABLED
        private_val: true
        value: 0
      - doc: The decoder output is rounded to 16 bits
        name: DEC_16BIT_RND_ENABLED
        private_val: true
        value: 1
      - doc: The Decoder processing does not apply shift
        name: DEC_RSHIFT_0
        private_val: true
        value: 0
      - doc: The Decoder processing shifts right by 1 bit
        name: DEC_RSHIFT_1
        private_val: true
        value: 1
      - doc: The Decoder processing shifts right by 2 bits
        name: DEC_RSHIFT_2
        private_val: true
        value: 2
      - doc: The Decoder processing shifts right by 3 bits
        name: DEC_RSHIFT_3
        private_val: true
        value: 3
      - doc: The Decoder processing shifts right by 4 bits
        name: DEC_RSHIFT_4
        private_val: true
        value: 4
      - doc: The Decoder processing shifts right by 5 bits
        name: DEC_RSHIFT_5
        private_val: true
        value: 5
      - doc: The Decoder processing shifts right by 6 bits
        name: DEC_RSHIFT_6
        private_val: true
        value: 6
      - doc: The Decoder processing shifts right by 7 bits
        name: DEC_RSHIFT_7
        private_val: true
        value: 7
      - doc: The Encoder processing does not apply shift
        name: ENC_LSHIFT_0
        private_val: true
        value: 0
      - doc: The Encoder processing shifts left by 1 bit
        name: ENC_LSHIFT_1
        private_val: true
        value: 1
      - doc: The Encoder processing shifts left by 2 bits
        name: ENC_LSHIFT_2
        private_val: true
        value: 2
      - doc: The Encoder processing shifts left by 3 bits
        name: ENC_LSHIFT_3
        private_val: true
        value: 3
      - doc: The Encoder processing shifts left by 4 bits
        name: ENC_LSHIFT_4
        private_val: true
        value: 4
      - doc: The Encoder processing shifts left by 5 bits
        name: ENC_LSHIFT_5
        private_val: true
        value: 5
      - doc: The Encoder processing shifts left by 6 bits
        name: ENC_LSHIFT_6
        private_val: true
        value: 6
      - doc: The Encoder processing shifts left by 7 bits
        name: ENC_LSHIFT_7
        private_val: true
        value: 7
      - doc: The Decoder PBus data is 32 bits
        name: DEC_PBUS_32_BITS
        private_val: true
        value: 0
      - doc: The Decoder PBus data is LSB aligned 24 bits
        name: DEC_PBUS_24_BITS_LSB_ALIGNED
        private_val: true
        value: 1
      - doc: The Decoder PBus data is LSB aligned 16 bits
        name: DEC_PBUS_16_BITS_LSB_ALIGNED
        private_val: true
        value: 2
      - doc: The Decoder PBus data is LSB aligned 8 bits
        name: DEC_PBUS_8_BITS_LSB_ALIGNED
        private_val: true
        value: 3
      - doc: The Decoder PBus data is MSB aligned 24 bits
        name: DEC_PBUS_24_BITS_MSB_ALIGNED
        private_val: true
        value: 5
      - doc: The Decoder PBus data is MSB aligned 16 bits
        name: DEC_PBUS_16_BITS_MSB_ALIGNED
        private_val: true
        value: 6
      - doc: The Decoder PBus data is MSB aligned 8 bits
        name: DEC_PBUS_8_BITS_MSB_ALIGNED
        private_val: true
        value: 7
      - doc: The Encoder PBus data is MSB aligned
        name: ENC_PBUS_32_BITS
        private_val: true
        value: 0
      - doc: The Encoder PBus data is LSB aligned 24 bits
        name: ENC_PBUS_24_BITS_LSB_ALIGNED
        private_val: true
        value: 1
      - doc: The Encoder PBus data is LSB aligned 16 bits
        name: ENC_PBUS_16_BITS_LSB_ALIGNED
        private_val: true
        value: 2
      - doc: The Encoder PBus data is LSB aligned 8 bits
        name: ENC_PBUS_8_BITS_LSB_ALIGNED
        private_val: true
        value: 3
      - doc: The decoder constant attenuation is enabled
        name: DEC_ATT_ENABLED
        private_val: true
        value: 0
      - doc: The decoder constant attenuation is disabled
        name: DEC_ATT_DISABLED
        private_val: true
        value: 1
      - doc: The mute is selected at dropoff
        name: DEC_FADE_OUT_MUTE
        private_val: true
        value: 0
      - doc: The encoder data is selected at dropoff
        name: DEC_FADE_OUT_ENC
        private_val: true
        value: 1
      - doc: The dropoff fade disabled
        name: DEC_FADE_OUT_DISABLED
        private_val: true
        value: 0
      - doc: The dropoff fade enabled
        name: DEC_FADE_OUT_ENABLED
        private_val: true
        value: 1
      - doc: The decoder fade-in disabled
        name: DEC_FADE_IN_DISABLED
        private_val: true
        value: 0
      - doc: The decoder fade-in enabled
        name: DEC_FADE_IN_ENABLED
        private_val: true
        value: 1
      - doc: The Gamma setting 0 is active
        name: GAMMA_0
        private_val: true
        value: 0
      - doc: The Gamma setting 1 is active
        name: GAMMA_1
        private_val: true
        value: 1
      - doc: The Gamma setting 2 is active
        name: GAMMA_2
        private_val: true
        value: 2
      - doc: The Gamma setting 3 is active
        name: GAMMA_3
        private_val: true
        value: 3
      - doc: The Gamma setting 4 is active
        name: GAMMA_4
        private_val: true
        value: 4
      - doc: The Gamma setting 5 is active
        name: GAMMA_5
        private_val: true
        value: 5
      - doc: The Gamma setting 6 is active
        name: GAMMA_6
        private_val: true
        value: 6
      - doc: The Gamma setting 7 is active
        name: GAMMA_7
        private_val: true
        value: 7
      - doc: The Gamma setting 8 is active
        name: GAMMA_8
        private_val: true
        value: 8
      - doc: The Gamma setting 9 is active
        name: GAMMA_9
        private_val: true
        value: 9
      - doc: The Gamma setting 10 is active
        name: GAMMA_10
        private_val: true
        value: 10
      - doc: The Gamma setting 11 is active
        name: GAMMA_11
        private_val: true
        value: 11
      - doc: The Gamma setting 12 is active
        name: GAMMA_12
        private_val: true
        value: 12
      - doc: The Gamma setting 13 is active
        name: GAMMA_13
        private_val: true
        value: 13
      - doc: The Gamma setting 14 is active
        name: GAMMA_14
        private_val: true
        value: 14
      - doc: The Gamma setting 15 is active
        name: GAMMA_15
        private_val: true
        value: 15
      - doc: Use sample as is (hamming corrected or uncorrected)
        name: ERR_SAMPLE_MODE_0
        private_val: true
        value: 0
      - doc: Use hamming corrected or uncorrected sample only when it is below dynamic
          threshold
        name: ERR_SAMPLE_MODE_1
        private_val: true
        value: 1
      - doc: Use hamming corrected sample only when it is below dynamic threshold
          (replace uncorrected samples)
        name: ERR_SAMPLE_MODE_2
        private_val: true
        value: 2
      - doc: Don't use hamming flagged samples
        name: ERR_SAMPLE_MODE_3
        private_val: true
        value: 3
      - doc: Utilize the incoming sign in all conditions
        name: ERR_SIGN_MODE_0
        private_val: true
        value: 0
      - doc: Discard received sign when uncorrected error reported
        name: ERR_SIGN_MODE_1
        private_val: true
        value: 1
      - doc: Discard received sign when uncorrected error or data correction reported
        name: ERR_SIGN_MODE_2
        private_val: true
        value: 2
      - doc: Discard received sign when uncorrected error or any correction reported
          (data or parity)
        name: ERR_SIGN_MODE_3
        private_val: true
        value: 3
      - doc: Use 1/2 the dynamic threshold
        name: ERR_SAMPLE_CALC_0
        private_val: true
        value: 0
      - doc: Use 1/4 the dynamic threshold
        name: ERR_SAMPLE_CALC_1
        private_val: true
        value: 1
      - doc: Use lowest quantization step
        name: ERR_SAMPLE_CALC_2
        private_val: true
        value: 2
      - doc: The remainder error shifted by 0 bits
        name: SCALE3_SHIFT_0
        private_val: true
        value: 0
      - doc: The remainder error shifted by 1 bits
        name: SCALE3_SHIFT_1
        private_val: true
        value: 1
      - doc: The remainder error shifted by 2 bits
        name: SCALE3_SHIFT_2
        private_val: true
        value: 2
      - doc: The remainder error shifted by 3 bits
        name: SCALE3_SHIFT_3
        private_val: true
        value: 3
      - doc: The remainder error shifted by 0 bits
        name: SCALE2_SHIFT_0
        private_val: true
        value: 0
      - doc: The remainder error shifted by 1 bits
        name: SCALE2_SHIFT_1
        private_val: true
        value: 1
      - doc: The remainder error shifted by 2 bits
        name: SCALE2_SHIFT_2
        private_val: true
        value: 2
      - doc: The remainder error shifted by 3 bits
        name: SCALE2_SHIFT_3
        private_val: true
        value: 3
      - doc: The remainder error shifted by 0 bits
        name: SCALE1_SHIFT_0
        private_val: true
        value: 0
      - doc: The remainder error shifted by 1 bits
        name: SCALE1_SHIFT_1
        private_val: true
        value: 1
      - doc: Use attack always (hamming corrected or uncorrected)
        name: ENV_ERR_MODE_0
        private_val: true
        value: 0
      - doc: Use attack from hamming corrected or uncorrected sample only when it
          is below dynamic threshold
        name: ENV_ERR_MODE_1
        private_val: true
        value: 1
      - doc: Use attack from hamming corrected sample only when it is below dynamic
          threshold (uncorrected sample attack blocked)
        name: ENV_ERR_MODE_2
        private_val: true
        value: 2
      - doc: Block attack at hamming flagged samples
        name: ENV_ERR_MODE_3
        private_val: true
        value: 3
      - doc: The highest level leakage
        name: ENV_LEAKAGE_0
        private_val: true
        value: 0
      - doc: The medium level leakage
        name: ENV_LEAKAGE_1
        private_val: true
        value: 1
      - doc: The lower level leakage
        name: ENV_LEAKAGE_2
        private_val: true
        value: 2
      - doc: The lowest level leakage
        name: ENV_LEAKAGE_3
        private_val: true
        value: 3
      - doc: The release time constant is 0.01
        name: ENV_RELEASE_01
        private_val: true
        value: 0
      - doc: The release time constant is 0.02
        name: ENV_RELEASE_02
        private_val: true
        value: 1
      - doc: The release time constant is 0.03
        name: ENV_RELEASE_03
        private_val: true
        value: 2
      - doc: The release time constant is 0.04
        name: ENV_RELEASE_04
        private_val: true
        value: 3
      - doc: The release time constant is 0.05
        name: ENV_RELEASE_05
        private_val: true
        value: 4
      - doc: The release time constant is 0.06
        name: ENV_RELEASE_06
        private_val: true
        value: 5
      - doc: The release time constant is 0.07
        name: ENV_RELEASE_07
        private_val: true
        value: 6
      - doc: The release time constant is 0.08
        name: ENV_RELEASE_08
        private_val: true
        value: 7
      - doc: The release time constant is 0.09
        name: ENV_RELEASE_09
        private_val: true
        value: 8
      - doc: The release time constant is 0.10
        name: ENV_RELEASE_10
        private_val: true
        value: 9
      - doc: The release time constant is 0.11
        name: ENV_RELEASE_11
        private_val: true
        value: 10
      - doc: The release time constant is 0.12
        name: ENV_RELEASE_12
        private_val: true
        value: 11
      - doc: The release time constant is 0.13
        name: ENV_RELEASE_13
        private_val: true
        value: 12
      - doc: The release time constant is 0.14
        name: ENV_RELEASE_14
        private_val: true
        value: 13
      - doc: The release time constant is 0.15
        name: ENV_RELEASE_15
        private_val: true
        value: 14
      - doc: The release time constant is 0.16
        name: ENV_RELEASE_16
        private_val: true
        value: 15
      - doc: The attack time constant is 0.99
        name: ENV_ATTACK_99
        private_val: true
        value: 0
      - doc: The attack time constant is 0.98
        name: ENV_ATTACK_98
        private_val: true
        value: 1
      - doc: The attack time constant is 0.97
        name: ENV_ATTACK_97
        private_val: true
        value: 2
      - doc: The attack time constant is 0.96
        name: ENV_ATTACK_96
        private_val: true
        value: 3
      - doc: The attack time constant is 0.95
        name: ENV_ATTACK_95
        private_val: true
        value: 4
      - doc: The attack time constant is 0.94
        name: ENV_ATTACK_94
        private_val: true
        value: 5
      - doc: The attack time constant is 0.93
        name: ENV_ATTACK_93
        private_val: true
        value: 6
      - doc: The attack time constant is 0.92
        name: ENV_ATTACK_92
        private_val: true
        value: 7
      - doc: The attack time constant is 0.91
        name: ENV_ATTACK_91
        private_val: true
        value: 8
      - doc: The attack time constant is 0.90
        name: ENV_ATTACK_90
        private_val: true
        value: 9
      - doc: The attack time constant is 0.89
        name: ENV_ATTACK_89
        private_val: true
        value: 10
      - doc: The attack time constant is 0.88
        name: ENV_ATTACK_88
        private_val: true
        value: 11
      - doc: The attack time constant is 0.87
        name: ENV_ATTACK_87
        private_val: true
        value: 12
      - doc: The attack time constant is 0.86
        name: ENV_ATTACK_86
        private_val: true
        value: 13
      - doc: The attack time constant is 0.85
        name: ENV_ATTACK_85
        private_val: true
        value: 14
      - doc: The attack time constant is 0.84
        name: ENV_ATTACK_84
        private_val: true
        value: 15
      - doc: The envelope sample shift 0
        name: ENV_SAMPLE_SHIFT_0
        private_val: true
        value: 0
      - doc: The envelope sample shift 1
        name: ENV_SAMPLE_SHIFT_1
        private_val: true
        value: 1
      - doc: The envelope sample shift 2
        name: ENV_SAMPLE_SHIFT_2
        private_val: true
        value: 2
      - doc: The envelope sample shift 3
        name: ENV_SAMPLE_SHIFT_3
        private_val: true
        value: 3
      - doc: The envelope gain feedback adjusment shift 0
        name: ENV_GAIN_SHIFT_0
        private_val: true
        value: 0
      - doc: The envelope gain feedback adjusment shift 1
        name: ENV_GAIN_SHIFT_1
        private_val: true
        value: 1
      - doc: The envelope gain feedback adjusment shift 2
        name: ENV_GAIN_SHIFT_2
        private_val: true
        value: 2
      - doc: The envelope gain feedback adjusment shift 3
        name: ENV_GAIN_SHIFT_3
        private_val: true
        value: 3
      - doc: ECC error detected but not corrected  (mimic error)
        name: DEC_ECC_OK
        private_val: true
        value: 0
      - doc: ECC error detected but not corrected  (mimic error)
        name: DEC_ECC_ERROR
        private_val: true
        value: 1
      - doc: ECC parity error detected and corrected  (mimic error)
        name: DEC_ECC_PARITY_OK
        private_val: true
        value: 0
      - doc: ECC parity error detected and corrected  (mimic error)
        name: DEC_ECC_PARITY_ERROR
        private_val: true
        value: 1
      - doc: ECC data error detected and corrected (mimic error)
        name: DEC_ECC_DATA_OK
        private_val: true
        value: 0
      - doc: ECC data error detected and corrected (mimic error)
        name: DEC_ECC_DATA_ERROR
        private_val: true
        value: 1
      - doc: ECC data error detected and corrected (mimic error)
        name: DEC_CONCEAL_DISABLED
        private_val: true
        value: 0
      - doc: ECC data error detected and corrected (mimic error)
        name: DEC_CONCEAL_ENABLED
        private_val: true
        value: 1
      - doc: The RX_FCW_AVG time constant is set to 8
        name: RX_FCW_AVG_TC_8
        private_val: true
        value: 0
      - doc: The RX_FCW_AVG time constant is set to 9
        name: RX_FCW_AVG_TC_9
        private_val: true
        value: 1
      - doc: The RX_FCW_AVG time constant is set to 10
        name: RX_FCW_AVG_TC_10
        private_val: true
        value: 2
      - doc: The RX_FCW_AVG time constant is set to 11
        name: RX_FCW_AVG_TC_11
        private_val: true
        value: 3
      - doc: The RX_FCW_AVG time constant is set to 12
        name: RX_FCW_AVG_TC_12
        private_val: true
        value: 4
      - doc: The RX_FCW_AVG time constant is set to 13
        name: RX_FCW_AVG_TC_13
        private_val: true
        value: 5
      - doc: The RX_FCW_AVG time constant is set to 14
        name: RX_FCW_AVG_TC_14
        private_val: true
        value: 6
      - doc: The RX_FCW_AVG time constant is set to 15
        name: RX_FCW_AVG_TC_15
        private_val: true
        value: 7
      - doc: The DPLL LPF fast time constant is set to 0
        name: DPLL_LPF_FAST_TC_0
        private_val: true
        value: 0
      - doc: The DPLL LPF fast time constant is set to 1
        name: DPLL_LPF_FAST_TC_1
        private_val: true
        value: 1
      - doc: The DPLL LPF fast time constant is set to 2
        name: DPLL_LPF_FAST_TC_2
        private_val: true
        value: 2
      - doc: The DPLL LPF fast time constant is set to 3
        name: DPLL_LPF_FAST_TC_3
        private_val: true
        value: 3
      - doc: The DPLL LPF fast time constant is set to 4
        name: DPLL_LPF_FAST_TC_4
        private_val: true
        value: 4
      - doc: The DPLL LPF fast time constant is set to 5
        name: DPLL_LPF_FAST_TC_5
        private_val: true
        value: 5
      - doc: The DPLL LPF fast time constant is set to 6
        name: DPLL_LPF_FAST_TC_6
        private_val: true
        value: 6
      - doc: The DPLL LPF fast time constant is set to 7
        name: DPLL_LPF_FAST_TC_7
        private_val: true
        value: 7
      - doc: The DPLL LPF slow time constant is set to 4
        name: DPLL_LPF_SLOW_TC_4
        private_val: true
        value: 0
      - doc: The DPLL LPF slow time constant is set to 5
        name: DPLL_LPF_SLOW_TC_5
        private_val: true
        value: 1
      - doc: The DPLL LPF slow time constant is set to 6
        name: DPLL_LPF_SLOW_TC_6
        private_val: true
        value: 2
      - doc: The DPLL LPF slow time constant is set to 7
        name: DPLL_LPF_SLOW_TC_7
        private_val: true
        value: 3
      - doc: The DPLL LPF slow time constant is set to 8
        name: DPLL_LPF_SLOW_TC_8
        private_val: true
        value: 4
      - doc: The DPLL LPF slow time constant is set to 9
        name: DPLL_LPF_SLOW_TC_9
        private_val: true
        value: 5
      - doc: The DPLL LPF slow time constant is set to 10
        name: DPLL_LPF_SLOW_TC_10
        private_val: true
        value: 6
      - doc: The DPLL LPF slow time constant is set to 11
        name: DPLL_LPF_SLOW_TC_11
        private_val: true
        value: 7
      - doc: NCO frequency control word value of intermediate frequency according
          to the formula Fintermediate[MHz]*8192
        name: NCO_IF_1P872MHZ
        private_val: true
        value: 15341
      - doc: NCO frequency control word value of intermediate frequency according
          to the formula Fintermediate[MHz]*8192
        name: NCO_IF_2MHZ
        private_val: true
        value: 16384
      - doc: RX Biquad gain
        name: NFMI_RX_BIQUAD_GAIN_OSR8
        private_val: true
        value: 14
      - doc: RX filter coefficients
        name: NFMI_COEF_B2_OSR_8
        private_val: true
        value: 120245864
      - doc: RX filter coefficients
        name: NFMI_COEF_A2_OSR_8
        private_val: true
        value: 709487166
      - doc: RX filter coefficients
        name: NFMI_COEF_A3_OSR_8
        private_val: true
        value: 125994205
      - doc: Gain of 64
        name: NFMI_PHASE_LOCK_GAIN_64
        private_val: true
        value: 0
      - doc: Gain of 128
        name: NFMI_PHASE_LOCK_GAIN_128
        private_val: true
        value: 1
      - doc: Gain of 256
        name: NFMI_PHASE_LOCK_GAIN_256
        private_val: true
        value: 2
      - doc: Gain of 512
        name: NFMI_PHASE_LOCK_GAIN_512
        private_val: true
        value: 3
      - doc: Threshold at 1/16
        name: NFMI_PHASE_LOCK_THRESHOLD_1_16
        private_val: true
        value: 0
      - doc: Threshold at 1/8
        name: NFMI_PHASE_LOCK_THRESHOLD_1_8
        private_val: true
        value: 1
      - doc: Threshold at 1/4
        name: NFMI_PHASE_LOCK_THRESHOLD_1_4
        private_val: true
        value: 2
      - doc: Threshold at 3/8
        name: NFMI_PHASE_LOCK_THRESHOLD_3_8
        private_val: true
        value: 3
      - doc: Gain of 2
        name: NFMI_RX_FILTER_GAIN_2
        private_val: true
        value: 0
      - doc: Gain of 4
        name: NFMI_RX_FILTER_GAIN_4
        private_val: true
        value: 1
      - doc: Gain of 8
        name: NFMI_RX_FILTER_GAIN_8
        private_val: true
        value: 2
      - doc: Gain of 16
        name: NFMI_RX_FILTER_GAIN_16
        private_val: true
        value: 3
      - doc: Tuning capacitor of 26 pF in RX mode
        name: NFMI_CAP_DAC_RX_26P
        private_val: true
        value: 64
      - doc: Tuning resistor of 12.8 kOhm in RX mode
        name: NFMI_RES_DAC_RX_12K8
        private_val: true
        value: 9
      - doc: Tuning capacitor of 26 pF in TX mode
        name: NFMI_CAP_DAC_TX_26P
        private_val: true
        value: 64
      - doc: Tuning resistor of 12.8 kOhm in TX mode
        name: NFMI_RES_DAC_TX_12K8
        private_val: true
        value: 9
      - doc: TX high pass filter nominal current trimming
        name: NFMI_TX_HPF_ITRIM_NOMINAL
        private_val: true
        value: 1
      - doc: TX high pass filter trimmed for 10 MHz
        name: NFMI_TX_HPF_CTRIM_10MHZ
        private_val: true
        value: 24
      - doc: TX low pass filter trimmed for 2.5 MHz
        name: NFMI_TX_LPF_2P5MHZ
        private_val: true
        value: 24
      - doc: Power amplifier 8 stages active
        name: NFMI_PA_DRIVE_8
        private_val: true
        value: 7
      - doc: LNA bias current is constant
        name: NFMI_LNA_PTAT_DISABLE
        private_val: true
        value: 0
      - doc: LNA bias current is proportional to temperature
        name: NFMI_LNA_PTAT_ENABLE
        private_val: true
        value: 1
      - doc: LNA bandpass filter capacitor trimmed for 10 MHz
        name: NFMI_LNA_TRIM_10P6MHZ
        private_val: true
        value: 24
      - doc: TX low pass filter trimmed for 2.5 MHz
        name: NFMI_RX_LPF_2P5MHZ
        private_val: true
        value: 24
      - doc: RX low pass filter short disabled
        name: NFMI_RX_LPF_SHORT_DISABLE
        private_val: true
        value: 0
      - doc: RX low pass filter short enabled
        name: NFMI_RX_LPF_SHORT_ENABLE
        private_val: true
        value: 1
      - doc: Attenuation on LNA input disabled
        name: NFMI_LNA_ATT_DISABLE
        private_val: true
        value: 0
      - doc: Attenuation on LNA input enabled
        name: NFMI_LNA_ATT_ENABLE
        private_val: true
        value: 1
      - doc: TX low pass filter short disabled
        name: NFMI_TX_LPF_SHORT_DISABLE
        private_val: true
        value: 0
      - doc: TX low pass filter short enabled
        name: NFMI_TX_LPF_SHORT_ENABLE
        private_val: true
        value: 1
      - doc: TX low pass filter output on AOUT disabled
        name: NFMI_TX_LPF_AOUT_DISABLE
        private_val: true
        value: 0
      - doc: TX low pass filter output on AOUT enabled
        name: NFMI_TX_LPF_AOUT_ENABLE
        private_val: true
        value: 1
      - doc: Outputs for observation on GPIOs disabled
        name: NFMI_GPIO_OUT_DISABLE
        private_val: true
        value: 0
      - doc: Outputs for observation on GPIOs enabled
        name: NFMI_GPIO_OUT_ENABLE
        private_val: true
        value: 1
      - doc: RX digital enable is controlled by the state machine
        name: NFMI_RX_DIGITAL_AUTO
        private_val: true
        value: 0
      - doc: RX digital is forced on
        name: NFMI_RX_DIGITAL_ENABLE
        private_val: true
        value: 1
      - doc: RX analog enable is controlled by the state machine
        name: NFMI_RX_ANALOG_AUTO
        private_val: true
        value: 0
      - doc: RX analog is forced on
        name: NFMI_RX_ANALOG_ENABLE
        private_val: true
        value: 1
      - doc: TX digital enable is controlled by the state machine
        name: NFMI_TX_DIGITAL_AUTO
        private_val: true
        value: 0
      - doc: TX digital is forced on
        name: NFMI_TX_DIGITAL_ENABLE
        private_val: true
        value: 1
      - doc: TX analog enable is controlled by the state machine
        name: NFMI_TX_ANALOG_AUTO
        private_val: true
        value: 0
      - doc: TX analog is forced on
        name: NFMI_TX_ANALOG_ENABLE
        private_val: true
        value: 1
      - doc: Power is enabled automatically (through NFMI_CTRL)
        name: NFMI_POWER_AUTO
        private_val: true
        value: 0
      - doc: Power is enabled (LO will be on as well except when it is input from
          a GPIO)
        name: NFMI_POWER_ENABLE
        private_val: true
        value: 1
      - doc: RX signal strength automatic stage selection disabled
        name: NFMI_RSSI_AUTO_DISABLE
        private_val: true
        value: 0
      - doc: RX signal strength automatic stage selection enabled
        name: NFMI_RSSI_AUTO_ENABLE
        private_val: true
        value: 1
      - doc: RSSI select stage 0 as input
        name: NFMI_RSSI_SEL_STAGE0
        private_val: true
        value: 0
      - doc: RSSI select stage 1 as input
        name: NFMI_RSSI_SEL_STAGE1
        private_val: true
        value: 1
      - doc: RSSI select stage 2 as input
        name: NFMI_RSSI_SEL_STAGE2
        private_val: true
        value: 2
      - doc: RSSI select stage 3 as input
        name: NFMI_RSSI_SEL_STAGE3
        private_val: true
        value: 3
      - doc: RSSI select stage 4 as input
        name: NFMI_RSSI_SEL_STAGE4
        private_val: true
        value: 4
      - doc: RSSI select stage 5 as input
        name: NFMI_RSSI_SEL_STAGE5
        private_val: true
        value: 5
      - doc: RSSI select stage 6 as input
        name: NFMI_RSSI_SEL_STAGE6
        private_val: true
        value: 6
      - doc: ADC conversion free run
        name: NFMI_ADC_FREERUN
        private_val: true
        value: 0
      - doc: ADC conversions synchronized with tx and rx end
        name: NFMI_TXRX_SYNC
        private_val: true
        value: 1
      - doc: RX signal strength measurement disabled
        name: NFMI_RSSI_DISABLE
        private_val: true
        value: 0
      - doc: RX signal strength measurement enabled
        name: NFMI_RSSI_ENABLE
        private_val: true
        value: 1
      - doc: TX signal strength measurement disabled
        name: NFMI_TSSI_DISABLE
        private_val: true
        value: 0
      - doc: TX signal strength measurement enabled
        name: NFMI_TSSI_ENABLE
        private_val: true
        value: 1
      - doc: Sample rate is SLOWCLK/120
        name: NFMI_ADC_PRESCALE_120
        private_val: true
        value: 0
      - doc: Sample rate is SLOWCLK/160
        name: NFMI_ADC_PRESCALE_160
        private_val: true
        value: 1
      - doc: Sample rate is SLOWCLK/200
        name: NFMI_ADC_PRESCALE_200
        private_val: true
        value: 2
      - doc: Sample rate is SLOWCLK/400
        name: NFMI_ADC_PRESCALE_400
        private_val: true
        value: 3
      - doc: Sample rate is SLOWCLK/640
        name: NFMI_ADC_PRESCALE_640
        private_val: true
        value: 4
      - doc: Sample rate is SLOWCLK/800
        name: NFMI_ADC_PRESCALE_800
        private_val: true
        value: 5
      - doc: Sample rate is SLOWCLK/1600
        name: NFMI_ADC_PRESCALE_1600
        private_val: true
        value: 6
      - doc: Sample rate is SLOWCLK/3200
        name: NFMI_ADC_PRESCALE_3200
        private_val: true
        value: 7
      - doc: TX tuning capacitor scanning idle (i.e.done if started previously)
        name: NFMI_TX_SCAN_IDLE
        private_val: true
        value: 0
      - doc: TX tuning capacitor scanning start (scanning in progress when read)
        name: NFMI_TX_SCAN_START
        private_val: true
        value: 1
      - doc: TX capacitor automatic tuning disabled
        name: NFMI_TX_CAP_TUNING_DISABLE
        private_val: true
        value: 0
      - doc: TX capacitor automatic tuning step equal 1
        name: NFMI_TX_CAP_AUTO_STEP_1
        private_val: true
        value: 1
      - doc: RX capacitor automatic tuning disabled
        name: NFMI_RX_CAP_TUNING_DISABLE
        private_val: true
        value: 0
      - doc: RX capacitor automatic tuning enabled (TX cap / 2 + offset)
        name: NFMI_RX_CAP_TUNING_ENABLE
        private_val: true
        value: 1
      - doc: Nominal stage gain of 3.15
        name: NFMI_RSSI_GAIN_3P15
        private_val: true
        value: 81
      - doc: Offset of 0.2V
        name: NFMI_RSSI_OFFSET3_0P2
        private_val: true
        value: 113
      - doc: Offset of 0.2V
        name: NFMI_RSSI_OFFSET2_0P2
        private_val: true
        value: 113
      - doc: Offset of 0.2V
        name: NFMI_RSSI_OFFSET1_0P2
        private_val: true
        value: 113
      - doc: Offset of 0.2V
        name: NFMI_RSSI_OFFSET0_0P2
        private_val: true
        value: 113
      - doc: TSSI reset statistics
        name: NFMI_TSSI_RESET_STATS
        private_val: true
        value: 1
      - doc: TSSI low pass filter coefficient set to 0.25
        name: NFMI_TSSI_LPF_0P25
        private_val: true
        value: 2
      - doc: TSSI data contains raw ADC conversion result
        name: NFMI_TSSI_RAW_DATA
        private_val: true
        value: 0
      - doc: TSSI minimum low pass filtered value
        name: NFMI_TSSI_MIN_VAL
        private_val: true
        value: 1
      - doc: TSSI average low pass filtered value
        name: NFMI_TSSI_AVG_VAL
        private_val: true
        value: 2
      - doc: TSSI maximum low pass filtered value
        name: NFMI_TSSI_MAX_VAL
        private_val: true
        value: 3
      - doc: RSSI signal on stage 0
        name: NFMI_RSSI_STAGE0
        private_val: true
        value: 0
      - doc: RSSI signal on stage 1
        name: NFMI_RSSI_STAGE1
        private_val: true
        value: 1
      - doc: RSSI signal on stage 2
        name: NFMI_RSSI_STAGE2
        private_val: true
        value: 2
      - doc: RSSI signal on stage 3
        name: NFMI_RSSI_STAGE3
        private_val: true
        value: 4
      - doc: RSSI signal on stage 4
        name: NFMI_RSSI_STAGE4
        private_val: true
        value: 8
      - doc: RSSI signal on stage 5
        name: NFMI_RSSI_STAGE5
        private_val: true
        value: 16
      - doc: RSSI signal on stage 6
        name: NFMI_RSSI_STAGE6
        private_val: true
        value: 32
      - doc: RSSI reset statistics
        name: NFMI_RSSI_RESET_STATS
        private_val: true
        value: 1
      - doc: RSSI low pass filter coefficient set to 0.25
        name: NFMI_RSSI_LPF_0P25
        private_val: true
        value: 2
      - doc: RSSI data contains raw ADC conversion result
        name: NFMI_RSSI_RAW_DATA
        private_val: true
        value: 0
      - doc: RSSI scaled minimum low pass filtered value
        name: NFMI_RSSI_MIN_VAL
        private_val: true
        value: 1
      - doc: RSSI scaled average low pass filtered value
        name: NFMI_RSSI_AVG_VAL
        private_val: true
        value: 2
      - doc: RSSI scaled maximum low pass filtered value
        name: NFMI_RSSI_MAX_VAL
        private_val: true
        value: 3
    offset: 1073750784
    type: block
  - doc: Time Of Flight Timer
    name: TOF
    node:
    - doc: Time Of Flight Timer Configuration
      field:
      - defaultVal: 0
        doc: Enable the interrupt generation when an error is detected
        name: ERROR_INT_ENABLE
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a data or average data overrun is
          detected
        name: OVERRUN_INT_ENABLE
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new average data is available
        name: AVG_DATA_INT_ENABLE
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interrupt generation when a new data is available
        name: DATA_INT_ENABLE
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DMA request when a new average data is available
        name: AVG_DATA_DMA_ENABLE
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DMA request when a new data is available
        name: DATA_DMA_ENABLE
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Select the amount of data for averaging
        name: AVG_CFG
        offset: '14:12'
        sw_access: rw
      - defaultVal: 0
        doc: Select the source of the external stop trigger
        name: STOP_SRC
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Select the source of the external start trigger
        name: START_SRC
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Select the time of flight timer clock prescale
        name: CLK_PRESCALE
        offset: '1:0'
        sw_access: rw
      name: TOF_CFG
      offset: 0
      type: reg
    - doc: Time Of Flight Timer Control
      field:
      - defaultVal: 0
        doc: Status of the time of flight timer
        name: ENABLE_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Stop the time of flight timer
        name: STOP
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Start the time of flight timer
        name: START
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Synchronously reset the time of flight timer
        name: RESET
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Disable the time of flight timer
        name: DISABLE
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Enable the time of flight timer
        name: ENABLE
        offset: 0
        sw_access: wo
      name: TOF_CTRL
      offset: 4
      type: reg
    - doc: Time Of Flight Timer Status
      field:
      - defaultVal: 0
        doc: Average data timer status
        name: AVG_DATA_STATUS
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a new average data can be read
        name: AVG_DATA_REQ
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a new data can be read
        name: DATA_REQ
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if the time of flight timer is idle or busy
        name: BUSY
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Detect two consecutive start triggers (sticky bit)
        name: ERROR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that an average data overrun has occurred (sticky bit)
        name: AVG_DATA_OVERRUN
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that a data overrun has occurred (sticky bit)
        name: DATA_OVERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear the average data register and restart the average computation
        name: AVG_DATA_CLEAR
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Clear the max data register
        name: MAX_DATA_CLEAR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Clear the min data register
        name: MIN_DATA_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Clear the error flag
        name: ERROR_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Clear the average data overrun flag
        name: AVG_DATA_OVERRUN_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear the data overrun flag
        name: DATA_OVERRUN_CLEAR
        offset: 0
        sw_access: wo
      name: TOF_STATUS
      offset: 8
      type: reg
    - doc: Time Of Flight Timer BLE Link Filtering Configuration
      field:
      - defaultVal: 0
        doc: Configure the link format for BLE link filtering
        name: LINK_FORMAT
        offset: '16:12'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the link label for BLE link filtering
        name: LINK_LABEL
        offset: '8:4'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BLE link filtering based on link label and format
        name: LINK_FILTER_EN
        offset: 0
        sw_access: rw
      name: TOF_LINK_CFG
      offset: 12
      type: reg
    - doc: Time Of Flight Timer Data
      field:
      - defaultVal: 0
        doc: Time of flight timer data (unsigned)
        name: DATA
        offset: '19:0'
        sw_access: ro
      name: TOF_DATA
      offset: 16
      type: reg
    - doc: Time Of Flight Timer Minimum Data
      field:
      - defaultVal: 1048575
        doc: Time of flight minimum data (unsigned)
        name: MIN_DATA
        offset: '19:0'
        sw_access: ro
      name: TOF_MIN_DATA
      offset: 20
      type: reg
    - doc: Time Of Flight Timer Maximum Data
      field:
      - defaultVal: 0
        doc: Time of flight maximum data (unsigned)
        name: MAX_DATA
        offset: '19:0'
        sw_access: ro
      name: TOF_MAX_DATA
      offset: 24
      type: reg
    - doc: Time Of Flight Timer Average Data
      field:
      - defaultVal: 0
        doc: Time of flight average data (unsigned integer part)
        name: AVG_DATA_INT
        offset: '27:8'
        sw_access: ro
      - defaultVal: 0
        doc: Time of flight average data (unsigned decimal part)
        name: AVG_DATA_DEC
        offset: '7:0'
        sw_access: ro
      name: TOF_AVG_DATA
      offset: 28
      type: reg
    - doc: Time Of Flight Timer ID Number
      field:
      - defaultVal: 2
        doc: Time of flight timer major revision number
        name: TOF_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Time of flight timer minor revision number
        name: TOF_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: TOF_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Disable the error interrupt generation
        name: TOF_ERROR_INT_DISABLE
        value: 0
      - doc: Enable the error interrupt generation
        name: TOF_ERROR_INT_ENABLE
        value: 1
      - doc: Disable the overrun interrupt generation
        name: TOF_OVERRUN_INT_DISABLE
        value: 0
      - doc: Enable the overrun interrupt generation
        name: TOF_OVERRUN_INT_ENABLE
        value: 1
      - doc: Disable the average data interrupt generation
        name: TOF_AVG_DATA_INT_DISABLE
        value: 0
      - doc: Enable the average data interrupt generation
        name: TOF_AVG_DATA_INT_ENABLE
        value: 1
      - doc: Disable the data interrupt generation
        name: TOF_DATA_INT_DISABLE
        value: 0
      - doc: Enable the data interrupt generation
        name: TOF_DATA_INT_ENABLE
        value: 1
      - doc: Disable the average data DMA request
        name: TOF_AVG_DATA_DMA_DISABLE
        value: 0
      - doc: Enable the average data DMA request
        name: TOF_AVG_DATA_DMA_ENABLE
        value: 1
      - doc: Disable the data DMA request
        name: TOF_DATA_DMA_DISABLE
        value: 0
      - doc: Enable the data DMA request
        name: TOF_DATA_DMA_ENABLE
        value: 1
      - doc: Store the latest data until the next stop trigger occurs
        name: TOF_AVG_DATA_1
        value: 0
      - doc: Compute average of 2 consecutive data
        name: TOF_AVG_DATA_2
        value: 1
      - doc: Compute average of 4 consecutive data
        name: TOF_AVG_DATA_4
        value: 2
      - doc: Compute average of 8 consecutive data
        name: TOF_AVG_DATA_8
        value: 3
      - doc: Compute average of 16 consecutive data
        name: TOF_AVG_DATA_16
        value: 4
      - doc: Compute average of 32 consecutive data
        name: TOF_AVG_DATA_32
        value: 5
      - doc: Compute average of 64 consecutive data
        name: TOF_AVG_DATA_64
        value: 6
      - doc: Compute average of 128 consecutive data
        name: TOF_AVG_DATA_128
        value: 7
      - doc: Disable external stop trigger
        name: TOF_STOP_SRC_NONE
        value: 0
      - doc: Select TX_START radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_TX_START
        value: 1
      - doc: Select TX_END radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_TX_END
        value: 2
      - doc: Select RX_START radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_RX_START
        value: 3
      - doc: Select RX_END radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_RX_END
        value: 4
      - doc: Select TXPH_READ radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_TXPH_READ
        value: 5
      - doc: Select TXPH_END radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_TXPH_END
        value: 6
      - doc: Select RXPH_READ radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_RXPH_READ
        value: 7
      - doc: Select RXPH_END radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_RXPH_END
        value: 8
      - doc: Select SYNC_DETECT radio interrupt to stop the time of flight timer
        name: TOF_STOP_SRC_SYNC_DETECT
        value: 9
      - doc: Disable external start trigger
        name: TOF_START_SRC_NONE
        value: 0
      - doc: Select TX_START radio interrupt to start the time of flight timer
        name: TOF_START_SRC_TX_START
        value: 1
      - doc: Select TX_END radio interrupt to start the time of flight timer
        name: TOF_START_SRC_TX_END
        value: 2
      - doc: Select RX_START radio interrupt to start the time of flight timer
        name: TOF_START_SRC_RX_START
        value: 3
      - doc: Select RX_END radio interrupt to start the time of flight timer
        name: TOF_START_SRC_RX_END
        value: 4
      - doc: Select TXPH_READ radio interrupt to start the time of flight timer
        name: TOF_START_SRC_TXPH_READ
        value: 5
      - doc: Select TXPH_END radio interrupt to start the time of flight timer
        name: TOF_START_SRC_TXPH_END
        value: 6
      - doc: Select RXPH_READ radio interrupt to start the time of flight timer
        name: TOF_START_SRC_RXPH_READ
        value: 7
      - doc: Select RXPH_END radio interrupt to start the time of flight timer
        name: TOF_START_SRC_RXPH_END
        value: 8
      - doc: Select SYNC_DETECT radio interrupt to start the time of flight timer
        name: TOF_START_SRC_SYNC_DETECT
        value: 9
      - doc: Divide the system clock by 1 (SYSCLK @ 8 MHz)
        name: TOF_CLK_PRESCALE_1
        value: 0
      - doc: Divide the system clock by 2 (SYSCLK @ 16 MHz)
        name: TOF_CLK_PRESCALE_2
        value: 1
      - doc: Divide the system clock by 3 (SYSCLK @ 24 MHz)
        name: TOF_CLK_PRESCALE_3
        value: 2
      - doc: Divide the system clock by 6 (SYSCLK @ 48 MHz)
        name: TOF_CLK_PRESCALE_6
        value: 3
      - doc: Time of flight timer is disabled
        name: TOF_STATUS_DISABLED
        value: 0
      - doc: Time of flight timer is enabled
        name: TOF_STATUS_ENABLED
        value: 1
      - doc: Stop the time of flight timer
        name: TOF_STOP
        value: 1
      - doc: Start the time of flight timer
        name: TOF_START
        value: 1
      - doc: Synchronously reset the time of flight timer
        name: TOF_RESET
        value: 1
      - doc: Disable the time of flight timer
        name: TOF_DISABLE
        value: 1
      - doc: Enable the time of flight timer
        name: TOF_ENABLE
        value: 1
      - doc: Remaining data for averaging
        name: TOF_AVG_DATA_STATUS
        value: 0
      - doc: New average data are not yet available
        name: TOF_NO_AVG_DATA_REQ
        value: 0
      - doc: New average data can be read
        name: TOF_AVG_DATA_REQ
        value: 1
      - doc: New data are not yet available
        name: TOF_NO_DATA_REQ
        value: 0
      - doc: New data can be read
        name: TOF_DATA_REQ
        value: 1
      - doc: The time of flight timer is idle
        name: TOF_IDLE
        value: 0
      - doc: The time of flight timer is busy
        name: TOF_BUSY
        value: 1
      - doc: Start and stop triggers occurred
        name: TOF_NO_ERROR
        value: 0
      - doc: Two consecutive start triggers occurred
        name: TOF_ERROR
        value: 1
      - doc: No average data overrun detected
        name: TOF_NO_AVG_DATA_OVERRUN
        value: 0
      - doc: Data average overrun detected
        name: TOF_AVG_DATA_OVERRUN
        value: 1
      - doc: No data overrun detected
        name: TOF_NO_DATA_OVERRUN
        value: 0
      - doc: Data overrun detected
        name: TOF_DATA_OVERRUN
        value: 1
      - doc: Clear the average data register and restart the average computation
        name: TOF_AVG_DATA_CLEAR
        value: 1
      - doc: Clear the max data register
        name: TOF_MAX_DATA_CLEAR
        value: 1
      - doc: Clear the min data register
        name: TOF_MIN_DATA_CLEAR
        value: 1
      - doc: Clear the error flag
        name: TOF_ERROR_CLEAR
        value: 1
      - doc: Clear the average data overrun flag
        name: TOF_AVG_DATA_OVERRUN_CLEAR
        value: 1
      - doc: Clear the data overrun flag
        name: TOF_DATA_OVERRUN_CLEAR
        value: 1
      - doc: Format of the BLE link to filter in the radio interrupts
        name: TOF_LINK_FORMAT
        value: 0
      - doc: Label of the BLE link to filter in the radio interrupts
        name: TOF_LINK_LABEL
        value: 0
      - doc: Disable external start trigger
        name: TOF_LINK_FILTER_DISABLE
        value: 0
      - doc: Select TX radio interrupt to start the Time of flight timer
        name: TOF_LINK_FILTER_ENABLE
        value: 1
      - doc: TOF revision 2.0
        name: TOF_MAJOR_REVISION
        value: 2
      - doc: TOF revision 2.0
        name: TOF_MINOR_REVISION
        value: 0
    offset: 1073751040
    type: block
  - doc: TEST Control Interface
    name: TESTCTRL
    node:
    - doc: 'Test Mode configuration register (Comment: Can only be written while EN_TEST
        pad is high)'
      field:
      - defaultVal: 0
        doc: Defines the different test modes (Only accessible when EN_TEST is high)
        name: TESTCTRL_CFG
        offset: '3:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: TESTCTRL_CFG
      offset: 0
      property:
      - name: reg_prot
        value: priv
      type: reg
    - type: define
      values:
      - doc: The circuit is in normal mode. When EN_TEST pad is forced to '1', the
          clock comes from JTCK pad and reset is controlled by NRESET pad
        name: MODE_NORMAL
        private_val: true
        value: 0
      - doc: The circuit is in normal mode and source clock depends from clock config
          register
        name: MODE_RUN
        private_val: true
        value: 1
      - doc: NAND tree test mode 0
        name: MODE_NANDTREE0
        private_val: true
        value: 2
      - doc: Nand tree test mode 1
        name: MODE_NANDTREE1
        private_val: true
        value: 3
      - doc: All pads drive 0 with programmable drive strength and programmable pull
          function
        name: MODE_DO0
        private_val: true
        value: 4
      - doc: All pads drive 1 with programmable drive strength and programmable pull
          function
        name: MODE_DO1
        private_val: true
        value: 5
      - doc: All pads are in high impedance.
        name: MODE_HIZ
        private_val: true
        value: 6
      - doc: RF scan test mode (1 channel) with compression
        name: MODE_SCAN_1CH_RF
        private_val: true
        value: 8
      - doc: RF scan test mode (1 channel) without compression
        name: MODE_SCAN_1CH_RF_BYPASS
        private_val: true
        value: 9
      - doc: Core scan test mode (1 channel) without body biasing with compression
        name: MODE_SCAN_1CH_CORE
        private_val: true
        value: 10
      - doc: Core scan test mode (1 channel) without body biasing without compression
        name: MODE_SCAN_1CH_CORE_BYPASS
        private_val: true
        value: 11
      - doc: Core scan test mode (1 channel) with body biasing with compression
        name: MODE_SCAN_1CH_CORE_BB
        private_val: true
        value: 14
      - doc: Core scan test mode (1 channel) with body biasing without compression
        name: MODE_SCAN_1CH_CORE_BB_BYPASS
        private_val: true
        value: 15
    offset: 1073751296
    type: block
  - doc: Baseband Controller Interface
    name: BB_IF
    node:
    - doc: Baseband controller control register
      field:
      - defaultVal: 16
        doc: Configure the internal baseband controller clock divider in order to
          provide a 1MHz reference clock
        name: CLK_SEL
        offset: '9:4'
        sw_access: rw
      - defaultVal: 0
        doc: External wake-up request used to sort-out sleep modes
        name: WAKEUP_REQ
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the baseband controller clocks generation
        name: CLK_ENABLE
        offset: 0
        sw_access: rw
      name: BB_IF_CTRL
      offset: 0
      type: reg
    - doc: Baseband controller status register
      field:
      - defaultVal: 0
        doc: DM link format
        name: LINK_FORMAT
        offset: '28:24'
        sw_access: ro
      - defaultVal: 0
        doc: DM link label
        name: LINK_LABEL
        offset: '20:16'
        sw_access: ro
      - defaultVal: 0
        doc: BLE ISO reserved link status
        name: ISO_RSVD
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: BLE ISO link status
        name: ISO_STATUS
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: BT ESCO voice channel status
        name: ESCO_VXCHAN
        offset: '11:10'
        sw_access: ro
      - defaultVal: 0
        doc: BT ESCO reserved slot status
        name: ESCO_RSVD
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: BT ESCO link status
        name: ESCO_STATUS
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clock status defining the current active clock in use
        name: CLK_STATUS
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: Oscillator front-end enabling
        name: OSC_EN
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: RF front-end enabling
        name: RADIO_EN
        offset: 0
        sw_access: ro
      name: BB_IF_STATUS
      offset: 4
      type: reg
    - doc: Coexistence control register
      field:
      - defaultVal: 0
        doc: WLAN secondary channel offset (to PTA)
        name: WLAN_CHANNEL_OFFSET
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: WLAN channel bandwidth (to PTA)
        name: WLAN_CHANNEL_BW
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: WLAN primary channel center frequency (to PTA)
        name: WLAN_CHANNEL_FREQ
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: WLAN packet traffic information qualifier (to PTA)
        name: WLAN_PTI_TOG
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: WLAN packet traffic information (to PTA)
        name: WLAN_PTI
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: WLAN transmission indicator (to PTA)
        name: WLAN_TX
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: WLAN reception indicator (to PTA)
        name: WLAN_RX
        offset: 0
        sw_access: rw
      name: BB_IF_COEX_CTRL
      offset: 8
      type: reg
    - doc: Coexistence status register
      field:
      - defaultVal: 0
        doc: WLAN transmission abort request (from PTA)
        name: WLAN_TX_ABORT
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: WLAN reception abort request (from PTA)
        name: WLAN_RX_ABORT
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: DM transmission abort request (from PTA or DIO)
        name: DM_TX_ABORT
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: DM reception abort request (from PTA or DIO)
        name: DM_RX_ABORT
        offset: 24
        sw_access: ro
      - defaultVal: 127
        doc: BT channel
        name: DM_BT_CHANNEL
        offset: '22:16'
        sw_access: ro
      - defaultVal: 0
        doc: DM packet traffic information
        name: DM_PTI
        offset: '11:8'
        sw_access: ro
      - defaultVal: 0
        doc: BLE or BT activity indicator
        name: DM_BLE_NOT_BT
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: DM 625us timing pulse reference
        name: DM_SYNC
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: DM activity status
        name: DM_ACTIVITY_IN_PROCESS
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: DM in process indicator
        name: DM_IN_PROCESS
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: DM transmission indicator
        name: DM_TX
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: DM reception indicator
        name: DM_RX
        offset: 0
        sw_access: ro
      name: BB_IF_COEX_STATUS
      offset: 12
      type: reg
    - doc: Coexistence interrupts configuration register
      field:
      - defaultVal: 0
        doc: DM_ACTIVITY_IN_PROCESS interrupt configuration
        name: DM_ACTIVITY_IN_PROCESS
        offset: '7:6'
        property:
        - name: u_internal_notes
          value: DM_ACTIVITY_IN_PROCESS and DM_IN_PROCESS interrupts are multiplexed
            into the DM_COEX_IN_PROCESS interrupt
        sw_access: rw
      - defaultVal: 0
        doc: DM_IN_PROCESS interrupt configuration
        name: DM_IN_PROCESS
        offset: '5:4'
        property:
        - name: u_internal_notes
          value: DM_ACTIVITY_IN_PROCESS and DM_IN_PROCESS interrupts are multiplexed
            into the DM_COEX_IN_PROCESS interrupt
        sw_access: rw
      - defaultVal: 0
        doc: DM_TX interrupt configuration
        name: DM_TX
        offset: '3:2'
        property:
        - name: u_internal_notes
          value: DM_RX and DM_TX interrupts are multiplexed into the DM_COEX_RX_TX
            interrupt
        sw_access: rw
      - defaultVal: 0
        doc: DM_RX interrupt configuration
        name: DM_RX
        offset: '1:0'
        property:
        - name: u_internal_notes
          value: DM_RX and DM_TX interrupts are multiplexed into the DM_COEX_RX_TX
            interrupt
        sw_access: rw
      name: BB_IF_COEX_INT_CFG
      offset: 16
      type: reg
    - doc: Coexistence interrupt status register
      field:
      - defaultVal: 0
        doc: DM_ACTIVITY_IN_PROCESS interrupt status flag
        name: DM_ACTIVITY_IN_PROCESS
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: DM_IN_PROCESS interrupt status flag
        name: DM_IN_PROCESS
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: DM_TX interrupt status flag
        name: DM_TX
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: DM_RX interrupt status flag
        name: DM_RX
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear ACTIVITY_IN_PROCESS status flag
        name: DM_ACTIVITY_IN_PROCESS_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Clear DM_IN_PROCESS_CLEAR status flag
        name: DM_IN_PROCESS_CLEAR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Clear DM_TX_CLEAR status flag
        name: DM_TX_CLEAR
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: Clear DM_RX_CLEAR status flag
        name: DM_RX_CLEAR
        offset: 0
        sw_access: wo
      name: BB_IF_COEX_INT_STATUS
      offset: 20
      type: reg
    - doc: BR/EDR, BLE and RF link synchronization configuration register
      field:
      - defaultVal: 0
        doc: Specify if the RF front-end is currently receiving or transmitting
        name: RF_RX_TX
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Configure the link format for synchronization
        name: LINK_FORMAT
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the link label for synchronization
        name: LINK_LABEL
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the stream label for synchronization (BLE ISO channels only)
        name: STREAM_LABEL
        offset: '15:11'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the group label for synchronization (BLE ISO channels only)
        name: GROUP_LABEL
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the eSCO/SCO voice channel for synchronization
        name: ESCO_VXCHAN
        offset: '7:6'
        sw_access: rw
      - defaultVal: 0
        doc: Enable eSCO/SCO link filtering
        name: ESCO_FILTER
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable synchronization pulse filtering according to link information
          (format, label, stream, group and vxchan)
        name: LINK_FILTER
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Select the BLE/RF link synchronization source
        name: SOURCE
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the frame synchronization pulse filter
        name: ENABLE
        offset: 0
        sw_access: rw
      name: BB_IF_SYNC_CTRL%d
      offset: 24
      property:
      - name: count
        value: 2
      type: reg
    - doc: BLE isochronous channels status register
      field:
      - defaultVal: 0
        doc: ISO channels synchronization pulse offset
        name: SYNC_OFFSET
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: ISO channels link label
        name: LINK_LABEL
        offset: '20:16'
        sw_access: ro
      - defaultVal: 0
        doc: ISO channels stream label
        name: STREAM_LABEL
        offset: '15:11'
        sw_access: ro
      - defaultVal: 0
        doc: ISO channels group label
        name: GROUP_LABEL
        offset: '10:8'
        sw_access: ro
      - defaultVal: 0
        doc: ISO channels GPIOs
        name: GPIO
        offset: '7:0'
        sw_access: ro
      name: BB_IF_ISO_STATUS
      offset: 32
      type: reg
    - doc: Baseband controller debug port configuration
      field:
      - defaultVal: 96
        doc: Baseband controller debug port source selection
        name: SOURCE
        offset: '6:0'
        sw_access: rw
      name: BB_IF_DBG_CFG%d
      offset: 36
      property:
      - name: reg_prot
        value: priv
      - name: count
        value: 16
      type: reg
    - doc: Baseband controller HCLK gating control register
      field:
      - defaultVal: 0
        doc: Internal BTDM GCLK gating
        name: GCLK_GATING
        offset: 2
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Internal HGCLK gating
        name: HGCLK_GATING
        offset: 1
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: External HCLK gating
        name: HCLK_GATING
        offset: 0
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: BB_IF_HCLK_CFG
      offset: 100
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: Baseband controller interface ID number
      field:
      - defaultVal: 2
        doc: Baseband controller interface Major Revision number
        name: BB_IF_MAJOR_REVISION
        offset: '15:8'
        property:
        - name: u_internal_notes
          value: Baseband controller interface revision 2.1
        sw_access: ro
      - defaultVal: 1
        doc: Baseband controller interface Minor Revision number
        name: BB_IF_MINOR_REVISION
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: Baseband controller interface revision 2.1
        sw_access: ro
      name: BB_IF_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Divide the BBCLK by 6 (minimum authorized value)
        name: BBCLK_DIVIDER_6
        value: 6
      - doc: Divide the BBCLK by 8
        name: BBCLK_DIVIDER_8
        value: 8
      - doc: Divide the BBCLK by 12
        name: BBCLK_DIVIDER_12
        value: 12
      - doc: Divide the BBCLK by 16
        name: BBCLK_DIVIDER_16
        value: 16
      - doc: Divide the BBCLK by 24 (maximum authorized value)
        name: BBCLK_DIVIDER_24
        value: 24
      - doc: Keep the baseband controller in deep sleep mode
        name: BB_DEEP_SLEEP
        value: 0
      - doc: Wake up the baseband controller and keep it active
        name: BB_WAKEUP
        value: 1
      - doc: Baseband controller clocks are gated
        name: BB_CLK_DISABLE
        value: 0
      - doc: Baseband controller clocks are generated
        name: BB_CLK_ENABLE
        value: 1
      - doc: ISO event is not reserved (ISO connection re-Tx)
        name: ISO_NOT_RSVD
        value: 0
      - doc: ISO event is reserved (ISO connection primary event)
        name: ISO_RSVD
        value: 1
      - doc: Indicate that an ISO connection event is not programmed
        name: ISO_IDLE
        value: 0
      - doc: Indicate that an ISO connection event is programmed
        name: ISO_ACTIVE
        value: 1
      - doc: eSCO/SCO voice channel 0
        name: ESCO_VXCHAN_0
        value: 0
      - doc: eSCO/SCO voice channel 1
        name: ESCO_VXCHAN_1
        value: 1
      - doc: eSCO/SCO voice channel 2
        name: ESCO_VXCHAN_2
        value: 2
      - doc: eSCO/SCO slot is not reserved (re-Tx)
        name: ESCO_NOT_RSVD
        value: 0
      - doc: eSCO/SCO slot is reserved
        name: ESCO_RSVD
        value: 1
      - doc: Indicate that an eSCO/SCO connection is not programmed
        name: ESCO_IDLE
        value: 0
      - doc: Indicate that an eSCO/SCO connection is programmed
        name: ESCO_ACTIVE
        value: 1
      - doc: Baseband controller running on the main clock
        name: MAIN_CLK
        value: 0
      - doc: Baseband controller running on low power clock
        name: LOW_POWER_CLK
        value: 1
      - doc: Oscillator can be safely disabled
        name: OSC_DISABLED
        value: 0
      - doc: Oscillator must be enabled
        name: OSC_ENABLED
        value: 1
      - doc: RF front-end can be safely disabled
        name: RF_DISABLED
        value: 0
      - doc: RF front-end must be enabled
        name: RF_ENABLED
        value: 1
      - doc: WLAN lower frequency
        name: WLAN_CHANNEL_OFFSET_LOW
        value: 0
      - doc: WLAN upper frequency
        name: WLAN_CHANNEL_OFFSET_UP
        value: 1
      - doc: WLAN 20 MHz bandwidth
        name: WLAN_CHANNEL_BW_20
        value: 0
      - doc: WLAN 40 MHz bandwidth
        name: WLAN_CHANNEL_BW_40
        value: 1
      - doc: WLAN 12-84 MHz bandwidth
        name: WLAN_CHANNEL_FREQ_0
        value: 0
      - doc: WLAN PTI qualifier is low
        name: WLAN_PTI_TOG_0
        value: 0
      - doc: WLAN PTI qualifier is high
        name: WLAN_PTI_TOG_1
        value: 1
      - doc: WLAN PTI priority
        name: WLAN_PTI_0
        value: 0
      - doc: WLAN is not transmitting
        name: WLAN_TX_IDLE
        value: 0
      - doc: WLAN is transmitting
        name: WLAN_TX_BUSY
        value: 1
      - doc: WLAN is not receiving
        name: WLAN_RX_IDLE
        value: 0
      - doc: WLAN is receiving
        name: WLAN_RX_BUSY
        value: 1
      - doc: Keep WLAN transmission activity
        name: WLAN_TX_ONGOING
        value: 0
      - doc: Abort WLAN transmission activity
        name: WLAN_TX_ABORT
        value: 1
      - doc: Keep WLAN reception activity
        name: WLAN_RX_ONGOING
        value: 0
      - doc: Abort WLAN reception activity
        name: WLAN_RX_ABORT
        value: 1
      - doc: Keep RW-DM core transmission activity
        name: DM_TX_ONGOING
        value: 0
      - doc: Abort RW-DM core transmission activity
        name: DM_TX_ABORT
        value: 1
      - doc: Keep RW-DM core reception activity
        name: DM_RX_ONGOING
        value: 0
      - doc: Abort RW-DM core reception activity
        name: DM_RX_ABORT
        value: 1
      - doc: BT 0-78 MHz bandwidth
        name: DM_BT_CHANNEL_0
        value: 127
      - doc: DM PTI priority
        name: DM_PTI_PRIORITY_0
        value: 0
      - doc: BR/EDR is active
        name: DM_BT_ACTIVE
        value: 0
      - doc: BLE is active
        name: DM_BLE_ACTIVE
        value: 1
      - doc: RW-DM core sync idle
        name: DM_SYNC_IDLE
        value: 0
      - doc: RW-DM core sync active
        name: DM_SYNC_BUSY
        value: 1
      - doc: RW-DM core is not processing an activity
        name: DM_ACTIVITY_IDLE
        value: 0
      - doc: RW-DM core is processing an activity
        name: DM_ACTIVITY_IN_PROCESS
        value: 1
      - doc: RW-DM core is not processing an event
        name: DM_IDLE
        value: 0
      - doc: RW-DM core is processing an event
        name: DM_IN_PROCESS
        value: 1
      - doc: RW-DM core is not transmitting
        name: DM_TX_IDLE
        value: 0
      - doc: RW-DM core is transmitting
        name: DM_TX_BUSY
        value: 1
      - doc: RW-DM core is not receiving
        name: DM_RX_IDLE
        value: 0
      - doc: RW-DM core is receiving
        name: DM_RX_BUSY
        value: 1
      - doc: Interrupt not triggered
        name: DM_ACTIVITY_IN_PROCESS_NONE
        value: 0
      - doc: Interrupt triggered on rising edge
        name: DM_ACTIVITY_IN_PROCESS_RISING_EDGE
        value: 1
      - doc: Interrupt triggered on falling edge
        name: DM_ACTIVITY_IN_PROCESS_FALLING_EDGE
        value: 2
      - doc: Interrupt triggered on any edge
        name: DM_ACTIVITY_IN_PROCESS_TRANSITION
        value: 3
      - doc: Interrupt not triggered
        name: DM_IN_PROCESS_NONE
        value: 0
      - doc: Interrupt triggered on rising edge
        name: DM_IN_PROCESS_RISING_EDGE
        value: 1
      - doc: Interrupt triggered on falling edge
        name: DM_IN_PROCESS_FALLING_EDGE
        value: 2
      - doc: Interrupt triggered on any edge
        name: DM_IN_PROCESS_TRANSITION
        value: 3
      - doc: Interrupt not triggered
        name: DM_TX_NONE
        value: 0
      - doc: Interrupt triggered on rising edge
        name: DM_TX_RISING_EDGE
        value: 1
      - doc: Interrupt triggered on falling edge
        name: DM_TX_FALLING_EDGE
        value: 2
      - doc: Interrupt triggered on any edge
        name: DM_TX_TRANSITION
        value: 3
      - doc: Interrupt not triggered
        name: DM_RX_NONE
        value: 0
      - doc: Interrupt triggered on rising edge
        name: DM_RX_RISING_EDGE
        value: 1
      - doc: Interrupt triggered on falling edge
        name: DM_RX_FALLING_EDGE
        value: 2
      - doc: Interrupt triggered on any edge
        name: DM_RX_TRANSITION
        value: 3
      - doc: No DM_ACTIVITY_IN_PROCESS interrupt has been generated
        name: DM_ACTIVITY_IN_PROCESS_NO_INT
        value: 0
      - doc: A DM_ACTIVITY_IN_PROCESS interrupt has been generated
        name: DM_ACTIVITY_IN_PROCESS_INT
        value: 1
      - doc: No DM_IN_PROCESS interrupt has been generated
        name: DM_IN_PROCESS_NO_INT
        value: 0
      - doc: A DM_IN_PROCESS interrupt has been generated
        name: DM_IN_PROCESS_INT
        value: 1
      - doc: No DM_TX interrupt has been generated
        name: DM_TX_NO_INT
        value: 0
      - doc: A DM_TX interrupt has been generated
        name: DM_TX_INT
        value: 1
      - doc: No DM_RX interrupt has been generated
        name: DM_RX_NO_INT
        value: 0
      - doc: A DM_RX interrupt has been generated
        name: DM_RX_INT
        value: 1
      - doc: Clear ACTIVITY_IN_PROCESS status flag
        name: ACTIVITY_IN_PROCESS_CLEAR
        value: 1
      - doc: Clear DM_IN_PROCESS_CLEAR status flag
        name: DM_IN_PROCESS_CLEAR
        value: 1
      - doc: Clear DM_TX_CLEAR status flag
        name: DM_TX_CLEAR
        value: 1
      - doc: Clear DM_RX_CLEAR status flag
        name: DM_RX_CLEAR
        value: 1
      - doc: The RF front-end is idle
        name: RX_TX_IDLE
        value: 0
      - doc: The RF front-end is currently receiving or transmitting
        name: RX_TX_ACTIVE
        value: 1
      - doc: Disable eSCO/SCO link filtering
        name: ESCO_FILTER_DISABLE
        value: 0
      - doc: Enable eSCO/SCO link filtering
        name: ESCO_FILTER_ENABLE
        value: 1
      - doc: Disable link filtering
        name: LINK_FILTER_DISABLE
        value: 0
      - doc: Enable link filtering
        name: LINK_FILTER_ENABLE
        value: 1
      - doc: Use the BR/EDR synchronization pulse as the source
        name: SYNC_SOURCE_BT_RX
        value: 0
      - doc: Use the BR/EDR tx_en signal as the source
        name: SYNC_SOURCE_BT_TX
        value: 1
      - doc: Use the BLE synchronization pulse as the source
        name: SYNC_SOURCE_BLE_RX
        value: 2
      - doc: Use the BLE tx_en signal as the source
        name: SYNC_SOURCE_BLE_TX
        value: 3
      - doc: Use the BLE ISO Rx synchronization pulse as the source
        name: SYNC_SOURCE_BLE_ISO_RX
        value: 4
      - doc: Use the BLE ISO Tx synchronization pulse as the source
        name: SYNC_SOURCE_BLE_ISO_TX
        value: 5
      - doc: Use the RF front-end synchronization pulse as the source
        name: SYNC_SOURCE_RF_RX
        value: 6
      - doc: Use the RF front-end TX_START IRQ as the source
        name: SYNC_SOURCE_RF_TX
        value: 7
      - doc: Disable the frame synchronization pulse filter
        name: SYNC_DISABLE
        value: 0
      - doc: Enable the frame synchronization pulse filter
        name: SYNC_ENABLE
        value: 1
      - doc: ISO channels synchronization pulse offset
        name: ISO_SYNC_OFFSET
        value: 0
      - doc: ISO channels link label
        name: ISO_LINK_LABEL
        value: 0
      - doc: ISO channels stream label
        name: ISO_STREAM_LABEL
        value: 0
      - doc: ISO channels group label
        name: ISO_GROUP_LABEL
        value: 0
      - doc: ISO channels GPIOs
        name: ISO_GPIO
        value: 0
      - doc: Baseband controller debug port selects bit 0 of DM diagnostic port 0
        name: DM_DIAG0_BIT0
        private_val: true
        value: 0
      - doc: Baseband controller debug port selects bit 1 of DM diagnostic port 0
        name: DM_DIAG0_BIT1
        private_val: true
        value: 1
      - doc: Baseband controller debug port selects bit 2 of DM diagnostic port 0
        name: DM_DIAG0_BIT2
        private_val: true
        value: 2
      - doc: Baseband controller debug port selects bit 3 of DM diagnostic port 0
        name: DM_DIAG0_BIT3
        private_val: true
        value: 3
      - doc: Baseband controller debug port selects bit 4 of DM diagnostic port 0
        name: DM_DIAG0_BIT4
        private_val: true
        value: 4
      - doc: Baseband controller debug port selects bit 5 of DM diagnostic port 0
        name: DM_DIAG0_BIT5
        private_val: true
        value: 5
      - doc: Baseband controller debug port selects bit 6 of DM diagnostic port 0
        name: DM_DIAG0_BIT6
        private_val: true
        value: 6
      - doc: Baseband controller debug port selects bit 7 of DM diagnostic port 0
        name: DM_DIAG0_BIT7
        private_val: true
        value: 7
      - doc: Baseband controller debug port selects bit 0 of DM diagnostic port 1
        name: DM_DIAG1_BIT0
        private_val: true
        value: 8
      - doc: Baseband controller debug port selects bit 1 of DM diagnostic port 1
        name: DM_DIAG1_BIT1
        private_val: true
        value: 9
      - doc: Baseband controller debug port selects bit 2 of DM diagnostic port 1
        name: DM_DIAG1_BIT2
        private_val: true
        value: 10
      - doc: Baseband controller debug port selects bit 3 of DM diagnostic port 1
        name: DM_DIAG1_BIT3
        private_val: true
        value: 11
      - doc: Baseband controller debug port selects bit 4 of DM diagnostic port 1
        name: DM_DIAG1_BIT4
        private_val: true
        value: 12
      - doc: Baseband controller debug port selects bit 5 of DM diagnostic port 1
        name: DM_DIAG1_BIT5
        private_val: true
        value: 13
      - doc: Baseband controller debug port selects bit 6 of DM diagnostic port 1
        name: DM_DIAG1_BIT6
        private_val: true
        value: 14
      - doc: Baseband controller debug port selects bit 7 of DM diagnostic port 1
        name: DM_DIAG1_BIT7
        private_val: true
        value: 15
      - doc: Baseband controller debug port selects bit 0 of DM diagnostic port 2
        name: DM_DIAG2_BIT0
        private_val: true
        value: 16
      - doc: Baseband controller debug port selects bit 1 of DM diagnostic port 2
        name: DM_DIAG2_BIT1
        private_val: true
        value: 17
      - doc: Baseband controller debug port selects bit 2 of DM diagnostic port 2
        name: DM_DIAG2_BIT2
        private_val: true
        value: 18
      - doc: Baseband controller debug port selects bit 3 of DM diagnostic port 2
        name: DM_DIAG2_BIT3
        private_val: true
        value: 19
      - doc: Baseband controller debug port selects bit 4 of DM diagnostic port 2
        name: DM_DIAG2_BIT4
        private_val: true
        value: 20
      - doc: Baseband controller debug port selects bit 5 of DM diagnostic port 2
        name: DM_DIAG2_BIT5
        private_val: true
        value: 21
      - doc: Baseband controller debug port selects bit 6 of DM diagnostic port 2
        name: DM_DIAG2_BIT6
        private_val: true
        value: 22
      - doc: Baseband controller debug port selects bit 7 of DM diagnostic port 2
        name: DM_DIAG2_BIT7
        private_val: true
        value: 23
      - doc: Baseband controller debug port selects bit 0 of DM diagnostic port 3
        name: DM_DIAG3_BIT0
        private_val: true
        value: 24
      - doc: Baseband controller debug port selects bit 1 of DM diagnostic port 3
        name: DM_DIAG3_BIT1
        private_val: true
        value: 25
      - doc: Baseband controller debug port selects bit 2 of DM diagnostic port 3
        name: DM_DIAG3_BIT2
        private_val: true
        value: 26
      - doc: Baseband controller debug port selects bit 3 of DM diagnostic port 3
        name: DM_DIAG3_BIT3
        private_val: true
        value: 27
      - doc: Baseband controller debug port selects bit 4 of DM diagnostic port 3
        name: DM_DIAG3_BIT4
        private_val: true
        value: 28
      - doc: Baseband controller debug port selects bit 5 of DM diagnostic port 3
        name: DM_DIAG3_BIT5
        private_val: true
        value: 29
      - doc: Baseband controller debug port selects bit 6 of DM diagnostic port 3
        name: DM_DIAG3_BIT6
        private_val: true
        value: 30
      - doc: Baseband controller debug port selects bit 7 of DM diagnostic port 3
        name: DM_DIAG3_BIT7
        private_val: true
        value: 31
      - doc: Baseband controller debug port selects bit 0 of BT diagnostic port 0
        name: BT_DIAG0_BIT0
        private_val: true
        value: 32
      - doc: Baseband controller debug port selects bit 1 of BT diagnostic port 0
        name: BT_DIAG0_BIT1
        private_val: true
        value: 33
      - doc: Baseband controller debug port selects bit 2 of BT diagnostic port 0
        name: BT_DIAG0_BIT2
        private_val: true
        value: 34
      - doc: Baseband controller debug port selects bit 3 of BT diagnostic port 0
        name: BT_DIAG0_BIT3
        private_val: true
        value: 35
      - doc: Baseband controller debug port selects bit 4 of BT diagnostic port 0
        name: BT_DIAG0_BIT4
        private_val: true
        value: 36
      - doc: Baseband controller debug port selects bit 5 of BT diagnostic port 0
        name: BT_DIAG0_BIT5
        private_val: true
        value: 37
      - doc: Baseband controller debug port selects bit 6 of BT diagnostic port 0
        name: BT_DIAG0_BIT6
        private_val: true
        value: 38
      - doc: Baseband controller debug port selects bit 7 of BT diagnostic port 0
        name: BT_DIAG0_BIT7
        private_val: true
        value: 39
      - doc: Baseband controller debug port selects bit 0 of BT diagnostic port 1
        name: BT_DIAG1_BIT0
        private_val: true
        value: 40
      - doc: Baseband controller debug port selects bit 1 of BT diagnostic port 1
        name: BT_DIAG1_BIT1
        private_val: true
        value: 41
      - doc: Baseband controller debug port selects bit 2 of BT diagnostic port 1
        name: BT_DIAG1_BIT2
        private_val: true
        value: 42
      - doc: Baseband controller debug port selects bit 3 of BT diagnostic port 1
        name: BT_DIAG1_BIT3
        private_val: true
        value: 43
      - doc: Baseband controller debug port selects bit 4 of BT diagnostic port 1
        name: BT_DIAG1_BIT4
        private_val: true
        value: 44
      - doc: Baseband controller debug port selects bit 5 of BT diagnostic port 1
        name: BT_DIAG1_BIT5
        private_val: true
        value: 45
      - doc: Baseband controller debug port selects bit 6 of BT diagnostic port 1
        name: BT_DIAG1_BIT6
        private_val: true
        value: 46
      - doc: Baseband controller debug port selects bit 7 of BT diagnostic port 1
        name: BT_DIAG1_BIT7
        private_val: true
        value: 47
      - doc: Baseband controller debug port selects bit 0 of BT diagnostic port 2
        name: BT_DIAG2_BIT0
        private_val: true
        value: 48
      - doc: Baseband controller debug port selects bit 1 of BT diagnostic port 2
        name: BT_DIAG2_BIT1
        private_val: true
        value: 49
      - doc: Baseband controller debug port selects bit 2 of BT diagnostic port 2
        name: BT_DIAG2_BIT2
        private_val: true
        value: 50
      - doc: Baseband controller debug port selects bit 3 of BT diagnostic port 2
        name: BT_DIAG2_BIT3
        private_val: true
        value: 51
      - doc: Baseband controller debug port selects bit 4 of BT diagnostic port 2
        name: BT_DIAG2_BIT4
        private_val: true
        value: 52
      - doc: Baseband controller debug port selects bit 5 of BT diagnostic port 2
        name: BT_DIAG2_BIT5
        private_val: true
        value: 53
      - doc: Baseband controller debug port selects bit 6 of BT diagnostic port 2
        name: BT_DIAG2_BIT6
        private_val: true
        value: 54
      - doc: Baseband controller debug port selects bit 7 of BT diagnostic port 2
        name: BT_DIAG2_BIT7
        private_val: true
        value: 55
      - doc: Baseband controller debug port selects bit 0 of BT diagnostic port 3
        name: BT_DIAG3_BIT0
        private_val: true
        value: 56
      - doc: Baseband controller debug port selects bit 1 of BT diagnostic port 3
        name: BT_DIAG3_BIT1
        private_val: true
        value: 57
      - doc: Baseband controller debug port selects bit 2 of BT diagnostic port 3
        name: BT_DIAG3_BIT2
        private_val: true
        value: 58
      - doc: Baseband controller debug port selects bit 3 of BT diagnostic port 3
        name: BT_DIAG3_BIT3
        private_val: true
        value: 59
      - doc: Baseband controller debug port selects bit 4 of BT diagnostic port 3
        name: BT_DIAG3_BIT4
        private_val: true
        value: 60
      - doc: Baseband controller debug port selects bit 5 of BT diagnostic port 3
        name: BT_DIAG3_BIT5
        private_val: true
        value: 61
      - doc: Baseband controller debug port selects bit 6 of BT diagnostic port 3
        name: BT_DIAG3_BIT6
        private_val: true
        value: 62
      - doc: Baseband controller debug port selects bit 7 of BT diagnostic port 3
        name: BT_DIAG3_BIT7
        private_val: true
        value: 63
      - doc: Baseband controller debug port selects bit 0 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT0
        private_val: true
        value: 64
      - doc: Baseband controller debug port selects bit 1 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT1
        private_val: true
        value: 65
      - doc: Baseband controller debug port selects bit 2 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT2
        private_val: true
        value: 66
      - doc: Baseband controller debug port selects bit 3 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT3
        private_val: true
        value: 67
      - doc: Baseband controller debug port selects bit 4 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT4
        private_val: true
        value: 68
      - doc: Baseband controller debug port selects bit 5 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT5
        private_val: true
        value: 69
      - doc: Baseband controller debug port selects bit 6 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT6
        private_val: true
        value: 70
      - doc: Baseband controller debug port selects bit 7 of BLE diagnostic port 0
        name: BLE_DIAG0_BIT7
        private_val: true
        value: 71
      - doc: Baseband controller debug port selects bit 0 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT0
        private_val: true
        value: 72
      - doc: Baseband controller debug port selects bit 1 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT1
        private_val: true
        value: 73
      - doc: Baseband controller debug port selects bit 2 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT2
        private_val: true
        value: 74
      - doc: Baseband controller debug port selects bit 3 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT3
        private_val: true
        value: 75
      - doc: Baseband controller debug port selects bit 4 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT4
        private_val: true
        value: 76
      - doc: Baseband controller debug port selects bit 5 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT5
        private_val: true
        value: 77
      - doc: Baseband controller debug port selects bit 6 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT6
        private_val: true
        value: 78
      - doc: Baseband controller debug port selects bit 7 of BLE diagnostic port 1
        name: BLE_DIAG1_BIT7
        private_val: true
        value: 79
      - doc: Baseband controller debug port selects bit 0 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT0
        private_val: true
        value: 80
      - doc: Baseband controller debug port selects bit 1 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT1
        private_val: true
        value: 81
      - doc: Baseband controller debug port selects bit 2 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT2
        private_val: true
        value: 82
      - doc: Baseband controller debug port selects bit 3 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT3
        private_val: true
        value: 83
      - doc: Baseband controller debug port selects bit 4 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT4
        private_val: true
        value: 84
      - doc: Baseband controller debug port selects bit 5 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT5
        private_val: true
        value: 85
      - doc: Baseband controller debug port selects bit 6 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT6
        private_val: true
        value: 86
      - doc: Baseband controller debug port selects bit 7 of BLE diagnostic port 2
        name: BLE_DIAG2_BIT7
        private_val: true
        value: 87
      - doc: Baseband controller debug port selects bit 0 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT0
        private_val: true
        value: 88
      - doc: Baseband controller debug port selects bit 1 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT1
        private_val: true
        value: 89
      - doc: Baseband controller debug port selects bit 2 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT2
        private_val: true
        value: 90
      - doc: Baseband controller debug port selects bit 3 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT3
        private_val: true
        value: 91
      - doc: Baseband controller debug port selects bit 4 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT4
        private_val: true
        value: 92
      - doc: Baseband controller debug port selects bit 5 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT5
        private_val: true
        value: 93
      - doc: Baseband controller debug port selects bit 6 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT6
        private_val: true
        value: 94
      - doc: Baseband controller debug port selects bit 7 of BLE diagnostic port 3
        name: BLE_DIAG3_BIT7
        private_val: true
        value: 95
      - doc: Baseband controller debug port disabled
        name: BB_DBG_DISABLE
        value: 96
      - doc: Apply internal BTDM GCLK gating for reducing the baseband controller
          power consumption
        name: GCLK_GATED
        private_val: true
        value: 0
      - doc: Do not gate BTDM GCLK internally (debug mode)
        name: GCLK_FREE_RUNNING
        private_val: true
        value: 1
      - doc: Apply internal HGCLK gating for reducing the baseband controller power
          consumption
        name: HGCLK_GATED
        private_val: true
        value: 0
      - doc: Do not gate HGCLK internally (debug mode)
        name: HGCLK_FREE_RUNNING
        private_val: true
        value: 1
      - doc: Apply external HCLK gating for reducing the baseband controller power
          consumption
        name: HCLK_GATED
        private_val: true
        value: 0
      - doc: Do not gate HCLK externally (backward compatibility)
        name: HCLK_FREE_RUNNING
        private_val: true
        value: 1
      - doc: Baseband controller interface Major Revision number
        name: BB_IF_MAJOR_REVISION
        value: 2
      - doc: Baseband controller interface Minor Revision number
        name: BB_IF_MINOR_REVISION
        value: 1
    offset: 1073751552
    type: block
  - doc: Baseband Controller Packet Traffic Arbiter
    name: BB_PTA
    node:
    - doc: PTA revision number
      field:
      - defaultVal: 65537
        doc: RW PTA revision number
        name: REVISION
        offset: '31:0'
        sw_access: ro
      name: BB_PTA_REVISION
      offset: 0
      type: reg
    - doc: PTA configuration register
      field:
      - defaultVal: 0
        doc: Abort Rx when Tx
        name: ABORTRX_WHEN_TX
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: WLAN RX abort controlled by the software (only when PTA is disabled)
        name: SW_WLAN_RX_ABORT
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: WLAN TX abort controlled by the software (only when PTA is disabled)
        name: SW_WLAN_TX_ABORT
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: BT RX abort controlled by the software (only when PTA is disabled)
        name: SW_BT_RX_ABORT
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: BT TX abort controlled by the software (only when PTA is disabled)
        name: SW_BT_TX_ABORT
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Channel margin (0-63MHz)
        name: CHAN_MARGIN
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: WLAN PTI mode
        name: WLAN_PTI_MODE
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: BT event mask
        name: BT_EVENT_MASK
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Channel overlap detection mode
        name: CHAN_ENABLE
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: PTI priority mode
        name: PTI_ENABLE
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Simultaneous reception
        name: NO_SIM_RX
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Simultaneous transmission
        name: NO_SIM_TX
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Default priority
        name: BASIC_PRIORITY
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PTA
        name: PTA_ENABLE
        offset: 0
        sw_access: rw
      name: BB_PTA_CFG
      offset: 4
      type: reg
    - type: define
      values:
      - doc: RW PTA revision number
        name: BB_PTA_REVISION_257
        value: 65537
      - doc: Enable abort
        name: BB_PTA_ABORTRX_WHEN_TX_0
        value: 0
      - doc: Disable abort
        name: BB_PTA_ABORTRX_WHEN_TX_1
        value: 1
      - doc: Keep WLAN reception
        name: BB_PTA_SW_WLAN_RX_ABORT_0
        value: 0
      - doc: Abort WLAN reception
        name: BB_PTA_SW_WLAN_RX_ABORT_1
        value: 1
      - doc: Keep WLAN transmission
        name: BB_PTA_SW_WLAN_TX_ABORT_0
        value: 0
      - doc: Abort WLAN transmission
        name: BB_PTA_SW_WLAN_TX_ABORT_1
        value: 1
      - doc: Keep DM reception
        name: BB_PTA_SW_BT_RX_ABORT_0
        value: 0
      - doc: Abort DM reception
        name: BB_PTA_SW_BT_RX_ABORT_1
        value: 1
      - doc: Keep DM transmission
        name: BB_PTA_SW_BT_TX_ABORT_0
        value: 0
      - doc: Abort DM transmission
        name: BB_PTA_SW_BT_TX_ABORT_1
        value: 1
      - doc: Define the minimum distance between the channels boundary
        name: BB_PTA_CHAN_MARGIN_0
        value: 0
      - doc: WLAN PTI cannot be used in IDLE
        name: BB_PTA_WLAN_PTI_MODE_0
        value: 0
      - doc: WLAN PTI can be used in IDLE
        name: BB_PTA_WLAN_PTI_MODE_1
        value: 1
      - doc: coex_dm_event is used
        name: BB_PTA_BT_EVENT_MASK_0
        value: 0
      - doc: coex_dm_event is masked
        name: BB_PTA_BT_EVENT_MASK_1
        value: 1
      - doc: Disable Channel Overlap
        name: BB_PTA_CHAN_ENABLE_0
        value: 0
      - doc: Enable Channel Overlap
        name: BB_PTA_CHAN_ENABLE_1
        value: 1
      - doc: Default Priority is used
        name: BB_PTA_PTI_ENABLE_0
        value: 0
      - doc: Packet Traffic Information is used to determinate the priority
        name: BB_PTA_PTI_ENABLE_1
        value: 1
      - doc: Simultaneous Reception are allowed
        name: BB_PTA_NO_SIM_RX_0
        value: 0
      - doc: Simultaneous Reception are not allowed
        name: BB_PTA_NO_SIM_RX_1
        value: 1
      - doc: Simultaneous Transmission are allowed
        name: BB_PTA_NO_SIM_TX_0
        value: 0
      - doc: Simultaneous Transmission are not allowed
        name: BB_PTA_NO_SIM_TX_1
        value: 1
      - doc: DM has priority
        name: BB_PTA_BASIC_PRIORITY_0
        value: 0
      - doc: WLAN has priority
        name: BB_PTA_BASIC_PRIORITY_1
        value: 1
      - doc: PTA disable
        name: BB_PTA_PTA_ENABLE_0
        value: 0
      - doc: PTA enable
        name: BB_PTA_PTA_ENABLE_1
        value: 1
    offset: 1073751808
    type: block
  - doc: Baseband DM Controller
    name: BB_DM
    node:
    - doc: Baseband control register
      field:
      - defaultVal: 0
        doc: Reset the complete system except registers and timing generator
        name: MASTER_SOFT_RST
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Reset the timing generator
        name: MASTER_TGSOFT_RST
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Reset the complete register block
        name: REG_SOFT_RST
        offset: 29
        sw_access: wo
      - defaultVal: 0
        doc: Reset the radio controller
        name: RADIOCNTL_SOFT_RST
        offset: 28
        sw_access: wo
      - defaultVal: 0
        doc: Force the generation of ble_sw_irq
        name: SWINT_REQ
        offset: 27
        sw_access: wo
      name: BB_DM_RWBBCNTL
      offset: 0
      type: reg
    - doc: BLE revision register
      field:
      - defaultVal: 11
        doc: RW-DM core type
        name: TYP
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: RW-DM core version - major release number
        name: REL
        offset: '23:16'
        sw_access: ro
      - defaultVal: 5
        doc: RW-DM core upgrade - upgrade number
        name: UPG
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: RW-DM core build - build number
        name: BUILD
        offset: '7:0'
        sw_access: ro
      name: BB_DM_VERSION
      offset: 4
      type: reg
    - doc: Interrupts control register 0
      field:
      - defaultVal: 0
        doc: Error interrupt mask
        name: ERRORINTMSK
        offset: 16
        sw_access: rw
      name: BB_DM_INTCNTL0
      offset: 12
      type: reg
    - doc: Interrupts status register 0
      field:
      - defaultVal: 0
        doc: Error interrupt status
        name: ERRORINTSTAT
        offset: 16
        sw_access: ro
      name: BB_DM_INTSTAT0
      offset: 16
      type: reg
    - doc: Interrupts raw status register 0
      field:
      - defaultVal: 0
        doc: Error interrupt acknowledgement
        name: ERRORINTACK
        offset: 16
        sw_access: wo
      name: BB_DM_INTACK0
      offset: 20
      type: reg
    - doc: Interrupts control register 1
      field:
      - defaultVal: 0
        doc: CLKN / half-slot interrupt sub rating mask (valid range is [0:4])
        name: CLKNINTSRMSK
        offset: '30:28'
        sw_access: rw
      - defaultVal: 0
        doc: CLKN / half-slot interrupt sub rating value
        name: CLKNINTSRVAL
        offset: '27:24'
        sw_access: rw
      - defaultVal: 1
        doc: FIFO interrupt mask
        name: FIFOINTMSK
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Time stamp target timer 3 interrupt mask
        name: TIMESTAMPTGT3INTMSK
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Time stamp target timer 2 interrupt mask
        name: TIMESTAMPTGT2INTMSK
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Time stamp target timer 1 interrupt mask
        name: TIMESTAMPTGT1INTMSK
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Fine target timer interrupt mask
        name: FINETGTINTMSK
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: SW triggered interrupt mask
        name: SWINTMSK
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Encryption engine interrupt mask
        name: CRYPTINTMSK
        offset: 2
        sw_access: rw
      - defaultVal: 1
        doc: Sleep mode interrupt mask
        name: SLPINTMSK
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: CLKN / half slot interrupt mask
        name: CLKNINTMSK
        offset: 0
        sw_access: rw
      name: BB_DM_INTCNTL1
      offset: 24
      type: reg
    - doc: Interrupts status register 1
      field:
      - defaultVal: 0
        doc: FIFO interrupt status
        name: FIFOINTSTAT
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Time stamp target timer 3 interrupt status
        name: TIMESTAMPTGT3INTSTAT
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Time stamp target timer 2 interrupt status
        name: TIMESTAMPTGT2INTSTAT
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Time stamp target timer 1 interrupt status
        name: TIMESTAMPTGT1INTSTAT
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Fine target timer interrupt status
        name: FINETGTINTSTAT
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: SW triggered interrupt status
        name: SWINTSTAT
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Encryption engine interrupt status
        name: CRYPTINTSTAT
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Sleep mode interrupt status
        name: SLPINTSTAT
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: CLKN / half slot interrupt status
        name: CLKNINTSTAT
        offset: 0
        sw_access: ro
      name: BB_DM_INTSTAT1
      offset: 28
      type: reg
    - doc: Interrupts acknowledgement register 1
      field:
      - defaultVal: 0
        doc: FIFO interrupt acknowledgement
        name: FIFOINTACK
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: Time stamp target timer 3 interrupt acknowledgement
        name: TIMESTAMPTGT3INTACK
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: Time stamp target timer 2 interrupt acknowledgement
        name: TIMESTAMPTGT2INTACK
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Time stamp target timer 1 interrupt acknowledgement
        name: TIMESTAMPTGT1INTACK
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Fine target timer interrupt acknowledgement
        name: FINETGTINTACK
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: SW triggered interrupt acknowledgement
        name: SWINTACK
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Encryption engine interrupt acknowledgement
        name: CRYPTINTACK
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Sleep mode interrupt acknowledgement
        name: SLPINTACK
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: CLKN / half slot interrupt acknowledgement
        name: CLKNINTACK
        offset: 0
        sw_access: wo
      name: BB_DM_INTACK1
      offset: 32
      type: reg
    - doc: Actif FIFO status register
      field:
      - defaultVal: 0
        doc: Exchange table entry index of the reported skipped event (valid when
          SKIPACTINTSTAT is set)
        name: SKIP_ET_IDX
        offset: '31:28'
        sw_access: ro
      - defaultVal: 0
        doc: Exchange table entry index of the reported current event (valid for any
          set reported interrupt except SKIPACTINTSTAT)
        name: CURRENT_ET_IDX
        offset: '27:24'
        sw_access: ro
      - defaultVal: 0
        doc: Forced to 1 in BLE
        name: ACTFLAG
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Isochronous channel Rx interrupt status
        name: ISORXINTSTAT
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Isochronous channel Tx interrupt status
        name: ISOTXINTSTAT
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Rx interrupt status
        name: RXINTSTAT
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Tx interrupt status
        name: TXINTSTAT
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Skipped event interrupt status
        name: SKIPACTINTSTAT
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: End of event interrupt status
        name: ENDACTINTSTAT
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Start of event interrupt status
        name: STARTACTINTSTAT
        offset: 0
        sw_access: ro
      name: BB_DM_ACTFIFOSTAT
      offset: 36
      type: reg
    - doc: Rx descriptor pointer register
      field:
      - defaultVal: 0
        doc: Exchange table pointer that determines the starting point of the exchange
          table
        name: ETPTR
        offset: '13:0'
        sw_access: rw
      name: BB_DM_ETPR
      offset: 44
      type: reg
    - doc: Deep sleep control register
      field:
      - defaultVal: 0
        doc: External wake-up disable
        name: EXTWKUPDSB
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Indicator of current deep sleep clock mux status
        name: DEEP_SLEEP_STAT
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Half slot counter integer and fractional part correction (applies when
          system has been woken-up from deep sleep mode)
        name: DEEP_SLEEP_CORR_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: RW-BLE core power mode control
        name: DEEP_SLEEP_ON
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Controls the radio module
        name: RADIO_SLEEP_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Controls the RF high frequency crystal oscillator
        name: OSC_SLEEP_EN
        offset: 0
        sw_access: rw
      name: BB_DM_DEEPSLCNTL
      offset: 48
      type: reg
    - doc: Deep sleep wakeup register
      field:
      - defaultVal: 0
        doc: Determine the time in low_power_clk clock cycles to spend in deep sleep
          mode before waking-up the device
        name: DEEPSLTIME
        offset: '31:0'
        sw_access: rw
      name: BB_DM_DEEPSLWKUP
      offset: 52
      type: reg
    - doc: Deep sleep status register
      field:
      - defaultVal: 0
        doc: Actual duration of the last deep sleep phase measured in low_power_clk
          clock cycle
        name: DEEPSLDUR
        offset: '31:0'
        sw_access: ro
      name: BB_DM_DEEPSLSTAT
      offset: 56
      type: reg
    - doc: Stabilization times
      field:
      - defaultVal: 160
        doc: Time in low power oscillator cycles allowed for stabilization of the
          high frequency oscillator following an external wake-up request (signal
          wakeup_req)
        name: TWEXT
        offset: '31:21'
        sw_access: rw
      - defaultVal: 160
        doc: Time in low power oscillator cycles allowed for stabilization of the
          high frequency oscillator when the deep-sleep mode has been left due to
          sleep-timer expiry (DEEPSLWKUP-DEEPSLTIME])
        name: TWOSC
        offset: '20:10'
        sw_access: rw
      - defaultVal: 32
        doc: Time in low power oscillator cycles allowed for the radio module to leave
          low-power mode
        name: TWRM
        offset: '9:0'
        sw_access: rw
      name: BB_DM_ENBPRESET
      offset: 60
      type: reg
    - doc: Fine timer correction register
      field:
      - defaultVal: 0
        doc: Phase correction value for the 312.5us reference counter (i.e. fine counter)
          in half us.
        name: FINECNTCORR
        offset: '9:0'
        sw_access: rw
      name: BB_DM_FINECNTCORR
      offset: 64
      type: reg
    - doc: Slot clock correction register
      field:
      - defaultVal: 0
        doc: Determine whether CLKNCNTCORR is an absolute correction or a signed "delta"
          increment correction
        name: ABS_DELTA
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: CLKN counter correction value
        name: CLKNCNTCORR
        offset: '27:0'
        sw_access: rw
      name: BB_DM_CLKNCNTCORR
      offset: 68
      type: reg
    - doc: Diagnostic ports control register
      field:
      - defaultVal: 0
        doc: Enable diagnostic port 3 output
        name: DIAG3_EN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 3 configuration
        name: DIAG3
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 2 output
        name: DIAG2_EN
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 2 configuration
        name: DIAG2
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 1 output
        name: DIAG1_EN
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 1 configuration
        name: DIAG1
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 0 output
        name: DIAG0_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 0 configuration
        name: DIAG0
        offset: '5:0'
        sw_access: rw
      name: BB_DM_DIAGCNTL
      offset: 80
      type: reg
    - doc: Diagnostic ports status register
      field:
      - defaultVal: 0
        doc: Directly connected to ble_dbg3 output (debug use only)
        name: DIAG3STAT
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg2 output (debug use only)
        name: DIAG2STAT
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg1 output (debug use only)
        name: DIAG1STAT
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg0 output (debug use only)
        name: DIAG0STAT
        offset: '7:0'
        sw_access: ro
      name: BB_DM_DIAGSTAT
      offset: 84
      type: reg
    - doc: Diagnostic ports upper limit
      field:
      - defaultVal: 0
        doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMAX
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMAX
        offset: '15:0'
        sw_access: rw
      name: BB_DM_DEBUGADDMAX
      offset: 88
      type: reg
    - doc: Diagnostic ports lower limit
      field:
      - defaultVal: 0
        doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMIN
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMIN
        offset: '15:0'
        sw_access: rw
      name: BB_DM_DEBUGADDMIN
      offset: 92
      type: reg
    - doc: Diagnostic ports errors register
      field:
      - defaultVal: 0
        doc: Indicate anticipated pre-fetch mechanism error (happens when 2 consecutive
          events are programmed, and when the first event is not completely finished
          while second pre-fetch instant is reached)
        name: ACT_SCHDL_APFM_ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Indicate activity scheduler faced invalid timing programing on two consecutive
          ET entries
        name: ACT_SCHDL_ENTRY_ERROR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Indicate interrupt controller activity FIFO write error
        name: FIFOWRITEERR
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Indicate radio controller exchange memory access error (happens when
          exchange memory accesses are not served in time and data are corrupted)
        name: RADIO_EMACC_ERROR
        offset: 0
        sw_access: ro
      name: BB_DM_ERRORTYPESTAT
      offset: 96
      type: reg
    - doc: Software profiling register
      field:
      - defaultVal: 0
        doc: Software profiling register (used by RW-BLE software for profiling purpose)
        name: SWPROF
        offset: '31:0'
        sw_access: rw
      name: BB_DM_SWPROFILING
      offset: 100
      type: reg
    - doc: Principal control register for the radio interface
      field:
      - defaultVal: 0
        doc: Pointer to the buffer containing data to be transferred to or received
          from the SPI port
        name: SPIPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: SPI configuration / used for SW-driven access and SPI structure interpretation
          (interpretation is radio dependent)
        name: SPICFG
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: SPI clock frequency
        name: SPIFREQ
        offset: '5:4'
        sw_access: rw
      - defaultVal: 1
        doc: SPI transfer status
        name: SPICOMP
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Start SPI transfer when writing a 1
        name: SPIGO
        offset: 0
        sw_access: wo
      name: BB_DM_RADIOCNTL0
      offset: 112
      type: reg
    - doc: Second control register for the radio interface
      field:
      - defaultVal: 0
        doc: Control AGC force mode based onto FORCEAGC_LENGTH value
        name: FORCEAGC_EN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Control modulation mode in between FM and I&Q
        name: FORCEIQ
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Do not send length (over SPI) during Rx operation
        name: RXDNSL
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Do not send length (over SPI) during Tx operation
        name: TXDNSL
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Control ATLAS/Ripple AGC force mode
        name: FORCEAGC_LENGTH
        offset: '27:16'
        sw_access: rw
      - defaultVal: 0
        doc: Define whether the SYNC_P pulse is generated as pulse or level
        name: SYNC_PULSE_MODE
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Defines whether access address synchronization detection is generated
          internally or comes from the radio
        name: SYNC_PULSE_SRC
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Enable the use of delayed DC compensated data path in radio correlator
          block
        name: DPCORR_EN
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Selects jitter elimination FIFO
        name: JEF_SELECT
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Extended radio selection field
        name: XRFSEL
        offset: '9:4'
        sw_access: rw
      - defaultVal: 0
        doc: CSEM RF sub-version selection
        name: SUBVERSION
        offset: '3:0'
        sw_access: rw
      name: BB_DM_RADIOCNTL1
      offset: 116
      type: reg
    - doc: AES-128 ciphering control register
      field:
      - defaultVal: 0
        doc: Cipher mode control
        name: AES_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Starts AES-128 ciphering/deciphering process
        name: AES_START
        offset: 0
        sw_access: rw
      name: BB_DM_AESCNTL
      offset: 176
      type: reg
    - doc: AES encryption 128-bit key register (bits 31:0)
      field:
      - defaultVal: 0
        doc: AES encryption 128-bit key (bits 31 down to 0)
        name: AESKEY31_0
        offset: '31:0'
        sw_access: rw
      name: BB_DM_AESKEY31_0
      offset: 180
      type: reg
    - doc: AES encryption 128-bit key register (bits 63:32)
      field:
      - defaultVal: 0
        doc: AES encryption 128-bit key (bits 63 down to 32)
        name: AESKEY63_32
        offset: '31:0'
        sw_access: rw
      name: BB_DM_AESKEY63_32
      offset: 184
      type: reg
    - doc: AES encryption 128-bit key register (bits 95:64)
      field:
      - defaultVal: 0
        doc: AES encryption 128-bit key (bits 95 down to 64)
        name: AESKEY95_64
        offset: '31:0'
        sw_access: rw
      name: BB_DM_AESKEY95_64
      offset: 188
      type: reg
    - doc: AES encryption 128-bit key register (bits 127:96)
      field:
      - defaultVal: 0
        doc: AES encryption 128-bit key (bits 127 down to 96)
        name: AESKEY127_96
        offset: '31:0'
        sw_access: rw
      name: BB_DM_AESKEY127_96
      offset: 192
      type: reg
    - doc: AES memory zone pointer
      field:
      - defaultVal: 0
        doc: Pointer to the memory zone where the block to cipher/decipher using AES-128
          is stored
        name: AESPTR
        offset: '13:0'
        sw_access: rw
      name: BB_DM_AESPTR
      offset: 196
      type: reg
    - doc: AES-CCM plain MIC value register in Tx
      field:
      - defaultVal: 0
        doc: AES-CCM plain MIC value (valid on when MIC has been calculated in Tx)
        name: TXMICVAL
        offset: '31:0'
        sw_access: ro
      name: BB_DM_TXMICVAL
      offset: 200
      type: reg
    - doc: AES-CCM plain MIC value register in Rx
      field:
      - defaultVal: 0
        doc: AES-CCM plain MIC value (valid on once MIC has been extracted from Rx
          packet)
        name: RXMICVAL
        offset: '31:0'
        sw_access: ro
      name: BB_DM_RXMICVAL
      offset: 204
      type: reg
    - doc: Timing generator control register
      field:
      - defaultVal: 479
        doc: Define the instant in us at which immediate abort is required after anticipated
          pre-fetch abort
        name: PREFETCHABORT_TIME
        offset: '25:16'
        sw_access: rw
      - defaultVal: 189
        doc: Define exchange table pre-fetch instant in us
        name: PREFETCH_TIME
        offset: '8:0'
        sw_access: rw
      name: BB_DM_TIMGENCNTL
      offset: 224
      type: reg
    - doc: Fine timer control register
      field:
      - defaultVal: 0
        doc: Fine timer target value on which a ble_finetgtim_irq must be generated
          (this timer has a precision of 312.5us and interrupt is generated only when
          FINETARGET = CLKN)
        name: FINETARGET
        offset: '27:0'
        sw_access: rw
      name: BB_DM_FINETIMTGT
      offset: 228
      type: reg
    - doc: CLKN target value 1
      field:
      - defaultVal: 0
        doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: CLKNTGT1
        offset: '27:0'
        sw_access: rw
      name: BB_DM_CLKNTGT1
      offset: 232
      type: reg
    - doc: Half microsecond target value 1
      field:
      - defaultVal: 0
        doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: HMICROSECTGT1
        offset: '9:0'
        sw_access: rw
      name: BB_DM_HMICROSECTGT1
      offset: 236
      type: reg
    - doc: CLKN target value 2
      field:
      - defaultVal: 0
        doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: CLKNTGT2
        offset: '27:0'
        sw_access: rw
      name: BB_DM_CLKNTGT2
      offset: 240
      type: reg
    - doc: Half microsecond target value 2
      field:
      - defaultVal: 0
        doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: HMICROSECTGT2
        offset: '9:0'
        sw_access: rw
      name: BB_DM_HMICROSECTGT2
      offset: 244
      type: reg
    - doc: CLKN target value 3
      field:
      - defaultVal: 0
        doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: CLKNTGT3
        offset: '27:0'
        sw_access: rw
      name: BB_DM_CLKNTGT3
      offset: 248
      type: reg
    - doc: Half microsecond target value 3
      field:
      - defaultVal: 0
        doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: HMICROSECTGT3
        offset: '9:0'
        sw_access: rw
      name: BB_DM_HMICROSECTGT3
      offset: 252
      type: reg
    - doc: Value of the 312.5us CLKN counter
      field:
      - defaultVal: 0
        doc: Sample the CLKN counter value in SCLK register field
        name: SAMP
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Update CLKN counter
        name: CLKN_UPD
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Value of the 312.5us CLKN counter
        name: SCLK
        offset: '27:0'
        sw_access: rw
      name: BB_DM_SLOTCLK
      offset: 256
      type: reg
    - doc: Value of the current half us fine time reference counter
      field:
      - defaultVal: 0
        doc: 'This timer has a precision of 0.5us: interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT'
        name: FINECNT
        offset: '9:0'
        sw_access: ro
      name: BB_DM_FINETIMECNT
      offset: 260
      type: reg
    - doc: Value of the 312.5us CLKN counter
      field:
      - defaultVal: 0
        doc: Request the RW-DM core to start an event
        name: START_ACT
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Indicate the activity scheduler entry index which has to be used when
          START_ACT is set
        name: ENTRY_IDX
        offset: '3:0'
        sw_access: rw
      name: BB_DM_ACTSCHCNTL
      offset: 272
      type: reg
    - doc: AoA/AOD antenna control register
      field:
      - defaultVal: 0
        doc: BT reception primary antenna ID enable control
        name: BTRXPRIMIDCNTLEN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Primary antenna ID to be used on each BT Rx start instant
        name: BTRXPRIMANTID
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: BT transmit primary antenna ID enable control
        name: BTTXPRIMIDCNTLEN
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Primary antenna ID to be used on each BT Tx start instant
        name: BTTXPRIMANTID
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: BLE reception primary antenna ID enable control
        name: LERXPRIMIDCNTLEN
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Primary antenna ID to be used on each BLE Rx start instant
        name: LERXPRIMANTID
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: BLE transmit primary antenna ID enable control
        name: LETXPRIMIDCNTLEN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Primary antenna ID to be used on each BLE Tx start instant
        name: LETXPRIMANTID
        offset: '6:0'
        sw_access: rw
      name: BB_DM_DFANTCNTL
      offset: 404
      type: reg
    - type: define
      values:
      - doc: Reset the complete system at 0
        name: DM_MASTER_SOFT_RST
        value: 1
      - doc: Reset the timing generator at 0
        name: DM_MASTER_TGSOFT_RST
        value: 1
      - doc: Reset the complete register block at 0
        name: DM_REG_SOFT_RST
        value: 1
      - doc: Reset the radio controller, when written with a 1
        name: DM_RADIOCNTL_SOFT_RST
        value: 1
      - doc: When written with a 1 and proper masking is set, reset at 0
        name: DM_SWINT_REQ
        value: 1
      - doc: BLE v5.2 Milan release
        name: DM_TYP_B
        value: 11
      - doc: RW-DM core version - major release number
        name: DM_REL_00
        value: 0
      - doc: RW-DM core upgrade - upgrade number
        name: DM_UPG_5
        value: 5
      - doc: RW-DM core build - build number
        name: DM_BUILD_0
        value: 0
      - doc: Interrupt not generated
        name: DM_ERRORINTMSK_0
        value: 0
      - doc: Interrupt generated
        name: DM_ERRORINTMSK_1
        value: 1
      - doc: No error interrupt
        name: DM_ERRORINTSTAT_0
        value: 0
      - doc: Error interrupt is pending
        name: DM_ERRORINTSTAT_1
        value: 1
      - doc: Acknowledge error interrupt
        name: DM_ERRORINTACK
        value: 1
      - doc: CLKN / half-slot interrupt sub rating mask (valid range is [0:4])
        name: DM_CLKNINTSRMSK_0
        value: 0
      - doc: CLKN / half-slot interrupt sub rating value
        name: DM_CLKNINTSRVAL_0
        value: 0
      - doc: FIFO interrup not generated
        name: DM_FIFOINTMSK_0
        value: 0
      - doc: FIFO interrup generated
        name: DM_FIFOINTMSK_1
        value: 1
      - doc: Time stamp target timer 3 interrupt not generated
        name: DM_TIMESTAMPTGT3INTMSK_0
        value: 0
      - doc: Time stamp target timer 3 interrupt generated
        name: DM_TIMESTAMPTGT3INTMSK_1
        value: 1
      - doc: Time stamp target timer 2 interrupt not generated
        name: DM_TIMESTAMPTGT2INTMSK_0
        value: 0
      - doc: Time stamp target timer 2 interrupt generated
        name: DM_TIMESTAMPTGT2INTMSK_1
        value: 1
      - doc: Time stamp target timer 1 interrupt not generated
        name: DM_TIMESTAMPTGT1INTMSK_0
        value: 0
      - doc: Time stamp target timer 1 interrupt generated
        name: DM_TIMESTAMPTGT1INTMSK_1
        value: 1
      - doc: Fine target timer interrupt not generated
        name: DM_FINETGTINTMSK_0
        value: 0
      - doc: Fine target timer interrupt generated
        name: DM_FINETGTINTMSK_1
        value: 1
      - doc: SW triggered interrupt not generated
        name: DM_SWINTMSK_0
        value: 0
      - doc: SW triggered interrupt generated
        name: DM_SWINTMSK_1
        value: 1
      - doc: Encryption engine interrupt not generated
        name: DM_CRYPTINTMSK_0
        value: 0
      - doc: Encryption engine interrupt generated
        name: DM_CRYPTINTMSK_1
        value: 1
      - doc: Sleep mode interrupt not generated
        name: DM_SLPINTMSK_0
        value: 0
      - doc: Sleep mode interrupt generated
        name: DM_SLPINTMSK_1
        value: 1
      - doc: CLKN/half slot interrupt not generated
        name: DM_CLKNINTMSK_0
        value: 0
      - doc: CLKN/half slot interrupt generated
        name: DM_CLKNINTMSK_1
        value: 1
      - doc: No FIFO interrupt
        name: DM_FIFOINTSTAT_0
        value: 0
      - doc: FIFO interrupt is pending
        name: DM_FIFOINTSTAT_1
        value: 1
      - doc: No fine target timer 3 interrupt
        name: DM_TIMESTAMPTGT3INTSTAT_0
        value: 0
      - doc: Fine target timer 3 interrupt is pending
        name: DM_TIMESTAMPTGT3INTSTAT_1
        value: 1
      - doc: No fine target timer 2 interrupt
        name: DM_TIMESTAMPTGT2INTSTAT_0
        value: 0
      - doc: Fine target timer 2 interrupt is pending
        name: DM_TIMESTAMPTGT2INTSTAT_1
        value: 1
      - doc: No fine target timer 1 interrupt
        name: DM_TIMESTAMPTGT1INTSTAT_0
        value: 0
      - doc: Fine target timer 1 interrupt is pending
        name: DM_TIMESTAMPTGT1INTSTAT_1
        value: 1
      - doc: No fine target timer interrupt
        name: DM_FINETGTINTSTAT_0
        value: 0
      - doc: Fine target timer interrupt is pending
        name: DM_FINETGTINTSTAT_1
        value: 1
      - doc: No SW triggered interrupt
        name: DM_SWINTSTAT_0
        value: 0
      - doc: SW triggered interrupt is pending
        name: DM_SWINTSTAT_1
        value: 1
      - doc: No encryption/decryption interrupt
        name: DM_CRYPTINTSTAT_0
        value: 0
      - doc: Encryption/decryption interrupt is pending
        name: DM_CRYPTINTSTAT_1
        value: 1
      - doc: No end of sleep mode interrupt
        name: DM_SLPINTSTAT_0
        value: 0
      - doc: End of sleep mode interrupt is pending
        name: DM_SLPINTSTAT_1
        value: 1
      - doc: No half slot interrupt
        name: DM_CLKNINTSTAT_0
        value: 0
      - doc: Half slot interrupt is pending
        name: DM_CLKNINTSTAT_1
        value: 1
      - doc: Acknowledge FIFO interrupt
        name: DM_FIFOINTACK
        value: 1
      - doc: Acknowledge time stamp target timer 3 interrupt
        name: DM_TIMESTAMPTGT3INTACK
        value: 1
      - doc: Acknowledge time stamp target timer 2 interrupt
        name: DM_TIMESTAMPTGT2INTACK
        value: 1
      - doc: Acknowledge time stamp target timer 1 interrupt
        name: DM_TIMESTAMPTGT1INTACK
        value: 1
      - doc: Acknowledge fine timer interrupt
        name: DM_FINETGTINTACK
        value: 1
      - doc: Acknowledge SW triggered timer interrupt
        name: DM_SWINTACK
        value: 1
      - doc: Acknowledge encryption timer interrupt
        name: DM_CRYPTINTACK
        value: 1
      - doc: Acknowledge end of sleep interrupt
        name: DM_SLPINTACK
        value: 1
      - doc: Acknowledge half slot interrupt
        name: DM_CLKNINTACK
        value: 1
      - doc: Exchange table entry index of the reported skipped event (valid when
          SKIPACTINTSTAT is set)
        name: DM_SKIP_ET_IDX_0
        value: 0
      - doc: Exchange table entry index of the reported current event (valid for any
          set reported interrupt except SKIPACTINTSTAT)
        name: DM_CURRENT_ET_IDX_0
        value: 0
      - doc: Forced to 1 in BLE
        name: DM_ACTFLAG_0
        value: 0
      - doc: Forced to 1 in BLE
        name: DM_ACTFLAG_1
        value: 1
      - doc: No isochronous channel Rx interrupt
        name: DM_ISORXINTSTAT_0
        value: 0
      - doc: Isochronous channel Rx interrupt is pending
        name: DM_ISORXINTSTAT_1
        value: 1
      - doc: No isochronous channel Tx interrupt
        name: DM_ISOTXINTSTAT_0
        value: 0
      - doc: Isochronous channel Tx interrupt is pending
        name: DM_ISOTXINTSTAT_1
        value: 1
      - doc: No Rx interrupt
        name: DM_RXINTSTAT_0
        value: 0
      - doc: Rx interrupt is pending
        name: DM_RXINTSTAT_1
        value: 1
      - doc: No Tx interrupt
        name: DM_TXINTSTAT_0
        value: 0
      - doc: Tx interrupt is pending
        name: DM_TXINTSTAT_1
        value: 1
      - doc: No skipped event interrupt
        name: DM_SKIPACTINTSTAT_0
        value: 0
      - doc: Skipped event interrupt is pending
        name: DM_SKIPACTINTSTAT_1
        value: 1
      - doc: No end of event interrupt
        name: DM_ENDACTINTSTAT_0
        value: 0
      - doc: End of event interrupt is pending
        name: DM_ENDACTINTSTAT_1
        value: 1
      - doc: No start of event interrupt
        name: DM_STARTACTINTSTAT_0
        value: 0
      - doc: Start of event interrupt is pending
        name: DM_STARTACTINTSTAT_1
        value: 1
      - doc: Exchange table pointer that determines the starting point of the exchange
          table
        name: DM_ETPTR_0
        value: 0
      - doc: RW-DM core can be woken by external wake-up
        name: DM_EXTWKUPDSB_0
        value: 0
      - doc: RW-DM core cannot be woken up by external wake-up
        name: DM_EXTWKUPDSB_1
        value: 1
      - doc: RW-DM core is not yet in deep sleep mode
        name: DM_DEEP_SLEEP_STAT_0
        value: 0
      - doc: RW-DM core is in deep sleep mode (only low_power_clk is running)
        name: DM_DEEP_SLEEP_STAT_1
        value: 1
      - doc: No action happens if it is written with 0
        name: DM_DEEP_SLEEP_CORR_EN_0
        value: 0
      - doc: Enable fine counter and base time counter when written
        name: DM_DEEP_SLEEP_CORR_EN_1
        value: 1
      - doc: RW-DM core in normal active mode
        name: DM_DEEP_SLEEP_ON_0
        value: 0
      - doc: Request RW-DM core to switch in deep sleep mode
        name: DM_DEEP_SLEEP_ON_1
        value: 1
      - doc: Radio stands in normal active mode
        name: DM_RADIO_SLEEP_EN_0
        value: 0
      - doc: Allow to disable radio
        name: DM_RADIO_SLEEP_EN_1
        value: 1
      - doc: High frequency crystal oscillator stands in normal active mode
        name: DM_OSC_SLEEP_EN_0
        value: 0
      - doc: Allow to disable high frequency crystal oscillator
        name: DM_OSC_SLEEP_EN_1
        value: 1
      - doc: Determine the time in low_power_clk clock cycles to spend in deep sleep
          mode before waking-up the device
        name: DM_DEEPSLTIME_0
        value: 0
      - doc: DEEPSLDUR is set to zero at the beginning of the deep sleep phase, and
          is incremented at each low_power_clk clock cycle until the end of the deep
          sleep phase
        name: DM_DEEPSLDUR_0
        value: 0
      - doc: Time in low power oscillator cycles allowed for stabilization of the
          high frequency oscillator following an external wake-up request (signal
          wakeup_req)
        name: DM_TWEXT_0
        value: 160
      - doc: Time in low power oscillator cycles allowed for stabilization of the
          high frequency oscillator when the deep-sleep mode has been left due to
          sleep-timer expiry (DEEPSLWKUP-DEEPSLTIME])
        name: DM_TWOSC_0
        value: 160
      - doc: Time in low power oscillator cycles allowed for the radio module to leave
          low-power mode
        name: DM_TWRM_0
        value: 32
      - doc: Phase correction value for the 312.5us reference counter (i.e. fine counter)
          in half us.
        name: DM_FINECNTCORR_0
        value: 0
      - doc: Absolute correction
        name: DM_ABS_DELTA_0
        value: 0
      - doc: Signed "delta" increment correction
        name: DM_ABS_DELTA_1
        value: 1
      - doc: CLKN counter correction value
        name: DM_CLKNCNTCORR_0
        value: 0
      - doc: Disable diagnostic port 3 output (all outputs are set to 0x0)
        name: DM_DIAG3_EN_0
        value: 0
      - doc: Enable diagnostic port 3 output
        name: DM_DIAG3_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 3
        name: DM_DIAG3_0
        value: 0
      - doc: Disable diagnostic port 2 output (all outputs are set to 0x0)
        name: DM_DIAG2_EN_0
        value: 0
      - doc: Enable diagnostic port 2 output
        name: DM_DIAG2_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 2
        name: DM_DIAG2_0
        value: 0
      - doc: Disable diagnostic port 1 output (all outputs are set to 0x0)
        name: DM_DIAG1_EN_0
        value: 0
      - doc: Enable diagnostic port 1 output
        name: DM_DIAG1_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 1
        name: DM_DIAG1_0
        value: 0
      - doc: Disable diagnostic port 0 output (all outputs are set to 0x0)
        name: DM_DIAG0_EN_0
        value: 0
      - doc: Enable diagnostic port 0 output
        name: DM_DIAG0_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 0
        name: DM_DIAG0_0
        value: 0
      - doc: Directly connected to ble_dbg3 output (debug use only)
        name: DM_DIAG3STAT_0
        value: 0
      - doc: Directly connected to ble_dbg2 output (debug use only)
        name: DM_DIAG2STAT_0
        value: 0
      - doc: Directly connected to ble_dbg1 output (debug use only)
        name: DM_DIAG1STAT_0
        value: 0
      - doc: Directly connected to ble_dbg0 output (debug use only)
        name: DM_DIAG0STAT_0
        value: 0
      - doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: DM_REG_ADDMAX_0
        value: 0
      - doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: DM_EM_ADDMAX_0
        value: 0
      - doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: DM_REG_ADDMIN_0
        value: 0
      - doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: DM_EM_ADDMIN_0
        value: 0
      - doc: No error
        name: DM_ACT_SCHDL_APFM_ERROR_0
        value: 0
      - doc: Error occurred
        name: DM_ACT_SCHDL_APFM_ERROR_1
        value: 1
      - doc: No error
        name: DM_ACT_SCHDL_ENTRY_ERROR_0
        value: 0
      - doc: Error occurred
        name: DM_ACT_SCHDL_ENTRY_ERROR_1
        value: 1
      - doc: No error
        name: DM_FIFOWRITEERR_0
        value: 0
      - doc: Error occurred
        name: DM_FIFOWRITEERR_1
        value: 1
      - doc: No error
        name: DM_RADIO_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: DM_RADIO_EMACC_ERROR_1
        value: 1
      - doc: Software profiling register (used by RW-BLE software for profiling purpose)
        name: DM_SWPROF_0
        value: 0
      - doc: SPI pointer
        name: DM_SPIPTR_0
        value: 0
      - doc: SPI configuration / used for SW-driven access and SPI structure interpretation
          (interpretation is radio dependent)
        name: DM_SPICFG_0
        value: 0
      - doc: SPI configuration / used for SW-driven access and SPI structure interpretation
          (interpretation is radio dependent)
        name: DM_SPICFG_1
        value: 1
      - doc: SPI clock is master1_gclk / 2
        name: DM_SPIFREQ_0
        value: 0
      - doc: NA for IcyTRX
        name: DM_SPIFREQ_1
        value: 1
      - doc: NA for IcyTRX
        name: DM_SPIFREQ_2
        value: 2
      - doc: NA for IcyTRX
        name: DM_SPIFREQ_3
        value: 3
      - doc: Indicate SPI transfer in progress
        name: DM_SPICOMP_0
        value: 0
      - doc: Indicate SPI transfer is completed (RW-DM core is ready to start a new
          transfer)
        name: DM_SPICOMP_1
        value: 1
      - doc: Trigger the SPI transfer
        name: DM_SPIGO
        value: 1
      - doc: Disable
        name: DM_FORCEAGC_EN_0
        value: 0
      - doc: Enable
        name: DM_FORCEAGC_EN_1
        value: 1
      - doc: FM modulation mode
        name: DM_FORCEBLEIQ_0
        value: 0
      - doc: I&Q modulation mode
        name: DM_FORCEBLEIQ_1
        value: 1
      - doc: Normal operations
        name: DM_RXDNSL_0
        value: 0
      - doc: Prevent from sending valid reception length indication to the RF over
          SPI
        name: DM_RXDNSL_1
        value: 1
      - doc: Normal operations
        name: DM_TXDNSL_0
        value: 0
      - doc: Prevent from sending valid transmit length indication to the RF over
          SPI
        name: DM_TXDNSL_1
        value: 1
      - doc: Control ATLAS/Ripple AGC force mode
        name: DM_FORCEAGC_LENGTH_0
        value: 0
      - doc: SYNC_P generated as pulse
        name: DM_SYNC_PULSE_MODE_0
        value: 0
      - doc: SYNC_P generated as level
        name: DM_SYNC_PULSE_MODE_1
        value: 1
      - doc: Internal detection
        name: DM_SYNC_PULSE_SRC_0
        value: 0
      - doc: External detection
        name: DM_SYNC_PULSE_SRC_1
        value: 1
      - doc: Disable
        name: DM_DPCORR_EN_0
        value: 0
      - doc: Enable
        name: DM_DPCORR_EN_1
        value: 1
      - doc: Selects jitter elimination FIFO
        name: DM_JEF_SELECT_0
        value: 0
      - doc: Selects jitter elimination FIFO
        name: DM_JEF_SELECT_1
        value: 1
      - doc: No radio selected
        name: DM_XRFSEL_NONE
        value: 0
      - doc: Ripple radio (BT4.0)
        name: DM_XRFSEL_RIPPLE
        value: 1
      - doc: External radio controller
        name: DM_EXRFSEL_XTERNAL
        value: 2
      - doc: Calypso radio controller
        name: DM_XRFSEL_CALYPSO
        value: 3
      - doc: ICYTRX radio controller
        name: DM_XRFSEL_ICYTRX_V2
        value: 4
      - doc: BTIPT radio controller
        name: DM_XRFSEL_BTIPT
        value: 5
      - doc: AU50XX radio controller
        name: DM_XRFSEL_AU50XX
        value: 6
      - doc: IcyTRX dual mode radio controller
        name: DM_XRFSEL_ICYTRXDM
        value: 7
      - doc: IcyTRX dual mode radio (GF 22nm)
        name: DM_SUB_ICYTRXDM_GF22
        value: 0
      - doc: Cipher mode
        name: DM_AES_MODE_0
        value: 0
      - doc: Decipher mode
        name: DM_AES_MODE_1
        value: 1
      - doc: Starts AES-128 ciphering/deciphering process
        name: DM_AES_START_0
        value: 0
      - doc: Starts AES-128 ciphering/deciphering process (the bit is reset once the
          process is finished)
        name: DM_AES_START_1
        value: 1
      - doc: AES encryption 128-bit key (bits 31 down to 0)
        name: DM_AESKEY31_0_0
        value: 0
      - doc: AES encryption 128-bit key (bits 63 down to 32)
        name: DM_AESKEY63_32_0
        value: 0
      - doc: AES encryption 128-bit key (bits 95 down to 64)
        name: DM_AESKEY95_64_0
        value: 0
      - doc: AES encryption 128-bit key (bits 127 down to 96)
        name: DM_AESKEY127_96_0
        value: 0
      - doc: Pointer to the memory zone where the block to cipher/decipher using AES-128
          is stored
        name: DM_AESPTR_0
        value: 0
      - doc: AES-CCM plain MIC value (valid on when MIC has been calculated in Tx)
        name: DM_TXMICVAL_0
        value: 0
      - doc: AES-CCM plain MIC value (valid on once MIC has been extracted from Rx
          packet)
        name: DM_RXMICVAL_0
        value: 0
      - doc: Define the instant in us at which immediate abort is required after anticipated
          pre-fetch abort
        name: DM_PREFETCHABORT_TIME_254
        value: 479
      - doc: Define exchange table pre-fetch instant in us
        name: DM_PREFETCH_TIME_150
        value: 189
      - doc: Fine timer target value on which a ble_finetgtim_irq must be generated
          (this timer has a precision of 312.5us and interrupt is generated only when
          FINETARGET = CLKN)
        name: DM_FINETARGET_0
        value: 0
      - doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_CLKNTGT1_0
        value: 0
      - doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_HMICROSECTGT1_0
        value: 0
      - doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_CLKNTGT2_0
        value: 0
      - doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_HMICROSECTGT2_0
        value: 0
      - doc: This timer has a precision of 312.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_CLKNTGT3_0
        value: 0
      - doc: This timer has a precision of 0.5us (interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT)
        name: DM_HMICROSECTGT3_0
        value: 0
      - doc: Sample the CLKN counter value in SCLK register field
        name: DM_SAMP
        value: 1
      - doc: Update CLKN counter
        name: DM_CLKN_UPD
        value: 1
      - doc: Value of the 312.5us CLKN counter
        name: DM_SCLK_0
        value: 0
      - doc: 'This timer has a precision of 0.5us: interrupt is generated only when
          CLKNTGT = CLKN and HMICROSECTGT = FINECNT'
        name: DM_FINECNT_0
        value: 0
      - doc: Request the RW-DM core to start an event
        name: DM_START_ACT
        value: 1
      - doc: Indicate the activity scheduler entry index which has to be used when
          START_ACT is set
        name: DM_ENTRY_IDX_0
        value: 0
      - doc: RXPRIMANTID not used on each BR/EDR Rx start
        name: DM_BTRXPRIMIDCNTLEN_0
        value: 0
      - doc: RXPRIMANTID used on each BR/EDR Rx start
        name: DM_BTRXPRIMIDCNTLEN_1
        value: 1
      - doc: Primary antenna ID to be used on each BT Rx start instant
        name: DM_BTRXPRIMANTID_0
        value: 0
      - doc: TXPRIMANTID not used on each BR/EDR Tx start
        name: DM_BTTXPRIMIDCNTLEN_0
        value: 0
      - doc: TXPRIMANTID used on each BR/EDR Tx start
        name: DM_BTTXPRIMIDCNTLEN_1
        value: 1
      - doc: Primary antenna ID to be used on each BT Tx start instant
        name: DM_BTTXPRIMANTID_0
        value: 0
      - doc: RXPRIMANTID not used on each BLE Rx start
        name: DM_LERXPRIMIDCNTLEN_0
        value: 0
      - doc: RXPRIMANTID used on each BLE Rx start
        name: DM_LERXPRIMIDCNTLEN_1
        value: 1
      - doc: Primary antenna ID to be used on each BLE Rx start instant
        name: DM_LERXPRIMANTID_0
        value: 0
      - doc: TXPRIMANTID not used on each BLE Tx start
        name: DM_LETXPRIMIDCNTLEN_0
        value: 0
      - doc: TXPRIMANTID used on each BLE Tx start
        name: DM_LETXPRIMIDCNTLEN_1
        value: 1
      - doc: Primary antenna ID to be used on each BLE Tx start instant
        name: DM_LETXPRIMANTID_0
        value: 0
    offset: 1073752064
    type: block
  - doc: Baseband BT Controller
    name: BB_BT
    node:
    - doc: Baseband control register
      field:
      - defaultVal: 0
        doc: Reset the complete system except registers and timing generator
        name: MASTER_SOFT_RST
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Reset the timing generator
        name: MASTER_TGSOFT_RST
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Reset the complete register block
        name: REG_SOFT_RST
        offset: 29
        sw_access: wo
      - defaultVal: 0
        doc: Reset the radio controller
        name: RADIOCNTL_SOFT_RST
        offset: 28
        sw_access: wo
      - defaultVal: 0
        doc: Force the generation of bt_sw_irq
        name: SWINT_REQ
        offset: 27
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current advertising event
        name: SCAN_ABORT
        offset: 23
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current RF testing defined as per CS-FORMAT
        name: RFTEST_ABORT
        offset: 22
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current Inquiry mode or page mode
        name: PAGEINQ_ABORT
        offset: 21
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current sniff mode
        name: SNIFF_ABORT
        offset: 20
        sw_access: wo
      - defaultVal: 0
        doc: LMP messages
        name: LMPFLOWDSB
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Disable encryptiom
        name: CRYPTDSB
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Disable CRC
        name: CRCDSB
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Disable data scrambling
        name: WHITDSB
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Disable frequency hopping
        name: HOPDSB
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Disable FLOW verification on Rx packets
        name: FLOWDSB
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Disable ARQN verification on Rx packets
        name: ARQNDSB
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Disable SEQN verification on Rx packets
        name: SEQNDSB
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Update the CS-TXBSY_EN field in the control structure
        name: CX_TXBSYENA
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Update the CS-RXBSY_EN field in the control structure
        name: CX_RXBSYENA
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Update the CS-DNABORT field in the control structure
        name: CX_DNABORT
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable RW-BT core
        name: RWBTEN
        offset: 8
        sw_access: rw
      - defaultVal: 11
        doc: Default Rx half window size in us
        name: NWINSIZE
        offset: '5:0'
        sw_access: rw
      name: BB_BT_RWBBCNTL
      offset: 0
      type: reg
    - doc: BLE revision register
      field:
      - defaultVal: 11
        doc: RW-BT core type
        name: TYP
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: RW-BT core version - major release number
        name: REL
        offset: '23:16'
        sw_access: ro
      - defaultVal: 6
        doc: RW-BT core upgrade - upgrade number
        name: UPG
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: RW-BT core build - build number
        name: BUILD
        offset: '7:0'
        sw_access: ro
      name: BB_BT_VERSION
      offset: 4
      type: reg
    - doc: Baseband configuration register (compilation options dependant)
      field:
      - defaultVal: 1
        doc: RW-BT core dual mode
        name: DMMODE
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: MWS coexistence mechanism
        name: MWSCOEX
        offset: 30
        sw_access: ro
      - defaultVal: 1
        doc: WLAN coexistence mechanism
        name: WLANCOEX
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: Correlator present
        name: CORRELATOR
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: MWS coexistence 2-wire interface
        name: MWSWCI2
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: MWS coexistence 1-wire interface
        name: MWSWCI1
        offset: 26
        sw_access: ro
      - defaultVal: 3
        doc: Number of supported audio channels
        name: VXPORTNB
        offset: '25:24'
        sw_access: ro
      - defaultVal: 0
        doc: PCM interface
        name: PCM
        offset: 23
        sw_access: ro
      - defaultVal: 64
        doc: Support of the RF front-end
        name: RFIF
        offset: '22:16'
        sw_access: ro
      - defaultVal: 1
        doc: Diagnostic port
        name: USEDBG
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: AES deciphering present
        name: DECIPHER
        offset: 14
        sw_access: ro
      - defaultVal: 16
        doc: Operating frequency (in MHz)
        name: CLK_SEL
        offset: '13:8'
        sw_access: ro
      - defaultVal: 0
        doc: Interruption mode
        name: INTMODE
        offset: 7
        sw_access: ro
      - defaultVal: 1
        doc: Processor bus type
        name: BUSTYPE
        offset: 6
        sw_access: ro
      - defaultVal: 16
        doc: Value of the RW_BLE_ADDRESS_WIDTH parameter concerted into binary
        name: ADD_WIDTH
        offset: '4:0'
        sw_access: ro
      name: BB_BT_RWBTCONF
      offset: 8
      type: reg
    - doc: Interrupts control register 0
      field:
      - defaultVal: 0
        doc: Error interrupt mask
        name: ERRORINTMSK
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Audio channel 2 interrupt mask
        name: AUDIOINT2MSK
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Audio channel 1 interrupt mask
        name: AUDIOINT1MSK
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Audio channel 0 interrupt mask
        name: AUDIOINT0MSK
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: MWS serial interface Rx interrupt mask
        name: MWSWCIRXINTMSK
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: MWS serial interface Tx interrupt mask
        name: MWSWCITXINTMSK
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Momentary offset 1 event interrupt mask
        name: MTOFFINT1MSK
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Momentary offset 0 event interrupt mask
        name: MTOFFINT0MSK
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Frame synchronization interrupt mask
        name: FRSYNCINTMSK
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Rx interrupt mask
        name: RXINTMSK
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Skipped event interrupt mask
        name: SKIPEVTINTMSK
        offset: 2
        sw_access: rw
      - defaultVal: 1
        doc: End of event interrupt mask
        name: ENDEVTINTMSK
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Start of event interrupt mask
        name: STARTEVTINTMSK
        offset: 0
        sw_access: rw
      name: BB_BT_INTCNTL0
      offset: 12
      type: reg
    - doc: Interrupts status register 0
      field:
      - defaultVal: 0
        doc: Error interrupt status
        name: ERRORINTSTAT
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Audio channel 2 interrupt status
        name: AUDIOINT2STAT
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Audio channel 1 interrupt status
        name: AUDIOINT1STAT
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Audio channel 0 interrupt status
        name: AUDIOINT0STAT
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: MWS serial interface Rx interrupt status
        name: MWSWCIRXINTSTAT
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: MWS serial interface Tx interrupt status
        name: MWSWCITXINTSTAT
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Momentary offset 1 event interrupt status
        name: MTOFFINT1STAT
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Momentary offset 0 event interrupt status
        name: MTOFFINT0STAT
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Frame synchronization interrupt status
        name: FRSYNCINTSTAT
        offset: 8
        sw_access: ro
      name: BB_BT_INTSTAT0
      offset: 16
      type: reg
    - doc: Interrupts acknowledgement register 0
      field:
      - defaultVal: 0
        doc: Error interrupt acknowledgement
        name: ERRORINTACK
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Audio channel 2 interrupt acknowledgement
        name: AUDIOINT2ACK
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: Audio channel 1 interrupt acknowledgement
        name: AUDIOINT1ACK
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: Audio channel 0 interrupt acknowledgement
        name: AUDIOINT0ACK
        offset: 13
        sw_access: wo
      - defaultVal: 0
        doc: MWS serial interface Rx interrupt acknowledgement
        name: MWSWCIRXINTACK
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: MWS serial interface Tx interrupt acknowledgement
        name: MWSWCITXINTACK
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: Momentary offset 1 event interrupt acknowledgement
        name: MTOFFINT1ACK
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: Momentary offset 0 event interrupt acknowledgement
        name: MTOFFINT0ACK
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: Frame synchronization interrupt acknowledgement
        name: FRSYNCINTACK
        offset: 8
        sw_access: wo
      name: BB_BT_INTACK0
      offset: 20
      type: reg
    - doc: Rx descriptor pointer register
      field:
      - defaultVal: 0
        doc: Rx descriptor pointer that determines the starting point of the receive
          buffer chained list
        name: CURRENTRXDESCPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_CURRENTRXDESCPTR
      offset: 40
      type: reg
    - doc: Diagnostic ports control register
      field:
      - defaultVal: 0
        doc: Enable diagnostic port 3 output
        name: DIAG3_EN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 3 configuration
        name: DIAG3
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 2 output
        name: DIAG2_EN
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 2 configuration
        name: DIAG2
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 1 output
        name: DIAG1_EN
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 1 configuration
        name: DIAG1
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 0 output
        name: DIAG0_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 0 configuration
        name: DIAG0
        offset: '6:0'
        sw_access: rw
      name: BB_BT_DIAGCNTL
      offset: 80
      type: reg
    - doc: Diagnostic ports status register
      field:
      - defaultVal: 0
        doc: Directly connected to ble_dbg3 output (debug use only)
        name: DIAG3STAT
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg2 output (debug use only)
        name: DIAG2STAT
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg1 output (debug use only)
        name: DIAG1STAT
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg0 output (debug use only)
        name: DIAG0STAT
        offset: '7:0'
        sw_access: ro
      name: BB_BT_DIAGSTAT
      offset: 84
      type: reg
    - doc: Diagnostic ports upper limit
      field:
      - defaultVal: 0
        doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMAX
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMAX
        offset: '15:0'
        sw_access: rw
      name: BB_BT_DEBUGADDMAX
      offset: 88
      type: reg
    - doc: Diagnostic ports lower limit
      field:
      - defaultVal: 0
        doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMIN
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMIN
        offset: '15:0'
        sw_access: rw
      name: BB_BT_DEBUGADDMIN
      offset: 92
      type: reg
    - doc: Diagnostic ports errors register
      field:
      - defaultVal: 0
        doc: Indicate that the FIFO IRQ is overflowed
        name: FIFOINTOVF
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether the local SAM map lngth is null when enabled
        name: LOCAL_SAM_ERROR
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether the peer SAM map length is null when enabled
        name: PEER_SAM_ERROR
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether the Rx eSCO (during voice over HCI operations) or Rx
          LM buffer pointer value programmed is null
        name: RXBUF_PTR_ERROR
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Tx eSCO (during voice over HCI operations) or Tx LM
          buffer pointer value programmed is null
        name: TXBUF_PTR_ERROR
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Rx descriptor pointer value programmed in register is
          null
        name: RXDESC_EMPTY_ERROR
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Tx descriptor pointer value programmed in control structure
          is null
        name: TXDESC_EMPTY_ERROR
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether ATT_NB field in control structure is null
        name: CSATTNB_ERROR
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether CS-FORMAT has been programmed with an invalid value
        name: CSFORMAT_ERROR
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Channel map error
        name: CHMAP_ERROR
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Calculation of the hopping frequency not done before Tx/Rx EN is asserted
        name: HOPUNDERRUN_ERROR
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Indicates an frame controller internal timing error
        name: FRM_CNTL_TIMER_ERROR
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Indicate a frame controller exchange memory access error
        name: FRM_CNTL_EMACC_ERROR
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Indicate anticipated pre-fetch mechanism error in frame controller
        name: FRM_CNTL_APFM_ERROR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicates anticipated pre-fetch mechanism error in activity scheduler
        name: ACT_SCHDL_APFM_ERROR
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicates activity scheduler faced invalid timing programing on two consecutive
          ET entries
        name: ACT_SCHDL_ENTRY_ERROR
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Indicate MWS coexistence controller exchange memory access error
        name: MWSCOEX_EMACC_ERROR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Indicate PCM exchange memory request access error
        name: PCM_EMACC_ERROR
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Indicate audio EM access manager exchange memory access error
        name: AUDIO_EMACC_ERROR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Indicate radio controller exchange memory access error
        name: RADIOCNTL_EMACC_ERROR
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Indicate packet controller exchange memory access error
        name: PKTCNTL_EMACC_ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Indicate when the encryption mode is enabled with connectionless peripheral
          broadcast
        name: CRYPTMODE_ERROR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Indicate real time decryption error (happens when AES-CCM decryption
          is too slow compared to packet controller requests)
        name: RXCRYPT_ERROR
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Indicate real time encryption error (happens when AES-CCM encryption
          is too slow compared to packet controller requests)
        name: TXCRYPT_ERROR
        offset: 0
        sw_access: ro
      name: BB_BT_ERRORTYPESTAT
      offset: 96
      type: reg
    - doc: Software profiling register
      field:
      - defaultVal: 0
        doc: Software profiling register (used by RW-BT software for profiling purpose)
        name: SWPROF
        offset: '31:0'
        sw_access: rw
      name: BB_BT_SWPROFILING
      offset: 100
      type: reg
    - doc: Third control register for the radio interface
      field:
      - defaultVal: 4
        doc: Number of bit to be discarded after access code detection
        name: TRAILER_GATING_VAL
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Indicates the maximum number of errors allowed to recognize the synchronization
          word
        name: SYNCERR
        offset: '19:16'
        sw_access: rw
      - defaultVal: 64
        doc: Frequency table pointer
        name: FREQTABLE_PTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_RADIOCNTL2
      offset: 120
      type: reg
    - doc: Fourth control register for the radio interface
      field:
      - defaultVal: 3
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x2 (i.e 125kbps
          Long range)
        name: RXRATE2CFG
        offset: '29:28'
        sw_access: rw
      - defaultVal: 2
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x1 (i.e 2Mbps)
        name: RXRATE1CFG
        offset: '27:26'
        sw_access: rw
      - defaultVal: 0
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x0 (i.e 1Mbps)
        name: RXRATE0CFG
        offset: '25:24'
        sw_access: rw
      - defaultVal: 4
        doc: Delay to read RSSI after an RSSI read request
        name: GETRSSIDELAY
        offset: '22:20'
        sw_access: rw
      - defaultVal: 0
        doc: Rx interface mode
        name: RX_SERPAR_IF
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Access address detection information routing
        name: RXSYNC_ROUTING
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Defines radio_in[3] expected behavior
        name: RXVALID_BEH
        offset: '17:16'
        sw_access: rw
      - defaultVal: 3
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x2 (i.e
          125kbps Long range)
        name: TXRATE2CFG
        offset: '13:12'
        sw_access: rw
      - defaultVal: 2
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x1 (i.e
          2Mbps)
        name: TXRATE1CFG
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x0 (i.e
          1Mbps)
        name: TXRATE0CFG
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Tx interface mode
        name: TX_SERPAR_IF
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Defines radio_out [3] expected behavior
        name: TXVALID_BEH
        offset: '1:0'
        sw_access: rw
      name: BB_BT_RADIOCNTL3
      offset: 124
      type: reg
    - doc: Principal control register for the radio interface power up/down delays
      field:
      - defaultVal: 210
        doc: Radio Rx power up (in us) for uncoded PHY at 1Mbps
        name: RXPWRUPCT
        offset: '23:16'
        sw_access: rw
      - defaultVal: 3
        doc: Radio Tx power down (in us) for uncoded PHY at 1Mbps.
        name: TXPWRDNCT
        offset: '14:8'
        sw_access: rw
      - defaultVal: 210
        doc: Radio Tx power up (in us) for uncoded PHY at 1Mbps
        name: TXPWRUPCT
        offset: '7:0'
        sw_access: rw
      name: BB_BT_RADIOPWRUPDN
      offset: 140
      type: reg
    - doc: Principal control register for the radio interface timing compensation
        delays
      field:
      - defaultVal: 0
        doc: Access address detection pulse/level position for uncoded PHY at 1Mbps
        name: SYNC_POSITION
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: RXPATHDLY
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: TXPATHDLY
        offset: '6:0'
        sw_access: rw
      name: BB_BT_RADIOTXRXTIM
      offset: 144
      type: reg
    - doc: First control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the TxOFF sequence address section
        name: TXOFFPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the TxON sequence address section
        name: TXONPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_SPIPTRCNTL0
      offset: 160
      type: reg
    - doc: Second control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the RxOFF sequence address section
        name: RXOFFPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the RxON sequence address section
        name: RXONPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_SPIPTRCNTL1
      offset: 164
      type: reg
    - doc: Third control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the received length write sequence address section
        name: RXLENGTHPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the RSSI read sequence address section
        name: RSSIPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_SPIPTRCNTL2
      offset: 168
      type: reg
    - doc: Fourth control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the received packet type indication sequence address section
        name: RXPKTTYPPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BT_SPIPTRCNTL3
      offset: 172
      type: reg
    - doc: RF testing and regulatory body support register
      field:
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: INFINITERX
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: RXPKTCNTEN
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF direct Rx test mode only, and when RXPKTCNTEN equals
          to 1
        name: PERCOUNT_MODE
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Aplicable in peripheral eSCO reserved slot only
        name: SSERRREN
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Aplicable in peripheral eSCO reserved slot only
        name: HERRREN
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: INFINITETX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Applicable only in Tx/Rx RF test mode
        name: PRBSTYPE
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Applicable only in Tx/Rx RF test mode
        name: TXPLDSRC
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: TXPKTCNTEN
        offset: 11
        sw_access: rw
      name: BB_BT_RFTESTCNTL
      offset: 208
      type: reg
    - doc: RF testing and regulatory body support register
      field:
      - defaultVal: 0
        doc: Direct loopback test mode behavior
        name: LOOPBACKMODE
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Direct loopback test mode enable control
        name: DIRECTLOOPBACKEN
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Test mode enable control
        name: TESTMODEEN
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Frequency table index to be used during Rx operation
        name: RXFREQ
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Frequency table index to be used during Tx operation
        name: TXFREQ
        offset: '6:0'
        sw_access: rw
      name: BB_BT_RFTESTFREQ
      offset: 212
      type: reg
    - doc: Number of transmitted packet during test modes
      field:
      - defaultVal: 0
        doc: Reports number of transmitted packet during test modes
        name: TXPKTCNT
        offset: '31:0'
        sw_access: ro
      name: BB_BT_RFTESTTXSTAT
      offset: 216
      type: reg
    - doc: Number of correctly received packet during test modes
      field:
      - defaultVal: 0
        doc: Reports number of correctly received packet during test modes
        name: RXPKTCNT
        offset: '31:0'
        sw_access: ro
      name: BB_BT_RFTESTRXSTAT
      offset: 220
      type: reg
    - doc: Value of the CLKN counter when bt_start_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter
        name: STARTFRMCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BT_STARTFRMCLKNTS
      offset: 276
      type: reg
    - doc: Value of the fine counter when bt_start_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter
        name: STARTFRMFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BT_STARTFRMFINECNTTS
      offset: 280
      type: reg
    - doc: Value of the CLKN counter when bt_end_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter
        name: ENDFRMCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BT_ENDFRMCLKNTS
      offset: 284
      type: reg
    - doc: Value of the fine counter when bt_end_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter
        name: ENDFRMFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BT_ENDFRMFINECNTTS
      offset: 288
      type: reg
    - doc: Value of the CLKN counter when bt_skip_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter
        name: SKIPFRMCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BT_SKIPFRMCLKNTS
      offset: 292
      type: reg
    - doc: Value of the fine counter when bt_skip_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter
        name: SKIPFRMFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BT_SKIPFRMFINECNTTS
      offset: 296
      type: reg
    - doc: A-train/B-train control register
      field:
      - defaultVal: 0
        doc: Enable A-train/B-train page counter and switch during page procedure
        name: ABTPAGEEN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Starting train value of page procedure
        name: ABTPAGESTARTVALUE
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Load A-train/B-train page procedure counter
        name: ABTPAGELOAD
        offset: 28
        sw_access: wo
      - defaultVal: 256
        doc: Define A-train/B-train duration time during page procedure
        name: ABTPAGETIME
        offset: '26:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable A-train/B-train inquiry counter and switch during inquiry procedure
        name: ABTINQEN
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Starting train value of Inquiry procedure
        name: ABTINQSTARTVALUE
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Load A-train/B-train inquiry procedure counter
        name: ABTINQLOAD
        offset: 12
        sw_access: wo
      - defaultVal: 256
        doc: Define A-train/B-train duration time during inquiry procedure
        name: ABTINQTIME
        offset: '10:0'
        sw_access: rw
      name: BB_BT_ABTRAINCNTL
      offset: 304
      type: reg
    - doc: EDR control register
      field:
      - defaultVal: 0
        doc: Tx rate switch instant
        name: TXRATE_SWINSTANT
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Broadcast mode
        name: EDRBCAST
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: EDR payload data receive
        name: RX_SWAP
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: EDR payload data transmit
        name: TX_SWAP
        offset: 12
        sw_access: rw
      - defaultVal: 5
        doc: Tx guard band duration
        name: GUARD_BAND_TIME
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Disable EDR Rx guard window detection
        name: RXGUARDDSB
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Disable Tx qualifier generation
        name: GB_TXQUAL_GEN_DSB
        offset: 6
        sw_access: rw
      - defaultVal: 18
        doc: Time out value (in us) before ending EDR packet reception when EDR synchronization
          sequence is not found
        name: RXGRD_TIMEOUT
        offset: '5:0'
        sw_access: ro
      name: BB_BT_EDRCNTL
      offset: 308
      type: reg
    - doc: Piconet clock adjustment control register 0
      field:
      - defaultVal: 0
        doc: Time offset to the current frame_sync position in us (signed number)
        name: TARGET_OFFSET
        offset: '26:16'
        sw_access: rw
      - defaultVal: 0
        doc: Define which connection to align piconet clock on
        name: SLVLBL
        offset: '12:8'
        sw_access: rw
      - defaultVal: 1
        doc: Maximum shift size during incremental phase shift
        name: CORR_STEP
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Piconet clock alignment
        name: BLINDCORR_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Frame sync signal polarity
        name: FRSYNC_POL
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Define synchronization signal source
        name: SYNC_SOURCE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable incremental phase shift
        name: PHASE_SHIFT_EN
        offset: 0
        sw_access: rw
      name: BB_BT_PCACNTL0
      offset: 320
      type: reg
    - doc: Piconet clock adjustment control register 0
      field:
      - defaultVal: 40
        doc: Correction interval time in slot interval
        name: CORR_INTERVAL
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Perform immediate clock shift update using CLOCK_SHIFT
        name: CLOCK_SHIFT_EN
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: Signed value of the clock shift to apply when CLOCK_SHIFT_EN is written
          with a 1
        name: CLOCK_SHIFT
        offset: '10:0'
        sw_access: rw
      name: BB_BT_PCACNTL1
      offset: 324
      type: reg
    - doc: Piconet clock adjustment status register
      field:
      - defaultVal: 0
        doc: Indicate the value of the phase when an immediate shift has been programmed
        name: SHIFT_PHASE
        offset: '26:16'
        sw_access: ro
      - defaultVal: 0
        doc: Momentary offset, signed number which indicate the time between target_offset
          and the nearest alignment point
        name: MOMENT_OFFSET
        offset: '10:0'
        sw_access: ro
      name: BB_BT_PCASTAT
      offset: 328
      type: reg
    - doc: Coexistence control register 0
      field:
      - defaultVal: 2
        doc: Used during automatic clock nudging increment for inquiry mode
        name: INQKNUDGEINC
        offset: '31:28'
        sw_access: rw
      - defaultVal: 2
        doc: Used during automatic clock nudging increment for page mode
        name: PAGEKNUDGEINC
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how mws_scan_frequency impacts BT Tx and Rx
        name: MWSSCANFREQMSK
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: Define Bluetooth Rx bt_rx mode behavior
        name: WLCRXPRIOMODE
        offset: '19:18'
        sw_access: rw
      - defaultVal: 0
        doc: Define Bluetooth Tx bt_tx mode behavior
        name: WLCTXPRIOMODE
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how MWS Tx frequency impacts BT Tx and Rx
        name: MWSTXFREQMSK
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how MWS Rx frequency impacts BT Tx and Rx
        name: MWSRXFREQMSK
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how mws_tx impacts BT Tx and Rx
        name: MWSTXMSK
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how mws_rx impacts BT Tx and Rx
        name: MWSRXMSK
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how wlan_tx impacts BT Tx and Rx
        name: WLANTXMSK
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Determine how wlan_rx impacts BT Tx and Rx
        name: WLANRXMSK
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Enable control of the MWS coexistence 1-wire or 2-wire interface
        name: MWSWCI_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable control of the MWS coexistence mechanism
        name: MWSCOEX_EN
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Determine whether bt_sync is generated or not
        name: SYNCGEN_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable control of the WLAN coexistence mechanism
        name: WLANCOEX_EN
        offset: 0
        sw_access: rw
      name: BB_BT_COEXIFCNTL0
      offset: 336
      type: reg
    - doc: Coexistence control register 0
      field:
      - defaultVal: 0
        doc: Determine the threshold for Rx priority setting
        name: WLCPRXTHR
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the threshold for Tx priority setting
        name: WLCPTXTHR
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how many us the priority information must be maintained
        name: WLCPDURATION
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the delay (in us) in Tx/Rx enables rises the time Bluetooth
          Tx/Rx priority has to be provided
        name: WLCPDELAY
        offset: '6:0'
        sw_access: rw
      name: BB_BT_COEXIFCNTL1
      offset: 340
      type: reg
    - doc: Coexistence control register 2
      field:
      - defaultVal: 0
        doc: Time (in us) by which is anticipated bt_rx to be provided before effective
          radio receipt operation
        name: RX_ANT_DELAY
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Time (in us) by which is anticipated bt_tx to be provided before effective
          radio transmit operation
        name: TX_ANT_DELAY
        offset: '3:0'
        sw_access: rw
      name: BB_BT_COEXIFCNTL2
      offset: 344
      type: reg
    - doc: Packet traffic arbiter register 0
      field:
      - defaultVal: 11
        doc: Set priority value for sniff attempts BT message
        name: BTM7
        offset: '31:28'
        sw_access: rw
      - defaultVal: 12
        doc: Set priority value for synchronization train/connectionless peripheral
          broadcast BT message
        name: BTM6
        offset: '27:24'
        sw_access: rw
      - defaultVal: 13
        doc: Set priority value for sniff anchor point BT message
        name: BTM5
        offset: '23:20'
        sw_access: rw
      - defaultVal: 14
        doc: Set priority value for central/peripheral switch BT message
        name: BTM4
        offset: '19:16'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for peripheral vonnect pending BT message
        name: BTM3
        offset: '15:12'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for page scan response BT message
        name: BTM2
        offset: '11:8'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for central connect pending BT message
        name: BTM1
        offset: '7:4'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for page response BT message
        name: BTM0
        offset: '3:0'
        sw_access: rw
      name: BB_BT_BTMPRIO0
      offset: 352
      type: reg
    - doc: Packet traffic arbiter register 1
      field:
      - defaultVal: 8
        doc: Set priority value for SCO/eSCO reserved slots BT message
        name: BTM15
        offset: '31:28'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for inquiry response BT message
        name: BTM14
        offset: '27:24'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for inquiry scan BT message
        name: BTM13
        offset: '23:20'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for inquiry BT message
        name: BTM12
        offset: '19:16'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for page scan BT message
        name: BTM11
        offset: '15:12'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for page BT message
        name: BTM10
        offset: '11:8'
        sw_access: rw
      - defaultVal: 10
        doc: Set priority value for poll interval (central side) BT message
        name: BTM9
        offset: '7:4'
        sw_access: rw
      - defaultVal: 11
        doc: Set priority value for synchronization train scan BT message
        name: BTM8
        offset: '3:0'
        sw_access: rw
      name: BB_BT_BTMPRIO1
      offset: 356
      type: reg
    - doc: Packet traffic arbiter register 2
      field:
      - defaultVal: 3
        doc: Set default priority value for unsupported BT message
        name: BTMDEFAULT
        offset: '31:28'
        sw_access: rw
      - defaultVal: 3
        doc: Set priority value for broadcast/broadcast scan BT message
        name: BTM20
        offset: '19:16'
        sw_access: rw
      - defaultVal: 4
        doc: Set priority value for LMP message BT message
        name: BTM19
        offset: '15:12'
        sw_access: rw
      - defaultVal: 5
        doc: Set priority value for ACL data re-transmission BT message
        name: BTM18
        offset: '11:8'
        sw_access: rw
      - defaultVal: 6
        doc: Set priority value for ACL data transmission BT message
        name: BTM17
        offset: '7:4'
        sw_access: rw
      - defaultVal: 7
        doc: Set priority value for eSCO re-transmitted Slots BT message
        name: BTM16
        offset: '3:0'
        sw_access: rw
      name: BB_BT_BTMPRIO2
      offset: 360
      type: reg
    - doc: Voice channel 0 control register
      field:
      - defaultVal: 0
        doc: Toggle command for voice channel
        name: TOG0
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Enable eSCO channel
        name: ESCOCHANSWEN0
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Enables eSCO channel SW transport
        name: ESCOCHANEN0
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt generation mode
        name: ITMODE0
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Determine the slot number to wait before generating bt_audio0_irq
        name: INTDELAY0
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: eSCO interval in slots
        name: TESCO0
        offset: '7:0'
        sw_access: rw
      name: BB_BT_ESCOCHANCNTL0
      offset: 528
      type: reg
    - doc: Voice channel 0 mute control register
      field:
      - defaultVal: 0
        doc: HW sink mute control
        name: MUTE_SINK0
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: HW source mute control
        name: MUTE_SOURCE0
        offset: 22
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 1
        name: INVL0_1
        offset: '19:18'
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 0
        name: INVL0_0
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the null pattern used when HW muting is enabled
        name: MUTEPATT0
        offset: '15:0'
        sw_access: rw
      name: BB_BT_ESCOMUTECNTL0
      offset: 532
      type: reg
    - doc: Voice channel 0 Tx buffer register
      field:
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO0PTRTX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO0PTRTX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTTXPTR0
      offset: 536
      type: reg
    - doc: Voice channel 0 Rx buffer register
      field:
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO0PTRRX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO0PTRRX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTRXPTR0
      offset: 540
      type: reg
    - doc: Voice channel 0 logical transport register
      field:
      - defaultVal: 1
        doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: RETXNB0
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx packet rate
        name: ESCOEDRRX0
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Tx packet rate
        name: ESCOEDRTX0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Packet type
        name: SYNTYPE0
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: SYNLTADDR0
        offset: '2:0'
        sw_access: rw
      name: BB_BT_ESCOLTCNTL0
      offset: 544
      type: reg
    - doc: Voice channel 0 link register
      field:
      - defaultVal: 0
        doc: Value of the SEQN bit in eSCO TX packets
        name: TXSEQN0
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: TXLEN0
        offset: '29:20'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Tx packet type
        name: TXTYPE0
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: RXLEN0
        offset: '13:4'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Rx packet type
        name: RXTYPE0
        offset: '3:0'
        sw_access: rw
      name: BB_BT_ESCOTRCNTL0
      offset: 548
      type: reg
    - doc: Voice channel 0 day counter register
      field:
      - defaultVal: 0
        doc: Day counter for AES-CCM nonce
        name: DAYCOUNTER0
        offset: '10:0'
        sw_access: rw
      name: BB_BT_ESCODAYCNT0
      offset: 552
      type: reg
    - doc: Voice channel 1 control register
      field:
      - defaultVal: 0
        doc: Toggle command for voice channel
        name: TOG1
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Enable eSCO channel
        name: ESCOCHANSWEN1
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Enables eSCO channel SW transport
        name: ESCOCHANEN1
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt generation mode
        name: ITMODE1
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Determine the slot number to wait before generating bt_audio0_irq
        name: INTDELAY1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: eSCO interval in slots
        name: TESCO1
        offset: '7:0'
        sw_access: rw
      name: BB_BT_ESCOCHANCNTL1
      offset: 560
      type: reg
    - doc: Voice channel 1 mute control register
      field:
      - defaultVal: 0
        doc: HW sink mute control
        name: MUTE_SINK1
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: HW source mute control
        name: MUTE_SOURCE1
        offset: 22
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 1
        name: INVL1_1
        offset: '19:18'
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 0
        name: INVL1_0
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the null pattern used when HW muting is enabled
        name: MUTEPATT1
        offset: '15:0'
        sw_access: rw
      name: BB_BT_ESCOMUTECNTL1
      offset: 564
      type: reg
    - doc: Voice channel 1 Tx buffer register
      field:
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO1PTRTX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO1PTRTX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTTXPTR1
      offset: 568
      type: reg
    - doc: Voice channel 1 Rx buffer register
      field:
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO1PTRRX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO1PTRRX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTRXPTR1
      offset: 572
      type: reg
    - doc: Voice channel 1 logical transport register
      field:
      - defaultVal: 1
        doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: RETXNB1
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx packet rate
        name: ESCOEDRRX1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Tx packet rate
        name: ESCOEDRTX1
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Packet type
        name: SYNTYPE1
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: SYNLTADDR1
        offset: '2:0'
        sw_access: rw
      name: BB_BT_ESCOLTCNTL1
      offset: 576
      type: reg
    - doc: Voice channel 1 link register
      field:
      - defaultVal: 0
        doc: Value of the SEQN bit in eSCO TX packets
        name: TXSEQN1
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: TXLEN1
        offset: '29:20'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Tx packet type
        name: TXTYPE1
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: RXLEN1
        offset: '13:4'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Rx packet type
        name: RXTYPE1
        offset: '3:0'
        sw_access: rw
      name: BB_BT_ESCOTRCNTL1
      offset: 580
      type: reg
    - doc: Voice channel 1 day counter register
      field:
      - defaultVal: 0
        doc: Day counter for AES-CCM nonce
        name: DAYCOUNTER1
        offset: '10:0'
        sw_access: rw
      name: BB_BT_ESCODAYCNT1
      offset: 584
      type: reg
    - doc: Voice channel 2 control register
      field:
      - defaultVal: 0
        doc: Toggle command for voice channel
        name: TOG2
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Enable eSCO channel
        name: ESCOCHANSWEN2
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Enables eSCO channel SW transport
        name: ESCOCHANEN2
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Interrupt generation mode
        name: ITMODE2
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Determine the slot number to wait before generating bt_audio0_irq
        name: INTDELAY2
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: eSCO interval in slots
        name: TESCO2
        offset: '7:0'
        sw_access: rw
      name: BB_BT_ESCOCHANCNTL2
      offset: 592
      type: reg
    - doc: Voice channel 2 mute control register
      field:
      - defaultVal: 0
        doc: HW sink mute control
        name: MUTE_SINK2
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: HW source mute control
        name: MUTE_SOURCE2
        offset: 22
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 1
        name: INVL2_1
        offset: '19:18'
        sw_access: rw
      - defaultVal: 2
        doc: SW mute status for audio buffer 0
        name: INVL2_0
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the null pattern used when HW muting is enabled
        name: MUTEPATT2
        offset: '15:0'
        sw_access: rw
      name: BB_BT_ESCOMUTECNTL2
      offset: 596
      type: reg
    - doc: Voice channel 2 Tx buffer register
      field:
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO2PTRTX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO2PTRTX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTTXPTR2
      offset: 600
      type: reg
    - doc: Voice channel 2 Rx buffer register
      field:
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: ESCO2PTRRX1
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: ESCO2PTRRX0
        offset: '13:0'
        sw_access: rw
      name: BB_BT_ESCOCURRENTRXPTR2
      offset: 604
      type: reg
    - doc: Voice channel 2 logical transport register
      field:
      - defaultVal: 1
        doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: RETXNB2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx packet rate
        name: ESCOEDRRX2
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Tx packet rate
        name: ESCOEDRTX2
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Packet type
        name: SYNTYPE2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: SYNLTADDR2
        offset: '2:0'
        sw_access: rw
      name: BB_BT_ESCOLTCNTL2
      offset: 608
      type: reg
    - doc: Voice channel 2 link register
      field:
      - defaultVal: 0
        doc: Value of the SEQN bit in eSCO TX packets
        name: TXSEQN2
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: TXLEN2
        offset: '29:20'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Tx packet type
        name: TXTYPE2
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: RXLEN2
        offset: '13:4'
        sw_access: rw
      - defaultVal: 0
        doc: Negotiated Rx packet type
        name: RXTYPE2
        offset: '3:0'
        sw_access: rw
      name: BB_BT_ESCOTRCNTL2
      offset: 612
      type: reg
    - doc: Voice channel 2 day counter register
      field:
      - defaultVal: 0
        doc: Day counter for AES-CCM nonce
        name: DAYCOUNTER2
        offset: '10:0'
        sw_access: rw
      name: BB_BT_ESCODAYCNT2
      offset: 616
      type: reg
    - doc: CVSD and a/u-law control register 0
      field:
      - defaultVal: 3
        doc: Sample linear format for voice channel
        name: LINEAR_FORMAT0
        offset: '21:20'
        sw_access: rw
      - defaultVal: 1
        doc: PCM/VoHCI sample type on audio path channel
        name: SAMPLE_TYPE0
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: a/u-law control for voice channel
        name: AULAWEN0
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: a/u-law configuration code for voice channel
        name: AULAW_CODE0
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: CVSD control for voice channel
        name: CVSDEN0
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Bit ordering at byte interface for voice channel
        name: CVSD_BITORDER0
        offset: 0
        sw_access: rw
      name: BB_BT_AUDIOCNTL%d
      offset: 624
      property:
      - name: count
        value: 3
      type: reg
    - type: define
      values:
      - doc: Reset the complete system at 0
        name: BT_MASTER_SOFT_RST
        value: 1
      - doc: Reset the timing generator at 0
        name: BT_MASTER_TGSOFT_RST
        value: 1
      - doc: Reset the complete register block at 0
        name: BT_REG_SOFT_RST
        value: 1
      - doc: Reset the radio controller
        name: BT_RADIOCNTL_SOFT_RST
        value: 1
      - doc: Generate bt_req_irq if proper masking is set
        name: BT_SWINT_REQ
        value: 1
      - doc: Abort the current advertising event
        name: BT_SCAN_ABORT
        value: 1
      - doc: Abort the current RF testing
        name: BT_RFTEST_ABORT
        value: 1
      - doc: Abort the current Inquiry mode
        name: BT_PAGEINQ_ABORT
        value: 1
      - doc: Abort the current sniff mode
        name: BT_SNIFF_ABORT
        value: 1
      - doc: LMP messages can be sent
        name: BT_LMPFLOWDSB_0
        value: 0
      - doc: LMP messages cannot be sent
        name: BT_LMPFLOWDSB_1
        value: 1
      - doc: Normal operation (encryption enabled when required)
        name: BT_CRYPTDSB_0
        value: 0
      - doc: Encryption disabled
        name: BT_CRYPTDSB_1
        value: 1
      - doc: Normal operation (CRC removed from incoming data stream)
        name: BT_CRCDSB_0
        value: 0
      - doc: CRC stripping disabled on Rx packets
        name: BT_CRCDSB_1
        value: 1
      - doc: Normal operation (data scrambling enabled)
        name: BT_WHITDSB_0
        value: 0
      - doc: Data scrambling disabled
        name: BT_WHITDSB_1
        value: 1
      - doc: Normal operation (hopping enabled)
        name: BT_HOPDSB_0
        value: 0
      - doc: Hopping disabled
        name: BT_HOPDSB_1
        value: 1
      - doc: FLOW verification on Rx packets is activated
        name: BT_FLOWDSB_0
        value: 0
      - doc: Packets are accepted regardless of FLOW value
        name: BT_FLOWDSB_1
        value: 1
      - doc: ARQN verification on Rx packets is activated
        name: BT_ARQNDSB_0
        value: 0
      - doc: Packets are accepted regardless of ARQN value
        name: BT_ARQNDSB_1
        value: 1
      - doc: SEQN verification on Rx packets is activated
        name: BT_SEQNDSB_0
        value: 0
      - doc: Packets are accepted regardless of SEQN value
        name: BT_SEQNDSB_1
        value: 1
      - doc: Update the CS-TXBSY_EN field in the control structure
        name: BT_CX_TXBSYENA_0
        value: 0
      - doc: Update the CS-TXBSY_EN field in the control structure
        name: BT_CX_TXBSYENA_1
        value: 1
      - doc: Update the CS-RXBSY_EN field in the control structure
        name: BT_CX_RXBSYENA_0
        value: 0
      - doc: Update the CS-RXBSY_EN field in the control structure
        name: BT_CX_RXBSYENA_1
        value: 1
      - doc: Update the CS-DNABORT field in the control structure
        name: BT_CX_DNABORT_0
        value: 0
      - doc: Update the CS-DNABORT field in the control structure
        name: BT_CX_DNABORT_1
        value: 1
      - doc: Disable RW-BT core
        name: BT_RWBTEN_0
        value: 0
      - doc: Ensable RW-BT core
        name: BT_RWBTEN_1
        value: 1
      - doc: Apply when device is transmitting first or when ET-SNIFF = 1 after first
          access code detection
        name: BT_NWINSIZE_11
        value: 11
      - doc: BLE v5.2 Milan release
        name: BT_TYP_B
        value: 11
      - doc: RW-BT core version - major release number
        name: BT_REL_00
        value: 0
      - doc: RW-BT core upgrade - upgrade number
        name: BT_UPG_6
        value: 6
      - doc: RW-BT core build - build number
        name: BT_BUILD_0
        value: 0
      - doc: RW-BT core is used as a standalone BLE device
        name: BT_DMMODE_0
        value: 0
      - doc: RW-BT core is used in a dual mode device
        name: BT_DMMODE_1
        value: 1
      - doc: MWS coexistence mechanism not present
        name: BT_MWSCOEX_0
        value: 0
      - doc: MWS coexistence mechanism present
        name: BT_MWSCOEX_1
        value: 1
      - doc: WLAN coexistence mechanism not present
        name: BT_WLANCOEX_0
        value: 0
      - doc: WLAN coexistence mechanism present
        name: BT_WLANCOEX_1
        value: 1
      - doc: Correlator logic is not present
        name: BT_CORRELATOR_0
        value: 0
      - doc: Correlator logic is present
        name: BT_CORRELATOR_1
        value: 1
      - doc: MWS coexistence 2-wire interface is not present
        name: BT_MWSWCI2_0
        value: 0
      - doc: MWS coexistence 2-wire interface is present
        name: BT_MWSWCI2_1
        value: 1
      - doc: MWS coexistence 1-wire interface is not present
        name: BT_MWSWCI1_0
        value: 0
      - doc: MWS coexistence 1-wire interface is present
        name: BT_MWSWCI1_1
        value: 1
      - doc: Number of supported audio channels
        name: BT_VXPORTNB_3
        value: 3
      - doc: PCM interface is not present
        name: BT_PCM_0
        value: 0
      - doc: PCM interface is present
        name: BT_PCM_1
        value: 1
      - doc: Ripple and Thesis RF
        name: BT_RFIF_RIPPLE
        value: 1
      - doc: External radio controller support
        name: BT_RFIF_EXT
        value: 2
      - doc: Calypso radio
        name: BT_RFIF_CALYPSO
        value: 4
      - doc: BTIPT radio
        name: BT_RFIF_BTIPT
        value: 16
      - doc: IcyTRX dual mode radio
        name: BT_RFIF_ICYTRXDM
        value: 64
      - doc: Diagnostic port not instantiated
        name: BT_USEDBG_0
        value: 0
      - doc: Diagnostic port instantiated
        name: BT_USEDBG_1
        value: 1
      - doc: AES deciphering not present
        name: BT_DECIPHER_0
        value: 0
      - doc: AES deciphering present
        name: BT_DECIPHER_1
        value: 1
      - doc: Default value is 16 MHz
        name: BT_CLK_SEL_8
        value: 16
      - doc: Interrupts are edge level generated, i.e. pulse
        name: BT_INTMODE_0
        value: 0
      - doc: Interrupts are trigger level generated, i.e. stays active at 1 till acknowledgement
        name: BT_INTMODE_1
        value: 1
      - doc: 'Processor bus type: AHB bus'
        name: BT_BUSTYPE_0
        value: 0
      - doc: 'Processor bus type: XBAR bus'
        name: BT_BUSTYPE_1
        value: 1
      - doc: EM size is 48kB
        name: BT_ADD_WIDTH_16
        value: 16
      - doc: Error interrupt not generated
        name: BT_ERRORINTMSK_0
        value: 0
      - doc: Error interrupt generated
        name: BT_ERRORINTMSK_1
        value: 1
      - doc: Audio channel 2 interrupt not generated
        name: BT_AUDIOINT2MSK_0
        value: 0
      - doc: Audio channel 2 interrupt generated
        name: BT_AUDIOINT2MSK_1
        value: 1
      - doc: Audio channel 1 interrupt not generated
        name: BT_AUDIOINT1MSK_0
        value: 0
      - doc: Audio channel 1 interrupt generated
        name: BT_AUDIOINT1MSK_1
        value: 1
      - doc: Audio channel 0 interrupt not generated
        name: BT_AUDIOINT0MSK_0
        value: 0
      - doc: Audio channel 0 interrupt generated
        name: BT_AUDIOINT0MSK_1
        value: 1
      - doc: MWS serial interface Rx interrupt not generated
        name: BT_MWSWCIRXINTMSK_0
        value: 0
      - doc: MWS serial interface Rx interrupt generated
        name: BT_MWSWCIRXINTMSK_1
        value: 1
      - doc: MWS serial interface Tx interrupt not generated
        name: BT_MWSWCITXINTMSK_0
        value: 0
      - doc: MWS serial interface Tx interrupt generated
        name: BT_MWSWCITXINTMSK_1
        value: 1
      - doc: Momentary offset 1 event interrupt not generated
        name: BT_MTOFFINT1MSK_0
        value: 0
      - doc: Momentary offset 1 event interrupt generated
        name: BT_MTOFFINT1MSK_1
        value: 1
      - doc: Momentary offset 0 event interrupt not generated
        name: BT_MTOFFINT0MSK_0
        value: 0
      - doc: Momentary offset 0 event interrupt generated
        name: BT_MTOFFINT0MSK_1
        value: 1
      - doc: Frame synchronization interrupt not generated
        name: BT_FRSYNCINTMSK_0
        value: 0
      - doc: Frame synchronization interrupt generated
        name: BT_FRSYNCINTMSK_1
        value: 1
      - doc: Rx interrupt not generated
        name: BT_RXINTMSK_0
        value: 0
      - doc: Rx interrupt generated
        name: BT_RXINTMSK_1
        value: 1
      - doc: Skipped event interrupt not reported in FIFO IRQ
        name: BT_SKIPEVTINTMSK_0
        value: 0
      - doc: Skipped event interrupt reported in FIFO IRQ
        name: BT_SKIPEVTINTMSK1
        value: 1
      - doc: End of event interrupt not reported in FIFO IRQ
        name: BT_ENDEVTINTMSK_0
        value: 0
      - doc: End of event interrupt reported in FIFO IRQ
        name: BT_ENDEVTINTMSK_1
        value: 1
      - doc: Start of event interrupt not reported in FIFO IRQ
        name: BT_STARTEVTINTMSK_0
        value: 0
      - doc: Start of event interrupt reported in FIFO IRQ
        name: BT_STARTEVTINTMSK_1
        value: 1
      - doc: No error interrupt
        name: BT_ERRORINTSTAT_0
        value: 0
      - doc: Error interrupt is pending
        name: BT_ERRORINTSTAT_1
        value: 1
      - doc: No audio channel 2 interrupt
        name: BT_AUDIOINT2STAT_0
        value: 0
      - doc: Audio channel 2 interrupt is pending
        name: BT_AUDIOINT2STAT_1
        value: 1
      - doc: No audio channel 1 interrupt
        name: BT_AUDIOINT1STAT_0
        value: 0
      - doc: Audio channel 1 interrupt is pending
        name: BT_AUDIOINT1STAT_1
        value: 1
      - doc: No audio channel 0 interrupt
        name: BT_AUDIOINT0STAT_0
        value: 0
      - doc: Audio channel 0 interrupt is pending
        name: BT_AUDIOINT0STAT_1
        value: 1
      - doc: No MWS serial interface Rx interrupt
        name: BT_MWSWCIRXINTSTAT_0
        value: 0
      - doc: MWS serial interface Rx interrupt is pending
        name: BT_MWSWCIRXINTSTAT_1
        value: 1
      - doc: No MWS serial interface Tx interrupt
        name: BT_MWSWCITXINTSTAT_0
        value: 0
      - doc: MWS serial interface Tx interrupt is pending
        name: BT_MWSWCITXINTSTAT_1
        value: 1
      - doc: No momentary offset 1 event interrupt
        name: BT_MTOFFINT1STAT_0
        value: 0
      - doc: Momentary offset 1 event interrupt is pending
        name: BT_MTOFFINT1STAT_1
        value: 1
      - doc: No momentary offset 0 event interrupt
        name: BT_MTOFFINT0STAT_0
        value: 0
      - doc: Momentary offset 0 event interrupt is pending
        name: BT_MTOFFINT0STAT_1
        value: 1
      - doc: No frame synchronization interrupt
        name: BT_FRSYNCINTSTAT_0
        value: 0
      - doc: Frame synchronizationror interrupt is pending
        name: BT_FRSYNCINTSTAT_1
        value: 1
      - doc: Acknowledge error interrupt
        name: BT_ERRORINTACK
        value: 1
      - doc: Acknowledge audio channel  2 interrupt
        name: BT_AUDIOINT2ACK
        value: 1
      - doc: Acknowledge audio channel 1 interrupt
        name: BT_AUDIOINT1ACK
        value: 1
      - doc: Acknowledge audio channel 0 interrupt
        name: BT_AUDIOINT0ACK
        value: 1
      - doc: Acknowledge MWS serial interface Rx interrupt
        name: BT_MWSWCIRXINTACK
        value: 1
      - doc: Acknowledge MWS serial interface Tx interrupt
        name: BT_MWSWCITXINTACK
        value: 1
      - doc: Acknowledge momentary offset 1 event interrupt
        name: BT_MTOFFINT1ACK
        value: 1
      - doc: Acknowledge momentary offset 0 event interrupt
        name: BT_MTOFFINT0ACK
        value: 1
      - doc: Acknowledge frame synchronization interrupt
        name: BT_FRSYNCINTACK
        value: 1
      - doc: Rx descriptor pointer that determines the starting point of the receive
          buffer chained list
        name: BT_CURRENTRXDESCPTR_0
        value: 0
      - doc: Disable diagnostic port 3 output (all outputs are set to 0x0)
        name: BT_DIAG3_EN_0
        value: 0
      - doc: Enable diagnostic port 3 output
        name: BT_DIAG3_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 3
        name: BT_DIAG3_0
        value: 0
      - doc: Disable diagnostic port 2 output (all outputs are set to 0x0)
        name: BT_DIAG2_EN_0
        value: 0
      - doc: Enable diagnostic port 2 output
        name: BT_DIAG2_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 2
        name: BT_DIAG2_0
        value: 0
      - doc: Disable diagnostic port 1 output (all outputs are set to 0x0)
        name: BT_DIAG1_EN_0
        value: 0
      - doc: Enable diagnostic port 1 output
        name: BT_DIAG1_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 1
        name: BT_DIAG1_0
        value: 0
      - doc: Disable diagnostic port 0 output (all outputs are set to 0x0)
        name: BT_DIAG0_EN_0
        value: 0
      - doc: Enable diagnostic port 0 output
        name: BT_DIAG0_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 0
        name: BT_DIAG0_0
        value: 0
      - doc: Directly connected to ble_dbg3 output (debug use only)
        name: BT_DIAG3STAT_0
        value: 0
      - doc: Directly connected to ble_dbg2 output (debug use only)
        name: BT_DIAG2STAT_0
        value: 0
      - doc: Directly connected to ble_dbg1 output (debug use only)
        name: BT_DIAG1STAT_0
        value: 0
      - doc: Directly connected to ble_dbg0 output (debug use only)
        name: BT_DIAG0STAT_0
        value: 0
      - doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: BT_REG_ADDMAX_0
        value: 0
      - doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: BT_EM_ADDMAX_0
        value: 0
      - doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: BT_REG_ADDMIN_0
        value: 0
      - doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: BT_EM_ADDMIN_0
        value: 0
      - doc: No error
        name: BT_FIFOINTOVF_0
        value: 0
      - doc: Error occurred
        name: BT_FIFOINTOVF_1
        value: 1
      - doc: No error
        name: BT_LOCAL_SAM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_LOCAL_SAM_ERROR_1
        value: 1
      - doc: No error
        name: BT_PEER_SAM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_PEER_SAM_ERROR_1
        value: 1
      - doc: No error
        name: BT_RXBUF_PTR_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_RXBUF_PTR_ERROR_1
        value: 1
      - doc: No error
        name: BT_TXBUF_PTR_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_TXBUF_PTR_ERROR_1
        value: 1
      - doc: No error
        name: BT_RXDESC_EMPTY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_RXDESC_EMPTY_ERROR_1
        value: 1
      - doc: No error
        name: BT_TXDESC_EMPTY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_TXDESC_EMPTY_ERROR_1
        value: 1
      - doc: No error
        name: BT_CSATTNB_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_CSATTNB_ERROR_1
        value: 1
      - doc: No error
        name: BT_CSFORMAT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_CSFORMAT_ERROR_1
        value: 1
      - doc: No error
        name: BT_CHMAP_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_CHMAP_ERROR_1
        value: 1
      - doc: No error
        name: BT_HOPUNDERRUN_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_HOPUNDERRUN_ERROR_1
        value: 1
      - doc: No error
        name: BT_FRM_CNTL_TIMER_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_FRM_CNTL_TIMER_ERROR_1
        value: 1
      - doc: No error
        name: BT_FRM_CNTL_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_FRM_CNTL_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_FRM_CNTL_APFM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_FRM_CNTL_APFM_ERROR_1
        value: 1
      - doc: No error
        name: BT_ACT_SCHDL_APFM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_ACT_SCHDL_APFM_ERROR_1
        value: 1
      - doc: No error
        name: BT_ACT_SCHDL_ENTRY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_ACT_SCHDL_ENTRY_ERROR_1
        value: 1
      - doc: No error
        name: BT_MWSCOEX_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_MWSCOEX_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_PCM_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_PCM_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_AUDIO_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_AUDIO_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_RADIOCNTL_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_RADIOCNTL_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_PKTCNTL_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_PKTCNTL_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BT_CRYPTMODE_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_CRYPTMODE_ERROR_1
        value: 1
      - doc: No error
        name: BT_RXCRYPT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_RXCRYPT_ERROR_1
        value: 1
      - doc: No error
        name: BT_TXCRYPT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BT_TXCRYPT_ERROR_1
        value: 1
      - doc: Software profiling register (used by RW-BT software for profiling purpose)
        name: BT_SWPROF_0
        value: 0
      - doc: Value set by the RW-BT software
        name: BT_TRAILER_GATING_VAL_4
        value: 4
      - doc: Has to be set to 0x0 for normal operations
        name: BT_SYNCERR_0
        value: 0
      - doc: Value set by the RW-BT software
        name: BT_FREQTABT_PTR_64
        value: 64
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x2 (i.e 125kbps
          Long range)
        name: BT_RXRATE3CFG_3
        value: 3
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x1 (i.e 2Mbps)
        name: BT_RXRATE3CFG_2
        value: 2
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x0 (i.e 1Mbps)
        name: BT_RXRATE3CFG_0
        value: 0
      - doc: Delay to read RSSI after an RSSI read request
        name: BT_GETRSSIDELAY_4
        value: 4
      - doc: Parallel interface
        name: BT_RX_SERPAR_IF_0
        value: 0
      - doc: Serial interface
        name: BT_RX_SERPAR_IF_1
        value: 1
      - doc: Use radio_in[16] (i.e sync_p)
        name: BT_RXSYNC_ROUTING_0
        value: 0
      - doc: Use first radio_in[3] edge (Rx Valid)
        name: BT_RXSYNC_ROUTING_1
        value: 1
      - doc: Rx data aligned on radio_in[3] rising edges
        name: BT_RXVALID_BEH_0
        value: 0
      - doc: Rx data aligned on radio_in[3] falling edges
        name: BT_RXVALID_BEH_1
        value: 1
      - doc: Rx data aligned on radio_in[3] edges (toggle mode)
        name: BT_RXVALID_BEH_2
        value: 2
      - doc: NA
        name: BT_RXVALID_BEH_3
        value: 3
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x2 (i.e
          125kbps Long range)
        name: BT_TXRATE3CFG_3
        value: 3
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x1 (i.e
          2Mbps)
        name: BT_TXRATE3CFG_2
        value: 2
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x0 (i.e
          1Mbps)
        name: BT_TXRATE3CFG_0
        value: 0
      - doc: Parallel interface
        name: BT_TX_SERPAR_IF_0
        value: 0
      - doc: Serial interface
        name: BT_TX_SERPAR_IF_1
        value: 1
      - doc: Tx data aligned on radio_out[3] rising edges
        name: BT_TXVALID_BEH_0
        value: 0
      - doc: Tx data aligned on radio_out[3] falling edges
        name: BT_TXVALID_BEH_1
        value: 1
      - doc: Tx data aligned on radio_out[3] edges (toggle mode)
        name: BT_TXVALID_BEH_2
        value: 2
      - doc: NA
        name: BT_TXVALID_BEH_3
        value: 3
      - doc: Radio Rx power up (in us) for uncoded PHY at 1Mbps
        name: BT_RXPWRUPCT_210
        value: 210
      - doc: Radio Tx power down (in us) for uncoded PHY at 1Mbps.
        name: BT_TXPWRDNCT_3
        value: 3
      - doc: Radio Tx power up (in us) for uncoded PHY at 1Mbps
        name: BT_TXPWRUPCT_210
        value: 210
      - doc: Access address detection pulse/level position for uncoded PHY at 1Mbps
        name: BT_SYNC_POSITION_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: BT_RXPATHDLY_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: BT_TXPATHDLY_0
        value: 0
      - doc: Pointer to the TxOFF sequence address section
        name: BT_TXOFFPTR_0
        value: 0
      - doc: Pointer to the TxON sequence address section
        name: BT_TXONPTR_0
        value: 0
      - doc: Pointer to the RxOFF sequence address section
        name: BT_RXOFFPTR_0
        value: 0
      - doc: Pointer to the RxON sequence address section
        name: BT_RXONPTR_0
        value: 0
      - doc: Pointer to the received length write sequence address section
        name: BT_RXLENGTHPTR_0
        value: 0
      - doc: Pointer to the RSSI read sequence address section
        name: BT_RSSIPTR_0
        value: 0
      - doc: Pointer to the received packet type indication sequence address section
        name: BT_RXPKTTYPPTR_0
        value: 0
      - doc: Normal mode of operation
        name: BT_INFINITERX_0
        value: 0
      - doc: Infinite Rx window
        name: BT_INFINITERX_1
        value: 1
      - doc: Rx packet count disabled
        name: BT_RXPKTCNTEN_0
        value: 0
      - doc: Counts number of correctly received packets (no error)
        name: BT_PERCOUNT_MODE_0
        value: 0
      - doc: Counts number of access address error detection only
        name: BT_PERCOUNT_MODE_1
        value: 1
      - doc: Counts number of CRC error detection only (or any error leading to CRC
          error, such as length error or Rx time error)
        name: BT_PERCOUNT_MODE_2
        value: 2
      - doc: Counts reception error detected
        name: BT_PERCOUNT_MODE_3
        value: 3
      - doc: Normal mode of operation
        name: BT_SSERRREN_0
        value: 0
      - doc: Allow reply on sync error
        name: BT_SSERRREN_1
        value: 1
      - doc: Normal mode of operation
        name: BT_HERRREN_0
        value: 0
      - doc: Allow reply on HEC error
        name: BT_HERRREN_1
        value: 1
      - doc: Normal mode of operation
        name: BT_INFINITETX_0
        value: 0
      - doc: Infinite Tx packet/Normal start of a packet but endless payload
        name: BT_INFINITETX_1
        value: 1
      - doc: Tx packet payload are PRBS9 type
        name: BT_PRBSTYPE_0
        value: 0
      - doc: Tx packet payload are PRBS15 type
        name: BT_PRBSTYPE_1
        value: 1
      - doc: Tx packet payload source is the control structure
        name: BT_TXPLDSRC_0
        value: 0
      - doc: Tx packet payload are PRBS generator
        name: BT_TXPLDSRC_1
        value: 1
      - doc: Tx packet count disabled
        name: BT_TXPKTCNTEN_0
        value: 0
      - doc: Tx packet count enabled, and reported in CS-TXCCMPKTCNT and RFTESTTXSTAT-TXPKTCNT
          on RF abort command
        name: BT_TXPKTCNTEN_1
        value: 1
      - doc: Reports number of transmitted packet during test modes
        name: BT_TXPKTCNT_0
        value: 0
      - doc: Reports number of correctly received packet during test modes
        name: BT_RXPKTCNT_0
        value: 0
      - doc: Value of the CLKN counter
        name: BT_STARTFRMCLKNTS_0
        value: 0
      - doc: Value of the fine counter
        name: BT_STARTFRMFINECNTTS_0
        value: 0
      - doc: Value of the CLKN counter
        name: BT_ENDFRMCLKNTS_0
        value: 0
      - doc: Value of the fine counter
        name: BT_ENDFRMFINECNTTS_0
        value: 0
      - doc: Value of the CLKN counter
        name: BT_SKIPFRMCLKNTS_0
        value: 0
      - doc: Value of the fine counter
        name: BT_SKIPFRMFINECNTTS_0
        value: 0
      - doc: Page procedure A-train/B-train counter disabled
        name: BT_ABTPAGEEN_0
        value: 0
      - doc: Page procedure A-train/B-train counter enabled
        name: BT_ABTPAGEEN_1
        value: 1
      - doc: Start with A-train
        name: BT_ABTPAGESTARTVALUE_0
        value: 0
      - doc: Start with B-train
        name: BT_ABTPAGESTARTVALUE_1
        value: 1
      - doc: Load A-train/B-train page procedure counter
        name: BT_ABTPAGELOAD_1
        value: 1
      - doc: Define A-train/B-train duration time during page procedure
        name: BT_ABTPAGETIME_256
        value: 256
      - doc: Inquiry procedure A-train/B-train counter enabled
        name: BT_ABTINQEN_0
        value: 0
      - doc: Inquiry procedure A-train/B-train counter disabled
        name: BT_ABTINQEN_1
        value: 1
      - doc: Start with A-train
        name: BT_ABTINQSTARTVALUE_0
        value: 0
      - doc: Start with B-train
        name: BT_ABTINQSTARTVALUE_1
        value: 1
      - doc: Load A-train/B-train inquiry procedure counter
        name: BT_ABTINQLOAD
        value: 1
      - doc: Define A-train/B-train duration time during inquiry procedure
        name: BT_ABTINQTIME_256
        value: 256
      - doc: Provided on start of EDR guard time
        name: BT_TXRATE_SWINSTANT_0
        value: 0
      - doc: Provided on TxEN rising edge upfront
        name: BT_TXRATE_SWINSTANT_1
        value: 1
      - doc: Broadcast operation in normal mode
        name: BT_EDRBCAST_0
        value: 0
      - doc: Broadcast operation in EDR mode
        name: BT_EDRBCAST_1
        value: 1
      - doc: Direct order EDR payload data receive
        name: BT_RX_SWAP_0
        value: 0
      - doc: Reverse order EDR payload data receive
        name: BT_RX_SWAP_1
        value: 1
      - doc: Direct order EDR payload data transmit
        name: BT_TX_SWAP_0
        value: 0
      - doc: Reverse order EDR payload data transmit
        name: BT_TX_SWAP_1
        value: 1
      - doc: Tx guard band duration
        name: BT_GUARD_BAND_TIME_5
        value: 5
      - doc: Normal operation, EDR Rx guard window detection activated
        name: BT_RXGUARDDSB_0
        value: 0
      - doc: EDR Rx guard window detection disabled
        name: BT_RXGUARDDSB_1
        value: 1
      - doc: Tx qualifier generated during guard Time
        name: BT_GB_TXQUAL_GEN_DSB_0
        value: 0
      - doc: Tx qualifier not generated during guard Time
        name: BT_GB_TXQUAL_GEN_DSB_1
        value: 1
      - doc: Time out value (in us) before ending EDR packet reception when EDR synchronization
          sequence is not found
        name: BT_RXGRD_TIMEOUT_18
        value: 18
      - doc: Time offset to the current frame_sync position in us (signed number)
        name: BT_TARGET_OFFSET_0
        value: 0
      - doc: Define which connection to align piconet clock on
        name: BT_SLVLBL_0
        value: 0
      - doc: Maximum shift size during incremental phase shift
        name: BT_CORR_STEP_1
        value: 1
      - doc: Align piconet clock on frame_sync rising edge
        name: BT_BLINDCORR_EN_0
        value: 0
      - doc: Align piconet clock when CORR_INTERVAL is reached
        name: BT_BLINDCORR_EN_1
        value: 1
      - doc: Rising edge events sensitive
        name: BT_FRSYNC_POL_0
        value: 0
      - doc: Falling edge events sensitive
        name: BT_FRSYNC_POL_1
        value: 1
      - doc: MWS frame synchronization
        name: BT_SYNC_SOURCE_0
        value: 0
      - doc: Scatternet network scheduling optimization
        name: BT_SYNC_SOURCE_1
        value: 1
      - doc: Disable incremental phase shift
        name: BT_PHASE_SHIFT_EN_0
        value: 0
      - doc: Enable incremental phase shift
        name: BT_PHASE_SHIFT_EN_1
        value: 1
      - doc: Correction interval time in slot interval
        name: BT_CORR_INTERVAL_40
        value: 40
      - doc: Perform immediate clock shift update using CLOCK_SHIFT
        name: BT_CLOCK_SHIFT_EN
        value: 1
      - doc: Signed value of the clock shift to apply when CLOCK_SHIFT_EN is written
          with a 1
        name: BT_CLOCK_SHIFT_0
        value: 0
      - doc: Indicate the value of the phase when an immediate shift has been programmed
        name: BT_SHIFT_PHASE_0
        value: 0
      - doc: Momentary offset, signed number which indicate the time between target_offset
          and the nearest alignment point
        name: BT_MOMENT_OFFSET_0
        value: 0
      - doc: Used during automatic clock nudging increment for inquiry mode
        name: BT_INQKNUDGEINC_2
        value: 2
      - doc: Used during automatic clock nudging increment for page mode
        name: BT_PAGEKNUDGEINC_2
        value: 2
      - doc: mws_scan_frequency has no impact
        name: BT_MWSSCANFREQMSK_0
        value: 0
      - doc: mws_scan_frequency can stop BT Tx, no impact on BT Rx
        name: BT_MWSSCANFREQMSK_1
        value: 1
      - doc: mws_scan_frequency can stop BT Rx, no impact on BT Tx
        name: BT_MWSSCANFREQMSK_2
        value: 2
      - doc: mws_scan_frequency can stop both BT Tx and BT Rx
        name: BT_MWSSCANFREQMSK_3
        value: 3
      - doc: Rx indication including Rx power up delay (starts when correlator is
          enabled)
        name: BT_WLCRXPRIOMODE_0
        value: 0
      - doc: Rx indication including Rx power up delay
        name: BT_WLCRXPRIOMODE_1
        value: 1
      - doc: Rx high priority indicator
        name: BT_WLCRXPRIOMODE_2
        value: 2
      - doc: Not used
        name: BT_WLCRXPRIOMODE_3
        value: 3
      - doc: Tx indication including Tx power up delay
        name: BT_WLCTXPRIOMODE_0
        value: 0
      - doc: Tx indication including Tx power up delay
        name: BT_WLCTXPRIOMODE_1
        value: 1
      - doc: Tx high priority indicator
        name: BT_WLCTXPRIOMODE_2
        value: 2
      - doc: Not used
        name: BT_WLCTXPRIOMODE_3
        value: 3
      - doc: MWS Tx frequency has no impact
        name: BT_MWSTXFREQMSK_0
        value: 0
      - doc: MWS Tx frequency can stop BT Tx, no impact on BT Rx
        name: BT_MWSTXFREQMSK_1
        value: 1
      - doc: MWS Tx frequency can stop BT Rx, no impact on BT Tx
        name: BT_MWSTXFREQMSK_2
        value: 2
      - doc: MWS Tx frequency can stop both BT Tx and BT Rx
        name: BT_MWSTXFREQMSK_3
        value: 3
      - doc: MWS Rx frequency has no impact
        name: BT_MWSRXFREQMSK_0
        value: 0
      - doc: MWS Rx frequency can stop BT Tx, no impact on BT Rx
        name: BT_MWSRXFREQMSK_1
        value: 1
      - doc: MWS Rx frequency can stop BT Rx, no impact on BT Tx
        name: BT_MWSRXFREQMSK_2
        value: 2
      - doc: MWS Rx frequency can stop both BT Tx and BT Rx
        name: BT_MWSRXFREQMSK_3
        value: 3
      - doc: mws_tx has no impact
        name: BT_MWSTXFRQMSK_0
        value: 0
      - doc: mws_tx can stop BT Tx, no impact on BT Rx
        name: BT_MWSTXFRQMSK_1
        value: 1
      - doc: mws_tx can stop BT Rx, no impact on BT Tx
        name: BT_MWSTXFRQMSK_2
        value: 2
      - doc: mws_tx can stop both BT Tx and BT Rx
        name: BT_MWSTXFRQMSK_3
        value: 3
      - doc: mws_rx has no impact
        name: BT_MWSRXFRQMSK_0
        value: 0
      - doc: mws_rx can stop BT Tx, no impact on BT Rx
        name: BT_MWSRXFRQMSK_1
        value: 1
      - doc: mws_rx can stop BT Rx, no impact on BT Tx
        name: BT_MWSRXFRQMSK_2
        value: 2
      - doc: mws_rx can stop both BT Tx and BT Rx
        name: BT_MWSRXFRQMSK_3
        value: 3
      - doc: wlan_tx has no impact
        name: BT_MWSRXMSK_0
        value: 0
      - doc: wlan_tx can stop BT Tx, no impact on BT Rx
        name: BT_MWSRXMSK_1
        value: 1
      - doc: wlan_tx can stop BT Rx, no impact on BT Tx
        name: BT_MWSRXMSK_2
        value: 2
      - doc: wlan_tx can stop both BT Tx and BT Rx
        name: BT_MWSRXMSK_3
        value: 3
      - doc: wlan_rx has no impact
        name: BT_WLANRXMSK_0
        value: 0
      - doc: wlan_rx can stop BT Tx, no impact on BT Rx
        name: BT_WLANRXMSK_1
        value: 1
      - doc: wlan_rx can stop BT Rx, no impact on BT Tx
        name: BT_WLANRXMSK_2
        value: 2
      - doc: wlan_rx can stop both BT Tx and BT Rx
        name: BT_WLANRXMSK_3
        value: 3
      - doc: Enable control of the MWS coexistence 1-wire or 2-wire interface
        name: BT_MWSWCI_EN_0
        value: 0
      - doc: Enable control of the MWS coexistence 1-wire or 2-wire interface
        name: BT_MWSWCI_EN_1
        value: 1
      - doc: Enable control of the MWS coexistence mechanism
        name: BT_MWSCOEX_EN_0
        value: 0
      - doc: Enable control of the MWS coexistence mechanism
        name: BT_MWSCOEX_EN_1
        value: 1
      - doc: Determine whether bt_sync is generated or not
        name: BT_SYNCGEN_EN_0
        value: 0
      - doc: Determine whether bt_sync is generated or not
        name: BT_SYNCGEN_EN_1
        value: 1
      - doc: Enable control of the WLAN coexistence mechanism
        name: BT_WLANCOEX_EN_0
        value: 0
      - doc: Enable control of the WLAN coexistence mechanism
        name: BT_WLANCOEX_EN_1
        value: 1
      - doc: Determine the threshold for Rx priority setting
        name: BT_WLCPRXTHR_0
        value: 0
      - doc: Determine the threshold for Tx priority setting
        name: BT_WLCPTXTHR_0
        value: 0
      - doc: Determine how many us the priority information must be maintained
        name: BT_WLCPDURATION_0
        value: 0
      - doc: Determine the delay (in us) in Tx/Rx enables rises the time Bluetooth
          Tx/Rx priority has to be provided
        name: BT_WLCPDELAY_0
        value: 0
      - doc: Time (in us) by which is anticipated bt_rx to be provided before effective
          radio receipt operation
        name: BT_RX_ANT_DELAY_0
        value: 0
      - doc: Time (in us) by which is anticipated bt_tx to be provided before effective
          radio transmit operation
        name: BT_TX_ANT_DELAY_0
        value: 0
      - doc: Set priority value for sniff attempts BT message
        name: BT_BTM7_11
        value: 11
      - doc: Set priority value for synchronization train/connectionless peripheral
          broadcast BT message
        name: BT_BTM6_12
        value: 12
      - doc: Set priority value for sniff anchor point BT message
        name: BT_BTM5_13
        value: 13
      - doc: Set priority value for central/peripheral switch BT message
        name: BT_BTM4_14
        value: 14
      - doc: Set priority value for peripheral vonnect pending BT message
        name: BT_BTM3_15
        value: 15
      - doc: Set priority value for page scan response BT message
        name: BT_BTM2_15
        value: 15
      - doc: Set priority value for central connect pending BT message
        name: BT_BTM1_15
        value: 15
      - doc: Set priority value for page response BT message
        name: BT_BTM0_15
        value: 15
      - doc: Set priority value for SCO/eSCO reserved slots BT message
        name: BT_BTM15_8
        value: 8
      - doc: Set priority value for inquiry response BT message
        name: BT_BTM14_15
        value: 15
      - doc: Set priority value for inquiry scan BT message
        name: BT_BTM13_9
        value: 9
      - doc: Set priority value for inquiry BT message
        name: BT_BTM12_9
        value: 9
      - doc: Set priority value for page scan BT message
        name: BT_BTM11_9
        value: 9
      - doc: Set priority value for page BT message
        name: BT_BTM10_9
        value: 9
      - doc: Set priority value for poll interval (central side) BT message
        name: BT_BTM9_10
        value: 10
      - doc: Set priority value for synchronization train scan BT message
        name: BT_BTM8_11
        value: 11
      - doc: Set default priority value for unsupported BT message
        name: BT_BTMDEFAULT_3
        value: 3
      - doc: Set priority value for broadcast/broadcast scan BT message
        name: BT_BTM20_3
        value: 3
      - doc: Set priority value for LMP message BT message
        name: BT_BTM19_4
        value: 4
      - doc: Set priority value for ACL data re-transmission BT message
        name: BT_BTM18_5
        value: 5
      - doc: Set priority value for ACL data transmission BT message
        name: BT_BTM17_6
        value: 6
      - doc: Set priority value for eSCO re-transmitted Slots BT message
        name: BT_BTM16_7
        value: 7
      - doc: Toggle command for voice channel
        name: BT_TOG0_0
        value: 0
      - doc: Toggle command for voice channel
        name: BT_TOG0_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANSWEN0_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANSWEN0_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANEN0_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANEN0_1
        value: 1
      - doc: bt_audio0_irq is generated on TeSCO/TSCO instant
        name: BT_ITMODE0_0
        value: 0
      - doc: bt_audio0_irq is generated INTDELAY0 slots after TeSCO/TSCO instant
        name: BT_ITMODE0_1
        value: 1
      - doc: Determine the slot number to wait before generating bt_audio0_irq
        name: BT_INTDELAY0_0
        value: 0
      - doc: eSCO interval in slots
        name: BT_TESCO0_0
        value: 0
      - doc: Do not mute on bad reception of an (e)SCO packet
        name: BT_MUTE_SINK0_0
        value: 0
      - doc: Mute after data or bad reception, with the pattern stored in MUTEPATT0
        name: BT_MUTE_SINK0_1
        value: 1
      - doc: Provide source buffer to the packet controller for Tx operations
        name: BT_MUTE_SOURCE0_0
        value: 0
      - doc: Force POLL/NULL to be sent as a replacement of audio packets
        name: BT_MUTE_SOURCE0_1
        value: 1
      - doc: SW mute status for audio buffer 1
        name: BT_INVL0_1_2
        value: 2
      - doc: SW mute status for audio buffer 0
        name: BT_INVL0_0_2
        value: 2
      - doc: Value of the null pattern used when HW muting is enabled
        name: BT_MUTEPATT0_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO0PTRTX1_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO0PTRTX0_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO0PTRRX1_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO0PTRRX0_0
        value: 0
      - doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: BT_RETXNB0_1
        value: 1
      - doc: eSCO 1Mbps in reception
        name: BT_ESCOEDRRX0_0
        value: 0
      - doc: eSCO EDR Mode (2/3 Mbps) in reception
        name: BT_ESCOEDRRX0_1
        value: 1
      - doc: eSCO 1Mbps in transmission
        name: BT_ESCOEDRTX0_0
        value: 0
      - doc: eSCO EDR mode (2/3 Mbps) in transmission
        name: BT_ESCOEDRTX0_1
        value: 1
      - doc: SCO packet
        name: BT_SYNTYPE0_0
        value: 0
      - doc: eSCO packet
        name: BT_SYNTYPE0_1
        value: 1
      - doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: BT_SYNLTADDR0_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN0_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN0_1
        value: 1
      - doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: BT_TXLEN0_0
        value: 0
      - doc: Negotiated Tx packet type
        name: BT_TXTYPE0_0
        value: 0
      - doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: BT_RXLEN0_0
        value: 0
      - doc: Negotiated Rx packet type
        name: BT_RXTYPE0_0
        value: 0
      - doc: Day counter for AES-CCM nonce
        name: BT_DAYCOUNTER0_0
        value: 0
      - doc: Toggle command for voice channel
        name: BT_TOG1_0
        value: 0
      - doc: Toggle command for voice channel
        name: BT_TOG1_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANSWEN1_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANSWEN1_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANEN1_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANEN1_1
        value: 1
      - doc: bt_audio0_irq is generated on TeSCO/TSCO instant
        name: BT_ITMODE1_0
        value: 0
      - doc: bt_audio0_irq is generated INTDELAY0 slots after TeSCO/TSCO instant
        name: BT_ITMODE1_1
        value: 1
      - doc: Determine the slot number to wait before generating bt_audio0_irq
        name: BT_INTDELAY1_0
        value: 0
      - doc: eSCO interval in slots
        name: BT_TESCO1_0
        value: 0
      - doc: Do not mute on bad reception of an (e)SCO packet
        name: BT_MUTE_SINK1_0
        value: 0
      - doc: Mute after data or bad reception, with the pattern stored in MUTEPATT0
        name: BT_MUTE_SINK1_1
        value: 1
      - doc: Provide source buffer to the packet controller for Tx operations
        name: BT_MUTE_SOURCE1_0
        value: 0
      - doc: Force POLL/NULL to be sent as a replacement of audio packets
        name: BT_MUTE_SOURCE1_1
        value: 1
      - doc: SW mute status for audio buffer 1
        name: BT_INVL1_1_2
        value: 2
      - doc: SW mute status for audio buffer 0
        name: BT_INVL1_0_2
        value: 2
      - doc: Value of the null pattern used when HW muting is enabled
        name: BT_MUTEPATT1_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO1PTRTX1_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO1PTRTX0_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO1PTRRX1_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO1PTRRX0_0
        value: 0
      - doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: BT_RETXNB1_1
        value: 1
      - doc: eSCO 1Mbps in reception
        name: BT_ESCOEDRRX1_0
        value: 0
      - doc: eSCO EDR Mode (2/3 Mbps) in reception
        name: BT_ESCOEDRRX1_1
        value: 1
      - doc: eSCO 1Mbps in transmission
        name: BT_ESCOEDRTX1_0
        value: 0
      - doc: eSCO EDR mode (2/3 Mbps) in transmission
        name: BT_ESCOEDRTX1_1
        value: 1
      - doc: SCO packet
        name: BT_SYNTYPE1_0
        value: 0
      - doc: eSCO packet
        name: BT_SYNTYPE1_1
        value: 1
      - doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: BT_SYNLTADDR1_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN1_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN1_1
        value: 1
      - doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: BT_TXLEN1_0
        value: 0
      - doc: Negotiated Tx packet type
        name: BT_TXTYPE1_0
        value: 0
      - doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: BT_RXLEN1_0
        value: 0
      - doc: Negotiated Rx packet type
        name: BT_RXTYPE1_0
        value: 0
      - doc: Day counter for AES-CCM nonce
        name: BT_DAYCOUNTER1_0
        value: 0
      - doc: Toggle command for voice channel
        name: BT_TOG2_0
        value: 0
      - doc: Toggle command for voice channel
        name: BT_TOG2_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANSWEN2_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANSWEN2_1
        value: 1
      - doc: Disabled
        name: BT_ESCOCHANEN2_0
        value: 0
      - doc: Enabled
        name: BT_ESCOCHANEN2_1
        value: 1
      - doc: bt_audio0_irq is generated on TeSCO/TSCO instant
        name: BT_ITMODE2_0
        value: 0
      - doc: bt_audio0_irq is generated INTDELAY0 slots after TeSCO/TSCO instant
        name: BT_ITMODE2_1
        value: 1
      - doc: Determine the slot number to wait before generating bt_audio0_irq
        name: BT_INTDELAY2_0
        value: 0
      - doc: eSCO interval in slots
        name: BT_TESCO2_0
        value: 0
      - doc: Do not mute on bad reception of an (e)SCO packet
        name: BT_MUTE_SINK2_0
        value: 0
      - doc: Mute after data or bad reception, with the pattern stored in MUTEPATT0
        name: BT_MUTE_SINK2_1
        value: 1
      - doc: Provide source buffer to the packet controller for Tx operations
        name: BT_MUTE_SOURCE2_0
        value: 0
      - doc: Force POLL/NULL to be sent as a replacement of audio packets
        name: BT_MUTE_SOURCE2_1
        value: 1
      - doc: SW mute status for audio buffer 1
        name: BT_INVL2_1_2
        value: 2
      - doc: SW mute status for audio buffer 0
        name: BT_INVL2_0_2
        value: 2
      - doc: Value of the null pattern used when HW muting is enabled
        name: BT_MUTEPATT2_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO2PTRTX1_0
        value: 0
      - doc: Tx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO2PTRTX0_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 1 of voice channel
        name: BT_ESCO2PTRRX1_0
        value: 0
      - doc: Rx (e)SCO sample buffer pointer 0 of voice channel
        name: BT_ESCO2PTRRX0_0
        value: 0
      - doc: Define the number of transmsission attemtps for SCO/eSCO operations
        name: BT_RETXNB2_1
        value: 1
      - doc: eSCO 1Mbps in reception
        name: BT_ESCOEDRRX2_0
        value: 0
      - doc: eSCO EDR mode (2/3 Mbps) in reception
        name: BT_ESCOEDRRX2_1
        value: 1
      - doc: eSCO 1Mbps in transmission
        name: BT_ESCOEDRTX2_0
        value: 0
      - doc: eSCO EDR mode (2/3 Mbps) in transmission
        name: BT_ESCOEDRTX2_1
        value: 1
      - doc: SCO packet
        name: BT_SYNTYPE2_0
        value: 0
      - doc: eSCO packet
        name: BT_SYNTYPE2_1
        value: 1
      - doc: LT_ADDR of the synchronous link (eSCO), used for TX
        name: BT_SYNLTADDR2_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN2_0
        value: 0
      - doc: Value of the SEQN bit in eSCO TX packets
        name: BT_TXSEQN2_1
        value: 1
      - doc: Negotiated maximum number of bytes for eSCO Tx payloads
        name: BT_TXLEN2_0
        value: 0
      - doc: Negotiated Tx packet type
        name: BT_TXTYPE2_0
        value: 0
      - doc: Negotiated maximum number of bytes for eSCO Rx payloads
        name: BT_RXLEN2_0
        value: 0
      - doc: Negotiated Rx packet type
        name: BT_RXTYPE2_0
        value: 0
      - doc: Day counter for AES-CCM nonce
        name: BT_DAYCOUNTER2_0
        value: 0
      - doc: 8-bit samples
        name: BT_LINEAR_FORMAT0_0
        value: 0
      - doc: 13-bit samples
        name: BT_LINEAR_FORMAT0_1
        value: 1
      - doc: 14-bit samples
        name: BT_LINEAR_FORMAT0_2
        value: 2
      - doc: 16-bit samples
        name: BT_LINEAR_FORMAT0_3
        value: 3
      - doc: Signed 1's complement
        name: BT_SAMPLE_TYPE0_0
        value: 0
      - doc: Signed 2's complement
        name: BT_SAMPLE_TYPE0_1
        value: 1
      - doc: Signed magnitude
        name: BT_SAMPLE_TYPE0_2
        value: 2
      - doc: Unsigned
        name: BT_SAMPLE_TYPE0_3
        value: 3
      - doc: Enable a/u-law transcoding
        name: BT_AULAWEN0_0
        value: 0
      - doc: Disable a/u-law transcoding
        name: BT_AULAWEN0_1
        value: 1
      - doc: a/u-law configuration code for voice channel
        name: BT_AULAW_CODE0_0
        value: 0
      - doc: Enable CVSD transcoding
        name: BT_CVSDEN0_0
        value: 0
      - doc: Disable CVSD transcoding
        name: BT_CVSDEN0_1
        value: 1
      - doc: LSB first
        name: BT_CVSD_BITORDER0_0
        value: 0
      - doc: MSB first
        name: BT_CVSD_BITORDER0_1
        value: 1
    offset: 1073753088
    type: block
  - doc: Baseband BLE Controller
    name: BB_BLE
    node:
    - doc: Baseband control register
      field:
      - defaultVal: 0
        doc: Reset the complete system except registers and timing generator
        name: MASTER_SOFT_RST
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Reset the timing generator
        name: MASTER_TGSOFT_RST
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Reset the complete register block
        name: REG_SOFT_RST
        offset: 29
        sw_access: wo
      - defaultVal: 0
        doc: Reset the radio controller
        name: RADIOCNTL_SOFT_RST
        offset: 28
        sw_access: wo
      - defaultVal: 0
        doc: Force the generation of ble_sw_irq
        name: SWINT_REQ
        offset: 27
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current RF testing defined as per CS-FORMAT
        name: RFTEST_ABORT
        offset: 26
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current scan window
        name: ADVERT_ABORT
        offset: 25
        sw_access: wo
      - defaultVal: 0
        doc: Abort the current advertising event
        name: SCAN_ABORT
        offset: 24
        sw_access: wo
      - defaultVal: 0
        doc: Disable CIE bit automatic management
        name: CIE_DSB
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Disable NPI bit automatic management
        name: NPI_DSB
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Disable MD bit automatic management
        name: MD_DSB
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Disable sequence number management
        name: SN_DSB
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Disable acknowledge scheme
        name: NESN_DSB
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Disable encryption/decryption
        name: CRYPT_DSB
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: LR pattern mapper/demapper enabled (has effect only if RW_BLE_LONG_RANGE_INST
          is defined)
        name: LRPMAP_DSB
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: LR FEC encoder/decoder enabled (has effect only if RW_BLE_LONG_RANGE_INST
          is defined)
        name: LRFEC_DSB
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Disable data scrambling
        name: WHIT_DSB
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Disable CRC stripping
        name: CRC_DSB
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Disable frequency hopping remapping algorithm
        name: HOP_REMAP_DSB
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Rx CTE error detection
        name: RXCTEERR_RETX_EN
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Anonymous extended advertising filtering enable control (operate in extended
          active scanner and extended passive scanner modes only, and when filter
          accept list is used by device filtering policy)
        name: ANONYMOUS_ADVERT_FILT_EN
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Advertising channels error filtering enable control
        name: ADVERTFILT_EN
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable RW-BLE core exchange table pre-fetch mechanism
        name: RWBLE_EN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Default Rx window size in us (used when device is central connected or
          performs its second receipt)
        name: RXWINSZDEF
        offset: '3:0'
        sw_access: rw
      name: BB_BLE_RWBBCNTL
      offset: 0
      type: reg
    - doc: BLE revision register
      field:
      - defaultVal: 11
        doc: RW-BLE core type
        name: TYP
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: RW-BLE core version - major release number
        name: REL
        offset: '23:16'
        sw_access: ro
      - defaultVal: 18
        doc: RW-BLE core upgrade - upgrade number
        name: UPG
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: RW-BLE core build - build number
        name: BUILD
        offset: '7:0'
        sw_access: ro
      name: BB_BLE_VERSION
      offset: 4
      type: reg
    - doc: Baseband configuration register (compilation options dependant)
      field:
      - defaultVal: 1
        doc: RW-BLE core dual mode
        name: DMMODE
        offset: 31
        sw_access: ro
      - defaultVal: 1
        doc: Direction finding features present
        name: DF_CT
        offset: 30
        sw_access: ro
      - defaultVal: 1
        doc: WLAN coexistence mechanism
        name: WLANCOEX
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: Correlator present
        name: CORRELATOR
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Long range Rx present
        name: USERXLR
        offset: 27
        sw_access: ro
      - defaultVal: 1
        doc: Long range Tx present
        name: USETXLR
        offset: 26
        sw_access: ro
      - defaultVal: 1
        doc: Support of isochronous channels
        name: USEISO
        offset: 24
        sw_access: ro
      - defaultVal: 64
        doc: Support of the RF front-end
        name: RFIF
        offset: '22:16'
        sw_access: ro
      - defaultVal: 1
        doc: Diagnostic port
        name: USEDBG
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: AES deciphering present
        name: DECIPHER
        offset: 14
        sw_access: ro
      - defaultVal: 16
        doc: Operating frequency (in MHz)
        name: CLK_SEL
        offset: '13:8'
        sw_access: ro
      - defaultVal: 0
        doc: Interruption mode
        name: INTMODE
        offset: 7
        sw_access: ro
      - defaultVal: 1
        doc: Processor bus type
        name: BUSTYPE
        offset: 6
        sw_access: ro
      - defaultVal: 16
        doc: Value of the RW_BLE_ADDRESS_WIDTH parameter concerted into binary
        name: ADD_WIDTH
        offset: '4:0'
        sw_access: ro
      name: BB_BLE_RWBLEBCONF
      offset: 8
      type: reg
    - doc: Interrupts control register 0
      field:
      - defaultVal: 0
        doc: Error interrupt mask
        name: ERRORINTMSK
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Frequency selection interrupt mask
        name: HOPINTMSK
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Isochronous channel Rx interrupt mask
        name: ISORXINTMSK
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Isochronous channel Tx interrupt mask
        name: ISOTXINTMSK
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Rx interrupt mask
        name: RXINTMSK
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Tx interrupt mask
        name: TXINTMSK
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Skipped event interrupt mask
        name: SKIPEVTINTMSK
        offset: 2
        sw_access: rw
      - defaultVal: 1
        doc: End of event interrupt mask
        name: ENDEVTINTMSK
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Start of event interrupt mask
        name: STARTEVTINTMSK
        offset: 0
        sw_access: rw
      name: BB_BLE_INTCNTL0
      offset: 12
      type: reg
    - doc: Interrupts status register 0
      field:
      - defaultVal: 0
        doc: Error interrupt status
        name: ERRORINTSTAT
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Frequency selection interrupt status
        name: HOPINTSTAT
        offset: 7
        sw_access: ro
      name: BB_BLE_INTSTAT0
      offset: 16
      type: reg
    - doc: Interrupts raw status register 0
      field:
      - defaultVal: 0
        doc: Error interrupt acknowledgement
        name: ERRORINTACK
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Frequency selection interrupt acknowledgement
        name: HOPINTACK
        offset: 7
        sw_access: wo
      name: BB_BLE_INTACK0
      offset: 20
      type: reg
    - doc: Actif FIFO status register
      field:
      - defaultVal: 0
        doc: Exchange table entry index of the reported skipped event (valid when
          SKIPACTINTSTAT is set)
        name: SKIP_ET_IDX
        offset: '31:28'
        sw_access: ro
      - defaultVal: 0
        doc: Exchange table entry index of the reported current event (valid for any
          set reported interrupt except SKIPACTINTSTAT)
        name: CURRENT_ET_IDX
        offset: '27:24'
        sw_access: ro
      - defaultVal: 0
        doc: Forced to 1 in BLE
        name: ACTFLAG
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Isochronous channel Rx interrupt status
        name: ISORXINTSTAT
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Isochronous channel Tx interrupt status
        name: ISOTXINTSTAT
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Rx interrupt status
        name: RXINTSTAT
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Tx interrupt status
        name: TXINTSTAT
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Skipped event interrupt status
        name: SKIPACTINTSTAT
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: End of event interrupt status
        name: ENDACTINTSTAT
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Start of event interrupt status
        name: STARTACTINTSTAT
        offset: 0
        sw_access: ro
      name: BB_BLE_ACTFIFOSTAT
      offset: 36
      type: reg
    - doc: Rx descriptor pointer register
      field:
      - defaultVal: 0
        doc: Rx descriptor pointer that determines the starting point of the receive
          buffer chained list
        name: CURRENTRXDESCPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_CURRENTRXDESCPTR
      offset: 40
      type: reg
    - doc: Diagnostic ports control register
      field:
      - defaultVal: 0
        doc: Enable diagnostic port 3 output
        name: DIAG3_EN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 3 configuration
        name: DIAG3
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 2 output
        name: DIAG2_EN
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 2 configuration
        name: DIAG2
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 1 output
        name: DIAG1_EN
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 1 configuration
        name: DIAG1
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable diagnostic port 0 output
        name: DIAG0_EN
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Diagnostic port 0 configuration
        name: DIAG0
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_DIAGCNTL
      offset: 80
      type: reg
    - doc: Diagnostic ports status register
      field:
      - defaultVal: 0
        doc: Directly connected to ble_dbg3 output (debug use only)
        name: DIAG3STAT
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg2 output (debug use only)
        name: DIAG2STAT
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg1 output (debug use only)
        name: DIAG1STAT
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Directly connected to ble_dbg0 output (debug use only)
        name: DIAG0STAT
        offset: '7:0'
        sw_access: ro
      name: BB_BLE_DIAGSTAT
      offset: 84
      type: reg
    - doc: Diagnostic ports upper limit
      field:
      - defaultVal: 0
        doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMAX
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMAX
        offset: '15:0'
        sw_access: rw
      name: BB_BLE_DEBUGADDMAX
      offset: 88
      type: reg
    - doc: Diagnostic ports lower limit
      field:
      - defaultVal: 0
        doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: REG_ADDMIN
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: EM_ADDMIN
        offset: '15:0'
        sw_access: rw
      name: BB_BLE_DEBUGADDMIN
      offset: 92
      type: reg
    - doc: Diagnostic ports errors register
      field:
      - defaultVal: 0
        doc: Indicate that direction finding controller has an EM Access error (happens
          when exchange memory accesses are not served in time and data are corrupted)
        name: DFCNTL_EMACC_ERROR
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the FIFO IRQ is overflowed
        name: FIFOINTOVF
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Indicate that the programmed CS-AUX/TX/RX-RATE fields are not matching
          with the RADIOCNTL2-PHYMSK fields which indicate which PHY the radio is
          currently supporting
        name: PHY_ERROR
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Indicate Tx pointer to the extended advertising packet that has to be
          sent is null, while the extended header length is not null and the packet
          to be sent is an extended advertising packet
        name: TXAEHEADER_PTR_ERROR
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Indicate T_MAFS is smaller than 300us in between a transmitted advertising
          packet containing an AuxPtr field and its chained packet (this comes from
          bad settings of Aux_Offset and/or Offset_Unit values)
        name: TMAFS_ERROR
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Indicate resolving address list engine under run issue, happens when
          RAL List parsing not finished on time
        name: RAL_UNDERRUN
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Indicate resolving address list engine faced a bad setting
        name: RAL_ERROR
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Rx data buffer pointer value programmed is null (major
          failure)
        name: RXDATA_PTR_ERROR
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Tx data buffer pointer value programmed is null during
          advertising/scanning/initiating events, or during central/peripheral connections
          with non-null packet length (major failure)
        name: TXDATA_PTR_ERROR
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Rx descriptor pointer value programmed in register is
          null (major failure)
        name: RXDESC_EMPTY_ERROR
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether Tx descriptor pointer value programmed in control structure
          is null during advertising/scanning/initiating events (major failure)
        name: TXDESC_EMPTY_ERROR
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Indicate whether CS-FORMAT has been programmed with an invalid value
          (major failure)
        name: CSFORMAT_ERROR
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Indicate LL channel map error, happens when actual number of CS-LLCHMAP
          bit set to one is different from CS-NBCHGOOD at the beginning of frequency
          hopping process
        name: LLCHMAP_ERROR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate advertising interval under run
        name: ADV_UNDERRUN
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate inter frame space under run, occurs if IFS time is not enough
          to update and read control structure/descriptors, and/or filter accept list
          parsing is not finished and/or decryption time is too long to be finished
          on time
        name: IFS_UNDERRUN
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Indicate a software programming issue (filter accept list or periodic
          advertiser list or ADI list search request with empty list, or null base
          pointer)
        name: LIST_ERROR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Indicate anticipated pre-fetch mechanism error (happens when 2 consecutive
          events are programmed, and when the first event is not completely finished
          while second pre-fetch instant is reached)
        name: EVT_CNTL_APFM_ERROR
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Indicate anticipated pre-fetch mechanism error (happens when 2 consecutive
          events are programmed, and when the first event is not completely finished
          while second pre-fetch instant is reached)
        name: ACT_SCHDL_APFM_ERROR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Indicate activity scheduler faced Invalid timing programing on two consecutive
          ET entries
        name: ACT_SCHDL_ENTRY_ERROR
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Indicate radio controller exchange memory access error (happens when
          exchange memory accesses are not served in time and data are corrupted)
        name: RADIO_EMACC_ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Indicate packet controller exchange memory access error (happens when
          exchange memory accesses are not served in time and Tx/Rx data are corrupted)
        name: PKTCNTL_EMACC_ERROR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Indicate real time decryption error (happens when AES-CCM decryption
          is too slow compared to packet controller requests)
        name: RXCRYPT_ERROR
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Indicate real time encryption error (happens when AES-CCM encryption
          is too slow compared to packet controller requests)
        name: TXCRYPT_ERROR
        offset: 0
        sw_access: ro
      name: BB_BLE_ERRORTYPESTAT
      offset: 96
      type: reg
    - doc: Software profiling register
      field:
      - defaultVal: 0
        doc: Software profiling register (used by RW-BLE software for profiling purpose)
        name: SWPROF
        offset: '31:0'
        sw_access: rw
      name: BB_BLE_SWPROFILING
      offset: 100
      type: reg
    - doc: Third control register for the radio interface
      field:
      - defaultVal: 3
        doc: Long-range synchronization compensation operating mode
        name: LRSYNCCOMPMODE
        offset: '31:30'
        sw_access: rw
      - defaultVal: 0
        doc: Long-range CI bit[1] and TERM1 bypass mode/Allow to receive only CI bit
          0 and then wait for Rx payload directly
        name: RXCITERMBYPASS
        offset: 29
        sw_access: rw
      - defaultVal: 8
        doc: Indicates long range Viterbi flush instant (this value corresponds to
          the Viterbi trace back depth used in the selected design, hence corresponding
          to the number of remaining samples flush out just before the end of the
          packet)
        name: LRVTBFLUSH
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Indicates selected radio PHY support capabilities, in addition to 1Mbps
          that is mandatory
        name: PHYMSK
        offset: '23:22'
        sw_access: rw
      - defaultVal: 0
        doc: Number of errors allowed during long range Rx stream detection (when
          performed internally)
        name: LRSYNCERR
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: Indicates the maximum number of errors allowed to recognize the synchronization
          word
        name: SYNCERR
        offset: '18:16'
        sw_access: rw
      - defaultVal: 64
        doc: Frequency table pointer
        name: FREQTABLE_PTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_RADIOCNTL2
      offset: 120
      type: reg
    - doc: Fourth control register for the radio interface
      field:
      - defaultVal: 3
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x3 (i.e 500kbps
          long range)
        name: RXRATE3CFG
        offset: '31:30'
        sw_access: rw
      - defaultVal: 2
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x2 (i.e 125kbps
          long range)
        name: RXRATE2CFG
        offset: '29:28'
        sw_access: rw
      - defaultVal: 1
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x1 (i.e 2Mbps)
        name: RXRATE1CFG
        offset: '27:26'
        sw_access: rw
      - defaultVal: 0
        doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x0 (i.e 1Mbps)
        name: RXRATE0CFG
        offset: '25:24'
        sw_access: rw
      - defaultVal: 4
        doc: Delay to read RSSI after an RSSI read request
        name: GETRSSIDELAY
        offset: '22:20'
        sw_access: rw
      - defaultVal: 0
        doc: Access address detection information routing
        name: RXSYNC_ROUTING
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Define radio_in[3] expected behavior
        name: RXVALID_BEH
        offset: '17:16'
        sw_access: rw
      - defaultVal: 3
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x3 (i.e
          500kbps Long range)
        name: TXRATE3CFG
        offset: '15:14'
        sw_access: rw
      - defaultVal: 2
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x2 (i.e
          125kbps Long range)
        name: TXRATE2CFG
        offset: '13:12'
        sw_access: rw
      - defaultVal: 1
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x1 (i.e
          2Mbps)
        name: TXRATE1CFG
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x0 (i.e
          1Mbps)
        name: TXRATE0CFG
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Define radio_out [3] expected behavior
        name: TXVALID_BEH
        offset: '1:0'
        sw_access: rw
      name: BB_BLE_RADIOCNTL3
      offset: 124
      type: reg
    - doc: Principal control register for the radio interface power up/down delays
      field:
      - defaultVal: 0
        doc: Access address detection pulse/level position for uncoded PHY at 1Mbps
        name: SYNC_POSITION0
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Rx power up (in us) for uncoded PHY at 1Mbps
        name: RXPWRUP0
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power down (in us) for uncoded PHY at 1Mbps
        name: TXPWRDN0
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power up (in us) for uncoded PHY at 1Mbps
        name: TXPWRUP0
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_RADIOPWRUPDN0
      offset: 128
      type: reg
    - doc: Second control register for the radio interface power up/down delays
      field:
      - defaultVal: 0
        doc: Access address detection pulse/level position for uncoded PHY at 2Mbps
        name: SYNC_POSITION1
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Rx power up (in us) for uncoded PHY at 2Mbps
        name: RXPWRUP1
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power down (in us) for uncoded PHY at 2Mbps
        name: TXPWRDN1
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power up (in us) for uncoded PHY at 2Mbps
        name: TXPWRUP1
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_RADIOPWRUPDN1
      offset: 132
      type: reg
    - doc: Third control register for the radio interface power up/down delays (only
        when LR is instantiated)
      field:
      - defaultVal: 0
        doc: Access address detection pulse/level position for coded PHY at 125kbps
        name: SYNC_POSITION2
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Rx power up (in us) for coded PHY at 125kbps
        name: RXPWRUP2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power down (in us) for coded PHY at 125kbps
        name: TXPWRDN2
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power up (in us) for coded PHY at 125kbps
        name: TXPWRUP2
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_RADIOPWRUPDN2
      offset: 136
      type: reg
    - doc: Fourth control register for the radio interface power up/down delays (only
        when LR is instantiated)
      field:
      - defaultVal: 0
        doc: Radio Tx power down (in us) for coded PHY at 500kbps
        name: TXPWRDN3
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Radio Tx power up for (in us) PHY at 500kbps
        name: TXPWRUP3
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_RADIOPWRUPDN3
      offset: 140
      type: reg
    - doc: Principal control register for the radio interface timing compensation
        delays
      field:
      - defaultVal: 0
        doc: RF Rx test mode delay adjustment for uncoded PHY at 1Mbps
        name: RFRXTMDA0
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: RXPATHDLY0
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: TXPATHDLY0
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_RADIOTXRXTIM0
      offset: 144
      type: reg
    - doc: Second control register for the radio interface timing compensation delays
      field:
      - defaultVal: 0
        doc: RF Rx test mode delay adjustment for uncoded PHY at 2Mbps
        name: RFRXTMDA1
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 2Mbps
        name: RXPATHDLY1
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 2Mbps
        name: TXPATHDLY1
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_RADIOTXRXTIM1
      offset: 148
      type: reg
    - doc: Third control register for the radio interface timing compensation delays
        (only when LR is instantiated)
      field:
      - defaultVal: 0
        doc: Rx path delay (in us) for coded PHY at 125kbps
        name: RXFLUSHPATHDLY2
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: RF Rx test mode delay adjustment for uncoded PHY at 125kbps
        name: RFRXTMDA2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 125kbps
        name: RXPATHDLY2
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for uncoded PHY at 125kbps
        name: TXPATHDLY2
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_RADIOTXRXTIM2
      offset: 152
      type: reg
    - doc: Fourth control register for the radio interface timing compensation delays
        (only when LR is instantiated)
      field:
      - defaultVal: 0
        doc: Rx path delay (in us) for coded PHY at 500kbps
        name: RXFLUSHPATHDLY3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: RF Rx test mode delay adjustment for coded PHY at 500kbps
        name: RFRXTMDA3
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Rx path delay (in us) for coded PHY at 500kbps
        name: TXPATHDLY3
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_RADIOTXRXTIM3
      offset: 156
      type: reg
    - doc: First control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the TxOFF sequence address section
        name: TXOFFPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the TxON sequence address section
        name: TXONPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_SPIPTRCNTL0
      offset: 160
      type: reg
    - doc: Second control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the RxOFF sequence address section
        name: RXOFFPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the RxON sequence address section
        name: RXONPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_SPIPTRCNTL1
      offset: 164
      type: reg
    - doc: Third control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the received length write sequence address section
        name: RXLENGTHPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the RSSI read sequence address section
        name: RSSIPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_SPIPTRCNTL2
      offset: 168
      type: reg
    - doc: Fourth control register for the radio interface SPI pointers
      field:
      - defaultVal: 0
        doc: Pointer to the CTE Sampling indication sequence address section
        name: CTESAMPPTR
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Pointer to the received packet type indication sequence address section
        name: RXPKTTYPPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_SPIPTRCNTL3
      offset: 172
      type: reg
    - doc: RF testing and regulatory body support register
      field:
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: INFINITERX
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: RXPKTCNTEN
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF direct Rx test mode only, and when RXPKTCNTEN equals
          to 1
        name: PERCOUNT_MODE
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: INFINITETX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Applicable only in Tx/Rx RF test mode
        name: TXLENGTHSRC
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Applicable only in Tx/Rx RF test mode
        name: PRBSTYPE
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Applicable only in Tx/Rx RF test mode
        name: TXPLDSRC
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Applicable in RF test mode only
        name: TXPKTCNTEN
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Tx packet length in number of byte
        name: TXLENGTH
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_RFTESTCNTL
      offset: 208
      type: reg
    - doc: Number of transmitted packet during test modes
      field:
      - defaultVal: 0
        doc: Reports number of transmitted packet during test modes
        name: TXPKTCNT
        offset: '31:0'
        sw_access: ro
      name: BB_BLE_RFTESTTXSTAT
      offset: 212
      type: reg
    - doc: Number of correctly received packet during test modes
      field:
      - defaultVal: 0
        doc: Reports number of correctly received packet during test modes
        name: RXPKTCNT
        offset: '31:0'
        sw_access: ro
      name: BB_BLE_RFTESTRXSTAT
      offset: 216
      type: reg
    - doc: Value of the CLKN counter when ble_start_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter when ble_start_int is generated
        name: STARTEVTCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BLE_STARTEVTCLKNTS
      offset: 276
      type: reg
    - doc: Value of the fine counter when ble_start_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter when ble_start_int is generated
        name: STARTEVTFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BLE_STARTEVTFINECNTTS
      offset: 280
      type: reg
    - doc: Value of the CLKN counter when ble_end_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter when ble_end_int is generated
        name: ENDEVTCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BLE_ENDEVTCLKNTS
      offset: 284
      type: reg
    - doc: Value of the fine counter when ble_end_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter when ble_end_int is generated
        name: ENDEVTFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BLE_ENDEVTFINECNTTS
      offset: 288
      type: reg
    - doc: Value of the CLKN counter when ble_skip_int is generated
      field:
      - defaultVal: 0
        doc: Value of the CLKN counter when ble_skip_int is generated
        name: SKIPEVTCLKNTS
        offset: '27:0'
        sw_access: ro
      name: BB_BLE_SKIPEVTCLKNTS
      offset: 292
      type: reg
    - doc: Value of the fine counter when ble_skip_int is generated
      field:
      - defaultVal: 0
        doc: Value of the fine counter when ble_skip_int is generated
        name: SKIPEVTFINECNTTS
        offset: '9:0'
        sw_access: ro
      name: BB_BLE_SKIPEVTFINECNTTS
      offset: 296
      type: reg
    - doc: Delay information register handling advertising event timers
      field:
      - defaultVal: 0
        doc: Extended advertising AuxPtr threshold value in Tx (granularity 16us)
        name: TX_AUXPTR_THR
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Extended advertising AuxPtr threshold value in Rx (granularity 16us)
        name: RX_AUXPTR_THR
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Advertising packet interval defines the time interval in between two
          ADV_xxx packet sent (value in us)
        name: ADVINT
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_ADVTIM
      offset: 304
      type: reg
    - doc: Active scan mode control register
      field:
      - defaultVal: 1
        doc: Active scan mode back-off counter initialization value
        name: BACKOFF
        offset: '24:16'
        sw_access: rw
      - defaultVal: 1
        doc: Active scan mode upper limit counter value
        name: UPPERLIMIT
        offset: '8:0'
        sw_access: rw
      name: BB_BLE_ACTSCANCNTL
      offset: 308
      type: reg
    - doc: Devices in filter accept list
      field:
      - defaultVal: 0
        doc: Number of devices in the filter accept List
        name: WPALNBDEV
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Base address pointer of the filter accept list
        name: WPALBASEPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_WPALCNTL
      offset: 320
      type: reg
    - doc: Current pointer in use for the filter accept List
      field:
      - defaultVal: 0
        doc: Current pointer in use for the filter accept list
        name: WPALCURRENPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_WPALCURRENPTR
      offset: 324
      type: reg
    - doc: RAL and List Search engines timeout delay in us
      field:
      - defaultVal: 16
        doc: RAL and list search engines timeout delay in us
        name: SEARCH_TIMEOUT
        offset: '5:0'
        sw_access: rw
      name: BB_BLE_SEARCH_TIMEOUT
      offset: 328
      type: reg
    - doc: WLAN coexistence control register 0
      field:
      - defaultVal: 0
        doc: Determine how mws_scan_frequency impacts BLE Tx and Rx
        name: MWSSCANFREQMSK
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: Define BLE packet ble_rx mode behavior
        name: WLCRXPRIOMODE
        offset: '19:18'
        sw_access: rw
      - defaultVal: 0
        doc: Define BLE packet ble_tx mode behavior
        name: WLCTXPRIOMODE
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how MWS Tx Frequency impacts BLE Tx and Rx
        name: MWSTXFREQMSK
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how MWS Rx Frequency impacts BLE Tx and Rx
        name: MWSRXFREQMSK
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how mws_tx impacts BLE Tx and Rx
        name: MWSTXMSK
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how mws_rx impacts BLE Tx and Rx
        name: MWSRXMSK
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how wlan_tx impact BLE Tx and Rx
        name: WLANTXMSK
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Determine how wlan_rx impact BLE Tx and Rx
        name: WLANRXMSK
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable control of the WCI MWS coexistence interface (valid in
          dual mode only)
        name: MWSWCI_EN
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable control of the MWS coexistence control (valid in dual
          mode only)
        name: MWSCOEX_EN
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Determine whether ble_sync is generated or not
        name: SYNCGEN_EN
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable/disable control of the MWS/WLAN coexistence control
        name: WLANCOEX_EN
        offset: 0
        sw_access: rw
      name: BB_BLE_COEXIFCNTL0
      offset: 336
      type: reg
    - doc: WLAN coexistence control register 1
      field:
      - defaultVal: 0
        doc: Determine the threshold for Rx priority setting (applies on ble_rx if
          WLCRXPRIOMODE equals "10")
        name: WLCPRXTHR
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the threshold for priority setting (applies on ble_tx if WLCTXPRIOMODE
          equals "10")
        name: WLCPTXTHR
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine how many us the priority information must be maintained (applies
          on ble_tx and ble_rx if WLCTXPRIOMODE equals "10")
        name: WLCPDURATION
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the delay (in us) in Tx/Rx enables rises the time BLE Tx/Rx
          priority has to be provided  (applies on ble_tx and ble_rx if WLCTXPRIOMODE
          equals "10")
        name: WLCPDELAY
        offset: '6:0'
        sw_access: rw
      name: BB_BLE_COEXIFCNTL1
      offset: 340
      type: reg
    - doc: WLAN coexistence control register 2
      field:
      - defaultVal: 0
        doc: Time (in us) by which is anticipated bt_rx to be provided before effective
          Radio receipt operation
        name: RX_ANT_DELAY
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Time (in us) by which is anticipated bt_tx to be provided before effective
          Radio transmit operation
        name: TX_ANT_DELAY
        offset: '3:0'
        sw_access: rw
      name: BB_BLE_COEXIFCNTL2
      offset: 344
      type: reg
    - doc: Priority control register 0
      field:
      - defaultVal: 3
        doc: Set priority value for passive scanning
        name: BLEM7
        offset: '31:28'
        sw_access: rw
      - defaultVal: 4
        doc: Set priority value for non-connectable advertising
        name: BLEM6
        offset: '27:24'
        sw_access: rw
      - defaultVal: 8
        doc: Set priority value for connectable advertising BLE message
        name: BLEM5
        offset: '23:20'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for active scanning BLE message
        name: BLEM4
        offset: '19:16'
        sw_access: rw
      - defaultVal: 10
        doc: Set priority value for initiating (scanning) BLE message
        name: BLEM3
        offset: '15:12'
        sw_access: rw
      - defaultVal: 13
        doc: Set priority value for data channel transmission BLE message
        name: BLEM2
        offset: '11:8'
        sw_access: rw
      - defaultVal: 14
        doc: Set priority value for LLCP BLE message
        name: BLEM1
        offset: '7:4'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for initiating (connection request response) BLE message
        name: BLEM0
        offset: '3:0'
        sw_access: rw
      name: BB_BLE_BLEMPRIO0
      offset: 348
      type: reg
    - doc: Priority control register 1
      field:
      - defaultVal: 3
        doc: Set priority value for passive extended passive scanning on secondary
          advertising channels
        name: BLEM15
        offset: '31:28'
        sw_access: rw
      - defaultVal: 4
        doc: Set priority value for non-connectable extended advertising  on secondary
          advertising channels
        name: BLEM14
        offset: '27:24'
        sw_access: rw
      - defaultVal: 8
        doc: Set priority value for connectable extended advertising on secondary
          advertising channels
        name: BLEM13
        offset: '23:20'
        sw_access: rw
      - defaultVal: 9
        doc: Set priority value for extended active scanning  on secondary advertising
          channels
        name: BLEM12
        offset: '19:16'
        sw_access: rw
      - defaultVal: 10
        doc: Set priority value for extended initiating on secondary advertising channels
        name: BLEM11
        offset: '15:12'
        sw_access: rw
      - defaultVal: 15
        doc: Set priority value for connection establishment BLE message on secondary
          advertising channels
        name: BLEM10
        offset: '11:8'
        sw_access: rw
      - defaultVal: 13
        doc: Set default priority value for ISO Channel subsequent Tx/Rx attempt
        name: BLEM9
        offset: '7:4'
        sw_access: rw
      - defaultVal: 12
        doc: Set default priority value for ISO Channel first Tx/Rx attempt
        name: BLEM8
        offset: '3:0'
        sw_access: rw
      name: BB_BLE_BLEMPRIO1
      offset: 352
      type: reg
    - doc: Priority control register 2
      field:
      - defaultVal: 3
        doc: Set priority value for extended initiating on secondary advertising channels
        name: BLEMDEFAULT
        offset: '31:28'
        sw_access: rw
      - defaultVal: 2
        doc: Set priority value for connection establishment BLE message on secondary
          advertising channels
        name: BLEM18
        offset: '11:8'
        sw_access: rw
      - defaultVal: 7
        doc: Set default priority value for ISO Channel subsequent Tx/Rx attempt
        name: BLEM17
        offset: '7:4'
        sw_access: rw
      - defaultVal: 7
        doc: Set default priority value for ISO Channel first Tx/Rx attempt
        name: BLEM16
        offset: '3:0'
        sw_access: rw
      name: BB_BLE_BLEMPRIO2
      offset: 356
      type: reg
    - doc: Control of the Resolving Address List engine
      field:
      - defaultVal: 0
        doc: Number of devices in RAL Structure
        name: RALNBDEV
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Start address pointer of the RAL structure
        name: RALBASEPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_RALCNTL
      offset: 368
      type: reg
    - doc: Current pointer of the RAL structure
      field:
      - defaultVal: 0
        doc: Current pointer of the RAL structure
        name: RALCURRENTPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_RALCURRENTPTR
      offset: 372
      type: reg
    - doc: Register used by the local Resolving Address List engine
      field:
      - defaultVal: 0
        doc: Writing a 1 initializes of local RPA random number generation LFSR
        name: LRND_INIT
        offset: 31
        sw_access: wo
      - defaultVal: 4132623
        doc: Initialization value for local RPA random generation when LRDN_INIT is
          set to 1, else reports the current Local RPA random number LFSR value
        name: LRND_VAL
        offset: '21:0'
        sw_access: rw
      name: BB_BLE_RAL_LOCAL_RND
      offset: 376
      type: reg
    - doc: Register used by the peer Resolving Address List engine
      field:
      - defaultVal: 0
        doc: Writing a 1 initializes of peer RPA random number generation LFSR
        name: PRND_INIT
        offset: 31
        sw_access: wo
      - defaultVal: 3207408
        doc: Initialization value for peer RPA random generation when LRDN_INIT is
          set to 1, else reports the current Local RPA random number LFSR value
        name: PRND_VAL
        offset: '21:0'
        sw_access: rw
      name: BB_BLE_RAL_PEER_RND
      offset: 380
      type: reg
    - doc: AoA/AOD control register 0 (1us)
      field:
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          1M PHY, with 1us sampling interval
        name: RXSAMPSTINST0_1US
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx switch start instant for LE 1M PHY,
          with 1us switching interval
        name: RXSWSTINST0_1US
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Tx switch start instant for LE 1M PHY,
          with 1us switching interval
        name: TXSWSTINST0_1US
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_DFCNTL0_1US
      offset: 384
      type: reg
    - doc: AoA/AOD control register 0 (2us)
      field:
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          1M PHY, with 2us sampling interval
        name: RXSAMPSTINST0_2US
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx switch start instant for LE 1M PHY,
          with 2us switching interval
        name: RXSWSTINST0_2US
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Tx switch start instant for LE 1M PHY,
          with 2us switching interval
        name: TXSWSTINST0_2US
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_DFCNTL0_2US
      offset: 388
      type: reg
    - doc: AoA/AOD control register 1 (1us)
      field:
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          2M PHY, with 1us sampling interval
        name: RXSAMPSTINST1_1US
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx switch start instant for LE 2M PHY,
          with 1us switching interval
        name: RXSWSTINST1_1US
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Tx switch start instant for LE 2M PHY,
          with 1us switching interval
        name: TXSWSTINST1_1US
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_DFCNTL1_1US
      offset: 392
      type: reg
    - doc: AoA/AOD control register 1 (2us)
      field:
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          2M PHY, with 2us sampling interval
        name: RXSAMPSTINST1_2US
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Rx switch start instant for LE 2M PHY,
          with 2us switching interval
        name: RXSWSTINST1_2US
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Adjustement delay in half us of Tx switch start instant for LE 2M PHY,
          with 2us switching interval
        name: TXSWSTINST1_2US
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_DFCNTL1_2US
      offset: 396
      type: reg
    - doc: Rx CTE descriptor current pointer
      field:
      - defaultVal: 0
        doc: Rx CTE descriptor current pointer
        name: DFCURRENTPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_DFCURRENTPTR
      offset: 400
      type: reg
    - doc: AoA/AOD interface control register
      field:
      - defaultVal: 0
        doc: Defines the antenna switch qualifier behavior
        name: ANTSWITCH_BEH
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Define the I&Q sampling request behavior
        name: SAMPREQ_BEH
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Define the I&Q sample qualifier behavior
        name: SAMPVALID_BEH
        offset: '5:4'
        sw_access: rw
      - defaultVal: 3
        doc: Define the I&Q sample interface width
        name: IF_WIDTH
        offset: '3:2'
        sw_access: rw
      - defaultVal: 0
        doc: Define whether symbol is sent MSB or LSB first
        name: MSB_LSB_ORDER
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Define whether I sample or Q sample is sent first
        name: SYMBOL_ORDER
        offset: 0
        sw_access: rw
      name: BB_BLE_DFIFCNTL
      offset: 408
      type: reg
    - doc: Frequency selection control register
      field:
      - defaultVal: 0
        doc: Determine the number of iteration to be performed by the frequency selection
          block
        name: INT_NBLOOPS
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Channel selection algorithm
        name: INT_FREQSEL_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Request the RW-BLE core to start the hopping sequence calculation
        name: INT_FREQSEL_START
        offset: 0
        sw_access: wo
      name: BB_BLE_FREQSELCNTL
      offset: 416
      type: reg
    - doc: Frequency selection pointer register
      field:
      - defaultVal: 0
        doc: Determine the location of the resulting channel index of the processed
          hopping sequence
        name: INT_FREQSELPTR
        offset: '13:0'
        sw_access: rw
      name: BB_BLE_FREQSELPTR
      offset: 420
      type: reg
    - doc: Frequency selection CS1 register
      field:
      - defaultVal: 0
        doc: Determine the starting index to be used during the channel selection
          algorithm 1 processing
        name: FREQSEL_LAST_CHIDX
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the hopping interval used during channel selection algorithm
          1 processing
        name: FREQSEL_HOPINT
        offset: '4:0'
        sw_access: rw
      name: BB_BLE_FREQSEL_CS1_SEED
      offset: 424
      type: reg
    - doc: Frequency selection CS2 register
      field:
      - defaultVal: 0
        doc: Determine the channel identifier to be used during the channel selection
          algorithm 2 processing
        name: CHANNEL_IDENTIFIER
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Determine the event counter to bel used during the channel selection
          algorithm 2 processing
        name: FREQSEL_EVTCNT
        offset: '15:0'
        sw_access: rw
      name: BB_BLE_FREQSEL_CS2_SEED
      offset: 428
      type: reg
    - doc: Frequency selection LLCHMAP0 register
      field:
      - defaultVal: 0
        doc: Logical link channel map lower word, defined as per the channel connection
          settings
        name: FREQSEL_LLCHMAP0
        offset: '31:0'
        sw_access: rw
      name: BB_BLE_FREQSEL_LLCHMAP0
      offset: 432
      type: reg
    - doc: Frequency selection LLCHMAP1 register
      field:
      - defaultVal: 0
        doc: Logical link channel map upper word, defined as per the channel connection
          settings
        name: FREQSEL_LLCHMAP1
        offset: '4:0'
        sw_access: rw
      name: BB_BLE_FREQSEL_LLCHMAP1
      offset: 436
      type: reg
    - doc: ISO Bluetooth timestamp counter control register
      field:
      - defaultVal: 0
        doc: Sample the ISO Bluetooth timestamp counter value in ISOCNTSAMP register
          field when written with 1
        name: ISOSAMP
        offset: 31
        sw_access: wo
      - defaultVal: 0
        doc: Update ISO Bluetooth timestamp counter counter using ISOCNTSAMP field
          when written with 1
        name: ISO_UPD
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Define whether ISO Bluetooth timestamp time follows PCA clock dragging
          operations
        name: ISO_CLKSHIFT_MODE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Define whether ISO Bluetooth timestamp time follows PCA immediate clock
          shift operations
        name: ISO_PHASE_SHIFT_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Determine whether ISOCNTCORR is an absolute correction or a signed "delta"
          increment correction
        name: ISOCORRMODE
        offset: 0
        sw_access: rw
      name: BB_BLE_ISOCNTCNTL
      offset: 448
      type: reg
    - doc: ISO Bluetooth timestamp counter sampling register
      field:
      - defaultVal: 0
        doc: Value of the ISO Bluetooth timestamp (in us) 32-bit counter
        name: ISOCNTSAMP
        offset: '31:0'
        sw_access: rw
      name: BB_BLE_ISOCNTSAMP
      offset: 452
      type: reg
    - doc: ISO Bluetooth timestamp counter correction register
      field:
      - defaultVal: 0
        doc: ISO Bluetooth time stamp (in us) 32-bit counter correction value when
          exiting from deep sleep mode
        name: ISOCNTCORR
        offset: '31:0'
        sw_access: rw
      name: BB_BLE_ISOCNTCORR
      offset: 456
      type: reg
    - doc: ISO Bluetooth timestamp correction register
      field:
      - defaultVal: 0
        doc: ISO Bluetooth time stamp (half us) 1-bit correction value when exiting
          from deep sleep mode
        name: ISOCNTCORR_HUS
        offset: 0
        sw_access: rw
      name: BB_BLE_ISOCNTCORR_HUS
      offset: 460
      type: reg
    - doc: ISO Bluetooth timestamp interrupt control register
      field:
      - defaultVal: 0
        doc: ISO interrupt mask
        name: ISOINTMSK
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_ISOINTCNTL
      offset: 464
      type: reg
    - doc: ISO Bluetooth timestamp interrupt status register
      field:
      - defaultVal: 0
        doc: ISO interrupt status
        name: ISOINTSTAT
        offset: '7:0'
        sw_access: ro
      name: BB_BLE_ISOINTSTAT
      offset: 468
      type: reg
    - doc: ISO Bluetooth timestamp interrupt acknowledgement register
      field:
      - defaultVal: 0
        doc: ISO interrupt acknowledgement
        name: ISOINTACK
        offset: '7:0'
        sw_access: wo
      name: BB_BLE_ISOINTACK
      offset: 472
      type: reg
    - doc: ISO Bluetooth timestamp GPIO control register
      field:
      - defaultVal: 0
        doc: ISO GPIO behavior
        name: ISOGPIOBEH
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: ISO interrupt acknowledgement
        name: ISOGPIOMSK
        offset: '7:0'
        sw_access: rw
      name: BB_BLE_ISOGPIOCNTL
      offset: 480
      type: reg
    - doc: ISO Bluetooth timestamp target values control register
      field:
      - defaultVal: 0
        doc: ISO Bluetooth timestamp timer target value
        name: ISOTIMERTGT
        offset: '31:0'
        sw_access: rw
      name: BB_BLE_ISOTIMERTGT%d
      offset: 496
      property:
      - name: count
        value: 8
      type: reg
    - type: define
      values:
      - doc: Reset the complete system at 0
        name: BLE_MASTER_SOFT_RST
        value: 1
      - doc: Reset the timing generator at 0
        name: BLE_MASTER_TGSOFT_RST
        value: 1
      - doc: Reset the complete register block at 0
        name: BLE_REG_SOFT_RST
        value: 1
      - doc: Reset the radio controller
        name: BLE_RADIOCNTL_SOFT_RST
        value: 1
      - doc: Genereate the ble_sw_irq if proper masking is set
        name: BLE_SWINT_REQ
        value: 1
      - doc: Abort the current RF testing
        name: BLE_RFTEST_ABORT
        value: 1
      - doc: Abort the current scan window
        name: BLE_ADVERT_ABORT
        value: 1
      - doc: Abort the current advertising event
        name: BLE_SCAN_ABORT
        value: 1
      - doc: Normal operation of CIE bit management
        name: BLE_CIE_DSB_0
        value: 0
      - doc: CIE bit automatic management disabled
        name: BLE_CIE_DSB_1
        value: 1
      - doc: Normal operation of NPI bit management
        name: BLE_NPI_DSB_0
        value: 0
      - doc: NPI bit automatic management disabled
        name: BLE_NPI_DSB_1
        value: 1
      - doc: Normal operation of MD bit management
        name: BLE_MD_DSB_0
        value: 0
      - doc: MD bit automatic management disabled
        name: BLE_MD_DSB_1
        value: 1
      - doc: Normal operation of sequence number
        name: BLE_SN_DSB_0
        value: 0
      - doc: Sequence number management disabled
        name: BLE_SN_DSB_1
        value: 1
      - doc: Normal operation of acknowledge
        name: BLE_NESN_DSB_0
        value: 0
      - doc: Acknowledge scheme disabled
        name: BLE_NESN_DSB_1
        value: 1
      - doc: Normal operation (encryption/decryption enabled)
        name: BLE_CRYPT_DSB_0
        value: 0
      - doc: Encryption/decryption disabled
        name: BLE_CRYPT_DSB_1
        value: 1
      - doc: Normal operation (LR pattern mapper/demapper enabled)
        name: BLE_LRPMAP_DSB_0
        value: 0
      - doc: LR Pattern mapper/demapper disabled
        name: BLE_LRPMAP_DSB_1
        value: 1
      - doc: Normal operation (LR FEC encoder/decoder enabled)
        name: BLE_LRFEC_DSB_0
        value: 0
      - doc: LR FEC encoder/decoder disabled
        name: BLE_LRFEC_DSB_1
        value: 1
      - doc: Normal operation (data scrambling enabled)
        name: BLE_WHIT_DSB_0
        value: 0
      - doc: Data scrambling disabled
        name: BLE_WHIT_DSB_1
        value: 1
      - doc: Normal operation (CRC removed from data stream)
        name: BLE_CRC_DSB_0
        value: 0
      - doc: CRC stripping disabled on Rx packets, CRC replaced by 0x000 in Tx
        name: BLE_CRC_DSB_1
        value: 1
      - doc: Normal operation (requency hopping remapping algorithm enabled)
        name: BLE_HOP_REMAP_DSB_0
        value: 0
      - doc: Frequency hopping remapping algorithm disabled
        name: BLE_HOP_REMAP_DSB_1
        value: 1
      - doc: RW-BLE core does not reports anonymous advertiser to RW-BLE software
        name: BLE_RX_CTE_ERROR_DETECTION_0
        value: 0
      - doc: RW-BLE core reports anonymous advertisers to RW-BLE software
        name: BLE_RX_CTE_ERROR_DETECTION_1
        value: 1
      - doc: RW-BLE core does not reports anonymous advertiser to RW-BLE software
        name: BLE_ANONYMOUS_ADVERT_FILT_EN_0
        value: 0
      - doc: RW-BLE core reports anonymous advertisers to RW-BLE software
        name: BLE_ANONYMOUS_ADVERT_FILT_EN_1
        value: 1
      - doc: RW-BLE core reports all errors to RW-BLE software
        name: BLE_ADVERTFILT_EN_0
        value: 0
      - doc: RW-BLE core reports only correctly received packet, without error to
          RW-BLE software
        name: BLE_ADVERTFILT_EN_1
        value: 1
      - doc: Disable RW-BLE core exchange table pre-fetch mechanism
        name: BLE_RWBLE_EN_0
        value: 0
      - doc: Enable RW-BLE core exchange table pre-fetch mechanism
        name: BLE_RWBLE_EN_1
        value: 1
      - doc: Default Rx half window size in us for uncoded PHY, and in multiple of
          2us for coded PHY
        name: BLE_RXWINSZDEF_0
        value: 0
      - doc: BLE v5.3 Milan release
        name: BLE_TYP_B
        value: 11
      - doc: RW-BLE core version - major release number
        name: BLE_REL_00
        value: 0
      - doc: RW-BLE core upgrade - upgrade number
        name: BLE_UPG_12
        value: 18
      - doc: RW-BLE core build - build number
        name: BLE_BUILD_0
        value: 0
      - doc: RW-BLE core is used as a standalone BLE device
        name: BLE_DMMODE_0
        value: 0
      - doc: RW-BLE core is used in a dual mode device
        name: BLE_DMMODE_1
        value: 1
      - doc: Direction finding features are not present
        name: BLE_DF_CT_0
        value: 0
      - doc: Direction finding features are present
        name: BLE_DF_CT_1
        value: 1
      - doc: WLAN coexistence mechanism not present
        name: BLE_COEX_0
        value: 0
      - doc: WLAN coexistence mechanism present
        name: BLE_COEX_1
        value: 1
      - doc: Correlator logic is not present
        name: BLE_CORRELATOR_0
        value: 0
      - doc: Correlator logic is present
        name: BLE_CORRELATOR_1
        value: 1
      - doc: Long range receive bit-stream logic is not present
        name: BLE_USERXLR_0
        value: 0
      - doc: Long range receive bit-stream logic is present
        name: BLE_USERXLR_1
        value: 1
      - doc: Long range transmit bit-stream logic is not present
        name: BLE_USETXLR_0
        value: 0
      - doc: Long range transmit bit-stream logic is present
        name: BLE_USETXLR_1
        value: 1
      - doc: Isochronous channel feature not supported
        name: BLE_USEISO_0
        value: 0
      - doc: Isochronous channel feature supported
        name: BLE_USEISO_1
        value: 1
      - doc: Ripple and Thesis RF
        name: BLE_RFIF_RIPPLE
        value: 1
      - doc: External radio controller support
        name: BLE_RFIF_EXT
        value: 2
      - doc: Calypso radio
        name: BLE_RFIF_CALYPSO
        value: 4
      - doc: BTIPT radio
        name: BLE_RFIF_BTIPT
        value: 16
      - doc: IcyTRX dual mode radio
        name: BLE_RFIF_ICYTRXDM
        value: 64
      - doc: Diagnostic port not instantiated
        name: BLE_USEDBG_0
        value: 0
      - doc: Diagnostic port instantiated
        name: BLE_USEDBG_1
        value: 1
      - doc: AES deciphering not present
        name: BLE_DECIPHER_0
        value: 0
      - doc: AES deciphering present
        name: BLE_DECIPHER_1
        value: 1
      - doc: Default value is 16 MHz
        name: BLE_CLK_SEL_8
        value: 16
      - doc: Interrupts are edge level generated, i.e. pulse
        name: BLE_INTMODE_0
        value: 0
      - doc: Interrupts are trigger level generated, i.e. stays active at 1 till acknowledgement
        name: BLE_INTMODE_1
        value: 1
      - doc: 'Processor bus type: AHB bus'
        name: BLE_BUSTYPE_0
        value: 0
      - doc: 'Processor bus type: XBAR bus'
        name: BLE_BUSTYPE_1
        value: 1
      - doc: EM size is 48kB
        name: BLE_ADD_WIDTH_16
        value: 16
      - doc: Error interrupt not generated
        name: BLE_ERRORINTMSK_0
        value: 0
      - doc: Error interrupt generated
        name: BLE_ERRORINTMSK_1
        value: 1
      - doc: Frequency selection interrupt not generated
        name: BLE_HOPINTMSK_0
        value: 0
      - doc: Frequency selection interrupt generated
        name: BLE_HOPINTMSK_1
        value: 1
      - doc: Isochronous channel Rx interrupt not generated
        name: BLE_ISORXINTMSK_0
        value: 0
      - doc: Isochronous channel Rx interrupt generated
        name: BLE_ISORXINTMSK_1
        value: 1
      - doc: Isochronous channel Tx interrupt not generated
        name: BLE_ISOTXINTMSK_0
        value: 0
      - doc: Isochronous channel Tx interrupt generated
        name: BLE_ISOTXINTMSK_1
        value: 1
      - doc: Rx interrupt not generated
        name: BLE_RXINTMSK_0
        value: 0
      - doc: Rx interrupt generated
        name: BLE_RXINTMSK_1
        value: 1
      - doc: Tx interrupt not generated
        name: BLE_TXINTMSK_0
        value: 0
      - doc: Tx interrupt generated
        name: BLE_TXINTMSK_1
        value: 1
      - doc: Skipped event interrupt not generated
        name: BLE_SKIPEVTINTMSK_0
        value: 0
      - doc: Skipped event interrupt generated
        name: BLE_SKIPEVTINTMSK1
        value: 1
      - doc: End of event interrupt not generated
        name: BLE_ENDEVTINTMSK_0
        value: 0
      - doc: End of event interrupt generated
        name: BLE_ENDEVTINTMSK_1
        value: 1
      - doc: Start of event interrupt not generated
        name: BLE_STARTEVTINTMSK_0
        value: 0
      - doc: Start of event interrupt generated
        name: BLE_STARTEVTINTMSK_1
        value: 1
      - doc: No error interrupt
        name: BLE_ERRORINTSTAT_0
        value: 0
      - doc: Error interrupt is pending
        name: BLE_ERRORINTSTAT_1
        value: 1
      - doc: No frequency selection interrupt
        name: BLE_HOPINTSTAT_0
        value: 0
      - doc: Frequency selection interrupt is pending
        name: BLE_HOPINTSTAT_1
        value: 1
      - doc: Acknowledge error interrupt
        name: BLE_ERRORINTACK
        value: 1
      - doc: Acknowledge frequency selection interrupt
        name: BLE_HOPINTACK
        value: 1
      - doc: Exchange table entry index of the reported skipped event (valid when
          SKIPACTINTSTAT is set)
        name: BLE_SKIP_ET_IDX_0
        value: 0
      - doc: Exchange table entry index of the reported current event (valid for any
          set reported interrupt except SKIPACTINTSTAT)
        name: BLE_CURRENT_ET_IDX_0
        value: 0
      - doc: Forced to 1 in BLE
        name: BLE_ACTFLAG_0
        value: 0
      - doc: Forced to 1 in BLE
        name: BLE_ACTFLAG_1
        value: 1
      - doc: No isochronous channel Rx interrupt
        name: BLE_ISORXINTSTAT_0
        value: 0
      - doc: Isochronous channel Rx interrupt is pending
        name: BLE_ISORXINTSTAT_1
        value: 1
      - doc: No isochronous channel Tx interrupt
        name: BLE_ISOTXINTSTAT_0
        value: 0
      - doc: Isochronous channel Tx interrupt is pending
        name: BLE_ISOTXINTSTAT_1
        value: 1
      - doc: No Rx interrupt
        name: BLE_RXINTSTAT_0
        value: 0
      - doc: Rx interrupt is pending
        name: BLE_RXINTSTAT_1
        value: 1
      - doc: No Tx interrupt
        name: BLE_TXINTSTAT_0
        value: 0
      - doc: Tx interrupt is pending
        name: BLE_TXINTSTAT_1
        value: 1
      - doc: No skipped event interrupt
        name: BLE_SKIPACTINTSTAT_0
        value: 0
      - doc: Skipped event interrupt is pending
        name: BLE_SKIPACTINTSTAT_1
        value: 1
      - doc: No end of event interrupt
        name: BLE_ENDACTINTSTAT_0
        value: 0
      - doc: End of event interrupt is pending
        name: BLE_ENDACTINTSTAT_1
        value: 1
      - doc: No start of event interrupt
        name: BLE_STARTACTINTSTAT_0
        value: 0
      - doc: Start of event interrupt is pending
        name: BLE_STARTACTINTSTAT_1
        value: 1
      - doc: Rx descriptor pointer that determines the starting point of the receive
          buffer chained list
        name: BLE_CURRENTRXDESCPTR_0
        value: 0
      - doc: Disable diagnostic port 3 output (all outputs are set to 0x0)
        name: BLE_DIAG3_EN_0
        value: 0
      - doc: Enable diagnostic port 3 output
        name: BLE_DIAG3_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 3
        name: BLE_DIAG3_0
        value: 0
      - doc: Disable diagnostic port 2 output (all outputs are set to 0x0)
        name: BLE_DIAG2_EN_0
        value: 0
      - doc: Enable diagnostic port 2 output
        name: BLE_DIAG2_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 2
        name: BLE_DIAG2_0
        value: 0
      - doc: Disable diagnostic port 1 output (all outputs are set to 0x0)
        name: BLE_DIAG1_EN_0
        value: 0
      - doc: Enable diagnostic port 1 output
        name: BLE_DIAG1_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 1
        name: BLE_DIAG1_0
        value: 0
      - doc: Disable diagnostic port 0 output (all outputs are set to 0x0)
        name: BLE_DIAG0_EN_0
        value: 0
      - doc: Enable diagnostic port 0 output
        name: BLE_DIAG0_EN_1
        value: 1
      - doc: Selection of the outputs that must be driven to the diagnostic port 0
        name: BLE_DIAG0_0
        value: 0
      - doc: Directly connected to ble_dbg3 output (debug use only)
        name: BLE_DIAG3STAT_0
        value: 0
      - doc: Directly connected to ble_dbg2 output (debug use only)
        name: BLE_DIAG2STAT_0
        value: 0
      - doc: Directly connected to ble_dbg1 output (debug use only)
        name: BLE_DIAG1STAT_0
        value: 0
      - doc: Directly connected to ble_dbg0 output (debug use only)
        name: BLE_DIAG0STAT_0
        value: 0
      - doc: Upper limit for the register zone indicated by the reg_inzone flag
        name: BLE_REG_ADDMAX_0
        value: 0
      - doc: Upper limit for the exchange memory zone indicated by the em_inzone flag
        name: BLE_EM_ADDMAX_0
        value: 0
      - doc: Lower limit for the register zone indicated by the reg_inzone flag
        name: BLE_REG_ADDMIN_0
        value: 0
      - doc: Lower limit for the exchange memory zone indicated by the em_inzone flag
        name: BLE_EM_ADDMIN_0
        value: 0
      - doc: No error
        name: BLE_DFCNTL_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_DFCNTL_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BLE_FIFOINTOVF_0
        value: 0
      - doc: Error occurred
        name: BLE_FIFOINTOVF_1
        value: 1
      - doc: No error
        name: BLE_PHY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_PHY_ERROR_1
        value: 1
      - doc: No error
        name: BLE_TXAEHEADER_PTR_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_TXAEHEADER_PTR_ERROR_1
        value: 1
      - doc: No error
        name: BLE_TMAFS_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_TMAFS_ERROR_1
        value: 1
      - doc: No error
        name: BLE_RAL_UNDERRUN_0
        value: 0
      - doc: Error occurred
        name: BLE_RAL_UNDERRUN_1
        value: 1
      - doc: No error
        name: BLE_RAL_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_RAL_ERROR_1
        value: 1
      - doc: No error
        name: BLE_RXDATA_PTR_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_RXDATA_PTR_ERROR_1
        value: 1
      - doc: No error
        name: BLE_TXDATA_PTR_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_TXDATA_PTR_ERROR_1
        value: 1
      - doc: No error
        name: BLE_RXDESC_EMPTY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_RXDESC_EMPTY_ERROR_1
        value: 1
      - doc: No error
        name: BLE_TXDESC_EMPTY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_TXDESC_EMPTY_ERROR_1
        value: 1
      - doc: No error
        name: BLE_CSFORMAT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_CSFORMAT_ERROR_1
        value: 1
      - doc: No error
        name: BLE_LLCHMAP_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_LLCHMAP_ERROR_1
        value: 1
      - doc: No error
        name: BLE_ADV_UNDERRUN_0
        value: 0
      - doc: Error occurred
        name: BLE_ADV_UNDERRUN_1
        value: 1
      - doc: No error
        name: BLE_IFS_UNDERRUN_0
        value: 0
      - doc: Error occurred
        name: BLE_IFS_UNDERRUN_1
        value: 1
      - doc: No error
        name: BLE_LIST_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_LIST_ERROR_1
        value: 1
      - doc: No error
        name: BLE_EVT_CNTL_APFM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_EVT_CNTL_APFM_ERROR_1
        value: 1
      - doc: No error
        name: BLE_ACT_SCHDL_APFM_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_ACT_SCHDL_APFM_ERROR_1
        value: 1
      - doc: No error
        name: BLE_ACT_SCHDL_ENTRY_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_ACT_SCHDL_ENTRY_ERROR_1
        value: 1
      - doc: No error
        name: BLE_RADIO_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_RADIO_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BLE_PKTCNTL_EMACC_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_PKTCNTL_EMACC_ERROR_1
        value: 1
      - doc: No error
        name: BLE_RXCRYPT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_RXCRYPT_ERROR_1
        value: 1
      - doc: No error
        name: BLE_TXCRYPT_ERROR_0
        value: 0
      - doc: Error occurred
        name: BLE_TXCRYPT_ERROR_1
        value: 1
      - doc: Software profiling register (used by RW-BLE software for profiling purpose)
        name: BLE_SWPROF_0
        value: 0
      - doc: Bit 0 controls 125kbps LR packet part using synchro tracking and Bit
          1 controls 500kbps LR packet part using synchro tracking
        name: BLE_LRSYNCCOMPMODE_3
        value: 3
      - doc: Long-range CI bit[1] and TERM1 bypass mode/Allow to receive only CI bit
          0 and then wait for Rx payload directly
        name: BLE_RXCITERMBYPASS_0
        value: 0
      - doc: Long-range CI bit[1] and TERM1 bypass mode/Allow to receive only CI bit
          0 and then wait for Rx payload directly
        name: BLE_RXCITERMBYPASS_1
        value: 1
      - doc: Indicates long range Viterbi flush instant (this value corresponds to
          the Viterbi trace back depth used in the selected design, hence corresponding
          to the number of remaining samples flush out just before the end of the
          packet)
        name: BLE_LRVTBFLUSH_8
        value: 8
      - doc: Bit 0 indicates 2Mbps support when set. Bit 1 indicates Coded HPY support
          when set
        name: BLE_PHYMSK_0
        value: 0
      - doc: Number of errors allowed during long range Rx stream detection (when
          performed internally)
        name: BLE_LRSYNCERR_0
        value: 0
      - doc: Has to be set to 0x0 for normal operations
        name: BLE_SYNCERR_0
        value: 0
      - doc: Frequency table pointer
        name: BLE_FREQTABLE_PTR_64
        value: 64
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x3 (i.e 500kbps
          long range)
        name: BLE_RXRATE3CFG_3
        value: 3
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x2 (i.e 125kbps
          long range)
        name: BLE_RXRATE3CFG_2
        value: 2
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x1 (i.e 2Mbps)
        name: BLE_RXRATE3CFG_1
        value: 1
      - doc: Rate out programmable value in Rx when CS-RXRATE is set to 0x0 (i.e 1Mbps)
        name: BLE_RXRATE3CFG_0
        value: 0
      - doc: Delay to read RSSI after an RSSI read request
        name: BLE_GETRSSIDELAY_4
        value: 4
      - doc: Use radio_in[16] (i.e sync_p)
        name: BLE_RXSYNC_ROUTING_0
        value: 0
      - doc: Use first radio_in[3] edge (Rx Valid)
        name: BLE_RXSYNC_ROUTING_1
        value: 1
      - doc: Rx data aligned on radio_in[3] rising edges
        name: BLE_RXVALID_BEH_0
        value: 0
      - doc: Rx data aligned on radio_in[3] falling edges
        name: BLE_RXVALID_BEH_1
        value: 1
      - doc: Rx data aligned on radio_in[3] edges (toggle mode)
        name: BLE_RXVALID_BEH_2
        value: 2
      - doc: NA
        name: BLE_RXVALID_BEH_3
        value: 3
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x3 (i.e
          500kbps Long range)
        name: BLE_TXRATE3CFG_3
        value: 3
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x2 (i.e
          125kbps Long range)
        name: BLE_TXRATE3CFG_2
        value: 2
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x1 (i.e
          2Mbps)
        name: BLE_TXRATE3CFG_1
        value: 1
      - doc: Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x0 (i.e
          1Mbps)
        name: BLE_TXRATE3CFG_0
        value: 0
      - doc: Tx data aligned on radio_out[3] rising edges
        name: BLE_TXVALID_BEH_0
        value: 0
      - doc: Tx data aligned on radio_out[3] falling edges
        name: BLE_TXVALID_BEH_1
        value: 1
      - doc: Tx data aligned on radio_out[3] edges (toggle mode)
        name: BLE_TXVALID_BEH_2
        value: 2
      - doc: NA
        name: BLE_TXVALID_BEH_3
        value: 3
      - doc: Access address detection pulse/level position for uncoded PHY at 1Mbps
        name: BLE_SYNC_POSITION0_0
        value: 0
      - doc: Radio Rx power up (in us) for uncoded PHY at 1Mbps
        name: BLE_RXPWRUP0_0
        value: 0
      - doc: Radio Tx power down (in us) for uncoded PHY at 1Mbps
        name: BLE_TXPWRDN0_0
        value: 0
      - doc: Radio Tx power up (in us) for uncoded PHY at 1Mbps
        name: BLE_TXPWRUP0_0
        value: 0
      - doc: Access address detection pulse/level position for uncoded PHY at 2Mbps
        name: BLE_SYNC_POSITION1_0
        value: 0
      - doc: Radio Rx power up (in us) for uncoded PHY at 2Mbps
        name: BLE_RXPWRUP1_0
        value: 0
      - doc: Radio Tx power down (in us) for uncoded PHY at 2Mbps
        name: BLE_TXPWRDN1_0
        value: 0
      - doc: Radio Tx power up (in us) for uncoded PHY at 2Mbps
        name: BLE_TXPWRUP1_0
        value: 0
      - doc: Access address detection pulse/level position for coded PHY at 125kbps
        name: BLE_SYNC_POSITION2_0
        value: 0
      - doc: Radio Rx power up (in us) for coded PHY at 125kbps
        name: BLE_RXPWRUP2_0
        value: 0
      - doc: Radio Tx power down (in us) for coded PHY at 125kbps
        name: BLE_TXPWRDN2_0
        value: 0
      - doc: Radio Tx power up (in us) for coded PHY at 125kbps
        name: BLE_TXPWRUP2_0
        value: 0
      - doc: Radio Tx power down (in us) for coded PHY at 500kbps
        name: BLE_TXPWRDN3_0
        value: 0
      - doc: Radio Tx power up for (in us) PHY at 500kbps
        name: BLE_TXPWRUP3_0
        value: 0
      - doc: RF Rx test mode delay adjustment for uncoded PHY at 1Mbps
        name: BLE_RFRXTMDA0_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: BLE_RXPATHDLY0_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 1Mbps
        name: BLE_TXPATHDLY0_0
        value: 0
      - doc: RF Rx test mode delay adjustment for uncoded PHY at 2Mbps
        name: BLE_RFRXTMDA1_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 2Mbps
        name: BLE_RXPATHDLY1_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 2Mbps
        name: BLE_TXPATHDLY1_0
        value: 0
      - doc: Rx path delay (in us) for coded PHY at 125kbps
        name: BLE_RXFLUSHPATHDLY2_0
        value: 0
      - doc: RF Rx test mode delay adjustment for uncoded PHY at 125kbps
        name: BLE_RFRXTMDA2_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 125kbps
        name: BLE_RXPATHDLY2_0
        value: 0
      - doc: Rx path delay (in us) for uncoded PHY at 125kbps
        name: BLE_TXPATHDLY2_0
        value: 0
      - doc: Rx path delay (in us) for coded PHY at 500kbps
        name: BLE_RXFLUSHPATHDLY3_0
        value: 0
      - doc: RF Rx test mode delay adjustment for coded PHY at 500kbps
        name: BLE_RFRXTMDA3_0
        value: 0
      - doc: Rx path delay (in us) for coded PHY at 500kbps
        name: BLE_TXPATHDLY3_0
        value: 0
      - doc: Pointer to the TxOFF sequence address section
        name: BLE_TXOFFPTR_0
        value: 0
      - doc: Pointer to the TxON sequence address section
        name: BLE_TXONPTR_0
        value: 0
      - doc: Pointer to the RxOFF sequence address section
        name: BLE_RXOFFPTR_0
        value: 0
      - doc: Pointer to the RxON sequence address section
        name: BLE_RXONPTR_0
        value: 0
      - doc: Pointer to the received length write sequence address section
        name: BLE_RXLENGTHPTR_0
        value: 0
      - doc: Pointer to the RSSI read sequence address section
        name: BLE_RSSIPTR_0
        value: 0
      - doc: Pointer to the CTE Sampling indication sequence address section
        name: BLE_CTESAMPPTR_0
        value: 0
      - doc: Pointer to the received packet type indication sequence address section
        name: BLE_RXPKTTYPPTR_0
        value: 0
      - doc: Normal mode of operation
        name: BLE_INFINITERX_0
        value: 0
      - doc: Infinite Rx window
        name: BLE_INFINITERX_1
        value: 1
      - doc: Rx packet count disabled
        name: BLE_RXPKTCNTEN_0
        value: 0
      - doc: Counts number of correctly received packets (no error)
        name: BLE_PERCOUNT_MODE_0
        value: 0
      - doc: Counts number of access address error detection only
        name: BLE_PERCOUNT_MODE_1
        value: 1
      - doc: Counts number of CRC error detection only (or any error leading to CRC
          error, such as length error or Rx time error)
        name: BLE_PERCOUNT_MODE_2
        value: 2
      - doc: Count reception error detected
        name: BLE_PERCOUNT_MODE_3
        value: 3
      - doc: Normal mode of operation
        name: BLE_INFINITETX_0
        value: 0
      - doc: Infinite Tx packet/Normal start of a packet but endless payload
        name: BLE_INFINITETX_1
        value: 1
      - doc: 'Normal mode of operation: TxDESC-TXADVLEN controls the Tx packet payload
          size'
        name: BLE_TXLENGTHSRC_0
        value: 0
      - doc: Use RFTESTCTRL-TXLENGTH packet length (can support up to 512 bytes transmit)
        name: BLE_TXLENGTHSRC_1
        value: 1
      - doc: Tx packet payload are PRBS9 type
        name: BLE_PRBSTYPE_0
        value: 0
      - doc: Tx packet payload are PRBS15 type
        name: BLE_PRBSTYPE_1
        value: 1
      - doc: Tx packet payload source is the control structure
        name: BLE_TXPLDSRC_0
        value: 0
      - doc: Tx packet payload are PRBS generator
        name: BLE_TXPLDSRC_1
        value: 1
      - doc: Tx packet count disabled
        name: BLE_TXPKTCNTEN_0
        value: 0
      - doc: Tx packet count enabled, and reported in CS-TXCCMPKTCNT and RFTESTTXSTAT-TXPKTCNT
          on RF abort command
        name: BLE_TXPKTCNTEN_1
        value: 1
      - doc: Tx packet length in number of byte
        name: BLE_TXLENGTH_0
        value: 0
      - doc: Reports number of transmitted packet during test modes
        name: BLE_TXPKTCNT_0
        value: 0
      - doc: Reports number of correctly received packet during test modes
        name: BLE_RXPKTCNT_0
        value: 0
      - doc: Value of the CLKN counter when ble_start_int is generated
        name: BLE_STARTEVTCLKNTS_0
        value: 0
      - doc: Value of the fine counter when ble_start_int is generated
        name: BLE_STARTEVTFINECNTTS_0
        value: 0
      - doc: Value of the CLKN counter when ble_end_int is generated
        name: BLE_ENDEVTCLKNTS_0
        value: 0
      - doc: Value of the fine counter when ble_end_int is generated
        name: BLE_ENDEVTFINECNTTS_0
        value: 0
      - doc: Value of the CLKN counter when ble_skip_int is generated
        name: BLE_SKIPEVTCLKNTS_0
        value: 0
      - doc: Value of the fine counter when ble_skip_int is generated
        name: BLE_SKIPEVTFINECNTTS_0
        value: 0
      - doc: Extended advertising AuxPtr threshold value in Tx (granularity 16us)
        name: BLE_TX_AUXPTR_THR_0
        value: 0
      - doc: Extended advertising AuxPtr threshold value in Rx (granularity 16us)
        name: BLE_RX_AUXPTR_THR_0
        value: 0
      - doc: Advertising packet interval defines the time interval in between two
          ADV_xxx packet sent (value in us)
        name: BLE_ADVINT_0
        value: 0
      - doc: Active scan mode back-off counter initialization value
        name: BLE_BACKOFF_1
        value: 1
      - doc: Active scan mode upper limit counter value
        name: BLE_UPPERLIMIT_1
        value: 1
      - doc: Number of devices in the filter accept List
        name: BLE_WPALNBDEV_0
        value: 0
      - doc: Base address pointer of the filter accept list
        name: BLE_WPALBASEPTR_0
        value: 0
      - doc: Current pointer in use for the filter accept list
        name: BLE_WPALCURRENPTR_0
        value: 0
      - doc: RAL and list search engines timeout delay in us
        name: BLE_SEARCH_TIMEOUT_16
        value: 16
      - doc: mws_scan_frequency has no impact
        name: BLE_MWSSCANFREQMSK_0
        value: 0
      - doc: mws_scan_frequency can stop BLE Tx, no impact on BLE Rx
        name: BLE_MWSSCANFREQMSK_1
        value: 1
      - doc: mws_scan_frequency can stop BLE Rx, no impact on BLE Tx
        name: BLE_MWSSCANFREQMSK_2
        value: 2
      - doc: mws_scan_frequency can stop both BLE Tx and BLE Rx
        name: BLE_MWSSCANFREQMSK_3
        value: 3
      - doc: Rx indication excluding Rx power up delay (starts when correlator is
          enabled)
        name: BLE_WLCRXPRIOMODE_0
        value: 0
      - doc: Rx indication including Rx power up delay
        name: BLE_WLCRXPRIOMODE_1
        value: 1
      - doc: Rx high priority indicator
        name: BLE_WLCRXPRIOMODE_2
        value: 2
      - doc: NA
        name: BLE_WLCRXPRIOMODE_3
        value: 3
      - doc: Tx indication excluding Tx power up delay
        name: BLE_WLCTXPRIOMODE_0
        value: 0
      - doc: Tx indication including Tx power up delay
        name: BLE_WLCTXPRIOMODE_1
        value: 1
      - doc: Tx high priority indicator
        name: BLE_WLCTXPRIOMODE_2
        value: 2
      - doc: NA
        name: BLE_WLCTXPRIOMODE_3
        value: 3
      - doc: mws Tx frequency has no impact
        name: BLE_MWSTXFREQMSK_0
        value: 0
      - doc: mws Tx frequency can stop BLE Tx, no impact on BLE Rx
        name: BLE_MWSTXFREQMSK_1
        value: 1
      - doc: mws Tx frequency can stop BLE Rx, no impact on BLE Tx
        name: BLE_MWSTXFREQMSK_2
        value: 2
      - doc: mws Tx frequency can stop both BLE Tx and BLE Rx
        name: BLE_MWSTXFREQMSK_3
        value: 3
      - doc: mws Tx frequency has no impact
        name: BLE_MWSRXFREQMSK_0
        value: 0
      - doc: mws Tx frequency can stop BLE Tx, no impact on BLE Rx
        name: BLE_MWSRXFREQMSK_1
        value: 1
      - doc: mws Tx frequency can stop BLE Rx, no impact on BLE Tx
        name: BLE_MWSRXFREQMSK_2
        value: 2
      - doc: mws Tx frequency can stop both BLE Tx and BLE Rx
        name: BLE_MWSRXFREQMSK_3
        value: 3
      - doc: mws_tx has no impact
        name: BLE_MWSTXMSK_0
        value: 0
      - doc: mws_tx can stop BLE Tx, no impact on BLE Rx
        name: BLE_MWSTXMSK_1
        value: 1
      - doc: mws_tx can stop BLE Rx, no impact on BLE Tx
        name: BLE_MWSTXMSK_2
        value: 2
      - doc: mws_tx can stop both BLE Tx and BLE Rx
        name: BLE_MWSTXMSK_3
        value: 3
      - doc: mws_tx has no impact
        name: BLE_MWSRXMSK_0
        value: 0
      - doc: mws_tx can stop BLE Tx, no impact on BLE Rx
        name: BLE_MWSRXMSK_1
        value: 1
      - doc: mws_tx can stop BLE Rx, no impact on BLE Tx
        name: BLE_MWSRXMSK_2
        value: 2
      - doc: mws_tx can stop both BLE Tx and BLE Rx
        name: BLE_MWSRXMSK_3
        value: 3
      - doc: wlan_tx has no impact
        name: BLE_WLANTXMSK_0
        value: 0
      - doc: wlan_tx can stop BLE Tx, no impact on BLE Rx
        name: BLE_WLANTXMSK_1
        value: 1
      - doc: wlan_tx can stop BLE Rx, no impact on BLE Tx
        name: BLE_WLANTXMSK_2
        value: 2
      - doc: wlan_tx can stop both BLE Tx and BLE Rx
        name: BLE_WLANTXMSK_3
        value: 3
      - doc: wlan_rx has no impact
        name: BLE_WLANRXMSK_0
        value: 0
      - doc: wlan_rx can stop BLE Tx, no impact on BLE Rx
        name: BLE_WLANRXMSK_1
        value: 1
      - doc: wlan_rx can stop BLE Rx, no impact on BLE Tx
        name: BLE_WLANRXMSK_2
        value: 2
      - doc: wlan_rx can stop both BLE Tx and BLE Rx
        name: BLE_WLANRXMSK_3
        value: 3
      - doc: MWS WCI nterface disabled
        name: BLE_MWSWCI_EN_0
        value: 0
      - doc: MWS WCI interface enabled
        name: BLE_MWSWCI_EN_1
        value: 1
      - doc: MWS coexistence interface disabled
        name: BLE_MWSCOEX_EN_0
        value: 0
      - doc: MWS coexistence interface enabled
        name: BLE_MWSCOEX_EN_1
        value: 1
      - doc: ble_sync pulse not generated
        name: BLE_SYNCGEN_EN_0
        value: 0
      - doc: ble_sync pulse generated
        name: BLE_SYNCGEN_EN_1
        value: 1
      - doc: Coexistence interface disabled
        name: BLE_WLANCOEX_EN_0
        value: 0
      - doc: Coexistence interface enabled
        name: BLE_WLANCOEX_EN_1
        value: 1
      - doc: If ble_pti[3:0] output value is greater than WLCPRXTHR, then Rx BLE priority
          is considered as high, and must be provided to the WLAN coexistence interface
        name: BLE_WLCPRXTHR_0
        value: 0
      - doc: If ble_pti[3:0] output value is greater than WLCPTXTHR, then Tx BLE priority
          is considered as high, and must be provided to the WLAN coexistence interface
        name: BLE_WLCPTXTHR_0
        value: 0
      - doc: Note that if WLCPDURATION = 0x00, then Tx/Rx priority levels are maintained
          till Tx/Rx EN are de-asserted
        name: BLE_WLCPDURATION_0
        value: 0
      - doc: Determine the delay (in us) in Tx/Rx enables rises the time BLE Tx/Rx
          priority has to be provided  (applies on ble_tx and ble_rx if WLCTXPRIOMODE
          equals "10")
        name: BLE_WLCPDELAY_0
        value: 0
      - doc: Time (in us) by which is anticipated bt_rx to be provided before effective
          Radio receipt operation
        name: BLE_RX_ANT_DELAY_0
        value: 0
      - doc: Time (in us) by which is anticipated bt_tx to be provided before effective
          Radio transmit operation
        name: BLE_TX_ANT_DELAY_0
        value: 0
      - doc: Set priority value for passive scanning
        name: BLE_BLEM7_3
        value: 3
      - doc: Set priority value for non-connectable advertising
        name: BLE_BLEM6_4
        value: 4
      - doc: Set priority value for connectable advertising BLE message
        name: BLE_BLEM5_8
        value: 8
      - doc: Set priority value for active scanning BLE message
        name: BLE_BLEM4_9
        value: 9
      - doc: Set priority value for initiating (scanning) BLE message
        name: BLE_BLEM3_10
        value: 10
      - doc: Set priority value for data channel transmission BLE message
        name: BLE_BLEM2_13
        value: 13
      - doc: Set priority value for LLCP BLE message
        name: BLE_BLEM1_14
        value: 14
      - doc: Set priority value for initiating (connection request response) BLE message
        name: BLE_BLEM0_15
        value: 15
      - doc: Set priority value for passive extended passive scanning on secondary
          advertising channels
        name: BLE_BLEM15_3
        value: 3
      - doc: Set priority value for non-connectable extended advertising  on secondary
          advertising channels
        name: BLE_BLEM14_4
        value: 4
      - doc: Set priority value for connectable extended advertising on secondary
          advertising channels
        name: BLE_BLEM13_8
        value: 8
      - doc: Set priority value for extended active scanning  on secondary advertising
          channels
        name: BLE_BLEM12_9
        value: 9
      - doc: Set priority value for extended initiating on secondary advertising channels
        name: BLE_BLEM11_10
        value: 10
      - doc: Set priority value for connection establishment BLE message on secondary
          advertising channels
        name: BLE_BLEM10_15
        value: 15
      - doc: Set default priority value for ISO Channel subsequent Tx/Rx attempt
        name: BLE_BLEM9_13
        value: 13
      - doc: Set default priority value for ISO Channel first Tx/Rx attempt
        name: BLE_BLEM8_12
        value: 12
      - doc: Set priority value for extended initiating on secondary advertising channels
        name: BLE_BLEMDEFAULT_3
        value: 3
      - doc: Set priority value for connection establishment BLE message on secondary
          advertising channels
        name: BLE_BLEM18_2
        value: 2
      - doc: Set default priority value for ISO Channel subsequent Tx/Rx attempt
        name: BLE_BLEM17_7
        value: 7
      - doc: Set default priority value for ISO Channel first Tx/Rx attempt
        name: BLE_BLEM16_7
        value: 7
      - doc: Number of devices in RAL Structure
        name: BLE_RALNBDEV_0
        value: 0
      - doc: Start address pointer of the RAL structure
        name: BLE_RALBASEPTR_0
        value: 0
      - doc: Current pointer of the RAL structure
        name: BLE_RALCURRENTPTR_0
        value: 0
      - doc: Writing a 1 initializes of local RPA random number generation LFSR
        name: BLE_LRND_INIT
        value: 1
      - doc: Initialization value for local RPA random generation when LRDN_INIT is
          set to 1, else reports the current Local RPA random number LFSR value
        name: BLE_LRND_VAL_4132623
        value: 4132623
      - doc: Writing a 1 initializes of peer RPA random number generation LFSR
        name: BLE_PRND_INIT
        value: 1
      - doc: Initialization value for peer RPA random generation when LRDN_INIT is
          set to 1, else reports the current Local RPA random number LFSR value
        name: BLE_PRND_VAL_3207408
        value: 3207408
      - doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          1M PHY, with 1us sampling interval
        name: BLE_RXSAMPSTINST0_1US_0
        value: 0
      - doc: Adjustement delay in half us of Rx switch start instant for LE 1M PHY,
          with 1us switching interval
        name: BLE_RXSWSTINST0_1US_0
        value: 0
      - doc: Adjustement delay in half us of Tx switch start instant for LE 1M PHY,
          with 1us switching interval
        name: BLE_TXSWSTINST0_1US_0
        value: 0
      - doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          1M PHY, with 2us sampling interval
        name: BLE_RXSAMPSTINST0_2US_0
        value: 0
      - doc: Adjustement delay in half us of Rx switch start instant for LE 1M PHY,
          with 2us switching interval
        name: BLE_RXSWSTINST0_2US_0
        value: 0
      - doc: Adjustement delay in half us of Tx switch start instant for LE 1M PHY,
          with 2us switching interval
        name: BLE_TXSWSTINST0_2US_0
        value: 0
      - doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          2M PHY, with 1us sampling interval
        name: BLE_RXSAMPSTINST1_1US_0
        value: 0
      - doc: Adjustement delay in half us of Rx switch start instant for LE 2M PHY,
          with 1us switching interval
        name: BLE_RXSWSTINST1_1US_0
        value: 0
      - doc: Adjustement delay in half us of Tx switch start instant for LE 2M PHY,
          with 1us switching interval
        name: BLE_TXSWSTINST1_1US_0
        value: 0
      - doc: Adjustement delay in half us of Rx I&Q sampling start instant for LE
          2M PHY, with 2us sampling interval
        name: BLE_RXSAMPSTINST1_2US_0
        value: 0
      - doc: Adjustement delay in half us of Rx switch start instant for LE 2M PHY,
          with 2us switching interval
        name: BLE_RXSWSTINST1_2US_0
        value: 0
      - doc: Adjustement delay in half us of Tx switch start instant for LE 2M PHY,
          with 2us switching interval
        name: BLE_TXSWSTINST1_2US_0
        value: 0
      - doc: Rx CTE descriptor current pointer
        name: BLE_DFCURRENTPTR_0
        value: 0
      - doc: radio_out[28] is a pulse
        name: BLE_ANTSWITCH_BEH_0
        value: 0
      - doc: radio_out[28] is a toggle
        name: BLE_ANTSWITCH_BEH_1
        value: 1
      - doc: radio_out[29] is a pulse
        name: BLE_SAMPREQ_BEH_0
        value: 0
      - doc: radio_out[29] is a toggle
        name: BLE_SAMPREQ_BEH_1
        value: 1
      - doc: I&Q sample aligned on radio_in[33] rising edges
        name: BLE_SAMPVALID_BEH_0
        value: 0
      - doc: I&Q sample aligned on radio_in[33] falling edges
        name: BLE_SAMPVALID_BEH_1
        value: 1
      - doc: I&Q sample aligned on radio_in[33] edges (toggle mode)
        name: BLE_SAMPVALID_BEH_2
        value: 2
      - doc: NA
        name: BLE_SAMPVALID_BEH_3
        value: 3
      - doc: NA
        name: BLE_IF_WIDTH_0
        value: 0
      - doc: 4-bit interface
        name: BLE_IF_WIDTH_1
        value: 1
      - doc: 8-bit interface
        name: BLE_IF_WIDTH_2
        value: 2
      - doc: 16-bit interface
        name: BLE_IF_WIDTH_3
        value: 3
      - doc: MSB sent first
        name: BLE_MSB_LSB_ORDER_0
        value: 0
      - doc: LSB sent first
        name: BLE_MSB_LSB_ORDER_1
        value: 1
      - doc: I sample is sent first
        name: BLE_SYMBOL_ORDER_0
        value: 0
      - doc: Q sample is sent first
        name: BLE_SYMBOL_ORDER_1
        value: 1
      - doc: Determine the number of iteration to be performed by the frequency selection
          block
        name: BLE_INT_NBLOOPS_0
        value: 0
      - doc: Channel selection algorithm 1
        name: BLE_INT_FREQSEL_MODE_0
        value: 0
      - doc: Channel selection algorithm 2
        name: BLE_INT_FREQSEL_MODE_1
        value: 1
      - doc: Start the hopping sequence calculation
        name: BLE_INT_FREQSEL_START
        value: 1
      - doc: Determine the location of the resulting channel index of the processed
          hopping sequence
        name: BLE_INT_FREQSELPTR_0
        value: 0
      - doc: Determine the starting index to be used during the channel selection
          algorithm 1 processing
        name: BLE_FREQSEL_LAST_CHIDX_0
        value: 0
      - doc: Determine the hopping interval used during channel selection algorithm
          1 processing
        name: BLE_FREQSEL_HOPINT_0
        value: 0
      - doc: Determine the channel identifier to be used during the channel selection
          algorithm 2 processing
        name: BLE_CHANNEL_IDENTIFIER_0
        value: 0
      - doc: Determine the event counter to bel used during the channel selection
          algorithm 2 processing
        name: BLE_FREQSEL_EVTCNT_0
        value: 0
      - doc: Logical link channel map lower word, defined as per the channel connection
          settings
        name: BLE_FREQSEL_LLCHMAP0_0
        value: 0
      - doc: Logical link channel map upper word, defined as per the channel connection
          settings
        name: BLE_FREQSEL_LLCHMAP1_0
        value: 0
      - doc: Sample the ISO Bluetooth timestamp counter value in ISOCNTSAMP register
          field
        name: BLE_ISOSAMP
        value: 1
      - doc: Update ISO Bluetooth timestamp counter counter using ISOCNTSAMP field
        name: BLE_ISO_UPD
        value: 1
      - doc: ISO Bluetooth timestamp not updated
        name: BLE_ISO_CLKSHIFT_MODE_0
        value: 0
      - doc: ISO Bluetooth timestamp updated accordingly to PCA
        name: BLE_ISO_CLKSHIFT_MODE_1
        value: 1
      - doc: ISO Bluetooth timestamp not updated
        name: BLE_ISO_PHASE_SHIFT_MODE_0
        value: 0
      - doc: ISO Bluetooth timestamp updated accordingly to PCA
        name: BLE_ISO_PHASE_SHIFT_MODE_1
        value: 1
      - doc: Absolute correction
        name: BLE_ISOCORRMODE_0
        value: 0
      - doc: Signed "delta" increment correction
        name: BLE_ISOCORRMODE_1
        value: 1
      - doc: Value of the ISO Bluetooth timestamp (in us) 32-bit counter
        name: BLE_ISOCNTSAMP_0
        value: 0
      - doc: ISO Bluetooth time stamp (in us) 32-bit counter correction value when
          exiting from deep sleep mode
        name: BLE_ISOCNTCORR_0
        value: 0
      - doc: ISO Bluetooth time stamp (half us) 1-bit correction value when exiting
          from deep sleep mode
        name: BLE_ISOCNTCORR_HUS_0
        value: 0
      - doc: ISO interrupt mask
        name: BLE_ISOINTMSK_0
        value: 0
      - doc: ISO interrupt status
        name: BLE_ISOINTSTAT_0
        value: 0
      - doc: ISO interrupt status
        name: BLE_ISO0INTSTAT_1
        value: 1
      - doc: ISO interrupt status
        name: BLE_ISO1INTSTAT_1
        value: 2
      - doc: ISO interrupt status
        name: BLE_ISO2INTSTAT_1
        value: 4
      - doc: ISO interrupt status
        name: BLE_ISO3INTSTAT_1
        value: 8
      - doc: ISO interrupt status
        name: BLE_ISO4INTSTAT_1
        value: 16
      - doc: ISO interrupt status
        name: BLE_ISO5INTSTAT_1
        value: 32
      - doc: ISO interrupt status
        name: BLE_ISO6INTSTAT_1
        value: 64
      - doc: ISO interrupt status
        name: BLE_ISO7INTSTAT_1
        value: 128
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO0INTACK
        value: 1
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO1INTACK
        value: 2
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO2INTACK
        value: 4
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO3INTACK
        value: 8
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO4INTACK
        value: 16
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO5INTACK
        value: 32
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO6INTACK
        value: 64
      - doc: ISO interrupt acknowledgement
        name: BLE_ISO7INTACK
        value: 128
      - doc: Pulse mode
        name: BLE_ISOGPIOBEH_0
        value: 0
      - doc: Toggle mode
        name: BLE_ISOGPIOBEH_1
        value: 1
      - doc: ISO interrupt acknowledgement
        name: BLE_ISOGPIOMSK_0
        value: 0
      - doc: ISO Bluetooth timestamp timer target value
        name: BLE_ISOTIMERTGT_0
        value: 0
    offset: 1073754112
    type: block
  - doc: DMA Controller Configuration and Control
    name: DMA%d
    node:
    - doc: DMA Channel Configuration Register
      field:
      - defaultVal: 0
        doc: Raise an interrupt when the DMA transfer completes
        name: COMPLETE_INT_ENABLE
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Raise an interrupt when the DMA transfer reaches the counter value
        name: CNT_INT_ENABLE
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Enable an address LSB toggling for the destination
        name: DEST_ADDR_LSB_TOGGLE
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Enable an address LSB toggling for the source
        name: SRC_ADDR_LSB_TOGGLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Configure whether the destination address increments/decrements in terms
          of destination word size
        name: DEST_ADDR_STEP
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Configure whether the source address increments/decrements in terms of
          source word size
        name: SRC_ADDR_STEP
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Select the source and destination word sizes for the transfer
        name: SRC_DEST_WORD_SIZE
        offset: '19:14'
        sw_access: rw
      - defaultVal: 0
        doc: Select the request line for the destination
        name: DEST_SELECT
        offset: '13:10'
        sw_access: rw
      - defaultVal: 0
        doc: Select the request line for the source
        name: SRC_SELECT
        offset: '8:5'
        sw_access: rw
      - defaultVal: 0
        doc: Select the priority level for this channel
        name: CHANNEL_PRIORITY
        offset: '3:2'
        sw_access: rw
      - defaultVal: 0
        doc: Selects whether the transfer length and interrupt counters depend on
          either the source word count or the destination word count
        name: SRC_DEST_TRANS_LENGTH_SEL
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Select the byte ordering of the DMA channel
        name: BYTE_ORDER
        offset: 0
        sw_access: rw
      name: DMA_CFG0
      offset: 0
      type: reg
    - doc: DMA Channel Transfer Configuration Register
      field:
      - defaultVal: 0
        doc: Trigger a counter interrupt when the DMA transfer word count reaches
          this value
        name: INT_TRANSFER_LENGTH
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: The length, in words, of each data transfer using DMA channel
        name: TRANSFER_LENGTH
        offset: '15:0'
        sw_access: rw
      name: DMA_CFG1
      offset: 4
      type: reg
    - doc: DMA Channel Control
      field:
      - defaultVal: 0
        doc: Enable waiting on a trigger when an interrupt counter event occurs
        name: INT_CNT_TRIGGER_ENABLE
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Selects which event triggers this DMA channel when triggering is enabled
        name: TRIGGER_SOURCE
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Counter interrupt mode
        name: INT_CNT_MODE
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable source or destination (depending on SRC_DEST_TRANS_LENGTH_SEL)
          address wrapping when an interrupt counter event occurs
        name: INT_CNT_ADDR_WRAP_ENABLE
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Clear buffer during address wrapping
        name: CLEAR_BUFFER_WHEN_WRAPPING
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Clear source buffer
        name: BUFFER_CLEAR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: Clear counters
        name: CNTS_CLEAR
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: Enable mode of operation of the DMA Channel
        name: MODE_ENABLE
        offset: '2:0'
        sw_access: rw
      name: DMA_CTRL
      offset: 8
      type: reg
    - doc: DMA Channel Status
      field:
      - defaultVal: 0
        doc: Active status of the channel
        name: ACTIVE
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if a counter interrupt has occurred on DMA channel
        name: CNT_INT
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Indicate if a complete interrupt has occurred on DMA channel
        name: COMPLETE_INT
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Clear the counter interrupt flag
        name: CNT_INT_CLEAR
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: Clear the complete interrupt flag
        name: COMPLETE_INT_CLEAR
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: Enable writing of SRC_BUFFER_FILL_LVL
        name: SRC_BUFFER_FILL_LVL_WR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: 'The number of nibbles currently in the source buffer (0: buffer is empty,
          8: the 32-bit buffer is completely full)'
        name: SRC_BUFFER_FILL_LVL
        offset: '3:0'
        sw_access: rw
      name: DMA_STATUS
      offset: 12
      type: reg
    - doc: DMA Channel Source Address
      field:
      - defaultVal: 0
        doc: Address for the source of data transferred using DMA channel
        name: SRC_ADDR
        offset: '31:0'
        sw_access: rw
      name: DMA_SRC_ADDR
      offset: 16
      type: reg
    - doc: DMA Channel Destination Address
      field:
      - defaultVal: 0
        doc: Address for the destination of data transferred using DMA channel
        name: DEST_ADDR
        offset: '31:0'
        sw_access: rw
      name: DMA_DEST_ADDR
      offset: 20
      type: reg
    - doc: DMA Channel Counters
      field:
      - defaultVal: 0
        doc: Interrupt word counter (automatically reset after each counter interrupt)
        name: INT_TRANSFER_WORD_CNT
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: The number of words that have been transferred using DMA channel during
          the current transfer
        name: TRANSFER_WORD_CNT
        offset: '15:0'
        sw_access: rw
      name: DMA_CNTS
      offset: 24
      type: reg
    - doc: DMA Channel Source buffered data after packing
      field:
      - defaultVal: 0
        doc: Packed word which has been read from the source addresses.
        name: SRC_BUFFER
        offset: '31:0'
        sw_access: rw
      name: DMA_SRC_BUFFER
      offset: 28
      type: reg
    - doc: DMA ID number
      field:
      - defaultVal: 0
        doc: 24-bit word size supported
        name: DMA_24BIT_WORD
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: DMA channel number
        name: DMA_NUMBER
        offset: '19:16'
        sw_access: ro
      - defaultVal: 2
        doc: DMA Major Revision number
        name: DMA_MAJOR_REVISION
        offset: '15:8'
        sw_access: ro
      - defaultVal: 1
        doc: DMA Minor Revision number
        name: DMA_MINOR_REVISION
        offset: '7:0'
        sw_access: ro
      name: DMA_ID_NUM
      offset: 252
      type: reg
    - type: define
      values:
      - doc: Disable completion interrupts for DMA channel
        name: DMA_COMPLETE_INT_DISABLE
        value: 0
      - doc: Enable completion interrupts for DMA channel
        name: DMA_COMPLETE_INT_ENABLE
        value: 1
      - doc: Disable counter interrupts for DMA channel
        name: DMA_CNT_INT_DISABLE
        value: 0
      - doc: Enable counter interrupts for DMA channel
        name: DMA_CNT_INT_ENABLE
        value: 1
      - doc: No toggling on the destination address LSB
        name: DMA_DEST_ADDR_LSB_TOGGLE_DISABLE
        value: 0
      - doc: Toggle the destination address LSB
        name: DMA_DEST_ADDR_LSB_TOGGLE_ENABLE
        value: 1
      - doc: No toggling on the source address LSB
        name: DMA_SRC_ADDR_LSB_TOGGLE_DISABLE
        value: 0
      - doc: Toggle the source address LSB
        name: DMA_SRC_ADDR_LSB_TOGGLE_ENABLE
        value: 1
      - doc: Do not increment the destination address used by DMA channel
        name: DMA_DEST_ADDR_STATIC
        value: 0
      - doc: Set the step size of DMA channel destination address to 1
        name: DMA_DEST_ADDR_INCR_1
        value: 1
      - doc: Set the step size of DMA channel destination address to 2
        name: DMA_DEST_ADDR_INCR_2
        value: 2
      - doc: Set the step size of DMA channel destination address to 3
        name: DMA_DEST_ADDR_INCR_3
        value: 3
      - doc: Set the step size of DMA channel destination address to 4
        name: DMA_DEST_ADDR_INCR_4
        value: 4
      - doc: Set the step size of DMA channel destination address to 5
        name: DMA_DEST_ADDR_INCR_5
        value: 5
      - doc: Set the step size of DMA channel destination address to 6
        name: DMA_DEST_ADDR_INCR_6
        value: 6
      - doc: Set the step size of DMA channel destination address to 7
        name: DMA_DEST_ADDR_INCR_7
        value: 7
      - doc: Set the step size of DMA channel destination address to minus 8
        name: DMA_DEST_ADDR_DECR_8
        value: 8
      - doc: Set the step size of DMA channel destination address to minus 7
        name: DMA_DEST_ADDR_DECR_7
        value: 9
      - doc: Set the step size of DMA channel destination address to minus 6
        name: DMA_DEST_ADDR_DECR_6
        value: 10
      - doc: Set the step size of DMA channel destination address to minus 5
        name: DMA_DEST_ADDR_DECR_5
        value: 11
      - doc: Set the step size of DMA channel destination address to minus 4
        name: DMA_DEST_ADDR_DECR_4
        value: 12
      - doc: Set the step size of DMA channel destination address to minus 3
        name: DMA_DEST_ADDR_DECR_3
        value: 13
      - doc: Set the step size of DMA channel destination address to minus 2
        name: DMA_DEST_ADDR_DECR_2
        value: 14
      - doc: Set the step size of DMA channel destination address to minus 1
        name: DMA_DEST_ADDR_DECR_1
        value: 15
      - doc: Do not increment the source address used by DMA channel
        name: DMA_SRC_ADDR_STATIC
        value: 0
      - doc: Set the step size of DMA channel source address to 1
        name: DMA_SRC_ADDR_INCR_1
        value: 1
      - doc: Set the step size of DMA channel source address to 2
        name: DMA_SRC_ADDR_INCR_2
        value: 2
      - doc: Set the step size of DMA channel source address to 3
        name: DMA_SRC_ADDR_INCR_3
        value: 3
      - doc: Set the step size of DMA channel source address to 4
        name: DMA_SRC_ADDR_INCR_4
        value: 4
      - doc: Set the step size of DMA channel source address to 5
        name: DMA_SRC_ADDR_INCR_5
        value: 5
      - doc: Set the step size of DMA channel source address to 6
        name: DMA_SRC_ADDR_INCR_6
        value: 6
      - doc: Set the step size of DMA channel source address to 7
        name: DMA_SRC_ADDR_INCR_7
        value: 7
      - doc: Set the step size of DMA channel source address to minus 8
        name: DMA_SRC_ADDR_DECR_8
        value: 8
      - doc: Set the step size of DMA channel source address to minus 7
        name: DMA_SRC_ADDR_DECR_7
        value: 9
      - doc: Set the step size of DMA channel source address to minus 6
        name: DMA_SRC_ADDR_DECR_6
        value: 10
      - doc: Set the step size of DMA channel source address to minus 5
        name: DMA_SRC_ADDR_DECR_5
        value: 11
      - doc: Set the step size of DMA channel source address to minus 4
        name: DMA_SRC_ADDR_DECR_4
        value: 12
      - doc: Set the step size of DMA channel source address to minus 3
        name: DMA_SRC_ADDR_DECR_3
        value: 13
      - doc: Set the step size of DMA channel source address to minus 2
        name: DMA_SRC_ADDR_DECR_2
        value: 14
      - doc: Set the step size of DMA channel source address to minus 1
        name: DMA_SRC_ADDR_DECR_1
        value: 15
      - doc: source data uses 32-bit word and destination data uses 32-bit word
        name: WORD_SIZE_32BITS_TO_32BITS
        value: 0
      - doc: source data uses 32-bit word and destination data uses 4-bit word
        name: WORD_SIZE_32BITS_TO_4BITS
        value: 1
      - doc: source data uses 32-bit word and destination data uses 8-bit word
        name: WORD_SIZE_32BITS_TO_8BITS
        value: 2
      - doc: source data uses 32-bit word and destination data uses 16-bit word
        name: WORD_SIZE_32BITS_TO_16BITS
        value: 4
      - doc: source data uses 4-bit word and destination data uses 32-bit word
        name: WORD_SIZE_4BITS_TO_32BITS
        value: 8
      - doc: source data uses 4-bit word and destination data uses 4-bit word
        name: WORD_SIZE_4BITS_TO_4BITS
        value: 9
      - doc: source data uses 4-bit word and destination data uses 8-bit word
        name: WORD_SIZE_4BITS_TO_8BITS
        value: 10
      - doc: source data uses 4-bit word and destination data uses 16-bit word
        name: WORD_SIZE_4BITS_TO_16BITS
        value: 12
      - doc: source data uses 4-bit word and destination data uses 24-bit word
        name: WORD_SIZE_4BITS_TO_24BITS
        private_val: true
        value: 14
      - doc: source data uses 8-bit word and destination data uses 32-bit word
        name: WORD_SIZE_8BITS_TO_32BITS
        value: 16
      - doc: source data uses 8-bit word and destination data uses 4-bit word
        name: WORD_SIZE_8BITS_TO_4BITS
        value: 17
      - doc: source data uses 8-bit word and destination data uses 8-bit word
        name: WORD_SIZE_8BITS_TO_8BITS
        value: 18
      - doc: source data uses 8-bit word and destination data uses 16-bit word
        name: WORD_SIZE_8BITS_TO_16BITS
        value: 20
      - doc: source data uses 8-bit word and destination data uses 24-bit word
        name: WORD_SIZE_8BITS_TO_24BITS
        private_val: true
        value: 22
      - doc: source data uses 16-bit word and destination data uses 32-bit word
        name: WORD_SIZE_16BITS_TO_32BITS
        value: 32
      - doc: source data uses 16-bit word and destination data uses 4-bit word
        name: WORD_SIZE_16BITS_TO_4BITS
        value: 33
      - doc: source data uses 16-bit word and destination data uses 8-bit word
        name: WORD_SIZE_16BITS_TO_8BITS
        value: 34
      - doc: source data uses 16-bit word and destination data uses 16-bit word
        name: WORD_SIZE_16BITS_TO_16BITS
        value: 36
      - doc: source data uses 24-bit word and destination data uses 4-bit word
        name: WORD_SIZE_24BITS_TO_4BITS
        private_val: true
        value: 49
      - doc: source data uses 24-bit word and destination data uses 8-bit word
        name: WORD_SIZE_24BITS_TO_8BITS
        private_val: true
        value: 50
      - doc: source data uses 24-bit word and destination data uses 24-bit word
        name: WORD_SIZE_24BITS_TO_24BITS
        private_val: true
        value: 54
      - doc: Data writes are always triggered
        name: DMA_DEST_ALWAYS_ON
        value: 0
      - doc: Data writes are triggered by the SPI0 request line
        name: DMA_DEST_SPI0
        value: 1
      - doc: Data writes are triggered by the SPI1 request line
        name: DMA_DEST_SPI1
        value: 2
      - doc: Data writes are triggered by the I2C0 request line
        name: DMA_DEST_I2C0
        value: 3
      - doc: Data writes are triggered by the I3C0 request line
        name: DMA_DEST_I3C0
        value: 4
      - doc: Data writes are triggered by the UART0 request line
        name: DMA_DEST_UART0
        value: 5
      - doc: Data writes are triggered by the UART1 request line
        name: DMA_DEST_UART1
        value: 6
      - doc: Data writes are triggered by the PCM0 request line
        name: DMA_DEST_PCM0
        value: 7
      - doc: Data writes are triggered by the NFMI_TX_DATA request line
        name: DMA_DEST_NFMI_TX_DATA
        value: 8
      - doc: Data writes are triggered by the NFMI_TX_SAMPLE request line
        name: DMA_DEST_NFMI_TX_SAMPLE
        value: 9
      - doc: Data writes are triggered by the ASRC request line
        name: DMA_DEST_ASRC
        value: 10
      - doc: Data writes are triggered by the OD request line
        name: DMA_DEST_OD
        value: 11
      - doc: Data reads are always triggered
        name: DMA_SRC_ALWAYS_ON
        value: 0
      - doc: Data reads are triggered by the SPI0 request line
        name: DMA_SRC_SPI0
        value: 1
      - doc: Data reads are triggered by the SPI1 request line
        name: DMA_SRC_SPI1
        value: 2
      - doc: Data reads are triggered by the I2C0 request line
        name: DMA_SRC_I2C0
        value: 3
      - doc: Data reads are triggered by the I3C0 request line
        name: DMA_SRC_I3C0
        value: 4
      - doc: Data reads are triggered by the UART0 request line
        name: DMA_SRC_UART0
        value: 5
      - doc: Data reads are triggered by the UART1 request line
        name: DMA_SRC_UART1
        value: 6
      - doc: Data reads are triggered by the PCM0 request line
        name: DMA_SRC_PCM0
        value: 7
      - doc: Data reads are triggered by the NFMI_RX_DATA request line
        name: DMA_SRC_NFMI_RX_DATA
        value: 8
      - doc: Data reads are triggered by the NFMI_RX_SAMPLE request line
        name: DMA_SRC_NFMI_RX_SAMPLE
        value: 9
      - doc: Data reads are triggered by the ASRC request line
        name: DMA_SRC_ASRC
        value: 10
      - doc: Data reads are triggered by the DMIC request line
        name: DMA_SRC_DMIC
        value: 11
      - doc: Data reads are triggered by the TOF request line
        name: DMA_SRC_TOF
        value: 12
      - doc: Data reads are triggered by the NFMI_IQ_DATA request line
        name: DMA_SRC_NFMI_IQ_DATA
        private_val: true
        value: 13
      - doc: Set the priority of DMA channel to 0 (Lowest)
        name: DMA_PRIORITY_0
        value: 0
      - doc: Set the priority of DMA channel to 1
        name: DMA_PRIORITY_1
        value: 1
      - doc: Set the priority of DMA channel to 2
        name: DMA_PRIORITY_2
        value: 2
      - doc: Set the priority of DMA channel to 3 (highest)
        name: DMA_PRIORITY_3
        value: 3
      - doc: Transfer length counter depends on the destination word count
        name: DEST_TRANS_LENGTH_SEL
        value: 0
      - doc: Transfer length counter depends on the source word count
        name: SRC_TRANS_LENGTH_SEL
        value: 1
      - doc: DMA channel uses little endian mode
        name: DMA_LITTLE_ENDIAN
        value: 0
      - doc: DMA channel uses big endian mode
        name: DMA_BIG_ENDIAN
        value: 1
      - doc: The DMA channel does not pause when an interrupt counter event occurs
        name: DMA_INT_CNT_TRIGGER_DISABLE
        value: 0
      - doc: The DMA channel pauses when an interrupt counter event occurs and waits
          for a trigger source event to continue
        name: DMA_INT_CNT_TRIGGER_ENABLE
        value: 1
      - doc: This DMA channel is triggered when CH0_COMPLETED occurs
        name: DMA_CH0_COMPLETED
        value: 0
      - doc: This DMA channel is triggered when CH1_COMPLETED occurs
        name: DMA_CH1_COMPLETED
        value: 1
      - doc: This DMA channel is triggered when CH2_COMPLETED occurs
        name: DMA_CH2_COMPLETED
        value: 2
      - doc: This DMA channel is triggered when CH3_COMPLETED occurs
        name: DMA_CH3_COMPLETED
        value: 3
      - doc: This DMA channel is triggered when CH4_COMPLETED occurs
        name: DMA_CH4_COMPLETED
        value: 4
      - doc: This DMA channel is triggered when CH5_COMPLETED occurs
        name: DMA_CH5_COMPLETED
        value: 5
      - doc: This DMA channel is triggered when CH6_COMPLETED occurs
        name: DMA_CH6_COMPLETED
        value: 6
      - doc: This DMA channel is triggered when CH7_COMPLETED occurs
        name: DMA_CH7_COMPLETED
        value: 7
      - doc: This DMA channel is triggered when CH8_COMPLETED occurs
        name: DMA_CH8_COMPLETED
        value: 8
      - doc: This DMA channel is triggered when CH9_COMPLETED occurs
        name: DMA_CH9_COMPLETED
        value: 9
      - doc: This DMA channel is triggered when CH10_COMPLETED occurs
        name: DMA_CH10_COMPLETED
        value: 10
      - doc: This DMA channel is triggered when CH11_COMPLETED occurs
        name: DMA_CH11_COMPLETED
        value: 11
      - doc: This DMA channel is triggered when DSP_TRIGGER0 occurs
        name: DMA_DSP_TRIGGER0
        value: 12
      - doc: This DMA channel is triggered when DSP_TRIGGER1 occurs
        name: DMA_DSP_TRIGGER1
        value: 13
      - doc: This DMA channel is triggered when DSP_TRIGGER2 occurs
        name: DMA_DSP_TRIGGER2
        value: 14
      - doc: This DMA channel is triggered when DSP_TRIGGER3 occurs
        name: DMA_DSP_TRIGGER3
        value: 15
      - doc: This DMA channel is triggered when GPIO0_INT occurs
        name: DMA_GPIO0_INT
        value: 16
      - doc: This DMA channel is triggered when GPIO1_INT occurs
        name: DMA_GPIO1_INT
        value: 17
      - doc: This DMA channel is triggered when GPIO2_INT occurs
        name: DMA_GPIO2_INT
        value: 18
      - doc: This DMA channel is triggered when GPIO3_INT occurs
        name: DMA_GPIO3_INT
        value: 19
      - doc: This DMA channel is triggered when TIMER0 occurs
        name: DMA_TIMER0
        value: 20
      - doc: This DMA channel is triggered when TIMER1 occurs
        name: DMA_TIMER1
        value: 21
      - doc: This DMA channel is triggered when TIMER2 occurs
        name: DMA_TIMER2
        value: 22
      - doc: This DMA channel is triggered when TIMER3 occurs
        name: DMA_TIMER3
        value: 23
      - doc: This DMA channel is triggered when AUDIOSINK_TIMESTAMP_TRIGGER0 occurs
        name: DMA_AUDIOSINK_TIMESTAMP_TRIGGER0
        value: 24
      - doc: This DMA channel is triggered when AUDIOSINK_TIMESTAMP_TRIGGER1 occurs
        name: DMA_AUDIOSINK_TIMESTAMP_TRIGGER1
        value: 25
      - doc: This DMA channel is triggered when NFMI_SAMPLE_PULSE occurs
        name: DMA_NFMI_SAMPLE_PULSE
        value: 26
      - doc: This DMA channel is triggered when RF_SYNC_DETECT occurs
        name: DMA_RF_SYNC_DETECT
        value: 27
      - doc: This DMA channel is triggered when RF_TXPH_READ_OR_TX_START occurs
        name: DMA_RF_TXPH_READ_OR_TX_START
        value: 28
      - doc: This DMA channel is triggered when RF_TXPH_END_OR_TX_END occurs
        name: DMA_RF_TXPH_END_OR_TX_END
        value: 29
      - doc: This DMA channel is triggered when RF_RXPH_READ_OR_RX_START occurs
        name: DMA_RF_RXPH_READ_OR_RX_START
        value: 30
      - doc: This DMA channel is triggered when RF_RXPH_END_OR_RX_END occurs
        name: DMA_RF_RXPH_END_OR_RX_END
        value: 31
      - doc: After each INT_TRANSFER_LENGTH transfers a counter interrupt is generated
          and INT_TRANSFER_WORD_CNT is decreased by INT_TRANSFER_LENGTH. At a transfer
          complete wrap INT_TRANSFER_WORD_CNT is cleared.
        name: DMA_INT_CNT_REPEAT
        value: 0
      - doc: After INT_TRANSFER_LENGTH transfers a counter interrupt is generated,
          INT_TRANSFER_WORD_CNT is decreased by INT_TRANSFER_LENGTH and INT_TRANSFER_LENGTH
          is cleared.
        name: DMA_INT_CNT_SINGLE
        value: 1
      - doc: Source address and destination addresses are wrapped normally
        name: DMA_INT_CNT_ADDR_WRAP_DISABLE
        value: 0
      - doc: When the interrupt counter is reached, source or destination address
          is wrapped depending on SRC_DEST_TRANS_LENGTH_SEL
        name: DMA_INT_CNT_ADDR_WRAP_ENABLE
        value: 1
      - doc: Buffer contents are not cleared during address wrapping
        name: DMA_KEEP_BUFFER_WHEN_WRAPPING
        value: 0
      - doc: Buffer contents are cleared during address wrapping
        name: DMA_CLEAR_BUFFER_WHEN_WRAPPING
        value: 1
      - doc: Clears the DMA source buffered data
        name: DMA_CLEAR_BUFFER
        value: 1
      - doc: Clears the DMA counters
        name: DMA_CLEAR_CNTS
        value: 1
      - doc: Disable DMA channel (channel waits on current READ or WRITE access to
          finish before the active bit is cleared)
        name: DMA_DISABLE
        value: 0
      - doc: Enable DMA channel and when completed disable
        name: DMA_ENABLE
        value: 1
      - doc: Enable DMA channel and when completed, wrap addresses and disable
        name: DMA_ENABLE_WRAP
        value: 2
      - doc: Enable DMA channel and when completed, wrap addresses and restart
        name: DMA_ENABLE_WRAP_RESTART
        value: 3
      - doc: When source trigger occurs enable DMA channel, when completed disable
        name: DMA_TRIGGER
        value: 4
      - doc: When source trigger occurs enable DMA channel, when completed wrap addresses
          and disable
        name: DMA_TRIGGER_WRAP
        value: 5
      - doc: When source trigger occurs enable DMA channel, when completed wrap addresses
          and restart
        name: DMA_TRIGGER_WRAP_RESTART
        value: 6
      - doc: When source trigger occurs enable DMA channel, when completed wrap addresses,
          and upon next trigger event restart
        name: DMA_TRIGGER_WRAP_TRIGGER_RESTART
        value: 7
      - doc: DMA channel is disabled or waiting for a trigger event.
        name: DMA_NON_ACTIVE
        value: 0
      - doc: DMA channel is running
        name: DMA_ACTIVE
        value: 1
      - doc: Indicate that no counter interrupt has occurred
        name: DMA_CNT_INT_FALSE
        value: 0
      - doc: Indicate that a counter interrupt has occurred
        name: DMA_CNT_INT_TRUE
        value: 1
      - doc: Indicate that a no complete interrupt has occurred
        name: DMA_COMPLETE_INT_FALSE
        value: 0
      - doc: Indicate that a complete interrupt has occurred
        name: DMA_COMPLETE_INT_TRUE
        value: 1
      - doc: Clear the counter interrupt flag
        name: DMA_CNT_INT_CLEAR
        value: 1
      - doc: Clear the complete interrupt flag
        name: DMA_COMPLETE_INT_CLEAR
        value: 1
      - doc: Enable writing of SRC_BUFFER_FILL_LVL
        name: DMA_SRC_BUFFER_FILL_LVL_WR
        value: 1
      - doc: 24-bit word size not supported
        name: DMA_24BIT_WORD_NOT_SUPPORTED
        value: 0
      - doc: 24-bit word size supported
        name: DMA_24BIT_WORD_SUPPORTED
        value: 1
      - doc: DMA revision 2.1
        name: DMA_MAJOR_REVISION
        value: 2
      - doc: DMA revision 2.1
        name: DMA_MINOR_REVISION
        value: 1
    offset: 1073755136
    property:
    - name: count
      value: 12
    - name: size
      value: 256
    type: block
  - doc: RF Front-End 2.4 GHz
    name: RF
    node:
    - doc: DIG_IFACE_PASSWORD register
      field:
      - defaultVal: 0
        doc: Delay the ready signal by the specified amount of clock cycles
        name: DIG_IFACE_APB_DELAY_RDY
        offset: '31:29'
        sw_access: rw
      - defaultVal: 31
        doc: Internal timeout for the APB slave in number of clock cycles (to avoid
          the bus to get stuck)
        name: DIG_IFACE_APB_TIMEOUT
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Sample the SPI status to manage concurrent APB and SPI accesses
        name: DIG_IFACE_APB_BUS_ASYNC
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_IFACE_APB_SAFE
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Password to access ATB registers
        name: DIG_IFACE_PASSWD
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_IFACE_PASSWORD
      offset: 0
      type: reg
    - doc: DIG_IFACE register
      field:
      - defaultVal: 0
        doc: Enable the read back the of GPIO output values
        name: DIG_GPIOS_RB
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Select the GPIO drive strength
        name: DIG_GPIOS_DRV
        offset: '26:25'
        sw_access: rw
      - defaultVal: 0
        doc: Allow the usage of external signals such as the external triggers, and
          external baseband signals
        name: DIG_GPIOS_USE_EXT_SIGNALS
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Use the alternate clock for the Tx data path
        name: DIG_CLK_CTRL_TX_CK_ALT
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Use an alternate clock from a pad
        name: DIG_CLK_CTRL_ACCEPT_CK_PAD
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Select the system clock. Note that the switch between clocks is not glitch
          free and needs to be performed when sys_ck_e is set to 0.
        name: DIG_CLK_CTRL_SEL_CK_DIG_NXO
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Gate the clock at the input of the IP
        name: DIG_CLK_CTRL_SYS_CK_E
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Block the internal bus with the CS_N signal
        name: DIG_IFACE_OCTA_SPI_SLV_BLOCK_BUS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Add one additional clock period to the signal that block the internal
          bus as margin
        name: DIG_IFACE_OCTA_SPI_SLV_ACTIVE_MARGIN
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Activate the pull-down on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PD
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Activate the pull-up on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PU
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI MISO signal to high-Z when the CS_N is high
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_HIZ
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable synchronous SPI accesses to the registers
        name: DIG_IFACE_OCTA_SPI_SLV_IS_SYNC
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Forward frames to the remote registers when accessing the IP with the
          OCTA-SPI
        name: DIG_IFACE_RRMU_SPI_FORWARD
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Avoid overflows of the sync register
        name: DIG_IFACE_AVOID_SYNC_OVFL
        offset: 0
        sw_access: rw
      name: RF_DIG_IFACE
      offset: 4
      type: reg
    - doc: DIG_CLK_CTRL_CLK_DIV register
      field:
      - defaultVal: 0
        doc: Division factor for the ck_div_1_6 clock
        name: DIG_CLK_CTRL_DIV_CK_1_6
        offset: '22:20'
        sw_access: rw
      - defaultVal: 0
        doc: Division factor for the RCCO clock (only the path to the GPIOs)
        name: DIG_CLK_CTRL_DIV_CK_RCCO
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Division factor for the Tx clock (only the path to the GPIOs)
        name: DIG_CLK_CTRL_DIV_CK_TX
        offset: '14:12'
        sw_access: rw
      - defaultVal: 0
        doc: Division factor for the XTAL clock (only the path to the GPIOs)
        name: DIG_CLK_CTRL_DIV_CK_XO
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Division factor for the dig clock (only the path to the GPIOs)
        name: DIG_CLK_CTRL_DIV_CK_DIG
        offset: '6:4'
        sw_access: rw
      - defaultVal: 0
        doc: Division factor for the system clock (only the path to the GPIOs)
        name: DIG_CLK_CTRL_DIV_CK_SYS
        offset: '2:0'
        sw_access: rw
      name: RF_DIG_CLK_CTRL_CLK_DIV
      offset: 8
      type: reg
    - doc: DIG_GPIOS_PD register
      field:
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_9_PU
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_8_PU
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_7_PU
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_6_PU
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_5_PU
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_4_PU
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_3_PU
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_2_PU
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_1_PU
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-up
        name: DIG_GPIOS_GPIO_0_PU
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_9_PD
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_8_PD
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_7_PD
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_6_PD
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_5_PD
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_4_PD
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_3_PD
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_2_PD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_1_PD
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable pull-down
        name: DIG_GPIOS_GPIO_0_PD
        offset: 0
        sw_access: rw
      name: RF_DIG_GPIOS_PD
      offset: 12
      type: reg
    - doc: DIG_GPIOS_GPIO_0_3 register
      field:
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_3_CONF
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_2_CONF
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_1_CONF
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_0_CONF
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_GPIOS_GPIO_0_3
      offset: 16
      type: reg
    - doc: DIG_GPIOS_GPIO_4_7 register
      field:
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_7_CONF
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_6_CONF
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_5_CONF
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_4_CONF
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_GPIOS_GPIO_4_7
      offset: 20
      type: reg
    - doc: DIG_GPIOS_GPIO_8_9 register
      field:
      - defaultVal: 0
        doc: Configure the interrupts on GPIOs in High-Z when not active
        name: DIG_IRQ_CTRL_HIZ
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Configure the interrupts in pulse mode
        name: DIG_IRQ_CTRL_PULSE
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Select the active low interrupts polarity
        name: DIG_IRQ_CTRL_ACTIVE_LOW
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Select the test bus configuration
        name: DIG_GPIOS_TEST_BUS_CONFIG
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_9_CONF
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: GPIO configuration
        name: DIG_GPIOS_GPIO_8_CONF
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_GPIOS_GPIO_8_9
      offset: 24
      type: reg
    - doc: DIG_IRQ_CTRL_SET register
      field:
      - defaultVal: 0
        doc: Consider that the physical channel as half the space when doing the conversion
          from logical to physical and vice versa (for example the BLE logical channel
          0 becomes the physical channel 2)
        name: DIG_CHANNEL_HDL_SPACE_X0P5
        offset: 29
        sw_access: rw
      - defaultVal: 1
        doc: Forward the channel number to the ADPLL
        name: DIG_CHANNEL_HDL_FW_TO_ADPLL
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Configuration of the ADPLL channel
        name: DIG_CHANNEL_HDL_ADPLL_CONF
        offset: '27:26'
        sw_access: rw
      - defaultVal: 0
        doc: Configuration of the BLE DW channel
        name: DIG_CHANNEL_HDL_BLE_DW_CONF
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Sequencer configuration
        name: DIG_SEQ_CONFIG
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the bus error interrupt
        name: DIG_IRQ_CTRL_GEN_BUS_ERR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Tx packet handler end interrupt
        name: DIG_IRQ_CTRL_TX_PH_END_SIG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Tx packet handler read interrupt
        name: DIG_IRQ_CTRL_TX_PH_READ
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable the tx_end interrupt
        name: DIG_IRQ_CTRL_TX_END_SIG
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Enable the tx_start interrupt
        name: DIG_IRQ_CTRL_TX_START
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Rx packet handler end interrupt
        name: DIG_IRQ_CTRL_RX_PH_END_SIG
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Rx packet handler data interrupt
        name: DIG_IRQ_CTRL_RX_PH_DATA
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Rx sync detect interrupt
        name: DIG_IRQ_CTRL_RX_SYNC_DETECT
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the rx_end interrupt
        name: DIG_IRQ_CTRL_RX_END_SIG
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the rx_start interrupt
        name: DIG_IRQ_CTRL_RX_START
        offset: 0
        sw_access: rw
      name: RF_DIG_IRQ_CTRL_SET
      offset: 28
      type: reg
    - doc: DIG_SEQ register
      field:
      - defaultVal: 0
        doc: Trigger for sequence 0 of sequencer
        name: DIG_SEQ_SEQS_0_TRIG
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 0 of the sequencer
        name: DIG_SEQ_SEQS_0_ADDR
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Wait for the sync reg block to acknowledge the write operation (the sequencer
          generates a write_err flag if the write is missed otherwise)
        name: DIG_SEQ_WAIT_REG
        offset: 8
        sw_access: rw
      - defaultVal: 47
        doc: Subcounter value
        name: DIG_SEQ_SUB_CNT
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_SEQ
      offset: 32
      type: reg
    - doc: DIG_SEQ_SEQS_1 register
      field:
      - defaultVal: 0
        doc: Trigger of the sequence 2
        name: DIG_SEQ_SEQS_2_TRIG
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 2
        name: DIG_SEQ_SEQS_2_ADDR
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Trigger of the sequence 1
        name: DIG_SEQ_SEQS_1_TRIG
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 1
        name: DIG_SEQ_SEQS_1_ADDR
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_SEQ_SEQS_1
      offset: 36
      type: reg
    - doc: DIG_SEQ_SEQS_3 register
      field:
      - defaultVal: 0
        doc: Trigger of the sequence 4
        name: DIG_SEQ_SEQS_4_TRIG
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 4
        name: DIG_SEQ_SEQS_4_ADDR
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Trigger of the sequence 3
        name: DIG_SEQ_SEQS_3_TRIG
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 3
        name: DIG_SEQ_SEQS_3_ADDR
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_SEQ_SEQS_3
      offset: 40
      type: reg
    - doc: DIG_SEQ_SEQS_5 register
      field:
      - defaultVal: 0
        doc: Trigger of the sequence 6
        name: DIG_SEQ_SEQS_6_TRIG
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 6
        name: DIG_SEQ_SEQS_6_ADDR
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Trigger of the sequence 5
        name: DIG_SEQ_SEQS_5_TRIG
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 5
        name: DIG_SEQ_SEQS_5_ADDR
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_SEQ_SEQS_5
      offset: 44
      type: reg
    - doc: DIG_SEQ_SEQS_7 register
      field:
      - defaultVal: 0
        doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_0_MULT
        offset: '31:30'
        sw_access: rw
      - defaultVal: 0
        doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_0_VAL
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Trigger of the sequence 7
        name: DIG_SEQ_SEQS_7_TRIG
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Address of the sequence 7
        name: DIG_SEQ_SEQS_7_ADDR
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_SEQ_SEQS_7
      offset: 48
      type: reg
    - doc: DIG_PROT_TMR register
      field:
      - defaultVal: 0
        doc: Power indicator available at the RF interface when the Tx power LUT is
          disabled
        name: DIG_TX_TOP_TX_POWER_INDICATOR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the time stamp 3
        name: DIG_PROT_TMR_T_STP_3
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the time stamp 2
        name: DIG_PROT_TMR_T_STP_2
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the time stamp 1
        name: DIG_PROT_TMR_T_STP_1
        offset: '12:10'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the time stamp 0
        name: DIG_PROT_TMR_T_STP_0
        offset: '9:7'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the protocol timer
        name: DIG_PROT_TMR_ENA
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Ticks of base clock to get 1 us (-1)
        name: DIG_PROT_TMR_US_TICK
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_PROT_TMR
      offset: 52
      type: reg
    - doc: DIG_PROT_TMR_DELTAS_1 register
      field:
      - defaultVal: 0
        doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_2_MULT
        offset: '31:30'
        sw_access: rw
      - defaultVal: 0
        doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_2_VAL
        offset: '29:16'
        sw_access: rw
      - defaultVal: 0
        doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_1_MULT
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_1_VAL
        offset: '13:0'
        sw_access: rw
      name: RF_DIG_PROT_TMR_DELTAS_1
      offset: 56
      type: reg
    - doc: DIG_PROT_TMR_DELTAS_3 register
      field:
      - defaultVal: 1
        doc: Use the same config byte as the sequencer for the Tx packet handler
        name: DIG_TX_TOP_PH_USES_SEQ_CONFIG
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Input data type for the Tx packet handler
        name: DIG_TX_TOP_PH_DATA_TYPE_IN
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the Tx soft stop (apply a ramp-down if the PA is already at full
          power)
        name: DIG_TX_TOP_SOFT_STOP
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Use the alternate clock for the Tx data path
        name: DIG_TX_TOP_ALT_CLK
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Data type of the CTE (BLE AoA or AoD) in Tx
        name: DIG_TX_TOP_CTE_DATA_TYPE
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_3_MULT
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_3_VAL
        offset: '13:0'
        sw_access: rw
      name: RF_DIG_PROT_TMR_DELTAS_3
      offset: 60
      type: reg
    - doc: DIG_TX_TOP_PH_DATA_IN register
      field:
      - defaultVal: 0
        doc: Input data for the Tx packet handler
        name: DIG_TX_TOP_PH_DATA_IN
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PH_DATA_IN
      offset: 64
      type: reg
    - doc: DIG_TX_TOP_PH_AES register
      field:
      - defaultVal: 0
        doc: 8 bits of configuration for the Tx packet handler (generic values, depend
          on the program)
        name: DIG_TX_TOP_PH_CONFIG
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Allow multiple encodings (only one encoding per packet is allowed otherwise)
        name: DIG_TX_TOP_PH_AES_MULT_ENC
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Select the data types that activate the AES coding
        name: DIG_TX_TOP_PH_AES_DATA_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PH_AES
      offset: 68
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_DEMUX_BIT register
      field:
      - defaultVal: 0
        doc: Enable the inverter
        name: DIG_TX_TOP_TDP_CONF_INVERT_BIT_ENABLE
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Select the destination the data type
        name: DIG_TX_TOP_TDP_CONF_CHANGE_DT_DEST_TYPE
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Select the data type to be changed
        name: DIG_TX_TOP_TDP_CONF_CHANGE_DT_SRC_TYPE
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_FORWARD
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Switch the demux from port 1 to port 0 when receiving this data type
          (the data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_SWITCH_1_TO_0_DT
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Switch the demux from port 0 to port 1 when receiving this data type
          (the data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_SWITCH_0_TO_1_DT
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_DEMUX_BIT
      offset: 72
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_MUX_BIT register
      field:
      - defaultVal: 0
        doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_FORWARD
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Switch the mux from port 1 to port 0 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_SWITCH_1_TO_0_DT
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Switch the mux from port 0 to port 1 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_SWITCH_0_TO_1_DT
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_FORWARD
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Switch the mux from port 1 to port 0 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_SWITCH_1_TO_0_DT
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Switch the mux from port 0 to port 1 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_SWITCH_0_TO_1_DT
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_MUX_BIT
      offset: 76
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_BIT register
      field:
      - defaultVal: 0
        doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_0_TO_DEST_2
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_BIT_TO_DEST_2
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_SWITCH_DEST_BIT
      offset: 80
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_1 register
      field:
      - defaultVal: 0
        doc: Select the data validity according to the data type (the data type n
          is valid if the bit n is set)
        name: DIG_TX_TOP_TDP_CONF_IEEE802154_B2C_ENABLE_TYPE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_1_TO_DEST_2
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_1
      offset: 84
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_BIT_REPEATER register
      field:
      - defaultVal: 0
        doc: Value of the delay
        name: DIG_TX_TOP_TDP_CONF_DELAY_PATH_DEL
        offset: '27:25'
        sw_access: rw
      - defaultVal: 0
        doc: Select the path to delay
        name: DIG_TX_TOP_TDP_CONF_DELAY_PATH_PATH1_NPATH2
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Number of cycles to repeat the sample (n+1)
        name: DIG_TX_TOP_TDP_CONF_BIT_REPEATER_REPEAT_COUNT
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the repeater according to the data type
        name: DIG_TX_TOP_TDP_CONF_BIT_REPEATER_ENABLE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_BIT_REPEATER
      offset: 88
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_CRC_CUSTOM register
      field:
      - defaultVal: 0
        doc: Data type changing the mode (the data with this data type are not forwarded)
        name: DIG_TX_TOP_TDP_CONF_CRC_CUSTOM_OUTPUT_MODE_DT
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Vector selecting the block according to the data type
        name: DIG_TX_TOP_TDP_CONF_CRC_CUSTOM_MODE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_CRC_CUSTOM
      offset: 92
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_DATA_WHITENING register
      field:
      - defaultVal: 0
        doc: Enable the repeater dependig on the data type
        name: DIG_TX_TOP_TDP_CONF_MANCHESTER_ENABLE_TYPE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Vector enabling the block according to the data type
        name: DIG_TX_TOP_TDP_CONF_DATA_WHITENING_ENABLE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_DATA_WHITENING
      offset: 96
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PIO4_4_8PSK register
      field:
      - defaultVal: 0
        doc: Vector enabling the block according to the data type
        name: DIG_TX_TOP_TDP_CONF_CONV_CODES_ENABLE_TYPE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the data validity according to the data type (the data type n
          is valid if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_PIO4_4_8PSK_ENABLE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PIO4_4_8PSK
      offset: 100
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0 register
      field:
      - defaultVal: 0
        doc: Consider the port 2 as signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN2
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Consider the port 1 as signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN1
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_E2
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_E1
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Consider the port 2 as signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN2
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Consider the port 1 as signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN1
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_E2
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_E1
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0
      offset: 104
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_MULT_MAN register
      field:
      - defaultVal: 0
        doc: Select the data validity according to the data type (data type is valid
          if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_ENABLE_TYPE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_MAN_M2
        offset: '11:6'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 1.
        name: DIG_TX_TOP_TDP_CONF_MULT_MAN_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_MULT_MAN
      offset: 108
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_MULT_0 register
      field:
      - defaultVal: 0
        doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_0_UPSCALE
        offset: '27:25'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_0_ORDER
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_0_E2
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_0_E1
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 2 as signed
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN2
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_0_M2
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 1 as signed
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN1
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_0_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_MULT_0
      offset: 112
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_MULT_1 register
      field:
      - defaultVal: 0
        doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_1_UPSCALE
        offset: '27:25'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_1_ORDER
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_1_E2
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_1_E1
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 2 as signed
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN2
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_1_M2
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 1 as signed
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN1
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_1_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_MULT_1
      offset: 116
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_MULT_2 register
      field:
      - defaultVal: 0
        doc: Order of the interpolation
        name: DIG_TX_TOP_TDP_CONF_DECIMATOR_ORDER
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_DECIMATOR_DOWNSCALE
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_2_E2
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_2_E1
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 2 as signed
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN2
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_2_M2
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Define the value for the port 1 as signed.
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN1
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_2_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_MULT_2
      offset: 120
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER register
      field:
      - defaultVal: 0
        doc: The ramp-up is multiplied to the incoming amplitude
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_MULTIPLICATIVE
        offset: 29
        sw_access: rw
      - defaultVal: 2
        doc: Select if the ramp has to be done on the first or second (or both) data
          path
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DP
        offset: '28:27'
        sw_access: ro
      - defaultVal: 0
        doc: Use a sine function for the ramp
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_SIN_RAMP
        offset: '26:25'
        sw_access: rw
      - defaultVal: 0
        doc: Align the ramps (the ramps follow the internal counter from 0 to 255
          otherwise)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_ALIGN_RAMPS
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Select the data validity according to the data type (data type is valid
          if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_ENABLE_TYPE
        offset: '23:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the option of the QPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_PI_OVER_4
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable the differential encoding
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_DIFFERENTIAL
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Determine the mapping type
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE
        offset: '2:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER
      offset: 124
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_0 register
      field:
      - defaultVal: 0
        doc: Pulse shaping coefficients (bits 31 down to 0)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_0
      offset: 128
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_1 register
      field:
      - defaultVal: 0
        doc: Pulse shaping coefficients (bits 63 down to 32)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_1
      offset: 132
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_2 register
      field:
      - defaultVal: 0
        doc: Pulse shaping coefficients (bits 95 down to 64)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_2
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_2
      offset: 136
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_3 register
      field:
      - defaultVal: 0
        doc: Pulse shaping coefficients (bits 127 down to 96)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_3
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_COEFS_3
      offset: 140
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER register
      field:
      - defaultVal: 0
        doc: Data type triggering the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RD_TYPE
        offset: '31:28'
        sw_access: rw
      - defaultVal: 0
        doc: Data type triggering the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RU_TYPE
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Input 2 value for sym0
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_SYM0_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Input 1 value for sym0
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_SYM0_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_DELAYED_DT
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Force value 0 when the data used in the pulse shaper isn't a real data
          (the sym0 is used otherwise)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_USE_ZERO
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: 'Choose the OSR of the block: 00: 4, 01: 8, 10: 16.'
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_OSR_MODE
        offset: '1:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER
      offset: 144
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_0 register
      field:
      - defaultVal: 0
        doc: FSK pulse shaping coefficients (bits 31 down to 0)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_0
      offset: 148
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_1 register
      field:
      - defaultVal: 0
        doc: FSK pulse shaping coefficients (bits 63 down to 32)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_1
      offset: 152
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_2 register
      field:
      - defaultVal: 0
        doc: FSK pulse shaping coefficients (bits 95 down to 64)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_2
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_2
      offset: 156
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_3 register
      field:
      - defaultVal: 0
        doc: FSK pulse shaping coefficients (bits 127 down to 96)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_3
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_COEFS_3
      offset: 160
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK register
      field:
      - defaultVal: 0
        doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (in order to have the same group delay)
        name: DIG_TX_TOP_TDP_CONF_DERIVATIVE_FILT_NON_ACTIVE
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Specify on which channel the derivative is active
        name: DIG_TX_TOP_TDP_CONF_DERIVATIVE_PORTS
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_DELAYED_DT
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Oversampling ratio
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_OSR
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Select the data validity according to the data type (data type is valid
          if the bit is set
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_ENABLE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK
      offset: 164
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR register
      field:
      - defaultVal: 0
        doc: Vector enabling the data block according to the data type
        name: DIG_TX_TOP_TDP_CONF_BLOCK_DATA_ENABLE_TYPE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Skip the first symbol to be sure that the output has the right value
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_SKIP_FIRST
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Increase the gain by a factor of 2
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_HIGH_GAIN
        offset: 10
        sw_access: rw
      - defaultVal: 3
        doc: Define if port n is signed or unsigned
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_IS_SIGNED
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Denominator of the fractional rate
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_DEN
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Numerator of the fractional rate
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_NUM
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR
      offset: 168
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_SATURATE register
      field:
      - defaultVal: 0
        doc: Delay the data type and follow the data itself
        name: DIG_TX_TOP_TDP_CONF_SATURATE_DELAY_DT
        offset: 31
        sw_access: rw
      - defaultVal: 1
        doc: Specify on which channel the saturation is active
        name: DIG_TX_TOP_TDP_CONF_SATURATE_PORTS
        offset: '30:29'
        sw_access: ro
      - defaultVal: 0
        doc: Specify correction in amplitude
        name: DIG_TX_TOP_TDP_CONF_SATURATE_AMP_CORR
        offset: '28:26'
        sw_access: rw
      - defaultVal: 0
        doc: Specify the limit to which the signal has to saturate in amplitude
        name: DIG_TX_TOP_TDP_CONF_SATURATE_AMP_LIMIT
        offset: '25:13'
        sw_access: rw
      - defaultVal: 0
        doc: Specify the limit to which the signal has to saturate
        name: DIG_TX_TOP_TDP_CONF_SATURATE_LIMIT
        offset: '12:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_SATURATE
      offset: 172
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_HOLD_DATA register
      field:
      - defaultVal: 0
        doc: Set the first (0) or the second (1) channel to the constant value
        name: DIG_TX_TOP_TDP_CONF_CONST_DATA_CHANNEL
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Value used to set the constant channel
        name: DIG_TX_TOP_TDP_CONF_CONST_DATA_VALUE
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Vector enabling the data holding according to the data type
        name: DIG_TX_TOP_TDP_CONF_HOLD_DATA_ENABLE_TYPE
        offset: '15:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_HOLD_DATA
      offset: 176
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_SKIP_DATA register
      field:
      - defaultVal: 0
        doc: Samples to wait before starting the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RD_WAIT
        offset: '27:22'
        sw_access: rw
      - defaultVal: 0
        doc: Samples to wait at the end of the ramp-up before continuing to forward
          the data
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RU_WAIT
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Data type of the skipped data
        name: DIG_TX_TOP_TDP_CONF_SKIP_DATA_SKIP_TYPE
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Number of samples to be skipped (plus 1)
        name: DIG_TX_TOP_TDP_CONF_SKIP_DATA_N
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_SKIP_DATA
      offset: 180
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PA_RAMP_CONF_1 register
      field:
      - defaultVal: 0
        doc: Gain of the compensation (2^(gain-1))
        name: DIG_TX_TOP_TDP_CONF_PA_AM2PM_GAIN
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Increments used during the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DEC_1
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Increments used during the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_INC_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Initial power of the PA (unsigned)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_INIT_POW_1
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PA_RAMP_CONF_1
      offset: 184
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PA_RAMP_CONF_2 register
      field:
      - defaultVal: 0
        doc: Destination address for the output port of block tx_ble_df
        name: DIG_TX_TOP_TDP_MAPS_TX_BLE_DF_DEST_ADDR
        offset: '29:24'
        sw_access: ro
      - defaultVal: 0
        doc: Increments used during the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DEC_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Increments used during the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_INC_2
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Initial power of the PA (unsigned)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_INIT_POW_2
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PA_RAMP_CONF_2
      offset: 188
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_PA_AM2PM_LUT register
      field:
      - defaultVal: 0
        doc: Look up table
        name: DIG_TX_TOP_TDP_CONF_PA_AM2PM_LUT
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_PA_AM2PM_LUT
      offset: 192
      type: reg
    - doc: DIG_TX_TOP_TDP_CONF_TX_BLE_DF register
      field:
      - defaultVal: 0
        doc: Delay on the samples applied to the switching information from the detection
          of the CTE data type
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_SWITCH_DELAY
        offset: '25:18'
        sw_access: rw
      - defaultVal: 0
        doc: Byte providing the CTE_info
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_CTE_INFO
        offset: '17:10'
        sw_access: rw
      - defaultVal: 0
        doc: Data type that defines the CTE
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_CTE_DT
        offset: '9:6'
        sw_access: rw
      - defaultVal: 0
        doc: Actual OSR value
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_OSR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_CONF_TX_BLE_DF
      offset: 196
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_0 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block change_dt
        name: DIG_TX_TOP_TDP_MAPS_CHANGE_DT_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 1 of block demux_bit
        name: DIG_TX_TOP_TDP_MAPS_DEMUX_BIT_P1_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 0 of block demux_bit
        name: DIG_TX_TOP_TDP_MAPS_DEMUX_BIT_P0_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the Tx packet handler output
        name: DIG_TX_TOP_TDP_MAPS_TXPH_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_0
      offset: 200
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_1 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port 1 of block switch_dest_bit
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_BIT_P1_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 0 of block switch_dest_bit
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_BIT_P0_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mux_int
        name: DIG_TX_TOP_TDP_MAPS_MUX_INT_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mux_bit
        name: DIG_TX_TOP_TDP_MAPS_MUX_BIT_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_1
      offset: 204
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_2 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port 1 of block switch_dest_int_1
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_1_P1_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 0 of block switch_dest_int_1
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_1_P0_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 1 of block switch_dest_int_0
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_0_P1_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port 0 of block switch_dest_int_0
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_0_P0_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_2
      offset: 208
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_3 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block ieeee_802154_b2c
        name: DIG_TX_TOP_TDP_MAPS_IEEE802154_B2C_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block bit_repeater
        name: DIG_TX_TOP_TDP_MAPS_BIT_REPEATER_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block fifo_4bits
        name: DIG_TX_TOP_TDP_MAPS_FIFO_4BITS_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block invert_bit
        name: DIG_TX_TOP_TDP_MAPS_INVERT_BIT_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_3
      offset: 212
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_4 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block pio4_4_8psk
        name: DIG_TX_TOP_TDP_MAPS_PIO4_4_8PSK_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block manchester
        name: DIG_TX_TOP_TDP_MAPS_MANCHESTER_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block data_whitening
        name: DIG_TX_TOP_TDP_MAPS_DATA_WHITENING_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block crc_custom
        name: DIG_TX_TOP_TDP_MAPS_CRC_CUSTOM_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_4
      offset: 216
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_5 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mult_man
        name: DIG_TX_TOP_TDP_MAPS_MULT_MAN_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block barrel_shift_1
        name: DIG_TX_TOP_TDP_MAPS_BARREL_SHIFT_1_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block barrel_shift_0
        name: DIG_TX_TOP_TDP_MAPS_BARREL_SHIFT_0_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block conv_codes
        name: DIG_TX_TOP_TDP_MAPS_CONV_CODES_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_5
      offset: 220
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_6 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block delay_path
        name: DIG_TX_TOP_TDP_MAPS_DELAY_PATH_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mult_2
        name: DIG_TX_TOP_TDP_MAPS_MULT_2_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mult_1
        name: DIG_TX_TOP_TDP_MAPS_MULT_1_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block mult_0
        name: DIG_TX_TOP_TDP_MAPS_MULT_0_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_6
      offset: 224
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_7 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block interpolator_0
        name: DIG_TX_TOP_TDP_MAPS_INTERPOLATOR_0_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block pulse_shaper_fsk
        name: DIG_TX_TOP_TDP_MAPS_PULSE_SHAPER_FSK_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block pulse_shaper
        name: DIG_TX_TOP_TDP_MAPS_PULSE_SHAPER_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block generic_mapper
        name: DIG_TX_TOP_TDP_MAPS_GENERIC_MAPPER_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_7
      offset: 228
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_8 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block cordic_angle
        name: DIG_TX_TOP_TDP_MAPS_CORDIC_ANGLE_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block decimator
        name: DIG_TX_TOP_TDP_MAPS_DECIMATOR_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block fractional_interpolator
        name: DIG_TX_TOP_TDP_MAPS_FRACTIONAL_INTERPOLATOR_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block interpolator_1
        name: DIG_TX_TOP_TDP_MAPS_INTERPOLATOR_1_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_8
      offset: 232
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_9 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block hold_data
        name: DIG_TX_TOP_TDP_MAPS_HOLD_DATA_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block block_data
        name: DIG_TX_TOP_TDP_MAPS_BLOCK_DATA_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block saturate
        name: DIG_TX_TOP_TDP_MAPS_SATURATE_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block derivative
        name: DIG_TX_TOP_TDP_MAPS_DERIVATIVE_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_9
      offset: 236
      type: reg
    - doc: DIG_TX_TOP_TDP_MAPS_DP_MAPPING_10 register
      field:
      - defaultVal: 63
        doc: Destinationaddress for the output port of block pa_am2pm
        name: DIG_TX_TOP_TDP_MAPS_PA_AM2PM_DEST_ADDR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block pa_ramp
        name: DIG_TX_TOP_TDP_MAPS_PA_RAMP_DEST_ADDR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block skip_data
        name: DIG_TX_TOP_TDP_MAPS_SKIP_DATA_DEST_ADDR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 63
        doc: Destinationaddress for the output port of block const_data
        name: DIG_TX_TOP_TDP_MAPS_CONST_DATA_DEST_ADDR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TDP_MAPS_DP_MAPPING_10
      offset: 240
      type: reg
    - doc: DIG_TX_TOP_SERIAL_FIFO register
      field:
      - defaultVal: 0
        doc: Power indicator that is used by the tx_power_lut
        name: DIG_TX_TOP_TX_POW_PA_POWER
        offset: '31:24'
        sw_access: rw
      - defaultVal: 224
        doc: Control the output power
        name: DIG_TX_TOP_PA_AMP_CTRL
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Choose how many samples the PA amplitude has to be delayed compared to
          the frequency command
        name: DIG_TX_TOP_PA_AMP_DELAY
        offset: '11:9'
        sw_access: rw
      - defaultVal: 0
        doc: Bit to control the 32th PA slice
        name: DIG_TX_TOP_PA_AMP_OFFSET
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Use the serial FIFO to get the data for the Tx
        name: DIG_TX_TOP_SERIAL_FIFO_USE_SERIAL_FIFO
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Use rising edges for the data qualifier (toggling signal otherwise)
        name: DIG_TX_TOP_SERIAL_FIFO_QUAL
        offset: 0
        sw_access: rw
      name: RF_DIG_TX_TOP_SERIAL_FIFO
      offset: 244
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_0_0 register
      field:
      - defaultVal: 64
        doc: Linearization LUT 0, bits 31 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 48
        doc: Linearization LUT 0, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 32
        doc: Linearization LUT 0, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 16
        doc: Linearization LUT 0, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_0_0
      offset: 248
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_0_1 register
      field:
      - defaultVal: 128
        doc: Linearization LUT 0, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 112
        doc: Linearization LUT 0, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 96
        doc: Linearization LUT 0, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 80
        doc: Linearization LUT 0, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_0_1
      offset: 252
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_0_2 register
      field:
      - defaultVal: 192
        doc: Linearization LUT 0, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_11
        offset: '31:24'
        sw_access: rw
      - defaultVal: 176
        doc: Linearization LUT 0, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_10
        offset: '23:16'
        sw_access: rw
      - defaultVal: 160
        doc: Linearization LUT 0, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_9
        offset: '15:8'
        sw_access: rw
      - defaultVal: 144
        doc: Linearization LUT 0, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_0_2
      offset: 256
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_0_3 register
      field:
      - defaultVal: 0
        doc: Use the Linearization LUT to calculate the PA output power
        name: DIG_TX_TOP_TX_POW_USE_LUT
        offset: 24
        sw_access: rw
      - defaultVal: 240
        doc: Linearization LUT 0, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_14
        offset: '23:16'
        sw_access: rw
      - defaultVal: 224
        doc: Linearization LUT 0, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_13
        offset: '15:8'
        sw_access: rw
      - defaultVal: 208
        doc: Linearization LUT 0, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_12
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_0_3
      offset: 260
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_1_0 register
      field:
      - defaultVal: 64
        doc: Linearization LUT 1, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 48
        doc: Linearization LUT 1, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 32
        doc: Linearization LUT 1, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 16
        doc: Linearization LUT 1, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_1_0
      offset: 264
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_1_1 register
      field:
      - defaultVal: 128
        doc: Linearization LUT 1, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 112
        doc: Linearization LUT 1, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 96
        doc: Linearization LUT 1, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 80
        doc: Linearization LUT 1, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_1_1
      offset: 268
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_1_2 register
      field:
      - defaultVal: 192
        doc: Linearization LUT 1, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_11
        offset: '31:24'
        sw_access: rw
      - defaultVal: 176
        doc: Linearization LUT 1, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_10
        offset: '23:16'
        sw_access: rw
      - defaultVal: 160
        doc: Linearization LUT 1, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_9
        offset: '15:8'
        sw_access: rw
      - defaultVal: 144
        doc: Linearization LUT 1, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_1_2
      offset: 272
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_1_3 register
      field:
      - defaultVal: 0
        doc: Disable the clock gating for the PA clock
        name: DIG_TX_TOP_PA_FILT_DISABLE_CK_GATING
        offset: 29
        sw_access: rw
      - defaultVal: 1
        doc: Select the internal or the dedicated PA clock
        name: DIG_TX_TOP_PA_FILT_SEL_CK
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Enable the block generating the ck_pa signal
        name: DIG_TX_TOP_PA_FILT_ON_CK_PA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Fine tuning the taps number
        name: DIG_TX_TOP_PA_FILT_TUNE
        offset: '26:25'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the interpolation filter for the PA
        name: DIG_TX_TOP_PA_FILT_E
        offset: 24
        sw_access: rw
      - defaultVal: 240
        doc: Linearization LUT 1, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_14
        offset: '23:16'
        sw_access: rw
      - defaultVal: 224
        doc: Linearization LUT 1, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_13
        offset: '15:8'
        sw_access: rw
      - defaultVal: 208
        doc: Linearization LUT 1, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_12
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_1_3
      offset: 276
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_2_0 register
      field:
      - defaultVal: 64
        doc: Linearization LUT 2, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 48
        doc: Linearization LUT 2, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 32
        doc: Linearization LUT 2, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 16
        doc: Linearization LUT 2, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_2_0
      offset: 280
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_2_1 register
      field:
      - defaultVal: 128
        doc: Linearization LUT 2, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 112
        doc: Linearization LUT 2, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 96
        doc: Linearization LUT 2, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 80
        doc: Linearization LUT 2, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_2_1
      offset: 284
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_2_2 register
      field:
      - defaultVal: 192
        doc: Linearization LUT 2, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_11
        offset: '31:24'
        sw_access: rw
      - defaultVal: 176
        doc: Linearization LUT 2, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_10
        offset: '23:16'
        sw_access: rw
      - defaultVal: 160
        doc: Linearization LUT 2, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_9
        offset: '15:8'
        sw_access: rw
      - defaultVal: 144
        doc: Linearization LUT 2, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_2_2
      offset: 288
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_2_3 register
      field:
      - defaultVal: 0
        doc: Feed the AGC start interrupt by the Rx FSM beside the normal AGC start
          command
        name: DIG_RX_TOP_AGC_USE_RX_FSM_START
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Do Rx soft stop (do not reset the status of the receiver)
        name: DIG_RX_TOP_SOFT_STOP
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Select the AGC to perform DC offset calibration
        name: DIG_RX_TOP_BQF_DC_CAL_AGC_SEL
        offset: 24
        sw_access: rw
      - defaultVal: 240
        doc: Linearization LUT 2, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_14
        offset: '23:16'
        sw_access: rw
      - defaultVal: 224
        doc: Linearization LUT 2, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_13
        offset: '15:8'
        sw_access: rw
      - defaultVal: 208
        doc: Linearization LUT 2, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_12
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_2_3
      offset: 292
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_3_0 register
      field:
      - defaultVal: 64
        doc: Linearization LUT 3, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 48
        doc: Linearization LUT 3, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 32
        doc: Linearization LUT 3, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 16
        doc: Linearization LUT 3, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_3_0
      offset: 296
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_3_1 register
      field:
      - defaultVal: 128
        doc: Linearization LUT 3, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 112
        doc: Linearization LUT 3, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 96
        doc: Linearization LUT 3, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 80
        doc: Linearization LUT 3, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_3_1
      offset: 300
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_3_2 register
      field:
      - defaultVal: 192
        doc: Linearization LUT 3, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_11
        offset: '31:24'
        sw_access: rw
      - defaultVal: 176
        doc: Linearization LUT 3, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_10
        offset: '23:16'
        sw_access: rw
      - defaultVal: 160
        doc: Linearization LUT 3, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_9
        offset: '15:8'
        sw_access: rw
      - defaultVal: 144
        doc: Linearization LUT 3, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_3_2
      offset: 304
      type: reg
    - doc: DIG_TX_TOP_PA_LINEARIZE_LUT_3_3 register
      field:
      - defaultVal: 7
        doc: Destination address for the output data of the input block
        name: DIG_RX_TOP_RDP_INPUT_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 240
        doc: Linearization LUT 3, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_14
        offset: '23:16'
        sw_access: rw
      - defaultVal: 224
        doc: Linearization LUT 3, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_13
        offset: '15:8'
        sw_access: rw
      - defaultVal: 208
        doc: Linearization LUT 3, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_12
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_PA_LINEARIZE_LUT_3_3
      offset: 308
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_0 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 1, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_1_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 1, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_1_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 1, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_1_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 0, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_0_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 0, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_0_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 0, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_0_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_0
      offset: 312
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_2 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 3, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_3_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 3, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_3_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 3, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_3_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 2, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_2_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 2, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_2_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 2, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_2_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_2
      offset: 316
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_4 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 5, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_5_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 5, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_5_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 5, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_5_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 4, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_4_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 4, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_4_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 4, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_4_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_4
      offset: 320
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_6 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 7, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_7_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 7, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_7_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 7, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_7_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 6, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_6_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 6, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_6_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 6, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_6_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_6
      offset: 324
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_8 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 9, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_9_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 9, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_9_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 9, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_9_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 8, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_8_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 8, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_8_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 8, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_8_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_8
      offset: 328
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_10 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 11, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_11_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 11, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_11_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 11, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_11_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 10, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_10_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 10, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_10_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 10, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_10_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_10
      offset: 332
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_12 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 13, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_13_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 13, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_13_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 13, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_13_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 12, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_12_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 12, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_12_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 12, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_12_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_12
      offset: 336
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_14 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 15, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_15_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 15, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_15_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 15, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_15_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 14, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_14_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 14, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_14_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 14, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_14_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_14
      offset: 340
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_16 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 17, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_17_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 17, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_17_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 17, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_17_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 16, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_16_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 16, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_16_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 16, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_16_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_16
      offset: 344
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_18 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 19, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_19_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 19, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_19_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 19, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_19_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 18, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_18_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 18, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_18_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 18, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_18_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_18
      offset: 348
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_20 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 21, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_21_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 21, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_21_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 21, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_21_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 20, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_20_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 20, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_20_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 20, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_20_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_20
      offset: 352
      type: reg
    - doc: DIG_TX_TOP_TX_POW_LUT_22 register
      field:
      - defaultVal: 0
        doc: Power LUT entry 23, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_23_IND
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 23, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_23_PMU
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 23, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_23_POWER
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 22, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_22_IND
        offset: '15:10'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 22, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_22_PMU
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Power LUT entry 22, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_22_POWER
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_TOP_TX_POW_LUT_22
      offset: 356
      type: reg
    - doc: DIG_RX_TOP_RDP_OSR_INIT register
      field:
      - defaultVal: 0
        doc: Create a fault instead of waiting for the previous register IO operation
          to terminate (for more flexible handling instead of just block)
        name: DIG_RX_TOP_AGC_FAULT_ON_IO_ERR
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: The GP timer interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GP_TMR_IRQ_IS_HARD
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: The GPIO interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GPIO_IRQ_IS_HARD
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Use a timer instead of the dedicated HW block to create the shortening
          pulses of the BQF
        name: DIG_RX_TOP_AGC_USE_TMR_FOR_BB_FAST_SST
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Pre-division of the coarse timer of the AGC controller
        name: DIG_RX_TOP_AGC_TMR_PREDIV
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Auxiliary bits for the sequencer to pass information to the AGC controller
        name: DIG_RX_TOP_AGC_CTRL
        offset: '11:8'
        sw_access: rw
      - defaultVal: 5
        doc: Initialization of the RDP OSR
        name: DIG_RX_TOP_RDP_OSR_INIT
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_OSR_INIT
      offset: 360
      type: reg
    - doc: DIG_RX_TOP_PH register
      field:
      - defaultVal: 0
        doc: Send a trace of the program execution to the GPIOs (GPIOs must be configured
          accordingly)
        name: DIG_RX_TOP_AGC_TRACE_TO_GPIO
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Delay of the incoming data compared to the rest of the chain
        name: DIG_RX_TOP_PH_CHAIN_DELAY
        offset: '16:9'
        sw_access: rw
      - defaultVal: 1
        doc: Use the same config byte as the sequencer for the Rx packet handler
        name: DIG_RX_TOP_PH_USES_SEQ_CONFIG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: 8 bits of configuration for the Rx packet handler (generic values, depend
          on the Rx packet handler program)
        name: DIG_RX_TOP_PH_CONFIG
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_PH
      offset: 364
      type: reg
    - doc: DIG_RX_TOP_AGC_TECHNO_DEPENDANT register
      field:
      - defaultVal: 0
        doc: Gate the I (0) or the Q (1) channel of the baseband AGC interrupts
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_1
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Gate the I (0) or the Q (1) channel of the baseband AGC interrupts
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_0
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Gate the digital baseband interrupts of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_DIG
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Gate the baseband signals (interrupts) of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_ANA
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Time to have the BQF input shortened to get into steady state faster
          after changing the RF gain
        name: DIG_RX_TOP_AGC_RF_FAST_IN_SST_PRESET
        offset: '22:17'
        sw_access: rw
      - defaultVal: 0
        doc: Gate the RF signals (interrupts)
        name: DIG_RX_TOP_AGC_RF_GATE
        offset: 16
        sw_access: rw
      - defaultVal: 1
        doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_2
        offset: '9:7'
        sw_access: rw
      - defaultVal: 3
        doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_1
        offset: '6:4'
        sw_access: ro
      - defaultVal: 1
        doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_0
        offset: '3:1'
        sw_access: ro
      - defaultVal: 1
        doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_THIRD_STAGE_IS_RF
        offset: 0
        sw_access: ro
      name: RF_DIG_RX_TOP_AGC_TECHNO_DEPENDANT
      offset: 368
      type: reg
    - doc: DIG_RX_TOP_AGC_ATTEN_LUT_0 register
      field:
      - defaultVal: 0
        doc: Qualifier type
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_QUAL_TYPE
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Sub-sampling factor (+1)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_SUBSAMPLE
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_USE_IFACE_ACT_AS_ENA
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Enable the sampling of the observed point (signal stays constant otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_ENA
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Perform a signed right shift by shift_amount of the input signal before
          outputting it
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_SHIFT_AMOUNT
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the initial state of the demux
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_0_INIT_STATE
        offset: '9:8'
        sw_access: rw
      - defaultVal: 20
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_0_ATTEN_3
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_ATTEN_LUT_0
      offset: 372
      type: reg
    - doc: DIG_RX_TOP_AGC_ATTEN_LUT_1 register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_0_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 6
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_2
        offset: '17:12'
        sw_access: rw
      - defaultVal: 12
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_1
        offset: '11:6'
        sw_access: rw
      - defaultVal: 18
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_0
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_ATTEN_LUT_1
      offset: 376
      type: reg
    - doc: DIG_RX_TOP_AGC_ATTEN_LUT_3 register
      field:
      - defaultVal: 0
        doc: Select the initial state of the demux
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_1_INIT_STATE
        offset: '25:24'
        sw_access: rw
      - defaultVal: 6
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_2
        offset: '17:12'
        sw_access: rw
      - defaultVal: 12
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_1
        offset: '11:6'
        sw_access: rw
      - defaultVal: 18
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_0
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_ATTEN_LUT_3
      offset: 380
      type: reg
    - doc: DIG_RX_TOP_AGC_ATTEN_LUT_4 register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_1_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 6
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_2
        offset: '17:12'
        sw_access: rw
      - defaultVal: 12
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_1
        offset: '11:6'
        sw_access: rw
      - defaultVal: 18
        doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_0
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_ATTEN_LUT_4
      offset: 384
      type: reg
    - doc: DIG_RX_TOP_AGC_REGLETS_0 register
      field:
      - defaultVal: 0
        doc: Register 0, bit 31 down to 24 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Register 0, bit 23 down to 16 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Register 0, bit 15 down to 8 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Register 0, bit 7 down to 0 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_REGLETS_0
      offset: 388
      type: reg
    - doc: DIG_RX_TOP_AGC_REGLETS_1 register
      field:
      - defaultVal: 0
        doc: Register 1, bit 31 down to 24 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Register 1, bit 23 down to 16 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Register 1, bit 15 down to 8 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Register 1, bit 7 down to 0 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_0
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_AGC_REGLETS_1
      offset: 392
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1 register
      field:
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_1_PORT_1_DT
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_0_PORT_1_DT
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Qualifier type
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_QUAL_TYPE
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Sub-sampling factor (+1)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_SUBSAMPLE
        offset: '7:5'
        sw_access: rw
      - defaultVal: 0
        doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_USE_IFACE_ACT_AS_ENA
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the sampling of the observed point (the signal stays constant
          otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_ENA
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Perform a signed right shift by shift_amount of the input signal before
          outputting it
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_SHIFT_AMOUNT
        offset: '2:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1
      offset: 396
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_2 register
      field:
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_5_PORT_1_DT
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_4_PORT_1_DT
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_3_PORT_1_DT
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_2_PORT_1_DT
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_2
      offset: 400
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_0_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Select the initial data type
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_0_INIT_DT
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Level 1 list of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST_LVL1_PORT_1_DT
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Level 0 list of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST_LVL0_PORT_1_DT
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST
      offset: 404
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_CHANGE_DT_1 register
      field:
      - defaultVal: 0
        doc: Flush the pipeline even in absence of input data
        name: DIG_RX_TOP_RDP_CONF_REMOVE_IF_FLUSH
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Expected IF
        name: DIG_RX_TOP_RDP_CONF_REMOVE_IF_ANGLE_INC
        offset: '27:16'
        sw_access: rw
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_1_CHAIN_DELAY
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Select the initial data type
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_1_INIT_DT
        offset: '2:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_CHANGE_DT_1
      offset: 408
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_0 register
      field:
      - defaultVal: 0
        doc: Filtering window width for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_TIME_DI_LO
        offset: '31:26'
        sw_access: rw
      - defaultVal: 0
        doc: Threshold for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_THRESH_DI
        offset: '25:18'
        sw_access: rw
      - defaultVal: 0
        doc: Threshold for soft clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SOFT_CLIP_THRESH_DI
        offset: '17:10'
        sw_access: rw
      - defaultVal: 0
        doc: Use approximative computation logic
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_ASYM_SI
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Peak detection algorithm
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_BITMASK_SI
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Filter width for soft clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SOFT_CLIP_DI
        offset: '7:4'
        sw_access: rw
      - defaultVal: 0
        doc: Filter width for hard clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_HARD_CLIP_DI
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_0
      offset: 412
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_1 register
      field:
      - defaultVal: 0
        doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_1_DOWNSCALE
        offset: '29:26'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_1_ORDER
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Keep the DC values when the rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_HP_FILTER_KEEP_CAL
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Time constant of the algorithm (approx 2**(8+tau))
        name: DIG_RX_TOP_RDP_CONF_HP_FILTER_TAU
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_0_DOWNSCALE
        offset: '13:10'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_0_ORDER
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Filtering window width for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_TIME_DI_HI
        offset: '1:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_1
      offset: 416
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_IQ_BALANCE register
      field:
      - defaultVal: 0
        doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_2_DOWNSCALE
        offset: '29:26'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_2_ORDER
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Initial value for the phase calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_CAL_PHA_INIT
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Initial value for the amplitude calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_CAL_AMP_INIT
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Keep the calibration value when the Rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_KEEP_CAL
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Time constant of the algorithm (mantissa+exp format)
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_TAU
        offset: '6:2'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the dynamic calibration only after the sync detection
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_DYNAMIC_POST_SYNC
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the dynamic calibration of the amplitude/phase calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_ENABLE_DYNAMIC
        offset: 0
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_IQ_BALANCE
      offset: 420
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_DECIMATOR_3 register
      field:
      - defaultVal: 0
        doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (to have the same group delay)
        name: DIG_RX_TOP_RDP_CONF_DERIVATIVE_FILT_NON_ACTIVE
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Specify on which channel the derivative is active.
        name: DIG_RX_TOP_RDP_CONF_DERIVATIVE_PORTS
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Flush the pipeline even in absence of input data.
        name: DIG_RX_TOP_RDP_CONF_CORDIC_LIN2POL_FLUSH
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Denominator of the decimation ratio (-1)
        name: DIG_RX_TOP_RDP_CONF_FRACTIONAL_DECIMATOR_DEN
        offset: '15:12'
        sw_access: rw
      - defaultVal: 0
        doc: Numerator of the decimation ratio (-1)
        name: DIG_RX_TOP_RDP_CONF_FRACTIONAL_DECIMATOR_NUM
        offset: '11:8'
        sw_access: rw
      - defaultVal: 0
        doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_3_DOWNSCALE
        offset: '5:2'
        sw_access: rw
      - defaultVal: 0
        doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_3_ORDER
        offset: '1:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_DECIMATOR_3
      offset: 424
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_DIFF_BY_N register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Length of the pattern (+1)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_PATTERN_LEN
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Number of accepted errors in the correlator
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_MAX_ERRORS
        offset: '12:9'
        sw_access: rw
      - defaultVal: 0
        doc: Use a 64 bits correlator with OSR 4 (32 bits correlation with OSR 8 is
          used otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_MODE
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Send the delayed input on port 1
        name: DIG_RX_TOP_RDP_CONF_DIFF_BY_N_SEND_DELAYED
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: The delay minus 1 of the differentiator
        name: DIG_RX_TOP_RDP_CONF_DIFF_BY_N_N
        offset: '4:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_DIFF_BY_N
      offset: 428
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_CORRELATOR_OPTS register
      field:
      - defaultVal: 0
        doc: Apply the ISI also on sequences 001 011 110 100
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_FULL_ISI
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Apply an internal filtering (only the incoming data is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_DO_FILTER
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_USE_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Additional delay when the correlator is in mode 1
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_DELAY_MODE_1
        offset: '24:19'
        sw_access: rw
      - defaultVal: 0
        doc: Delay to add for the resync block
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_RESYNC_DELAY
        offset: '18:13'
        sw_access: rw
      - defaultVal: 0
        doc: Coefficient that multiplies the unbalance of the patter to avoid biased
          average
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_PATTERN_BIAS
        offset: '12:7'
        sw_access: rw
      - defaultVal: 0
        doc: Use only one correlation peak until the next restart
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_SINGLE_PEAK
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Correction to be made for ISI interference
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_ISI_THR
        offset: '5:2'
        sw_access: rw
      - defaultVal: 0
        doc: Gain to apply to the input signal (power of 2)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_GAIN
        offset: '1:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_CORRELATOR_OPTS
      offset: 432
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_CORRELATOR_CMDS register
      field:
      - defaultVal: 0
        doc: Gain in exponential terms (shift left or right)
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_GAIN_EXP
        offset: '27:24'
        sw_access: rw
      - defaultVal: 128
        doc: Maximum deviation in frequency to get the correlation signal
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_CORR_RANGE
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value to send as command for the average value
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_AVG_CMD
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Value to send as command for the synchronization
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_SYNC_CMD
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_CORRELATOR_CMDS
      offset: 436
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_0 register
      field:
      - defaultVal: 0
        doc: Pulse shape coefficients of the filter, bits 31 down to 0
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_0
      offset: 440
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_1 register
      field:
      - defaultVal: 0
        doc: Pulse shape coefficients of the filter, bits 63 down to 34
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_1
      offset: 444
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_PS_COEFS register
      field:
      - defaultVal: 0
        doc: Pulse shape coefficients of the filter, bits 95 down to 64
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_PS_COEFS
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_PS_COEFS
      offset: 448
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1 register
      field:
      - defaultVal: 0
        doc: Select the external sample signal type
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_EXT_SAMPLE_TYPE
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Use the external sample signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_USE_EXT_SAMPLE
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Signal should be used to override the ext_is_cte signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_IS_CTE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Select the slot time duration for AoA
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_AOA_SLOT_TIME
        offset: 22
        sw_access: rw
      - defaultVal: 31
        doc: Actual OSR value
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_OSR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Byte providing the CTE_info
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_CTE_INFO
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Gain in exponential terms (shift left or right)
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_GAIN_EXP
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1
      offset: 452
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_RX_PATH_DELAY register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Sends the intersymbols (mandatory for tracking clock recovery algorithms)
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SEND_INTERSYMB
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Sample values before the sync arrives
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_PRESAMPLE
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Base the OSR on the incoming samples instead of the time stamp
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SAMPLE_BASED
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Oversampling ratio minus 1
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_OSR
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_CHAIN_DELAY
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Delay to apply for the sampling operation compared to the antenna time
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_RX_PATH_DELAY
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_RX_BLE_DF_RX_PATH_DELAY
      offset: 456
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_DPSK_TED register
      field:
      - defaultVal: 0
        doc: Time constant of the FSK TED
        name: DIG_RX_TOP_RDP_CONF_FSK_TED_TC
        offset: '31:24'
        sw_access: rw
      - defaultVal: 1
        doc: Interpolation ratio
        name: DIG_RX_TOP_RDP_CONF_PHASE_INTERP_RATIO_3_N2
        offset: 19
        sw_access: rw
      - defaultVal: 2
        doc: Number of samples that the interpolated value has to wait before sending
          the interpolated value
        name: DIG_RX_TOP_RDP_CONF_PHASE_INTERP_DELAY_DATA
        offset: '18:16'
        sw_access: rw
      - defaultVal: 1
        doc: Use the n-1 and n+1 samples to estimate (n-2 and n+2 are used otherwise)
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_DOUBLE_SPACE
        offset: 12
        sw_access: rw
      - defaultVal: 3
        doc: Increment in case of time error
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_ERR_INC
        offset: '11:8'
        sw_access: rw
      - defaultVal: 48
        doc: Time constant of the DPSK TED
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_TC
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_DPSK_TED
      offset: 460
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY register
      field:
      - defaultVal: 0
        doc: Time constant for the phase recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_TAU_PHASE_ERR
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Time constant for the frequency recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_TAU_FREQ_ERR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 1
        doc: Enable the internal low pass filter that can be used as carrier recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_LP_FILTER_E
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Decay speed (power of 2)
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_TAU
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Delay of the decay in samples
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_DELAY
        offset: '9:4'
        sw_access: rw
      - defaultVal: 0
        doc: Decay the carrier estimation
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_ESTIM
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Time constant for the internal low pass filter
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_LP_FILTER_TAU
        offset: '2:1'
        sw_access: rw
      - defaultVal: 0
        doc: Apply the carrier recovery in phase mode
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_PHASE_MODE
        offset: 0
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY
      offset: 464
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_BLR_DEMAPPER register
      field:
      - defaultVal: 0
        doc: Resync delay for clock
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_RESYNC_DELAY
        offset: '30:26'
        sw_access: rw
      - defaultVal: 0
        doc: Margin for preamble detection
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_MARGIN_PREAMBLE
        offset: '25:21'
        sw_access: rw
      - defaultVal: 0
        doc: Margin for sync word detection
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_MARGIN
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_CHAIN_DELAY
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the repeater dependig on the data type (all 1 and it's always
          enabled)
        name: DIG_RX_TOP_RDP_CONF_BLR_DEMAPPER_ENABLE_TYPE
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_BLR_DEMAPPER
      offset: 468
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT register
      field:
      - defaultVal: 0
        doc: Filter the samples that are not marked as sample_data by the clock recovery
          block
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_FILTER_SAMPLES
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Apply coherent demodulation
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_COHERENT
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_CHAIN_DELAY
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Number of accepted errors inside the EDR sync symbols
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_ACCEPTED_ERRS
        offset: '8:7'
        sw_access: rw
      - defaultVal: 16
        doc: Delay to be added to the center sync
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_RESYNC_DELAY
        offset: '6:2'
        sw_access: rw
      - defaultVal: 0
        doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_USE_SYNC_DETECT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Send the phase correction to the carrier recovery block (experimental)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_SEND_PHASE_CORR
        offset: 0
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT
      offset: 472
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Oversampling of the counter compared to the data-rate
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_COUNTER_OSR
        offset: '20:17'
        sw_access: rw
      - defaultVal: 0
        doc: Use the sync_detect signal for the correlation (set 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_USE_SYNC_DETECT
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Command to be sent to destination 2 in case of sync detection
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_CMD_SYNC_FOUND
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Sync word used by the algorithm
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_PATTERN
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B
      offset: 476
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMPS register
      field:
      - defaultVal: 0
        doc: Value to send as command for frequency error information (see carrier
          recovery block commands)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_FREQ_ERR_CMD
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude of the sequence 111
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_111
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude of the sequence 011
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_011
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude of the sequence 010
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_010
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMPS
      offset: 480
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_OPTS register
      field:
      - defaultVal: 0
        doc: Indicate the subsample factor
        name: DIG_RX_TOP_RDP_CONF_SUBSAMPLE_OSR
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_BLR_DELAY_CHAIN_DELAY
        offset: '21:16'
        sw_access: rw
      - defaultVal: 1
        doc: Number of symbols (+1) to anticipate the sync_detect rise (if depth is
          less than sync_early+1 then the depth value is used)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SYNC_EARLY
        offset: '10:9'
        sw_access: rw
      - defaultVal: 0
        doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SYNC_DETECT
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Send the frequency error information to another block
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SEND_FREQ_ERR
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Gain of the soft decision (the higher the gain, the higher is the amplitude
          of the soft decision)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SOFT_GAIN
        offset: '6:5'
        sw_access: rw
      - defaultVal: 0
        doc: Use a real calculation of the soft decision (a bogus value derived from
          the hard decision is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SOFT_DEC
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Initialize the path metrics to take into account the end of the sync
          word (only valid for 32 or 64 sync words)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_LAST_BIT
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Depth of the sequence (+1)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_DEPTH
        offset: '2:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_OPTS
      offset: 484
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_CRC_CUSTOM register
      field:
      - defaultVal: 0
        doc: Do not reset the min/max on every window.
        name: DIG_RX_TOP_RDP_CONF_RSSI_READOUT_NRST_MIN_MAX
        offset: 28
        sw_access: rw
      - defaultVal: 4
        doc: Parameter indicating the window length for the average, min/max calculation
        name: DIG_RX_TOP_RDP_CONF_RSSI_READOUT_TAU
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Length of the packet in BLR mode
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_PACKET_LEN
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_USE_SYNC_DETECT
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Do not flush the data at the end of the packet (for test purpose)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_DONT_FLUSH
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Memory length of the Viterbi algorithm
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_MEM_OUT
        offset: '10:9'
        sw_access: rw
      - defaultVal: 0
        doc: Specify that the decoding is for the BLE long range
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_E
        offset: 8
        sw_access: rw
      - defaultVal: 1
        doc: Enable CRC (enabled through a Rx packet handler command otherwise)
        name: DIG_RX_TOP_RDP_CONF_CRC_CUSTOM_MODE_INIT
        offset: 0
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_CRC_CUSTOM
      offset: 488
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_CMDS register
      field:
      - defaultVal: 0
        doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_FLUSH_CHAIN_DELAY
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Command 1 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_ERR1
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Command 2 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_OK2
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Command 1 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_OK1
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_VITERBI_CONV_CMDS
      offset: 492
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_LIMIT_RATE register
      field:
      - defaultVal: 7
        doc: Number of samples to flush
        name: DIG_RX_TOP_RDP_CONF_FLUSH_LEN
        offset: '27:22'
        sw_access: rw
      - defaultVal: 7
        doc: Oversampling ratio to be applied
        name: DIG_RX_TOP_RDP_CONF_FLUSH_OSR
        offset: '21:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the data out size
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_DATA_SIZE
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Select the type of clock at the output of the block (readouts, not data-path).
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_CLOCK_MODE
        offset: '7:6'
        sw_access: rw
      - defaultVal: 7
        doc: Oversampling rate between the max data-rate and the actual clock.
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_OSR
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_LIMIT_RATE
      offset: 496
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MULT_0 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mult_3
        name: DIG_RX_TOP_RDP_MAPS_MULT_3_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 2 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN2
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 1 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN1
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_0_E2
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_0_E1
        offset: '15:12'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_0_M2
        offset: '11:6'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_0_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MULT_0
      offset: 500
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MULT_1 register
      field:
      - defaultVal: 0
        doc: Select the CTE data qualifier
        name: DIG_RX_TOP_CTE_QUAL
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Enable the automatic push of CTE data to an external IP
        name: DIG_RX_TOP_CTE_AUTO_PULL
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Select the external IQ sample signal qualifier type
        name: DIG_RX_TOP_CTE_EXT_IQ_SMP_TYPE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Select which signal is sent over first
        name: DIG_RX_TOP_CTE_Q_NI_FIRST
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Select which signal is sent over the MSB in case of a 4bit buffers
        name: DIG_RX_TOP_CTE_IQ_MSB_FIRST
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: 'Select the bus data size of IQ signals: 00: 4 bits 01: 8 bits (I first
          the Q) 10: 16 bits (I and Q in parallel)'
        name: DIG_RX_TOP_CTE_IQ_DATA_BUS_SIZE
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 2 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN2
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 1 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN1
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_1_E2
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_1_E1
        offset: '15:12'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_1_M2
        offset: '11:6'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_1_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MULT_1
      offset: 504
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MULT_2 register
      field:
      - defaultVal: 0
        doc: Switch I and Q signal at the output of the ADC
        name: DIG_RX_TOP_ADC_CTRL_SWITCH_I_Q
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Invert the duty cycle for fractional division ratio
        name: DIG_RX_TOP_ADC_CTRL_INVERT_DUTY_CYCLE
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Invert the clock ADC (debug purpose)
        name: DIG_RX_TOP_ADC_CTRL_INVERT_CLK
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Division factor of the main clock to get the ADC clock (the real division
          factor is given by clk_div/2+1)
        name: DIG_RX_TOP_ADC_CTRL_CLK_DIV
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 2 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN2
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 1 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN1
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_2_E2
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_2_E1
        offset: '15:12'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_2_M2
        offset: '11:6'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_2_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MULT_2
      offset: 508
      type: reg
    - doc: DIG_RX_TOP_RDP_CONF_MULT_3 register
      field:
      - defaultVal: 1
        doc: Switch the byte order of the key and nonce
        name: DIG_AES_BYTE_ORDER
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Allow multiple decoding on Rx (only one decoding per packet allowed otherwise)
        name: DIG_AES_RX_MULTIPLE_ENCODING
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 2 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN2
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Interpret the value at port 1 as signed
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN1
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_3_E2
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_3_E1
        offset: '15:12'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_3_M2
        offset: '11:6'
        sw_access: rw
      - defaultVal: 0
        doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_3_M1
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_CONF_MULT_3
      offset: 512
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_0 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mem_el_1
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_1_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mem_el_0
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_0_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block rxph
        name: DIG_RX_TOP_RDP_MAPS_RXPH_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 7
        doc: Destinationaddress for the output port of block input
        name: DIG_RX_TOP_RDP_MAPS_INPUT_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_0
      offset: 516
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_1 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block tee_0
        name: DIG_RX_TOP_RDP_MAPS_TEE_0_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block observe_point_1
        name: DIG_RX_TOP_RDP_MAPS_OBSERVE_POINT_1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block observe_point_0
        name: DIG_RX_TOP_RDP_MAPS_OBSERVE_POINT_0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mem_el_2
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_2_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_1
      offset: 520
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_2 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block tee_2
        name: DIG_RX_TOP_RDP_MAPS_TEE_2_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block tee_1
        name: DIG_RX_TOP_RDP_MAPS_TEE_1_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block tee_1
        name: DIG_RX_TOP_RDP_MAPS_TEE_1_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 45
        doc: Destinationaddress for the output port 1 of block tee_0
        name: DIG_RX_TOP_RDP_MAPS_TEE_0_P1_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_2
      offset: 524
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_3 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block tee_3
        name: DIG_RX_TOP_RDP_MAPS_TEE_3_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block tee_3
        name: DIG_RX_TOP_RDP_MAPS_TEE_3_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block tee_2
        name: DIG_RX_TOP_RDP_MAPS_TEE_2_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_3
      offset: 528
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_4 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block split_data
        name: DIG_RX_TOP_RDP_MAPS_SPLIT_DATA_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 3 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P3_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 2 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P2_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_4
      offset: 532
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_5 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block ctrl_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_1_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block ctrl_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_0_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block ctrl_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_0_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block split_data
        name: DIG_RX_TOP_RDP_MAPS_SPLIT_DATA_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_5
      offset: 536
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_6 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_1_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_0_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_0_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block ctrl_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_1_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_6
      offset: 540
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_7 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_3
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_3_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_2
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_2_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_2
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_2_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_1_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_7
      offset: 544
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_8 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_5
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_5_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_4
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_4_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_dest_4
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_4_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_3
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_3_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_8
      offset: 548
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_9 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 2 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P2_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dt_switch_dest_5
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_5_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_9
      offset: 552
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_10 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block iq_balance
        name: DIG_RX_TOP_RDP_MAPS_IQ_BALANCE_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block change_dt_1
        name: DIG_RX_TOP_RDP_MAPS_CHANGE_DT_1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block change_dt_0
        name: DIG_RX_TOP_RDP_MAPS_CHANGE_DT_0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 3 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P3_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_10
      offset: 556
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_11 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block decimator_1
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_1_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block decimator_0
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_0_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block remove_if
        name: DIG_RX_TOP_RDP_MAPS_REMOVE_IF_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block hp_filter
        name: DIG_RX_TOP_RDP_MAPS_HP_FILTER_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_11
      offset: 560
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_12 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block channel_filter_fir
        name: DIG_RX_TOP_RDP_MAPS_CHANNEL_FILTER_FIR_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block fractional_decimator
        name: DIG_RX_TOP_RDP_MAPS_FRACTIONAL_DECIMATOR_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 78
        doc: Destinationaddress for the output port of block decimator_3
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_3_DEST_ADDR
        offset: '14:8'
        sw_access: ro
      - defaultVal: 64
        doc: Destinationaddress for the output port of block decimator_2
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_2_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_12
      offset: 564
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_13 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block diff_by_n
        name: DIG_RX_TOP_RDP_MAPS_DIFF_BY_N_P1_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block diff_by_n
        name: DIG_RX_TOP_RDP_MAPS_DIFF_BY_N_P0_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block derivative
        name: DIG_RX_TOP_RDP_MAPS_DERIVATIVE_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 19
        doc: Destinationaddress for the output port of block cordic_lin2pol
        name: DIG_RX_TOP_RDP_MAPS_CORDIC_LIN2POL_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_13
      offset: 568
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_14 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block matched_filter_1
        name: DIG_RX_TOP_RDP_MAPS_MATCHED_FILTER_1_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block matched_filter_0
        name: DIG_RX_TOP_RDP_MAPS_MATCHED_FILTER_0_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block correlator
        name: DIG_RX_TOP_RDP_MAPS_CORRELATOR_P1_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block correlator
        name: DIG_RX_TOP_RDP_MAPS_CORRELATOR_P0_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_14
      offset: 572
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_15 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block phase_interp
        name: DIG_RX_TOP_RDP_MAPS_PHASE_INTERP_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 70
        doc: Destinationaddress for the output port of block dpsk_ted
        name: DIG_RX_TOP_RDP_MAPS_DPSK_TED_DEST_ADDR
        offset: '22:16'
        sw_access: ro
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block clock_recovery
        name: DIG_RX_TOP_RDP_MAPS_CLOCK_RECOVERY_P1_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block clock_recovery
        name: DIG_RX_TOP_RDP_MAPS_CLOCK_RECOVERY_P0_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_15
      offset: 576
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_16 register
      field:
      - defaultVal: 93
        doc: Destinationaddress for the output port 0 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P0_DEST_ADDR
        offset: '30:24'
        sw_access: ro
      - defaultVal: 127
        doc: Destinationaddress for the output port of block blr_demapper
        name: DIG_RX_TOP_RDP_MAPS_BLR_DEMAPPER_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block carrier_recovery
        name: DIG_RX_TOP_RDP_MAPS_CARRIER_RECOVERY_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 70
        doc: Destinationaddress for the output port of block fsk_ted
        name: DIG_RX_TOP_RDP_MAPS_FSK_TED_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_16
      offset: 580
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_17 register
      field:
      - defaultVal: 84
        doc: Destinationaddress for the output port 1 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P1_DEST_ADDR
        offset: '30:24'
        sw_access: ro
      - defaultVal: 70
        doc: Destinationaddress for the output port 0 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P0_DEST_ADDR
        offset: '22:16'
        sw_access: ro
      - defaultVal: 76
        doc: Destinationaddress for the output port 2 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P2_DEST_ADDR
        offset: '14:8'
        sw_access: ro
      - defaultVal: 70
        doc: Destinationaddress for the output port 1 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P1_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_17
      offset: 584
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_18 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 2 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P2_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 76
        doc: Destinationaddress for the output port 2 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P2_DEST_ADDR
        offset: '6:0'
        sw_access: ro
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_18
      offset: 588
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_19 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block viterbi_gfsk
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_GFSK_P1_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block viterbi_gfsk
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_GFSK_P0_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block ieee_802154_c2b
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_C2B_P1_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block ieee_802154_c2b
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_C2B_P0_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_19
      offset: 592
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_20 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block manchester
        name: DIG_RX_TOP_RDP_MAPS_MANCHESTER_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block subsample
        name: DIG_RX_TOP_RDP_MAPS_SUBSAMPLE_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 100
        doc: Destinationaddress for the output port of block blr_delay
        name: DIG_RX_TOP_RDP_MAPS_BLR_DELAY_DEST_ADDR
        offset: '14:8'
        sw_access: ro
      - defaultVal: 127
        doc: Destinationaddress for the output port of block hard_decision
        name: DIG_RX_TOP_RDP_MAPS_HARD_DECISION_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_20
      offset: 596
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_21 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port 0 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P0_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block crc_custom
        name: DIG_RX_TOP_RDP_MAPS_CRC_CUSTOM_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block ieee_802154_f2l
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_F2L_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block data_whitening
        name: DIG_RX_TOP_RDP_MAPS_DATA_WHITENING_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_21
      offset: 600
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_22 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block limit_rate
        name: DIG_RX_TOP_RDP_MAPS_LIMIT_RATE_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 3 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P3_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 2 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P2_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port 1 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P1_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_22
      offset: 604
      type: reg
    - doc: DIG_RX_TOP_RDP_MAPS_DP_MAPPING_23 register
      field:
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mult_2
        name: DIG_RX_TOP_RDP_MAPS_MULT_2_DEST_ADDR
        offset: '30:24'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mult_1
        name: DIG_RX_TOP_RDP_MAPS_MULT_1_DEST_ADDR
        offset: '22:16'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block mult_0
        name: DIG_RX_TOP_RDP_MAPS_MULT_0_DEST_ADDR
        offset: '14:8'
        sw_access: rw
      - defaultVal: 127
        doc: Destinationaddress for the output port of block flush
        name: DIG_RX_TOP_RDP_MAPS_FLUSH_DEST_ADDR
        offset: '6:0'
        sw_access: rw
      name: RF_DIG_RX_TOP_RDP_MAPS_DP_MAPPING_23
      offset: 608
      type: reg
    - doc: DIG_DCO_CAL register
      field:
      - defaultVal: 1
        doc: Bypass the RCCO compensation algorithm (the value for the BQF_R2 is used
          instead)
        name: DIG_RCCO_COMP_BYPASS
        offset: 28
        sw_access: rw
      - defaultVal: 1
        doc: Time constant of the RCCO compensation loop
        name: DIG_RCCO_COMP_TAU
        offset: '27:26'
        sw_access: rw
      - defaultVal: 1
        doc: Internal counter length
        name: DIG_RCCO_COMP_CNT_RC_LEN_L2
        offset: '25:24'
        sw_access: rw
      - defaultVal: 176
        doc: Target frequency (calculated by f_xtal*this_value/128)
        name: DIG_RCCO_COMP_TARGET_FREQ
        offset: '23:16'
        sw_access: rw
      - defaultVal: 2
        doc: Initial value of the bias level control
        name: DIG_DCO_CAL_BIAS_LEVEL_CTRL_RST
        offset: '14:13'
        sw_access: rw
      - defaultVal: 1
        doc: Value to add at the end of the calibration to the dco_bias_ctrl
        name: DIG_DCO_CAL_ADD_BIAS_CTRL
        offset: '12:11'
        sw_access: rw
      - defaultVal: 1
        doc: Counter for the timer of the DCO calibration steps
        name: DIG_DCO_CAL_T_WAIT
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Bits to use for the DCO amplitude detector
        name: DIG_DCO_CAL_DET_BITS
        offset: '7:6'
        sw_access: rw
      - defaultVal: 47
        doc: Base counter for the timer of the DCO calibration steps
        name: DIG_DCO_CAL_T_BASE
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_DCO_CAL
      offset: 612
      type: reg
    - doc: DIG_AES_KEY_0 register
      field:
      - defaultVal: 0
        doc: AES key bits 31 down to 0
        name: DIG_AES_KEY_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_KEY_0
      offset: 616
      type: reg
    - doc: DIG_AES_KEY_1 register
      field:
      - defaultVal: 0
        doc: AES key bits 63 down to 32
        name: DIG_AES_KEY_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_KEY_1
      offset: 620
      type: reg
    - doc: DIG_AES_KEY_2 register
      field:
      - defaultVal: 0
        doc: AES key bits 95 down to 64
        name: DIG_AES_KEY_2
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_KEY_2
      offset: 624
      type: reg
    - doc: DIG_AES_KEY_3 register
      field:
      - defaultVal: 0
        doc: AES key bits 127 down to 96
        name: DIG_AES_KEY_3
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_KEY_3
      offset: 628
      type: reg
    - doc: DIG_AES_NONCE_0 register
      field:
      - defaultVal: 0
        doc: AES nonce bits 31 down to 0
        name: DIG_AES_NONCE_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_NONCE_0
      offset: 632
      type: reg
    - doc: DIG_AES_NONCE_1 register
      field:
      - defaultVal: 0
        doc: AES nonce bits 63 down to 32
        name: DIG_AES_NONCE_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_NONCE_1
      offset: 636
      type: reg
    - doc: DIG_AES_NONCE_2 register
      field:
      - defaultVal: 0
        doc: AES nonce bits 95 down to 64
        name: DIG_AES_NONCE_2
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_AES_NONCE_2
      offset: 640
      type: reg
    - doc: DIG_AES_NONCE_3 register
      field:
      - defaultVal: 0
        doc: TBD
        name: DIG_TX_FIFO_FLUSH_ON_COND
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_TX_FIFO_USE_IT
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_RX_FIFO_FLUSH_ON_COND
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_RX_FIFO_USE_IT
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_IQ_FIFO_FLUSH_ON_COND
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: DIG_IQ_FIFO_USE_IT
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: AES nonce bits 103 down to 96
        name: DIG_AES_NONCE_3
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_AES_NONCE_3
      offset: 644
      type: reg
    - doc: DIG_AES_B1_MASK register
      field:
      - defaultVal: 227
        doc: Mask for byte 1 of the packet header
        name: DIG_AES_B1_MASK
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_AES_B1_MASK
      offset: 648
      type: reg
    - doc: DIG_TX_BLE_DTM register
      field:
      - defaultVal: 0
        doc: Control the Rx enable bit at the RF interface
        name: DIG_EXT_SIG_RX_RF_E
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Control the Tx enable bits at the RF interface
        name: DIG_EXT_SIG_TX_RF_E
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Select the external IQ sample signal qualifier type
        name: DIG_DIR_FIND_EXT_IQ_SMP_TYPE
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Select which signal is sent over first
        name: DIG_DIR_FIND_Q_NI_FIRST
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Select which signal is sent over the MSB in case of a 4bit buffers
        name: DIG_DIR_FIND_IQ_MSB_FIRST
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Select the bus data size of IQ signals
        name: DIG_DIR_FIND_IQ_DATA_BUS_SIZE
        offset: '19:18'
        sw_access: rw
      - defaultVal: 0
        doc: Select the CTE data qualifier
        name: DIG_DIR_FIND_CTE_QUAL
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Enable the automatic push of CTE data to an external IP
        name: DIG_DIR_FIND_CTE_AUTO_PULL
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BLE DTM automatic packets (Tx FIFO is replaced by the automatic
          packets bytes from the BLE DTM block)
        name: DIG_TX_BLE_DTM_E
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Use a custom sync word (register SYNC_WORD_0)
        name: DIG_TX_BLE_DTM_CUSTOM_SW
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Set the BLE DTM packet type
        name: DIG_TX_BLE_DTM_PKT_TYPE
        offset: '11:8'
        sw_access: rw
      - defaultVal: 37
        doc: Set the BLE DTM packet length
        name: DIG_TX_BLE_DTM_PKT_LEN
        offset: '7:0'
        sw_access: rw
      name: RF_DIG_TX_BLE_DTM
      offset: 652
      type: reg
    - doc: DIG_TRX_CRC_POLY register
      field:
      - defaultVal: 8389421
        doc: CRC polynomial using the Koopman notation (the nth bit codes the (n+1)
          coefficient)
        name: DIG_TRX_CRC_POLY
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_CRC_POLY
      offset: 656
      type: reg
    - doc: DIG_TRX_CRC_RST register
      field:
      - defaultVal: 5592405
        doc: CRC reset value
        name: DIG_TRX_CRC_RST
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_CRC_RST
      offset: 660
      type: reg
    - doc: DIG_TRX_TRX_DF_LUT_0 register
      field:
      - defaultVal: 0
        doc: Antenna switching pattern LIT, bits 31 down to 0
        name: DIG_TRX_DF_LUT_0
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_TRX_DF_LUT_0
      offset: 664
      type: reg
    - doc: DIG_TRX_TRX_DF_LUT_1 register
      field:
      - defaultVal: 0
        doc: Antenna switching pattern LIT, bits 63 down to 32
        name: DIG_TRX_DF_LUT_1
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_TRX_DF_LUT_1
      offset: 668
      type: reg
    - doc: DIG_TRX_TRX_DF_CFG register
      field:
      - defaultVal: 0
        doc: Puncturation of the convolutional codes
        name: DIG_TRX_VITERBI_CONV_PUNCT
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Polynomials of the convolutional codes
        name: DIG_TRX_VITERBI_CONV_CODES
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Implement the IEEE 802.3 standard
        name: DIG_TRX_MANCHESTER_IEEE_CODING
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Do not use the reference antenna during the switching phase
        name: DIG_TRX_DF_NO_REF_ANT_IN_SW
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Use the element 1 of the antenna LUT for the reference period
        name: DIG_TRX_DF_REF_NEW_ANTENNA
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Number of elements to be used in the antenna LUT
        name: DIG_TRX_DF_LUT_ELEM_LEN
        offset: '3:0'
        sw_access: rw
      name: RF_DIG_TRX_TRX_DF_CFG
      offset: 672
      type: reg
    - doc: DIG_TRX_DATA_WHITENING register
      field:
      - defaultVal: 1
        doc: Enable the reference voltage
        name: LDO_DIG_VREF_E
        offset: 24
        sw_access: ro
      - defaultVal: 75
        doc: DIG reference voltage tuning (127 steps of 2mV)
        name: LDO_DIG_VREF_TUNE
        offset: '22:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the modulation type
        name: DIG_TRX_DPSK_MOD_TYPE
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Use the channel number as reset for the BLE data-whitening
        name: DIG_TRX_DATA_WHITENING_USE_CHANNEL_DW
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BLE data whitening
        name: DIG_TRX_DATA_WHITENING_BLE_DW
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Set the BLE channel for the data whitening
        name: DIG_TRX_DATA_WHITENING_BLE_CHN
        offset: '5:0'
        sw_access: rw
      name: RF_DIG_TRX_DATA_WHITENING
      offset: 676
      type: reg
    - doc: DIG_TRX_SYNC_WORD_LOW register
      field:
      - defaultVal: 0
        doc: Synchronization word in LR mode, bits 31 down to 0
        name: DIG_TRX_SYNC_WORD_LOW
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_SYNC_WORD_LOW
      offset: 680
      type: reg
    - doc: DIG_TRX_SYNC_WORD_HIGH register
      field:
      - defaultVal: 0
        doc: Synchronization word in LR mode, bits 63 down to 32
        name: DIG_TRX_SYNC_WORD_HIGH
        offset: '31:0'
        sw_access: rw
      name: RF_DIG_TRX_SYNC_WORD_HIGH
      offset: 684
      type: reg
    - doc: LDO_DIG_LDO register
      field:
      - defaultVal: 0
        doc: Use the value calculated by the Tx block for the PA VRef tuning (use
          the rx_ldo_adc_pa_vref_tune value otherwise)
        name: ANA_TRX_RF_LDO_PA_TUNE_DYN_NSTAT
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Isolate Tx signals (active low)
        name: ANA_TRX_ISOLATE_TX_B
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Isolate Rx signals (active low)
        name: ANA_TRX_ISOLATE_RX_B
        offset: 16
        sw_access: rw
      - defaultVal: 1
        doc: Enable the DIG LDO
        name: LDO_DIG_LDO_E
        offset: 8
        sw_access: ro
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: LDO_DIG_LDO_ISTAB
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: LDO_DIG_LDO_IBIAS
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: LDO_DIG_LDO_CM
        offset: '3:2'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: LDO_DIG_LDO_RM
        offset: '1:0'
        sw_access: rw
      name: RF_LDO_DIG_LDO
      offset: 688
      type: reg
    - doc: ANA_TRX_ATB register
      field:
      - defaultVal: 1
        doc: Enable the dd2iq25 buffer
        name: ANA_TRX_RF_DD2_IQ25_BUF_E
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Enable the divider by 2 used by the PA
        name: ANA_TRX_RF_DD2_E
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Enable the divider for the interpolation filter
        name: ANA_TRX_RF_DD_IF_E
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Enable the divider by 2
        name: ANA_TRX_RF_DD2_IQ25_E
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PA
        name: ANA_TRX_RF_PA_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable the LNA
        name: ANA_TRX_RF_LNA_E
        offset: 24
        sw_access: rw
      name: RF_ANA_TRX_ATB
      offset: 692
      type: reg
    - doc: ANA_TRX_RF_CONFIG register
      field:
      - defaultVal: 0
        doc: VDD_LNA ready signal
        name: ANA_TRX_RF_LNA_OK_VDDLNA
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BQF LDO
        name: ANA_TRX_RF_LDO_BQF_E
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Enable the LNA LDO
        name: ANA_TRX_RF_LDO_LNA_E
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PREPA LDO
        name: ANA_TRX_RF_LDO_PREPA_E
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: PA LDO reference voltage and output enable
        name: ANA_TRX_RF_PA_LDO_E
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Enable the LNA_BQF reference voltage
        name: ANA_TRX_RF_VREF_LNA_BQF_E
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PREPA reference voltage
        name: ANA_TRX_RF_VREF_PREPA_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PA reference voltage
        name: ANA_TRX_RF_VREF_PA_E
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: ATB switch control
        name: ANA_TRX_RF_ATB_CTRL
        offset: '19:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_CONFIG
      offset: 696
      type: reg
    - doc: ANA_TRX_RF_PA_CONFIG register
      field:
      - defaultVal: 0
        doc: Index of the PA PMU LUT
        name: ANA_TRX_RF_PA_PMU_LUT_SEL
        offset: '26:25'
        sw_access: rw
      - defaultVal: 0
        doc: Use the PA PMU LUT
        name: ANA_TRX_RF_PA_PMU_USE_LUT
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Use the low power LDO (up to VDDLDO) instead of the high power LDO (up
          to VDDH)
        name: ANA_TRX_RF_PA_LDO_USE_LP
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Split the LDO and the PA control of the low power mode
        name: ANA_TRX_RF_PA_LDO_SPLIT_LP_CTRL
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Activate the last PA slice
        name: ANA_TRX_RF_PA_LAST_SLICE_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable PA low power mode
        name: ANA_TRX_RF_PA_LP_E
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_CONFIG
      offset: 700
      type: reg
    - doc: ANA_TRX_RF_PA_LDO_LOW register
      field:
      - defaultVal: 3
        doc: Tuning for the stabilization current
        name: ANA_TRX_RF_PA_LDO_HIGH_ISTAB
        offset: '31:28'
        sw_access: rw
      - defaultVal: 3
        doc: Tuning for the biasing current
        name: ANA_TRX_RF_PA_LDO_HIGH_IBIAS
        offset: '27:24'
        sw_access: rw
      - defaultVal: 8
        doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_PA_LDO_HIGH_CM
        offset: '23:20'
        sw_access: rw
      - defaultVal: 10
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_PA_LDO_HIGH_RM
        offset: '19:16'
        sw_access: rw
      - defaultVal: 3
        doc: Tuning for the stabilization current
        name: ANA_TRX_RF_PA_LDO_LOW_ISTAB
        offset: '15:12'
        sw_access: rw
      - defaultVal: 3
        doc: Tuning for the biasing current
        name: ANA_TRX_RF_PA_LDO_LOW_IBIAS
        offset: '11:8'
        sw_access: rw
      - defaultVal: 8
        doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_PA_LDO_LOW_CM
        offset: '7:4'
        sw_access: rw
      - defaultVal: 10
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_PA_LDO_LOW_RM
        offset: '3:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_LDO_LOW
      offset: 704
      type: reg
    - doc: ANA_TRX_RF_PA_PMU_LUT_0 register
      field:
      - defaultVal: 0
        doc: PA input signal delay control
        name: ANA_TRX_RF_PA_PHASE_SHIFT_SEL
        offset: '30:26'
        sw_access: rw
      - defaultVal: 1
        doc: Enable clock gating at the input of the phase shifter
        name: ANA_TRX_RF_PA_PHASE_SHIFT_CK_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable PA input signal delay
        name: ANA_TRX_RF_PA_PHASE_SHIFT_E
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_0_PA_VREF
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_0_PREPA_VREF
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_0_LDO_LP
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_0_LP
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_PMU_LUT_0
      offset: 708
      type: reg
    - doc: ANA_TRX_RF_PA_PMU_LUT_1 register
      field:
      - defaultVal: 2
        doc: LNA 2nd stage bias current control (80uA by default)
        name: ANA_TRX_RF_LNA_STG2_IBIAS
        offset: '28:27'
        sw_access: rw
      - defaultVal: 4
        doc: LNA 1st stage bias current control (400uA by default, 82uA steps)
        name: ANA_TRX_RF_LNA_STG1_IBIAS
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_1_PA_VREF
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_1_PREPA_VREF
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Use PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_1_LDO_LP
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_1_LP
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_PMU_LUT_1
      offset: 712
      type: reg
    - doc: ANA_TRX_RF_PA_PMU_LUT_2 register
      field:
      - defaultVal: 4
        doc: LNA 1st stage resonance trimming (140 fF by default, steps of 35 fF)
        name: ANA_TRX_RF_LNA_STG1_CTRIM
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_2_PA_VREF
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_2_PREPA_VREF
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_2_LDO_LP
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_2_LP
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_PMU_LUT_2
      offset: 716
      type: reg
    - doc: ANA_TRX_RF_PA_PMU_LUT_3 register
      field:
      - defaultVal: 0
        doc: Enable the ATB for the LNA
        name: ANA_TRX_RF_LNA_ATB_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable the lookback mode
        name: ANA_TRX_RF_LNA_LOOPBACK
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_3_PA_VREF
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_3_PREPA_VREF
        offset: '14:8'
        sw_access: rw
      - defaultVal: 0
        doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_3_LDO_LP
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_3_LP
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_RF_PA_PMU_LUT_3
      offset: 720
      type: reg
    - doc: ANA_TRX_RF_LNA_CMPRDET register
      field:
      - defaultVal: 0
        doc: LNA interstage peak-detector threshold control
        name: ANA_TRX_RF_LNA_PKDET_TH
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Enable LNA interstage peak-detector
        name: ANA_TRX_RF_LNA_PKDET_E
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: LNA compression detector bias control (MSB not used in Axista)
        name: ANA_TRX_RF_LNA_CMPRDET_IBIAS
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: Threshold of the compression detector
        name: ANA_TRX_RF_LNA_CMPRDET_TH
        offset: '1:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_LNA_CMPRDET
      offset: 724
      type: reg
    - doc: ANA_TRX_RF_LNA_PKDET_IBIAS register
      field:
      - defaultVal: 0
        doc: Thermometric mixer load capacitance and bandwidth tuning
        name: ANA_TRX_RF_MXP_CL
        offset: '28:26'
        sw_access: rw
      - defaultVal: 0
        doc: Mixer input common mode resistor bias tuning
        name: ANA_TRX_RF_MXP_RB
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: RF sensor RF envelope to DC gain
        name: ANA_TRX_RF_RFSENSE_GAIN
        offset: '23:22'
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_RF_RFSENSE_CTRL_BIAS_SCAMP
        offset: '21:19'
        sw_access: rw
      - defaultVal: 0
        doc: RF sensor bias control
        name: ANA_TRX_RF_RFSENSE_CTRL_BIAS
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable antenna input sensor
        name: ANA_TRX_RF_RFSENSE_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: LNA interstage peak-detector bias control (MSB not used in Axista)
        name: ANA_TRX_RF_LNA_PKDET_IBIAS
        offset: '2:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_LNA_PKDET_IBIAS
      offset: 728
      type: reg
    - doc: ANA_TRX_RF_DD2 register
      field:
      - defaultVal: 0
        doc: PA reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PA_TUNE
        offset: '31:24'
        sw_access: rw
      - defaultVal: 9
        doc: Bias current control
        name: ANA_TRX_RF_DD2_IQ25_IBIAS
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the division factor for the clock of the interpolation filter
        name: ANA_TRX_RF_DD_IF_DIV_4B_8
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Bias control for the divider by 2 used by the PA
        name: ANA_TRX_RF_DD2_IBIAS
        offset: '3:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_DD2
      offset: 732
      type: reg
    - doc: ANA_TRX_RF_VREF_PA_LP_LIMIT register
      field:
      - defaultVal: 0
        doc: Enable BQF
        name: ANA_TRX_BB_BQF_E
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Enable core 1 ADC
        name: ANA_TRX_BB_ADCS_CORE_1_E
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Enable core 0 ADC
        name: ANA_TRX_BB_ADCS_CORE_0_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable ADC buffer
        name: ANA_TRX_BB_ADCS_BUFF_E
        offset: 24
        sw_access: rw
      - defaultVal: 75
        doc: LNA BQF reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_LNA_BQF_TUNE
        offset: '22:16'
        sw_access: rw
      - defaultVal: 75
        doc: PREPA reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PREPA_TUNE
        offset: '14:8'
        sw_access: rw
      - defaultVal: 140
        doc: PA LP reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PA_LP_LIMIT_TUNE
        offset: '7:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_VREF_PA_LP_LIMIT
      offset: 736
      type: reg
    - doc: ANA_TRX_RF_LDO_LNA register
      field:
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_PREPA_ISTAB
        offset: '26:25'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_PREPA_IBIAS
        offset: '24:23'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_PREPA_CM
        offset: '22:21'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_PREPA_RM
        offset: '20:19'
        sw_access: rw
      - defaultVal: 2
        doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_PREPA_BIAS_CTRL
        offset: '18:16'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_LNA_ISTAB
        offset: '10:9'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_LNA_IBIAS
        offset: '8:7'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_LNA_CM
        offset: '6:5'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_LNA_RM
        offset: '4:3'
        sw_access: rw
      - defaultVal: 2
        doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_LNA_BIAS_CTRL
        offset: '2:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_LDO_LNA
      offset: 740
      type: reg
    - doc: ANA_TRX_RF_LDO_BQF register
      field:
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_BQF_ISTAB
        offset: '10:9'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_BQF_IBIAS
        offset: '8:7'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_BQF_CM
        offset: '6:5'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_BQF_RM
        offset: '4:3'
        sw_access: rw
      - defaultVal: 2
        doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_BQF_BIAS_CTRL
        offset: '2:0'
        sw_access: rw
      name: RF_ANA_TRX_RF_LDO_BQF
      offset: 744
      type: reg
    - doc: ANA_TRX_BB_ADCS_IBIAS register
      field:
      - defaultVal: 0
        doc: Configuration of the ATB for the ADC
        name: ANA_TRX_BB_ADCS_ATB_CTRL
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the current reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_I_E
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Enable the voltage reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_V_E
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: ADC reference voltage control
        name: ANA_TRX_BB_ADCS_VREF_TUNE
        offset: '9:8'
        sw_access: rw
      - defaultVal: 2
        doc: ADC reference buffer bias control
        name: ANA_TRX_BB_ADCS_BIAS_REF
        offset: '5:3'
        sw_access: rw
      - defaultVal: 4
        doc: ADC comparator bias control
        name: ANA_TRX_BB_ADCS_BIAS_COMP
        offset: '2:0'
        sw_access: rw
      name: RF_ANA_TRX_BB_ADCS_IBIAS
      offset: 748
      type: reg
    - doc: ANA_TRX_BB_ADCS register
      field:
      - defaultVal: 0
        doc: Enable the core 1 ATB input
        name: ANA_TRX_BB_ADCS_CORE_1_ATB_E
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Reset of the core 1 ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_1_RST_B
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Enable the core 0 ATB input
        name: ANA_TRX_BB_ADCS_CORE_0_ATB_E
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Reset the core 0 of ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_0_RST_B
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Enable the LDO reference voltage
        name: ANA_TRX_BB_ADCS_LDO_VREF_E
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Enable the BUFFER LDO
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_E
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ADC LDO
        name: ANA_TRX_BB_ADCS_LDO_ADC_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the common mode pwell bias
        name: ANA_TRX_BB_ADCS_VCM_PWELL_E
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_BB_ADCS
      offset: 752
      type: reg
    - doc: ANA_TRX_BB_ADCS_BUFF_CONFIG register
      field:
      - defaultVal: 75
        doc: LDO reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_BB_ADCS_LDO_VREF_TUNE
        offset: '30:24'
        sw_access: rw
      - defaultVal: 4
        doc: ADC ATB-input amplifier bias control
        name: ANA_TRX_BB_ADCS_AMP_DET_BIAS_CTRL
        offset: '20:18'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude conversion factor control (attenuation)
        name: ANA_TRX_BB_ADCS_AMP_DET_GAIN
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_CK
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_RST
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable the ADC buffer common mode correction
        name: ANA_TRX_BB_ADCS_BUFF_TIE_DIRECT_E
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_BB_ADCS_BUFF_CONFIG
      offset: 756
      type: reg
    - doc: ANA_TRX_BB_ADCS_LDO_ADC register
      field:
      - defaultVal: 7
        doc: Peak detector trigger level 3 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_2
        offset: '31:28'
        sw_access: rw
      - defaultVal: 7
        doc: Peak detector trigger level 1 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_1
        offset: '27:24'
        sw_access: rw
      - defaultVal: 7
        doc: Peak detector trigger level 0 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_0
        offset: '23:20'
        sw_access: rw
      - defaultVal: 0
        doc: Bias control for the baseband peak detectors
        name: ANA_TRX_BB_BQF_PKDET_IB_CTRL
        offset: '19:16'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_ISTAB
        offset: '15:14'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_IBIAS
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_CM
        offset: '11:10'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_RM
        offset: '9:8'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: ANA_TRX_BB_ADCS_LDO_ADC_ISTAB
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: ANA_TRX_BB_ADCS_LDO_ADC_IBIAS
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: ANA_TRX_BB_ADCS_LDO_ADC_CM
        offset: '3:2'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: ANA_TRX_BB_ADCS_LDO_ADC_RM
        offset: '1:0'
        sw_access: rw
      name: RF_ANA_TRX_BB_ADCS_LDO_ADC
      offset: 760
      type: reg
    - doc: ANA_TRX_BB_BQF register
      field:
      - defaultVal: 0
        doc: Automatically tune R2 value
        name: ANA_TRX_BB_BQF_AUTO_TUNE_R2
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Only used in Axista
        name: ANA_TRX_BB_BQF_PP_OFF
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP2
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP1
        offset: 21
        sw_access: rw
      - defaultVal: 1
        doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP2
        offset: 20
        sw_access: rw
      - defaultVal: 3
        doc: Normal BQF bias current control
        name: ANA_TRX_BB_BQF_IBIAS
        offset: '19:16'
        sw_access: rw
      - defaultVal: 2
        doc: Low noise BQF bias current control
        name: ANA_TRX_BB_BQF_LN_IBIAS
        offset: '14:12'
        sw_access: rw
      - defaultVal: 1
        doc: Biquad quality factor calibration (depending on r2)
        name: ANA_TRX_BB_BQF_R1
        offset: '10:8'
        sw_access: rw
      - defaultVal: 3
        doc: Biquad bandwidth calibration
        name: ANA_TRX_BB_BQF_R2
        offset: '7:4'
        sw_access: rw
      - defaultVal: 1
        doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP1
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable bqf1 output switch
        name: ANA_TRX_BB_BQF_ANASW_E
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Biquad fast start-up bypass
        name: ANA_TRX_BB_BQF_FSU
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable biquad high bandwidth mode (4MHz)
        name: ANA_TRX_BB_BQF_HBW
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_BB_BQF
      offset: 764
      type: reg
    - doc: ANA_TRX_BB_BQF_BUFF_DYN register
      field:
      - defaultVal: 64
        doc: DC value of the DC offset compensation in case of differential coding
        name: ANA_TRX_BB_BQF_DC_COMP_I_STG_1_OFFSET
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude of the DC offset compensation (signed value)
        name: ANA_TRX_BB_BQF_DC_COMP_I_STG_1_AMP
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_I_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_DC_FSU
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_FAST_IN_SST
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_ODLP_E
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: HP mode for 4MHz BW
        name: ANA_TRX_BB_BQF_BUFF_HP_E
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_E
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_BB_BQF_BUFF_DYN
      offset: 768
      type: reg
    - doc: ANA_TRX_BB_BQF_DC_COMP_Q register
      field:
      - defaultVal: 64
        doc: DC value of the DC offset compensation in case of differential coding
        name: ANA_TRX_BB_BQF_DC_COMP_Q_STG_1_OFFSET
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Amplitude of the DC offset compensation (signed value)
        name: ANA_TRX_BB_BQF_DC_COMP_Q_STG_1_AMP
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Enable RC-oscillator for the BQF bandwidth calibration
        name: ANA_TRX_BB_RCCO_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_Q_E
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_BB_BQF_DC_COMP_Q
      offset: 772
      type: reg
    - doc: ANA_TRX_ADPLL_DYN register
      field:
      - defaultVal: 0
        doc: Configuration of the ATB for the ADPLL
        name: ANA_TRX_ADPLL_ATB_CONFIG
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Control the reset signal of the MISC power domain when use_refe_reg is
          set (active low)
        name: REFE_RST_MISC_B
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: ADPLL reset for local digital (active low)
        name: ANA_TRX_ADPLL_RST_B
        offset: 0
        sw_access: rw
      name: RF_ANA_TRX_ADPLL_DYN
      offset: 776
      type: reg
    - doc: REFE_CONFIG register
      field:
      - defaultVal: 0
        doc: Configuration of the ATB for the REFE
        name: REFE_ATB_CONFIG
        offset: '31:16'
        sw_access: rw
      - defaultVal: 75
        doc: MISC reference voltage tuning (127 steps of 2mV)
        name: REFE_LDO_MISC_VREF_TUNE
        offset: '10:4'
        sw_access: rw
      - defaultVal: 0
        doc: Isolate signals from the MISC domain (active low)
        name: REFE_ISOLATE_MISC_B
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Use the registers values for REFE bits
        name: REFE_USE_REFE_REG
        offset: 0
        sw_access: rw
      name: RF_REFE_CONFIG
      offset: 780
      type: reg
    - doc: REFE_BLOCK_ENA register
      field:
      - defaultVal: 0
        doc: TS PTAT current adjustment
        name: REFE_TS_PTAT_CTRL
        offset: '28:26'
        sw_access: rw
      - defaultVal: 0
        doc: Force TS PTAT ok
        name: REFE_TS_FORCE_PTAT_OK
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable TS PTAT
        name: REFE_TS_PTAT_COMP_E
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Xtal frequency trimming
        name: REFE_XTAL_FREQ_TRIM
        offset: '23:16'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: REFE_LDO_MISC_LDO_ISTAB
        offset: '15:14'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: REFE_LDO_MISC_LDO_IBIAS
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: REFE_LDO_MISC_LDO_CM
        offset: '11:10'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: REFE_LDO_MISC_LDO_RM
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Enable temperature sensor
        name: REFE_TS_E
        offset: 6
        sw_access: rw
      - defaultVal: 1
        doc: Enable the MISC LDO
        name: REFE_LDO_MISC_LDO_E
        offset: 5
        sw_access: rw
      - defaultVal: 1
        doc: Enable the MISC reference voltage
        name: REFE_LDO_MISC_VREF_E
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PTAT 1V8
        name: REFE_PTATS_THICK_E
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable the PTAT 0V9
        name: REFE_PTATS_THIN_E
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the bandgap
        name: REFE_BG_BANDGAP_E
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the external reference current mode
        name: REFE_BG_IEXT_E
        offset: 0
        sw_access: rw
      name: RF_REFE_BLOCK_ENA
      offset: 784
      type: reg
    - doc: REFE_XTAL register
      field:
      - defaultVal: 0
        doc: Use the ck_dig signal instead of the ck_xo
        name: REFE_XTAL_BYPASS_W_CK_DIG
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Use the external signals to control the XTAL (use the internal registers
          otherwise)
        name: REFE_XTAL_SEL_XO_CTRL
        offset: 25
        sw_access: rw
      - defaultVal: 1
        doc: Enable XTAL (active low)
        name: REFE_XTAL_XO_E_B
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Force osc_ptat_start_b to high
        name: REFE_XTAL_OSC_PTAT_START
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Selection of the PTAT (bit 0) and iosc (bit 1) currents (current is divided
          by 2 when the corresponding bit is set)
        name: REFE_XTAL_PTAT_LP
        offset: '22:21'
        sw_access: rw
      - defaultVal: 2
        doc: Selection of the gain of the buffer
        name: REFE_XTAL_BUFFER_GAIN
        offset: '20:19'
        sw_access: rw
      - defaultVal: 12
        doc: Selection of the gain Kp of the amplitude PTAT loop
        name: REFE_XTAL_XTAL_AMP
        offset: '18:15'
        sw_access: rw
      - defaultVal: 0
        doc: Decrease the threshold of the internal amplitude detector to ensure that
          clk_*_ready signals rise also for high losses XTAL and/or high load capacitances.
          Must stay low for normal XTAL.
        name: REFE_XTAL_LOW_CLK_READY_TH
        offset: 14
        sw_access: rw
      - defaultVal: 2
        doc: 'Selection of the current before amplitude stabilization but after starting-up
          in active transistors of the core oscillator: this setting must be set according
          to XTAL load capacitance to maintain enough amplitude at XTAL terminal.'
        name: REFE_XTAL_AFTERSTARTUP_CURR_SEL
        offset: '13:12'
        sw_access: rw
      - defaultVal: 2
        doc: 'Selection of the start-up current in active transistors of the core
          oscillator: this setting must be set according to XTAL load capacitance
          specification to ensure a sufficient fast start-up of the XTAL.'
        name: REFE_XTAL_STARTUP_CURR_SEL
        offset: '11:10'
        sw_access: rw
      - defaultVal: 0
        doc: Invert clock on clk_dig
        name: REFE_XTAL_INV_CLK_DIG
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Invert clock on clk_pll
        name: REFE_XTAL_INV_CLK_PLL
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Force the output clocks on clk_pll, clk_dig, and clk_out and bypass the
          XTAL internal clock detector that gates these clock outputs
        name: REFE_XTAL_FORCE_CLK_READY
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output at the RF interface (clk_out output stays low)
        name: REFE_XTAL_CLK_OUT_E_B
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output clock driving the PLL (clk_pll output stays low)
        name: REFE_XTAL_CLK_PLL_E_B
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Disable the output clock driving digital blocks (clk_dig output stays
          low)
        name: REFE_XTAL_CLK_DIG_E_B
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Enable the XTAL buffer (active low)
        name: REFE_XTAL_BUFF_E_B
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Use the fast_h settings
        name: REFE_XTAL_FAST_H_MODE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Reduce the bias current in the clock buffer (low-power mode)
        name: REFE_XTAL_LP_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Use the xtal_p (and potentially xtal_n) input(s) as external clock input(s)
        name: REFE_XTAL_EXT_CLK_MODE
        offset: 0
        sw_access: rw
      name: RF_REFE_XTAL
      offset: 788
      type: reg
    - doc: SPARES_0 register
      field:
      - defaultVal: 0
        doc: Spare bits on the DTC power supply
        name: SPARES_VDD_DTC
        offset: '31:24'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Spare bits on the MISC power supply
        name: SPARES_VDD_MISC
        offset: '23:16'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Spare bits on the DIG power supply
        name: SPARES_VDDD
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Spare bits on the ADC power supply
        name: SPARES_VDD_ADC
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: RF_SPARES_0
      offset: 792
      type: reg
    - doc: SPARES_1 register
      field:
      - defaultVal: 0
        doc: Spare bits on the PREPA power supply
        name: SPARES_VDD_PREPA
        offset: '15:8'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      - defaultVal: 0
        doc: Spare bits on the LNA_BQ power supply
        name: SPARES_VDD_LNA_BQF
        offset: '7:0'
        property:
        - name: field_prot
          value: priv
        sw_access: rw
      name: RF_SPARES_1
      offset: 796
      type: reg
    - doc: COMMANDS register
      field:
      - defaultVal: 0
        doc: Send the command to the IP
        name: COMMAND
        offset: '7:0'
        sw_access: wo
      name: RF_COMMANDS
      offset: 800
      type: reg
    - doc: CHANNEL register
      field:
      - defaultVal: 0
        doc: Select the channel to be used
        name: CHANNEL
        offset: '6:0'
        sw_access: wo
      name: RF_CHANNEL
      offset: 804
      type: reg
    - doc: PROT_TIMER register
      field:
      - defaultVal: 0
        doc: Protocol timer command
        name: PT_CMD
        offset: '7:0'
        sw_access: wo
      name: RF_PROT_TIMER
      offset: 808
      type: reg
    - doc: STATUS register
      field:
      - defaultVal: 0
        doc: GPIO input value
        name: GPIO_IN
        offset: '25:16'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx packet handler (the meaning depends on the actual code)
        name: RXPH_STATUS
        offset: '11:8'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the sync word detection
        name: SYNC_DETECTED
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Status of Rx
        name: RX_STATUS
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Status of the tx_serial overflow
        name: TX_SERIAL_OVERFLOW
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Status of Tx
        name: TX_STATUS
        offset: 0
        sw_access: ro
      name: RF_STATUS
      offset: 812
      type: reg
    - doc: OBSERVE_POINT_0 register
      field:
      - defaultVal: 0
        doc: Data read from Q channel
        name: P0_DATA_Q
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Data read from I channel
        name: P0_DATA_I
        offset: '15:0'
        sw_access: ro
      name: RF_OBSERVE_POINT_0
      offset: 816
      type: reg
    - doc: OBSERVE_POINT_1 register
      field:
      - defaultVal: 0
        doc: Data read from Q channel
        name: P1_DATA_Q
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Data read from I channel
        name: P1_DATA_I
        offset: '15:0'
        sw_access: ro
      name: RF_OBSERVE_POINT_1
      offset: 820
      type: reg
    - doc: RX_DATA_OUT register
      field:
      - defaultVal: 0
        doc: Data from Rx packet handler
        name: RX_DATA_OUT
        offset: '31:0'
        sw_access: ro
      name: RF_RX_DATA_OUT
      offset: 824
      type: reg
    - doc: TX_FIFO register
      field:
      - defaultVal: 0
        doc: Tx FIFO
        name: TX_FIFO_DATA
        offset: '7:0'
        sw_access: wo
      name: RF_TX_FIFO
      offset: 828
      type: reg
    - doc: TX_FIFO_32 register
      field:
      - defaultVal: 0
        doc: 32 bits Tx FIFO access
        name: TX_FIFO_DATA_32
        offset: '31:0'
        sw_access: wo
      name: RF_TX_FIFO_32
      offset: 832
      type: reg
    - doc: TX_FIFO_COUNT register
      field:
      - defaultVal: 0
        doc: Number of bytes in the Tx FIFO
        name: TX_FIFO_COUNT
        offset: '7:0'
        sw_access: ro
      name: RF_TX_FIFO_COUNT
      offset: 836
      type: reg
    - doc: TX_FIFO_STATUS register
      field:
      - defaultVal: 0
        doc: Access errors to the Tx FIFO
        name: TX_FIFO_ACCESS_ERR
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx FIFO underflow
        name: TX_UNDERFLOW
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx FIFO overflow
        name: TX_OVERFLOW
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx FIFO full
        name: TX_FULL
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: Status of the Tx FIFO empty
        hw_access: wo
        name: TX_EMPTY
        offset: 0
        property:
        - name: rwpair
          value: TX_FIFO_FLUSH
        sw_access: ro
      - defaultVal: 0
        doc: Flush the Tx FIFO
        hw_access: ro
        name: TX_FIFO_FLUSH
        offset: 0
        sw_access: wo
      name: RF_TX_FIFO_STATUS
      offset: 840
      type: reg
    - doc: RX_FIFO register
      field:
      - defaultVal: 0
        doc: Rx FIFO
        name: RX_FIFO_DATA
        offset: '7:0'
        sw_access: ro
      name: RF_RX_FIFO
      offset: 844
      type: reg
    - doc: RX_FIFO_32 register
      field:
      - defaultVal: 0
        doc: 32 bits Rx FIFO access
        name: RX_FIFO_DATA_32
        offset: '31:0'
        sw_access: ro
      name: RF_RX_FIFO_32
      offset: 848
      type: reg
    - doc: RX_FIFO_COUNT register
      field:
      - defaultVal: 0
        doc: Number of bytes in the Rx FIFO
        name: RX_FIFO_COUNT
        offset: '7:0'
        sw_access: ro
      name: RF_RX_FIFO_COUNT
      offset: 852
      type: reg
    - doc: RX_FIFO_STATUS register
      field:
      - defaultVal: 0
        doc: Access errors to the Rx FIFO
        name: RX_FIFO_ACCESS_ERR
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx FIFO underflow
        name: RX_UNDERFLOW
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx FIFO overflow
        name: RX_OVERFLOW
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx FIFO full
        name: RX_FULL
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: Status of the Rx FIFO empty
        hw_access: wo
        name: RX_EMPTY
        offset: 0
        property:
        - name: rwpair
          value: RX_FIFO_FLUSH
        sw_access: ro
      - defaultVal: 0
        doc: Flush the Rx FIFO
        hw_access: ro
        name: RX_FIFO_FLUSH
        offset: 0
        sw_access: wo
      name: RF_RX_FIFO_STATUS
      offset: 856
      type: reg
    - doc: IQ_FIFO register
      field:
      - defaultVal: 0
        doc: IQ data for AoA and AoD
        name: IQ_FIFO_DATA
        offset: '7:0'
        sw_access: ro
      name: RF_IQ_FIFO
      offset: 860
      type: reg
    - doc: IQ_FIFO_32 register
      field:
      - defaultVal: 0
        doc: IQ data for AoA and AoD. Parallel access.
        name: IQ_FIFO_DATA_32
        offset: '31:0'
        sw_access: ro
      name: RF_IQ_FIFO_32
      offset: 864
      type: reg
    - doc: IQ_FIFO_COUNT register
      field:
      - defaultVal: 0
        doc: Number of bytes in the IQ FIFO
        name: IQ_FIFO_COUNT
        offset: '7:0'
        sw_access: ro
      name: RF_IQ_FIFO_COUNT
      offset: 868
      type: reg
    - doc: IQ_FIFO_STATUS register
      field:
      - defaultVal: 0
        doc: Access errors to the IQ FIFO
        name: IQ_FIFO_ACCESS_ERR
        offset: '6:4'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the IQ FIFO underflow
        name: IQ_UNDERFLOW
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Status of the IQ FIFO overflow
        name: IQ_OVERFLOW
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Status of the IQ FIFO full
        name: IQ_FULL
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: Status of the IQ FIFO empty
        hw_access: wo
        name: IQ_EMPTY
        offset: 0
        property:
        - name: rwpair
          value: IQ_FIFO_FLUSH
        sw_access: ro
      - defaultVal: 0
        doc: Flush the IQ FIFO
        hw_access: ro
        name: IQ_FIFO_FLUSH
        offset: 0
        sw_access: wo
      name: RF_IQ_FIFO_STATUS
      offset: 872
      type: reg
    - doc: DCO_CAL_READOUT register
      field:
      - defaultVal: 0
        doc: RC final calibration value
        name: RC_CAL
        offset: '19:16'
        sw_access: ro
      - defaultVal: 0
        doc: Temperature level
        name: TS_O
        offset: '13:12'
        sw_access: ro
      - defaultVal: 0
        doc: TBD
        name: TS_PTAT_OK
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Status of the bandgap
        name: BANDGAP_OK
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Status of the clock from the XTAL to the digital
        name: OK_CK_DIG
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Status of the clock from the XTAL to the PLL
        name: OK_CK_PLL
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Value obtained for bias_ctrl (without correction of add_bias_ctrl)
        name: DCO_AMP_CAL_BIAS_CTRL
        offset: '7:4'
        sw_access: ro
      - defaultVal: 0
        doc: Value obtained for bias_level_ctrl
        name: DCO_AMP_CAL_BIAS_LEVEL
        offset: '3:2'
        sw_access: ro
      - defaultVal: 0
        doc: Report a calibration error
        name: DCO_AMP_CAL_ERR
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Indicate the end of the calibration phase
        name: DCO_AMP_CAL_DONE
        offset: 0
        sw_access: ro
      name: RF_DCO_CAL_READOUT
      offset: 876
      type: reg
    - doc: RC_CALIBRATION_FRAC register
      field:
      - defaultVal: 0
        doc: AGC configuration error
        name: AGC_CFG_ERR
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: AGC instruction error
        name: AGC_INSTR_ERR
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Report a RRMU error (typically when the rrmu_spi_forward bit is set)
        name: RRMU_ERR
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Report a sequencer error
        name: SEQ_WRITE_ERR
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Report a internal FIFO overflow error
        name: SYNC_FIFO_OVERFLOW
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: RC fractional calibration value
        name: RC_CAL_FRAC
        offset: '13:0'
        sw_access: ro
      name: RF_RC_CALIBRATION_FRAC
      offset: 880
      type: reg
    - doc: IRQ_STATUS register
      field:
      - defaultVal: 0
        doc: Status of the bus error interrupt
        name: BUS_ERR_FLAG
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx sync detect interrupt
        name: SYNC_DETECT_FLAG
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx packet handler end interrupt
        name: RXPH_END_FLAG
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx packet handler data interrupt
        name: RXPH_DATA_FLAG
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx packet handler end interrupt
        name: TXPH_END_FLAG
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx packet handler data interrupt
        name: TXPH_READ_FLAG
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx end interrupt
        name: RX_END_FLAG
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Rx start interrupt
        name: RX_START_FLAG
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx end interrupt
        name: TX_END_FLAG
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Status of the Tx start interrupt
        name: TX_START_FLAG
        offset: 0
        sw_access: ro
      name: RF_IRQ_STATUS
      offset: 884
      type: reg
    - doc: RSSI_LIN register
      field:
      - defaultVal: 0
        doc: AGC attenuation of the packet
        name: ATTENUATION_PKT
        offset: '30:24'
        sw_access: ro
      - defaultVal: 0
        doc: RSSI value of the packet
        name: RSSI_PKT
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Linear value of the RSSI
        name: RSSI_LIN
        offset: '11:0'
        sw_access: ro
      name: RF_RSSI_LIN
      offset: 888
      type: reg
    - doc: RSSI register
      field:
      - defaultVal: 0
        doc: Maximum RSSI value
        name: RSSI_MAX
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Minimum RSSI value
        name: RSSI_MIN
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Average RSSI value
        name: RSSI
        offset: '7:0'
        sw_access: ro
      name: RF_RSSI
      offset: 892
      type: reg
    - doc: AGC_WR_BANK_0 register
      field:
      - defaultVal: 0
        doc: AGC readback bank 0 register 3
        name: AGC_WR_BANK_0_REG_3
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 0 register 2
        name: AGC_WR_BANK_0_REG_2
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 0 register 1
        name: AGC_WR_BANK_0_REG_1
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 0 register 0
        name: AGC_WR_BANK_0_REG_0
        offset: '7:0'
        sw_access: ro
      name: RF_AGC_WR_BANK_0
      offset: 896
      type: reg
    - doc: AGC_WR_BANK_1 register
      field:
      - defaultVal: 0
        doc: AGC readback bank 1 register 3
        name: AGC_WR_BANK_1_REG_3
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 1 register 2
        name: AGC_WR_BANK_1_REG_2
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 1 register 1
        name: AGC_WR_BANK_1_REG_1
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: AGC readback bank 1 register 0
        name: AGC_WR_BANK_1_REG_0
        offset: '7:0'
        sw_access: ro
      name: RF_AGC_WR_BANK_1
      offset: 900
      type: reg
    - doc: CFO register
      field:
      - defaultVal: 0
        doc: IQ balance calibration value for phase
        name: IQ_CAL_PHA
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: IQ balance calibration value for amplitude
        name: IQ_CAL_AMP
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: CFO (Carrier Frequency Offset) of the packet
        name: CFO_PKT
        offset: '15:0'
        sw_access: ro
      name: RF_CFO
      offset: 904
      type: reg
    - doc: HP_FILTER_READOUT register
      field:
      - defaultVal: 0
        doc: DC level for channel Q
        name: DC_OFFSET_Q
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: DC level for channel I
        name: DC_OFFSET_I
        offset: '7:0'
        sw_access: ro
      name: RF_HP_FILTER_READOUT
      offset: 908
      type: reg
    - doc: CARRIER_RECOVERY_READOUTS register
      field:
      - defaultVal: 0
        doc: Carrier recovery low pass filter output (rough CFO)
        name: CARRIER_RECOVERY_LP_FILT_OUT
        offset: '27:16'
        sw_access: ro
      - defaultVal: 0
        doc: Carrier recovery applied corrections
        name: CARRIER_RECOVERY_RECOV_FREQ
        offset: '12:0'
        sw_access: ro
      name: RF_CARRIER_RECOVERY_READOUTS
      offset: 912
      type: reg
    - doc: AES_STATUS register
      field:
      - defaultVal: 0
        doc: ADPLL DMA bus
        name: ADPLL_DMA_DATA
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Tx power status
        name: TX_POWER
        offset: '13:8'
        sw_access: ro
      - defaultVal: 0
        doc: Indicate the source of the AES lock
        name: AES_LOCK_STATUS
        offset: '1:0'
        sw_access: ro
      name: RF_AES_STATUS
      offset: 916
      type: reg
    - doc: DIG_LDO_STATUS register
      field:
      - defaultVal: 19281
        doc: Readback MISC LDO status
        name: REFE_LDO_STATUS
        offset: '30:16'
        sw_access: ro
      - defaultVal: 19281
        doc: Readback DIG LDO status
        name: DIG_LDO_STATUS
        offset: '14:0'
        sw_access: ro
      name: RF_DIG_LDO_STATUS
      offset: 920
      type: reg
    - doc: XO_REG_STATUS register
      field:
      - defaultVal: 80
        doc: Readback xo_freq_trim status
        name: XO_FREQ_TRIM_LOOPBACK
        offset: '31:24'
        sw_access: ro
      - defaultVal: 1452032
        doc: Readback xo_reg status
        name: XO_REG_LOOPBACK
        offset: '23:0'
        sw_access: ro
      name: RF_XO_REG_STATUS
      offset: 924
      type: reg
    - doc: ICYTRXDM_FEATURES register
      field:
      - defaultVal: 1
        doc: Indicate the implementation of the protocol timer
        name: HAS_PROT_TIMER
        offset: 7
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of 32 bit FIFO access
        name: HAS_32BIT_FIFO
        offset: 6
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of the AES
        name: HAS_AES
        offset: 5
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of BLE direction finding
        name: HAS_DF
        offset: 4
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of the Rx FIFO
        name: HAS_RX_FIFO
        offset: 3
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of the Tx FIFO
        name: HAS_TX_FIFO
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of the APB slave
        name: HAS_APB
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: Indicate the implementation of the XTAL
        name: HAS_XO
        offset: 0
        sw_access: ro
      name: RF_ICYTRXDM_FEATURES
      offset: 928
      type: reg
    - doc: TECHNO_INFO register
      field:
      - defaultVal: 16
        doc: Technology information
        name: TECHNO_CODE
        offset: '7:0'
        sw_access: ro
      name: RF_TECHNO_INFO
      offset: 1012
      type: reg
    - doc: REGISTERS_HASH register
      field:
      - defaultVal: 662873874
        doc: First 8 hexadecimal values of the register map SHA256
        name: REG_HASH
        offset: '31:0'
        sw_access: ro
      name: RF_REGISTERS_HASH
      offset: 1016
      type: reg
    - doc: Chip ID Register
      field:
      - defaultVal: 32
        doc: TBD
        name: DIG_CHIP_ID
        offset: '31:24'
        sw_access: ro
      name: RF_CHIP_ID
      offset: 1020
      type: reg
    - doc: Tx Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register COMMANDS
        name: TX_STARTUP
        offset: '31:24'
        sw_access: wo
      - defaultVal: 0
        doc: Remap register PA_RAMP_3_FINAL
        name: TX_PA_POWER
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register CHANNEL
        name: CHANNEL_TX
        offset: '15:8'
        sw_access: ro
      - defaultVal: 31
        doc: Remap register SEQUENCER_CONFIG
        name: RATE_TX
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_TX
      offset: 2048
      type: reg
    - doc: Rx Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register SYNC_WORD_0 (byte 0)
        name: SYNC_WORD_LOW_0
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register COMMANDS
        name: RX_STARTUP
        offset: '23:16'
        sw_access: wo
      - defaultVal: 0
        doc: Remap register CHANNEL
        name: CHANNEL_RX
        offset: '15:8'
        sw_access: ro
      - defaultVal: 31
        doc: Remap register SEQUENCER_CONFIG
        name: RATE_RX
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_RX
      offset: 2064
      type: reg
    - doc: SYNC_WORD_0 Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register SYNC_WORD_1 (byte 0)
        name: SYNC_WORD_HIGH_0
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register SYNC_WORD_0 (byte 3)
        name: SYNC_WORD_LOW_3
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register SYNC_WORD_0 (byte 2)
        name: SYNC_WORD_LOW_2
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register SYNC_WORD_0 (byte 1)
        name: SYNC_WORD_LOW_1
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_SYNC_WORD_LOW
      offset: 2068
      type: reg
    - doc: SYNC_WORD_1 Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register SYNC_WORD_1 (byte 3)
        name: SYNC_WORD_HIGH_3
        offset: '23:16'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register SYNC_WORD_1 (byte 2)
        name: SYNC_WORD_HIGH_2
        offset: '15:8'
        sw_access: ro
      - defaultVal: 0
        doc: Remap register SYNC_WORD_1 (byte 1)
        name: SYNC_WORD_HIGH_1
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_SYNC_WORD_HIGH
      offset: 2072
      type: reg
    - doc: COMMANDS Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register COMMANDS
        name: RX_POWEROFF
        offset: '7:0'
        sw_access: wo
      name: RF_REMAP_RX_POWEROFF
      offset: 2080
      type: reg
    - doc: RSSI_PKT Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register RSSI_PKT
        name: RSSI_READOUT
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_RSSI_READOUT
      offset: 2084
      type: reg
    - doc: BLR_PACKET_LEN Remapped Register
      field:
      - defaultVal: 0
        doc: Remap register BLR_PACKET_LEN
        name: PACKET_LENGTH
        offset: '7:0'
        sw_access: ro
      name: RF_REMAP_PACKET_LENGTH
      offset: 2088
      type: reg
    - doc: FREQUENCY register
      field:
      - defaultVal: 0
        doc: Double the channel space
        name: DOUBLE_CHN_SPC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Double the IF value
        name: DOUBLE_F_IF
        offset: 24
        sw_access: rw
      - defaultVal: 1639765
        doc: Channel 0 frequency
        name: CH0
        offset: '22:0'
        sw_access: rw
      name: RF_ADPLL_FREQUENCY
      offset: 3584
      type: reg
    - doc: CHANNEL_SPACING register
      field:
      - defaultVal: 0
        doc: Select the level of the programmable bias current that is set by dco_bias_ctrl
        name: DCO_BIAS_LEVEL_CTRL
        offset: '29:28'
        sw_access: rw
      - defaultVal: 10
        doc: DCO amplitude setting
        name: DCO_BIAS_CTRL
        offset: '27:24'
        sw_access: rw
      - defaultVal: 0
        doc: 'Channel number: BR: 0 - 79 (cs = 1), BLE: 0 - 39 (cs = 0)'
        name: CHANNEL_REG
        offset: '22:16'
        sw_access: rw
      - defaultVal: 5461
        doc: Channel spacing
        name: CHANNEL_SPACE
        offset: '15:0'
        sw_access: rw
      name: RF_ADPLL_CHANNEL_SPACING
      offset: 3588
      type: reg
    - doc: INTERMEDIATE_FREQUENCY register
      field:
      - defaultVal: 0
        doc: Control of the bias current (gain) of the DCO
        name: DCO_CTRL_PTAT_OSC_SEL
        offset: '27:26'
        sw_access: rw
      - defaultVal: 0
        doc: Enable the fast start-up of the DCO (active low)
        name: DCO_CTRL_FAST_START_EB
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable the common mode control of the DCO (active low)
        name: DCO_CTRL_CORE_CM_EB
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: IF used in Tx mode
        name: F_IF_TX
        offset: '23:12'
        sw_access: rw
      - defaultVal: 682
        doc: IF used in Rx mode
        name: F_IF_RX
        offset: '11:0'
        sw_access: rw
      name: RF_ADPLL_INTERMEDIATE_FREQUENCY
      offset: 3592
      type: reg
    - doc: FILTER_1 register
      field:
      - defaultVal: 3
        doc: Sigma Delta Modulator mode in Tx
        name: DCO_SDM_MODE_TX
        offset: '30:28'
        sw_access: rw
      - defaultVal: 3
        doc: Sigma Delta Modulator mode in Rx
        name: DCO_SDM_MODE_RX
        offset: '26:24'
        sw_access: rw
      - defaultVal: 28
        doc: Corner of the zero of the loop-filter that is used for tuning the fine
          bank
        name: FILTER_FINEKZ
        offset: '21:16'
        sw_access: rw
      - defaultVal: 14
        doc: First order low-pass filter corner frequency during fine tuning
        name: FILTER_FINETAU
        offset: '15:11'
        sw_access: rw
      - defaultVal: 14
        doc: Loop filter loop gain frequency during fine tuning
        name: FILTER_FINEK
        offset: '10:6'
        sw_access: rw
      - defaultVal: 2
        doc: Proportional gain setting for coarse tuning
        name: FILTER_KMEDIUM
        offset: '5:3'
        sw_access: rw
      - defaultVal: 2
        doc: Proportional gain setting for coarse tuning
        name: FILTER_KCOARSE
        offset: '2:0'
        sw_access: rw
      name: RF_ADPLL_FILTER_1
      offset: 3596
      type: reg
    - doc: FILTER_2 register
      field:
      - defaultVal: 0
        doc: Enable the state machine to control reset of tau filter
        name: FILTER_RST_TAU_E
        offset: 30
        sw_access: rw
      - defaultVal: 28
        doc: Corner of the zero of the loop-filter that is used for tuning the mod
          bank
        name: FILTER_MODKZ
        offset: '29:24'
        sw_access: rw
      - defaultVal: 36
        doc: Corner frequency setting of the first order low-pass filter that is used
          for tuning the MOD bank
        name: FILTER_MODTAU
        offset: '23:18'
        sw_access: rw
      - defaultVal: 30
        doc: First order low-pass filter corner frequency during mod tuning
        name: FILTER_MODTAU_TUNE
        offset: '17:12'
        sw_access: rw
      - defaultVal: 36
        doc: Loop-gain setting of the loop-filter that is used for tuning the MOD
          bank
        name: FILTER_MODK
        offset: '11:6'
        sw_access: rw
      - defaultVal: 30
        doc: Loop filter loop gain during mod tuning
        name: FILTER_MODK_TUNE
        offset: '5:0'
        sw_access: rw
      name: RF_ADPLL_FILTER_2
      offset: 3600
      type: reg
    - doc: FILTER_TIMING register
      field:
      - defaultVal: 20
        doc: Time spent for mod tuning
        name: FILTER_MOD_TC
        offset: '28:24'
        sw_access: rw
      - defaultVal: 30
        doc: Time spent for fine tuning
        name: FILTER_FINE_TC
        offset: '20:16'
        sw_access: rw
      - defaultVal: 6
        doc: Time spent for medium tuning
        name: FILTER_MEDIUM_TC
        offset: '12:8'
        sw_access: rw
      - defaultVal: 4
        doc: Time spent for coarse tuning
        name: FILTER_COARSE_TC
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_FILTER_TIMING
      offset: 3604
      type: reg
    - doc: DCO_AMP register
      field:
      - defaultVal: 0
        doc: Gain of the LUT (expressed as shift right bits)
        name: DCO_RF_POW_COMP_1_GAIN
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Gain of the LUT (expressed as shift right bits)
        name: DCO_RF_POW_COMP_0_GAIN
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Control the enable signal of the DCO amplitude detector with the internal
          algorithm
        name: DCO_AMP_DET_ALGO_CTRL_E
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DCO amplitude detector analog loop
        name: DCO_AMP_DET_ANA_CTRL_E
        offset: 13
        sw_access: rw
      - defaultVal: 1
        doc: Enable the DCO amplitude detector
        name: DCO_AMP_DET_E
        offset: 12
        sw_access: rw
      - defaultVal: 6
        doc: Control the set level of the DCO amplitude detector
        name: DCO_AMP_DET_SEL
        offset: '11:8'
        sw_access: rw
      - defaultVal: 3
        doc: Correction done on the final value of the algorithm (the value is given
          by the signed value +1)
        name: DCO_AMP_CORRECTION
        offset: '7:6'
        sw_access: rw
      - defaultVal: 0
        doc: Decrement step during the DCO amplitude calibration
        name: DCO_AMP_DEC_STEP
        offset: 5
        sw_access: rw
      - defaultVal: 1
        doc: Enable DCO amplitude calibration
        name: DCO_AMP_CAL_E
        offset: 4
        sw_access: rw
      - defaultVal: 11
        doc: Division factor from the clk_sys divided by 4
        name: DCO_AMP_CK_DIV
        offset: '3:0'
        sw_access: rw
      name: RF_ADPLL_DCO_AMP
      offset: 3608
      type: reg
    - doc: DCO_CAP register
      field:
      - defaultVal: 0
        doc: Select how many LSB need to be masked on the dco_mod capacitor bank
        name: DCO_CAP_MASK_MOD_LSB
        offset: '29:28'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for mod cap bank
        name: DCO_CAP_MOD_IC
        offset: '27:14'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for fine cap bank
        name: DCO_CAP_FINE_IC
        offset: '13:8'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for medium cap bank
        name: DCO_CAP_MEDIUM_IC
        offset: '7:5'
        sw_access: rw
      - defaultVal: 1
        doc: Initial condition for coarse cap bank
        name: DCO_CAP_COARSE_IC
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_DCO_CAP
      offset: 3612
      type: reg
    - doc: DCO_RF_POW_COMP_0_0 register
      field:
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 3 for LUT
        name: DCO_RF_POW_COMP_0_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 2 for LUT
        name: DCO_RF_POW_COMP_0_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 1 for LUT
        name: DCO_RF_POW_COMP_0_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 0 for LUT
        name: DCO_RF_POW_COMP_0_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_0_0
      offset: 3616
      type: reg
    - doc: DCO_RF_POW_COMP_0_1 register
      field:
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 7 for LUT
        name: DCO_RF_POW_COMP_0_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 6 for LUT
        name: DCO_RF_POW_COMP_0_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 5 for LUT
        name: DCO_RF_POW_COMP_0_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 4 for LUT
        name: DCO_RF_POW_COMP_0_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_0_1
      offset: 3620
      type: reg
    - doc: DCO_RF_POW_COMP_0_2 register
      field:
      - defaultVal: 272
        doc: Gain setting for the low frequency path in case of not using the calibrated
          KDCOHF
        name: KDCO_CAL_LF_IC
        offset: '24:16'
        sw_access: rw
      - defaultVal: 7
        doc: Tuning of the bias current for the divider by 4
        name: DCO_DD4_TUNE_IBIAS
        offset: '12:9'
        sw_access: rw
      - defaultVal: 1
        doc: Enable the feedback divider
        name: DCO_DD4_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients for LUT
        name: DCO_RF_POW_COMP_0_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_0_2
      offset: 3624
      type: reg
    - doc: DCO_RF_POW_COMP_1_0 register
      field:
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 3 for LUT
        name: DCO_RF_POW_COMP_1_COEF_3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 2 for LUT
        name: DCO_RF_POW_COMP_1_COEF_2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 1 for LUT
        name: DCO_RF_POW_COMP_1_COEF_1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 0 for LUT
        name: DCO_RF_POW_COMP_1_COEF_0
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_1_0
      offset: 3628
      type: reg
    - doc: DCO_RF_POW_COMP_1_1 register
      field:
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 7 for LUT
        name: DCO_RF_POW_COMP_1_COEF_7
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 6 for LUT
        name: DCO_RF_POW_COMP_1_COEF_6
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 5 for LUT
        name: DCO_RF_POW_COMP_1_COEF_5
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients 4 for LUT
        name: DCO_RF_POW_COMP_1_COEF_4
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_1_1
      offset: 3632
      type: reg
    - doc: DCO_RF_POW_COMP_1_2 register
      field:
      - defaultVal: 272
        doc: Initial condition for the gain setting of the high frequency path in
          case of not using the calibrated KDCOHF
        name: KDCO_CAL_HF_IC
        offset: '24:16'
        sw_access: rw
      - defaultVal: 0
        doc: Multiply the elements of the KDCO LUT by 2
        name: KDCO_LUT_DBL
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the KDCO LUT
        name: KDCO_LUT_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DCO RF power compensation coefficients for LUT
        name: DCO_RF_POW_COMP_1_COEF_8
        offset: '7:0'
        sw_access: rw
      name: RF_ADPLL_DCO_RF_POW_COMP_1_2
      offset: 3636
      type: reg
    - doc: KDCO_CAL register
      field:
      - defaultVal: 352
        doc: Initial condition for the DTC gain correction
        name: KDTC_CAL_IC
        offset: '24:16'
        sw_access: rw
      - defaultVal: 0
        doc: Update the kdcohfic after a calibration phase with the new value of kdcohf
        name: KDCO_CAL_UPDATE_IC
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Apply the KDCO calibration frequency deviation during the DTC calibration
        name: KDCO_CAL_DEV_DTC
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Apply the KDCO calibration frequency deviation during the locking phase
        name: KDCO_CAL_DEV_TUNE
        offset: 9
        sw_access: rw
      - defaultVal: 1
        doc: Perform the KDCO calibration by setting +kdcoestdev/2 for the first period
          and -kdcoestdev/2 for the second period (+kdcoestdev for the first period
          and 0 for the second one otherwise)
        name: KDCO_CAL_POS_NEG
        offset: 8
        sw_access: rw
      - defaultVal: 4
        doc: Time spent for KDCO calibration settling
        name: KDCO_CAL_TC
        offset: '7:5'
        sw_access: rw
      - defaultVal: 1
        doc: Frequency deviation used for KDCO estimation
        name: KDCO_CAL_EST_DEV
        offset: '4:3'
        sw_access: rw
      - defaultVal: 1
        doc: Enable the use of the (calibrated) value for KDCOHF for the low frequency
          path
        name: KDCO_CAL_LF_E
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable the KDCO calibration in Rx mode
        name: KDCO_CAL_RX_E
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Enable the KDCO calibration in Tx mode
        name: KDCO_CAL_TX_E
        offset: 0
        sw_access: rw
      name: RF_ADPLL_KDCO_CAL
      offset: 3640
      type: reg
    - doc: KDCO_LUT_COEFS_0 register
      field:
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_3
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_2
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_0
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDCO_LUT_COEFS_0
      offset: 3644
      type: reg
    - doc: KDCO_LUT_COEFS_1 register
      field:
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_7
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_6
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_5
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_4
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDCO_LUT_COEFS_1
      offset: 3648
      type: reg
    - doc: KDCO_LUT_COEFS_2 register
      field:
      - defaultVal: 0
        doc: Multiply the elements of the KDCO LUT by 2
        name: KDTC_LUT_DBL
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Enable the KDCO LUT
        name: KDTC_LUT_E
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_10
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_9
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_8
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDCO_LUT_COEFS_2
      offset: 3652
      type: reg
    - doc: KDTC_CAL register
      field:
      - defaultVal: 10
        doc: Threshold for the KDTC mismatch
        name: KDTC_CAL_THRESHOLD
        offset: '28:21'
        sw_access: rw
      - defaultVal: 0
        doc: Do the KDTC calibration after the tuned state
        name: KDTC_CAL_POST
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Clip the PHE signal (-1,0,1)
        name: KDTC_CAL_CLIP_PHE
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Chicken bit to change phase of KDTC cal mode 1 phase
        name: KDTC_CAL_MOD_1PH
        offset: 18
        sw_access: rw
      - defaultVal: 2
        doc: Delay phr used for KDTC calibration by 1-4 samples
        name: KDTC_CAL_PHR_DLY
        offset: '17:16'
        sw_access: rw
      - defaultVal: 30
        doc: Time spent waiting for DTC calibration
        name: KDTC_CAL_TC
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Update the kdtc_ic after a calibration phase with the new value of KDTC
        name: KDTC_CAL_UPDATE_IC
        offset: 7
        sw_access: rw
      - defaultVal: 6
        doc: Loop-gain setting used for DTC calibration
        name: KDTC_CAL_LOOP_GAIN
        offset: '6:4'
        sw_access: rw
      - defaultVal: 1
        doc: Invert the sign of KDTC calibration loop when calibration mode is 1
        name: KDTC_CAL_INV_MODE_1
        offset: 3
        sw_access: rw
      - defaultVal: 1
        doc: Invert the sign of KDTC calibration loop when calibration mode is 0
        name: KDTC_CAL_INV_MODE_0
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Select the mode for KDTC algorithm
        name: KDTC_CAL_MODE
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Enable DTC calibration
        name: KDTC_CAL_E
        offset: 0
        sw_access: rw
      name: RF_ADPLL_KDTC_CAL
      offset: 3656
      type: reg
    - doc: KDTC_LUT_COEFS_0 register
      field:
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_3
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_2
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_1
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_0
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDTC_LUT_COEFS_0
      offset: 3660
      type: reg
    - doc: KDTC_LUT_COEFS_1 register
      field:
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_7
        offset: '28:24'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_6
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_5
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_4
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDTC_LUT_COEFS_1
      offset: 3664
      type: reg
    - doc: KDTC_LUT_COEFS_2 register
      field:
      - defaultVal: 0
        doc: Offset to DTC output (for test purpose)
        name: DTC_OFFSET
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_10
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_9
        offset: '12:8'
        sw_access: rw
      - defaultVal: 0
        doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_8
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_KDTC_LUT_COEFS_2
      offset: 3668
      type: reg
    - doc: TDC_KTDC_IC register
      field:
      - defaultVal: 2
        doc: Allow TDC settling after an edge on VPA
        name: TDC_VPA_SETTLE
        offset: '31:30'
        sw_access: rw
      - defaultVal: 8
        doc: Settling time required after vpa change ufix6
        name: TDC_VPA_SETTLE_TC
        offset: '29:24'
        sw_access: rw
      - defaultVal: 0
        doc: Invert the sign of the time to digital converter output (for test purpose)
        name: TDC_INV
        offset: 23
        sw_access: rw
      - defaultVal: 1
        doc: Delay modulation (injected at the capacitor bank)
        name: TDC_MOD_DLY
        offset: '22:21'
        sw_access: rw
      - defaultVal: 1
        doc: Enable two points modulation
        name: TDC_FCW_MOD_E
        offset: 20
        sw_access: rw
      - defaultVal: 1
        doc: Delay residue
        name: TDC_RES_DLY
        offset: '19:18'
        sw_access: rw
      - defaultVal: 1
        doc: Enable residue correction
        name: TDC_RESIDUE_E
        offset: 17
        sw_access: rw
      - defaultVal: 1
        doc: Enable calibration of TDC via DTC calibration
        name: TDC_CAL_E
        offset: 16
        sw_access: rw
      - defaultVal: 352
        doc: TDC gain setting in case of not using the calibrated gain setting
        name: TDC_KTDC
        offset: '8:0'
        sw_access: rw
      name: RF_ADPLL_TDC_KTDC_IC
      offset: 3672
      type: reg
    - doc: TDC_OFFSET register
      field:
      - defaultVal: 4
        doc: Delay to apply on the RF power compensation for the path 1
        name: MODULATION_RFP_COMP_DEL_1
        offset: '31:29'
        sw_access: rw
      - defaultVal: 4
        doc: Delay to apply on the RF power compensation for the path 0
        name: MODULATION_RFP_COMP_DEL_0
        offset: '28:26'
        sw_access: rw
      - defaultVal: 0
        doc: Compensate the DCO pulling done by the PA internally
        name: MODULATION_COMPENSATE_RFP
        offset: 25
        sw_access: rw
      - defaultVal: 1
        doc: Use the tuned state to start the modulation
        name: MODULATION_START_W_TUNED
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the FSM for the modulation to Idle state at the end of the modulation,
          after FIFO empty or stop command
        name: MODULATION_BACK_IDLE
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Modulate a 0 after stopping the modulation, after FIFO empty or stop
          command (the last value modulated is kept otherwise)
        name: MODULATION_ZERO_POST
        offset: 22
        sw_access: rw
      - defaultVal: 1
        doc: Modulate a 0 before receiving the start modulation command (takes the
          value available at the output of the async FIFO otherwise)
        name: MODULATION_ZERO_PRE
        offset: 21
        sw_access: rw
      - defaultVal: 1
        doc: Counter value to reach before doing a pull on the async FIFO (pull is
          generated every (pull_cnt+1)/f_ref seconds)
        name: MODULATION_PULL_CNT
        offset: '20:16'
        sw_access: rw
      - defaultVal: 0
        doc: Wait for the settling of the TDC value at the beginning of the active
          phase
        name: APC_INIT_WAIT_SETTLING
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Settling time of the TDC, based on the ADPLL bandwidth
        name: APC_TDC_SETTLING_TIME
        offset: '14:10'
        sw_access: rw
      - defaultVal: 0
        doc: Use the APC also in Rx mode
        name: APC_USE_W_RX
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Enable the APC (the modulation compensation values are applied directly
          to the DCO otherwise)
        name: APC_E
        offset: 8
        sw_access: rw
      - defaultVal: 21
        doc: TDC offset that is to be subtracted from the binary input to obtain the
          signed value
        name: TDC_OFFSET
        offset: '5:0'
        sw_access: rw
      name: RF_ADPLL_TDC_OFFSET
      offset: 3676
      type: reg
    - doc: APC_TC register
      field:
      - defaultVal: 0
        doc: Sign of the cross coefficient for the fast pulling recovery
        name: APC_MAT_CROSS_INV_SGN
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_MAT_CROSS_INV
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Select the input for APC block 2
        name: APC_SEL_IN_2
        offset: '17:16'
        sw_access: rw
      - defaultVal: 0
        doc: Select the input for APC block
        name: APC_SEL_IN_1
        offset: '9:8'
        sw_access: rw
      - defaultVal: 32
        doc: Duration of the fast estimation
        name: APC_FAST_ESTIM_LEN
        offset: '5:0'
        sw_access: rw
      name: RF_ADPLL_APC_TC
      offset: 3680
      type: reg
    - doc: APC_FREQ register
      field:
      - defaultVal: 2
        doc: Time constant for the amplitude LUT compensation
        name: APC_AMP_0_TAU
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Time constant for the KDCO dynamic calibration
        name: APC_FREQ_TAU
        offset: '18:16'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for the KDCO dynamic calibration
        name: APC_FREQ_IC
        offset: '15:8'
        sw_access: rw
      - defaultVal: 1
        doc: Keep the KDCO dynamic calibration value between two active phases
        name: APC_FREQ_KEEP
        offset: 4
        sw_access: rw
      - defaultVal: 3
        doc: Shift in the TDC value in case of frequency error calculation
        name: APC_FREQ_TDC_SHIFT
        offset: '2:0'
        sw_access: rw
      name: RF_ADPLL_APC_FREQ
      offset: 3684
      type: reg
    - doc: APC_AMP_0 register
      field:
      - defaultVal: 2
        doc: Time constant for the amplitude LUT compensation
        name: APC_AMP_1_TAU
        offset: '26:24'
        sw_access: rw
      - defaultVal: 0
        doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_AMP_0_MAT_INV
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for the amplitude LUT compensation
        name: APC_AMP_0_IC
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_0_FAST_EST
        offset: 7
        sw_access: rw
      - defaultVal: 1
        doc: Maximum compensation done by the APC
        name: APC_AMP_0_MAX_COMP
        offset: '6:5'
        sw_access: rw
      - defaultVal: 1
        doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_0_KEEP
        offset: 4
        sw_access: rw
      - defaultVal: 5
        doc: Shift in the TDC value in case of amplitude LUT error calculation
        name: APC_AMP_0_TDC_SHIFT
        offset: '2:0'
        sw_access: rw
      name: RF_ADPLL_APC_AMP_0
      offset: 3688
      type: reg
    - doc: APC_AMP_1 register
      field:
      - defaultVal: 76
        doc: ADPLL reference voltage tuning (127 steps of 2mV)
        name: PMU_ADPLL_VREF_TUNE
        offset: '30:24'
        sw_access: rw
      - defaultVal: 0
        doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_AMP_1_MAT_INV
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Initial condition for the amplitude LUT compensation
        name: APC_AMP_1_IC
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_1_FAST_EST
        offset: 7
        sw_access: rw
      - defaultVal: 1
        doc: Maximum compensation done by the APC
        name: APC_AMP_1_MAX_COMP
        offset: '6:5'
        sw_access: rw
      - defaultVal: 1
        doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_1_KEEP
        offset: 4
        sw_access: rw
      - defaultVal: 5
        doc: Shift in the TDC value in case of amplitude LUT error calculation
        name: APC_AMP_1_TDC_SHIFT
        offset: '2:0'
        sw_access: rw
      name: RF_ADPLL_APC_AMP_1
      offset: 3692
      type: reg
    - doc: PMU_LDO_DTC register
      field:
      - defaultVal: 0
        doc: Override default operation of the sreset_gauss_n
        name: OVERRIDES_SRESET_GAUSS_N
        offset: 29
        sw_access: rw
      - defaultVal: 1
        doc: Override default operation of the vpaen
        name: OVERRIDES_VPA_E
        offset: 28
        sw_access: rw
      - defaultVal: 1
        doc: Override default operation of the DCO amplitude hold
        name: OVERRIDES_AMPHOLD
        offset: 27
        sw_access: rw
      - defaultVal: 1
        doc: Override default operation of the enpain
        name: OVERRIDES_ENPAIN
        offset: 26
        sw_access: rw
      - defaultVal: 1
        doc: Override default operation of the active control
        name: OVERRIDES_ACTIVE
        offset: 25
        sw_access: rw
      - defaultVal: 1
        doc: 'Override default operation of the following controls: rxbit, channel'
        name: OVERRIDES_BASE
        offset: 24
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: PMU_LDO_DCO_ISTAB
        offset: '23:22'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: PMU_LDO_DCO_IBIAS
        offset: '21:20'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: PMU_LDO_DCO_CM
        offset: '19:18'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: PMU_LDO_DCO_RM
        offset: '17:16'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: PMU_LDO_TDC_ISTAB
        offset: '15:14'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: PMU_LDO_TDC_IBIAS
        offset: '13:12'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: PMU_LDO_TDC_CM
        offset: '11:10'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: PMU_LDO_TDC_RM
        offset: '9:8'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the stabilization current
        name: PMU_LDO_DTC_ISTAB
        offset: '7:6'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the biasing current
        name: PMU_LDO_DTC_IBIAS
        offset: '5:4'
        sw_access: rw
      - defaultVal: 0
        doc: Tuning for the Miller compensation
        name: PMU_LDO_DTC_CM
        offset: '3:2'
        sw_access: rw
      - defaultVal: 1
        doc: Tuning for the RHP zero compensation
        name: PMU_LDO_DTC_RM
        offset: '1:0'
        sw_access: rw
      name: RF_ADPLL_PMU_LDO_DTC
      offset: 3696
      type: reg
    - doc: REGVALUES register
      field:
      - defaultVal: 0
        doc: Use unsynchronized signals for DMA
        name: DMA_ASYNC
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: DMA rate setting
        name: DMA_RATE
        offset: '30:29'
        sw_access: rw
      - defaultVal: 0
        doc: Multiplexer setting for DMA interface output
        name: DMA_MUX
        offset: '28:24'
        sw_access: rw
      - defaultVal: 15
        doc: Set a break point at which the tuning state machine will hold its state
        name: SYSTEM_HOLD_STATE
        offset: '19:16'
        sw_access: rw
      - defaultVal: 0
        doc: Do the initial calibration for the KDTC and KDCO
        name: SYSTEM_DO_CALIB
        offset: 14
        sw_access: rw
      - defaultVal: 1
        doc: Limit the int_state signal to a value between -1 and 1, in order to avoid
          starting in the wrong direction when passing from medium to fine (revert
          to the original mode (-2 to 1) otherwise)
        name: SYSTEM_INT_STATE_SIGN
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Enable PHV toggle and TDC bubble detection (for test purpose)
        name: SYSTEM_TGL_DET_E
        offset: 12
        sw_access: rw
      - defaultVal: 1
        doc: Skip the PA settle and PA wait states in Tx mode
        name: SYSTEM_SKIP_PA_STATE
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Enable the original one calibration mechanism (just one calibration is
          allowed per session)
        name: SYSTEM_SINGLE_CAL
        offset: 10
        sw_access: rw
      - defaultVal: 2
        doc: Delay reference path of the two points modulation
        name: SYSTEM_DLY_FCWDT
        offset: '9:8'
        sw_access: rw
      - defaultVal: 0
        doc: Select Rx or Tx mode
        name: REGVALUES_RXBIT
        offset: 5
        sw_access: rw
      - defaultVal: 1
        doc: Enable VPA (used when OVRDEF = 1)
        name: REGVALUES_VPA_E
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Snooze the circuit
        name: REGVALUES_ACTIVE
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable DCO amplitude hold (used when OVRDEF = 1)
        name: REGVALUES_DCOAMPHOLD
        offset: 2
        sw_access: rw
      - defaultVal: 1
        doc: Status of the PA
        name: REGVALUES_ENPAIN
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: TBD
        name: REGVALUES_SRESET_GAUSS_N
        offset: 0
        sw_access: rw
      name: RF_ADPLL_REGVALUES
      offset: 3700
      type: reg
    - doc: SYSTEM_TIMING register
      field:
      - defaultVal: 0
        doc: Invert the clock polarity of the clock registering the time to digital
          converter
        name: CLOCKS_INV_CK_TDC
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Invert the clock polarity of the clock registering the variable phase
          accumulator
        name: CLOCKS_INV_CK_PHV
        offset: 27
        sw_access: rw
      - defaultVal: 1
        doc: Enable clock registering the dcomod
        name: CLOCKS_CK_DCOMOD_E
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Invert clock polarity of the clock registering the dcomod
        name: CLOCKS_INV_CK_DCOMOD
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Invert clock registering output of the DMA interface
        name: CLOCKS_INV_CK_DMA
        offset: 24
        sw_access: rw
      - defaultVal: 7
        doc: clk_d4_div_ratio that is used in the initial rough calibration phase
        name: SYSTEM_CLK_D4_DIV_RATIO_CALIB
        offset: '23:20'
        sw_access: rw
      - defaultVal: 3
        doc: Division factor to generate the clock used as unit period for the tunstate
          (duration of the FSM states) and freqmeas from the system clock divided
          by 4
        name: SYSTEM_CLK_D4_DIV_RATIO
        offset: '19:16'
        sw_access: rw
      - defaultVal: 8
        doc: Time spent waiting for settling
        name: SYSTEM_SETTLE_TC
        offset: '12:8'
        sw_access: rw
      - defaultVal: 4
        doc: Time spent waiting for PA to settle
        name: SYSTEM_PASETTLE_TC
        offset: '4:0'
        sw_access: rw
      name: RF_ADPLL_SYSTEM_TIMING
      offset: 3704
      type: reg
    - doc: ADPLL_ENABLES register
      field:
      - defaultVal: 0
        doc: Enable timer for measuring PLL settling time
        name: MEAS_TMR_E
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Enable open loop frequency measurement
        name: MEAS_OPEN_LOOP_RF_E
        offset: 21
        sw_access: rw
      - defaultVal: 23
        doc: Frequency measurement time (two LSB's form the linear part, the three
          MSB's are the exponent)
        name: MEAS_OPEN_LOOP_RF_TC
        offset: '20:16'
        sw_access: rw
      - defaultVal: 1
        doc: Enable ckv input of the TDC
        name: ADPLL_ENABLES_TDC_CKVIN_E
        offset: 9
        sw_access: rw
      - defaultVal: 1
        doc: Enable DTC input of the TDC
        name: ADPLL_ENABLES_TDC_DTCIN_E
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Isolate signals coming from analog domains (active low)
        name: ADPLL_ENABLES_ISOLATE_B
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Enable DTC
        name: ADPLL_ENABLES_DTC_E
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DCO core
        name: ADPLL_ENABLES_DCO_CORE_E
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Enable the DCO bias
        name: ADPLL_ENABLES_DCO_BIAS_E
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: TBD
        name: ADPLL_ENABLES_VREF_E
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable signal of the DTC
        name: ADPLL_ENABLES_LDO_DTC_E
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable signal of the TDC
        name: ADPLL_ENABLES_LDO_TDC_E
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable signal of the DCO
        name: ADPLL_ENABLES_LDO_DCO_E
        offset: 0
        sw_access: rw
      name: RF_ADPLL_ADPLL_ENABLES
      offset: 3708
      type: reg
    - doc: ANA_TEST register
      field:
      - defaultVal: 0
        doc: Analog test spare outputs
        name: ANA_TEST_SPARE
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Analog test enable outputs
        name: ANA_TEST_E
        offset: '15:0'
        sw_access: rw
      name: RF_ADPLL_ANA_TEST
      offset: 3712
      type: reg
    - doc: ADPLL_COMMANDS register
      field:
      - defaultVal: 0
        doc: Command to the ADPLL
        name: ADPLL_COMMAND
        offset: '7:0'
        sw_access: wo
      name: RF_ADPLL_ADPLL_COMMANDS
      offset: 3744
      type: reg
    - doc: KDCOHF_OUT register
      field:
      - defaultVal: 0
        doc: DTC gain setting updated in tuning state 13
        name: KDTC_OUT
        offset: '24:16'
        sw_access: ro
      - defaultVal: 0
        doc: Gain setting of the high frequency path
        name: KDCO_HF
        offset: '8:0'
        sw_access: ro
      name: RF_ADPLL_KDCOHF_OUT
      offset: 3760
      type: reg
    - doc: DCO_READOUT register
      field:
      - defaultVal: 0
        doc: Current state of the DCO mod cap bank
        name: DCOMOD
        offset: '29:16'
        sw_access: ro
      - defaultVal: 0
        doc: Clock quality monitoring detector output
        name: QUALMONDET
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: DCO amplitude detector input (used for amplitude calibration)
        name: DCOAMPDET_ASYNC
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: DCO amplitude setting
        name: DCOAMP
        offset: '3:0'
        sw_access: ro
      name: RF_ADPLL_DCO_READOUT
      offset: 3764
      type: reg
    - doc: DCO_CAP_READOUT register
      field:
      - defaultVal: 0
        doc: Status of the DCO
        name: DCO_STARTED
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Amplitude detector of the DCO
        name: DCO_AMPL
        offset: '29:27'
        sw_access: ro
      - defaultVal: 0
        doc: Detector output indicating a bubble error in the TDC input
        name: TDCBUB
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: Detector output indicating a stuck-at 0 on the variable phase accumulator
          input
        name: PHVSA0
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Detector output indicating a stuck-at 1 on the variable phase accumulator
          input
        name: PHVSA1
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Current state of the DCO coarse cap bank
        name: DCOCOARSE
        offset: '20:16'
        sw_access: ro
      - defaultVal: 0
        doc: Current state of the DCO medium cap bank
        name: DCOMEDIUM
        offset: '10:8'
        sw_access: ro
      - defaultVal: 0
        doc: Current state of the DCO fine cap bank
        name: DCOFINE
        offset: '5:0'
        sw_access: ro
      name: RF_ADPLL_DCO_CAP_READOUT
      offset: 3768
      type: reg
    - doc: FREQDIFF register
      field:
      - defaultVal: 0
        doc: Binary coded state of the tuning state machine
        name: TUNE_STATE
        offset: '31:24'
        sw_access: ro
      - defaultVal: 0
        doc: Signal indicating the state of the frequency counter
        name: MEASDONE_OUT
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Measured frequency difference
        name: FREQDIFF
        offset: '22:0'
        sw_access: ro
      name: RF_ADPLL_FREQDIFF
      offset: 3772
      type: reg
    - doc: STATUS register
      field:
      - defaultVal: 0
        doc: Pulling quantity for Amplitude 0 LUT
        name: PULLING_AMP_0
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Status of the KDCO calibration
        name: CAL_KDCOCAL
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Status of the KDTC calibration
        name: CAL_KDTCCAL
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Current timer value
        name: TMRVAL
        offset: '9:0'
        sw_access: ro
      name: RF_ADPLL_STATUS
      offset: 3776
      type: reg
    - doc: PLLFCWDT register
      field:
      - defaultVal: 0
        doc: PLL frequency control word
        name: PLLFCWDT
        offset: '22:0'
        sw_access: ro
      name: RF_ADPLL_PLLFCWDT
      offset: 3780
      type: reg
    - doc: APC_READOUT_1 register
      field:
      - defaultVal: 0
        doc: Readback anatstspare (R/W register)
        name: ANATSTSPARE_IN
        offset: '31:16'
        sw_access: ro
      - defaultVal: 0
        doc: Pulling quantity for amplitude 1 LUT
        name: PULLING_AMP_1
        offset: '15:0'
        sw_access: ro
      name: RF_ADPLL_APC_READOUT_1
      offset: 3784
      type: reg
    - doc: RF_ADPLL_READOUT_KDCO register
      field:
      - defaultVal: 0
        doc: KDCO correction done by the APC block
        name: KDCO_CORRECTION
        offset: '24:16'
        sw_access: ro
      name: RF_ADPLL_READOUT_KDCO
      offset: 3788
      type: reg
    - doc: ADPLL_REGS_HASH register
      field:
      - defaultVal: 884524945
        doc: First 8 hexadecimal values of the register map SHA256
        name: ADPLL_REG_HASH
        offset: '31:0'
        sw_access: ro
      name: RF_ADPLL_ADPLL_REGS_HASH
      offset: 3792
      type: reg
    - type: define
      values:
      - doc: Delay the ready signal by the specified amount of clock cycles
        name: DIG_IFACE_APB_DELAY_RDY_DEFAULT
        value: 0
      - doc: Internal timeout for the APB slave in number of clock cycles (to avoid
          the bus to get stuck)
        name: DIG_IFACE_APB_TIMEOUT_DEFAULT
        value: 31
      - doc: Sample the SPI status to manage concurrent APB and SPI accesses
        name: DIG_IFACE_APB_BUS_ASYNC_DISABLE
        value: 0
      - doc: Sample the SPI status to manage concurrent APB and SPI accesses
        name: DIG_IFACE_APB_BUS_ASYNC_ENABLE
        value: 1
      - doc: TBD
        name: DIG_IFACE_APB_SAFE_DISABLE
        value: 0
      - doc: TBD
        name: DIG_IFACE_APB_SAFE_ENABLE
        value: 1
      - doc: Password to access ATB registers
        name: DIG_IFACE_PASSWD_ACCESS_DISABLE
        value: 0
      - doc: Password to access ATB registers
        name: DIG_IFACE_PASSWD_ACCESS_ENABLE
        value: 39454
      - doc: Enable the read back the of GPIO output values
        name: DIG_GPIOS_RB_DISABLE
        value: 0
      - doc: Enable the read back the of GPIO output values
        name: DIG_GPIOS_RB_ENABLE
        value: 1
      - doc: Select the GPIO drive strength
        name: DIG_GPIOS_DRV_DEFAULT
        value: 0
      - doc: Allow the usage of external signals such as the external triggers, and
          external baseband signals
        name: DIG_GPIOS_USE_EXT_SIGNALS_DISABLE
        value: 0
      - doc: Allow the usage of external signals such as the external triggers, and
          external baseband signals
        name: DIG_GPIOS_USE_EXT_SIGNALS_ENABLE
        value: 1
      - doc: Use the alternate clock for the Tx data path
        name: DIG_CLK_CTRL_TX_CK_ALT_DISABLE
        value: 0
      - doc: Use the alternate clock for the Tx data path
        name: DIG_CLK_CTRL_TX_CK_ALT_ENABLE
        value: 1
      - doc: Use an alternate clock from a pad
        name: DIG_CLK_CTRL_ACCEPT_CK_PAD_DISABLE
        value: 0
      - doc: Use an alternate clock from a pad
        name: DIG_CLK_CTRL_ACCEPT_CK_PAD_ENABLE
        value: 1
      - doc: XO
        name: DIG_CLK_CTRL_SEL_CK_XO_NDIG
        value: 0
      - doc: ck_dig input
        name: DIG_CLK_CTRL_SEL_CK_DIG_NXO
        value: 1
      - doc: Gate the clock at the input of the IP
        name: DIG_CLK_CTRL_SYS_CK_DISABLE
        value: 0
      - doc: Gate the clock at the input of the IP
        name: DIG_CLK_CTRL_SYS_CK_ENABLE
        value: 1
      - doc: Block the internal bus with the CS_N signal
        name: DIG_IFACE_OCTA_SPI_SLV_BLOCK_BUS_DISABLE
        value: 0
      - doc: Block the internal bus with the CS_N signal
        name: DIG_IFACE_OCTA_SPI_SLV_BLOCK_BUS_ENABLE
        value: 1
      - doc: Add one additional clock period to the signal that block the internal
          bus as margin
        name: DIG_IFACE_OCTA_SPI_SLV_ACTIVE_MARGIN_DISABLE
        value: 0
      - doc: Add one additional clock period to the signal that block the internal
          bus as margin
        name: DIG_IFACE_OCTA_SPI_SLV_ACTIVE_MARGIN_ENABLE
        value: 1
      - doc: Activate the pull-down on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PD_DISABLE
        value: 0
      - doc: Activate the pull-down on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PD_ENABLE
        value: 1
      - doc: Activate the pull-up on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PU_DISABLE
        value: 0
      - doc: Activate the pull-up on the MISO pad
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_PU_ENABLE
        value: 1
      - doc: Set the SPI MISO signal to high-Z when the CS_N is high
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_HIZ_DISABLE
        value: 0
      - doc: Set the SPI MISO signal to high-Z when the CS_N is high
        name: DIG_IFACE_OCTA_SPI_SLV_MISO_HIZ_ENABLE
        value: 1
      - doc: Enable synchronous SPI accesses to the registers
        name: DIG_IFACE_OCTA_SPI_SLV_IS_SYNC_DISABLE
        value: 0
      - doc: Enable synchronous SPI accesses to the registers
        name: DIG_IFACE_OCTA_SPI_SLV_IS_SYNC_ENABLE
        value: 1
      - doc: Forward frames to the remote registers when accessing the IP with the
          OCTA-SPI
        name: DIG_IFACE_RRMU_SPI_FORWARD_DISABLE
        value: 0
      - doc: Forward frames to the remote registers when accessing the IP with the
          OCTA-SPI
        name: DIG_IFACE_RRMU_SPI_FORWARD_ENABLE
        value: 1
      - doc: Avoid overflows of the sync register
        name: DIG_IFACE_AVOID_SYNC_OVFL_DISABLE
        value: 0
      - doc: Avoid overflows of the sync register
        name: DIG_IFACE_AVOID_SYNC_OVFL_ENABLE
        value: 1
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_1_6_DEFAULT
        value: 0
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_RCCO_DEFAULT
        value: 0
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_TX_DEFAULT
        value: 0
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_XO_DEFAULT
        value: 0
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_DIG_DEFAULT
        value: 0
      - doc: 0 means that the clock is gated
        name: DIG_CLK_CTRL_DIV_CK_SYS_DEFAULT
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_9_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_9_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_8_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_8_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_7_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_7_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_6_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_6_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_5_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_5_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_4_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_4_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_3_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_3_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_2_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_2_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_1_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_1_PU_ENABLE
        value: 1
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_0_PU_DISABLE
        value: 0
      - doc: Enable pull-up
        name: DIG_GPIOS_GPIO_0_PU_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_9_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_9_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_8_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_8_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_7_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_7_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_6_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_6_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_5_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_5_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_4_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_4_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_3_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_3_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_2_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_2_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_1_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_1_PD_ENABLE
        value: 1
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_0_PD_DISABLE
        value: 0
      - doc: Enable pull-down
        name: DIG_GPIOS_GPIO_0_PD_ENABLE
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_3_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_3_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_3_CONSTANT_1
        value: 2
      - doc: GPIO 3 configuration in CEVA mode
        name: RF_GPIO_3_TX_DATA_QUAL
        value: 29
      - doc: GPIO configuration
        name: RF_GPIO_2_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_2_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_2_CONSTANT_1
        value: 2
      - doc: GPIO 2 configuration in CEVA mode
        name: RF_GPIO_2_TX_DATA_2
        value: 28
      - doc: GPIO configuration
        name: RF_GPIO_1_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_1_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_1_CONSTANT_1
        value: 2
      - doc: GPIO 1 configuration in CEVA mode
        name: RF_GPIO_1_TX_DATA_1
        value: 27
      - doc: GPIO configuration
        name: RF_GPIO_0_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_0_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_0_CONSTANT_1
        value: 2
      - doc: GPIO 0 configuration in CEVA mode
        name: RF_GPIO_0_TX_DATA_0
        value: 26
      - doc: GPIO configuration
        name: RF_GPIO_7_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_7_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_7_CONSTANT_1
        value: 2
      - doc: GPIO 7 configuration in CEVA mode
        name: RF_GPIO_7_RX_DATA_QUAL
        value: 33
      - doc: GPIO configuration
        name: RF_GPIO_6__DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_6_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_6_CONSTANT_1
        value: 2
      - doc: GPIO 6 configuration in CEVA mode
        name: RF_GPIO_6_RX_DATA_2
        value: 32
      - doc: GPIO configuration
        name: RF_GPIO_5_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_5_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_5_CONSTANT_1
        value: 2
      - doc: GPIO 5 configuration in CEVA mode
        name: RF_GPIO_5_RX_DATA_1
        value: 31
      - doc: GPIO configuration
        name: RF_GPIO_4__DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_4_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_4_CONSTANT_1
        value: 2
      - doc: GPIO 4 configuration in CEVA mode
        name: RF_GPIO_4_RX_DATA_0
        value: 30
      - doc: Configure the interrupts on GPIOs in High-Z when not active
        name: DIG_IRQ_CTRL_HIZ_DISABLE
        value: 0
      - doc: Configure the interrupts on GPIOs in High-Z when not active
        name: DIG_IRQ_CTRL_HIZ_ENABLE
        value: 1
      - doc: Level mode
        name: DIG_IRQ_CTRL_PULSE_LEVEL
        value: 0
      - doc: Pulse mode
        name: DIG_IRQ_CTRL_PULSE_PULSE
        value: 1
      - doc: Active high
        name: DIG_IRQ_CTRL_ACTIVE_HIGH
        value: 0
      - doc: Active low
        name: DIG_IRQ_CTRL_ACTIVE_LOW
        value: 1
      - doc: Select the test bus configuration
        name: DIG_GPIOS_TEST_BUS_CONFIG_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_9_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_9_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_9_CONSTANT_1
        value: 2
      - doc: GPIO configuration
        name: RF_GPIO_8_DEFAULT
        value: 0
      - doc: GPIO configuration
        name: RF_GPIO_8_CONSTANT_0
        value: 1
      - doc: GPIO configuration
        name: RF_GPIO_8_CONSTANT_1
        value: 2
      - doc: GPIO 8 configuration in CEVA mode
        name: RF_GPIO_8_SYNC_P
        value: 34
      - doc: Consider that the physical channel as half the space when doing the conversion
          from logical to physical and vice versa (for example the BLE logical channel
          0 becomes the physical channel 2)
        name: DIG_CHANNEL_HDL_SPACE_X0P5_DISABLE
        value: 0
      - doc: Consider that the physical channel as half the space when doing the conversion
          from logical to physical and vice versa (for example the BLE logical channel
          0 becomes the physical channel 2)
        name: DIG_CHANNEL_HDL_SPACE_X0P5_ENABLE
        value: 1
      - doc: Forward the channel number to the ADPLL
        name: DIG_CHANNEL_HDL_FW_TO_ADPLL_DISABLE
        value: 0
      - doc: Forward the channel number to the ADPLL
        name: DIG_CHANNEL_HDL_FW_TO_ADPLL_ENABLE
        value: 1
      - doc: Use the value in channel
        name: DIG_CHANNEL_HDL_ADPLL_CONF_CHANNEL
        value: 0
      - doc: Use the calculated logical value
        name: DIG_CHANNEL_HDL_ADPLL_CONF_LOGICAL
        value: 1
      - doc: Use the calculated physical value
        name: DIG_CHANNEL_HDL_ADPLL_CONF_PHYSICAL
        value: 2
      - doc: Use the value in channel
        name: DIG_CHANNEL_HDL_BLE_DW_CONF_CHANNEL
        value: 0
      - doc: Use the calculated logical value
        name: DIG_CHANNEL_HDL_BLE_DW_CONF_LOGICAL
        value: 1
      - doc: Use the calculated physical value
        name: DIG_CHANNEL_HDL_BLE_DW_CONF_PHYSICAL
        value: 2
      - doc: Sequencer configuration
        name: DIG_SEQ_CONFIG_DEFAULT
        value: 0
      - doc: Enable the bus error interrupt
        name: DIG_IRQ_CTRL_GEN_BUS_ERR_DISABLE
        value: 0
      - doc: Enable the bus error interrupt
        name: DIG_IRQ_CTRL_GEN_BUS_ERR_ENABLE
        value: 1
      - doc: Enable the Tx packet handler end interrupt
        name: DIG_IRQ_CTRL_TX_PH_END_SIG_DISABLE
        value: 0
      - doc: Enable the Tx packet handler end interrupt
        name: DIG_IRQ_CTRL_TX_PH_END_SIG_ENABLE
        value: 1
      - doc: Enable the Tx packet handler read interrupt
        name: DIG_IRQ_CTRL_TX_PH_READ_DISABLE
        value: 0
      - doc: Enable the Tx packet handler read interrupt
        name: DIG_IRQ_CTRL_TX_PH_READ_ENABLE
        value: 1
      - doc: Enable the tx_end interrupt
        name: DIG_IRQ_CTRL_TX_END_SIG_DISABLE
        value: 0
      - doc: Enable the tx_end interrupt
        name: DIG_IRQ_CTRL_TX_END_SIG_ENABLE
        value: 1
      - doc: Enable the tx_start interrupt
        name: DIG_IRQ_CTRL_TX_START_DISABLE
        value: 0
      - doc: Enable the tx_start interrupt
        name: DIG_IRQ_CTRL_TX_START_ENABLE
        value: 1
      - doc: Enable the Rx packet handler end interrupt
        name: DIG_IRQ_CTRL_RX_PH_END_SIG_DISABLE
        value: 0
      - doc: Enable the Rx packet handler end interrupt
        name: DIG_IRQ_CTRL_RX_PH_END_SIG_ENABLE
        value: 1
      - doc: Enable the Rx packet handler data interrupt
        name: DIG_IRQ_CTRL_RX_PH_DATA_DISABLE
        value: 0
      - doc: Enable the Rx packet handler data interrupt
        name: DIG_IRQ_CTRL_RX_PH_DATA_ENABLE
        value: 1
      - doc: Enable the Rx sync detect interrupt
        name: DIG_IRQ_CTRL_RX_SYNC_DETECT_DISABLE
        value: 0
      - doc: Enable the Rx sync detect interrupt
        name: DIG_IRQ_CTRL_RX_SYNC_DETECT_ENABLE
        value: 1
      - doc: Enable the rx_end interrupt
        name: DIG_IRQ_CTRL_RX_END_SIG_DISABLE
        value: 0
      - doc: Enable the rx_end interrupt
        name: DIG_IRQ_CTRL_RX_END_SIG_ENABLE
        value: 1
      - doc: Enable the rx_start interrupt
        name: DIG_IRQ_CTRL_RX_START_DISABLE
        value: 0
      - doc: Enable the rx_start interrupt
        name: DIG_IRQ_CTRL_RX_START_ENABLE
        value: 1
      - doc: No trigger
        name: DIG_SEQ_SEQS_0_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_0_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_0_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_0_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_0_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_0_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_0_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_0_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_0_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_0_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 0 of the sequencer
        name: DIG_SEQ_SEQS_0_ADDR_DEFAULT
        value: 0
      - doc: The sequencer generates a write_err flag if the write is missed
        name: DIG_SEQ_WAIT_REG_DISABLE
        value: 0
      - doc: The sequencer waits for the sync reg block to acknowledge the write operation
        name: DIG_SEQ_WAIT_REG_ENABLE
        value: 1
      - doc: Subcounter value
        name: DIG_SEQ_SUB_CNT_DEFAULT
        value: 47
      - doc: No trigger
        name: DIG_SEQ_SEQS_2_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_2_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_2_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_2_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_2_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_2_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_2_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_2_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_2_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_2_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 2
        name: DIG_SEQ_SEQS_2_ADDR_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_1_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_1_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_1_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_1_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_1_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_1_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_1_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_1_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_1_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_1_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 1
        name: DIG_SEQ_SEQS_1_ADDR_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_4_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_4_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_4_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_4_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_4_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_4_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_4_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_4_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_4_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_4_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 4
        name: DIG_SEQ_SEQS_4_ADDR_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_3_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_3_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_3_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_3_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_3_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_3_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_3_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_3_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_3_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_3_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 3
        name: DIG_SEQ_SEQS_3_ADDR_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_6_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_6_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_6_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_6_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_6_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_6_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_6_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_6_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_6_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_6_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 6
        name: DIG_SEQ_SEQS_6_ADDR_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_5_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_5_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_5_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_5_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_5_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_5_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_5_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_5_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_5_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_5_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 5
        name: DIG_SEQ_SEQS_5_ADDR_DEFAULT
        value: 0
      - doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_0_MULT_DEFAULT
        value: 0
      - doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_0_VAL_DEFAULT
        value: 0
      - doc: No trigger
        name: DIG_SEQ_SEQS_7_TRIG_DISABLE
        value: 0
      - doc: Start Tx
        name: DIG_SEQ_SEQS_7_TRIG_START_TX
        value: 1
      - doc: End Tx
        name: DIG_SEQ_SEQS_7_TRIG_END_TX
        value: 2
      - doc: Start Rx
        name: DIG_SEQ_SEQS_7_TRIG_START_RX
        value: 3
      - doc: End Rx
        name: DIG_SEQ_SEQS_7_TRIG_END_RX
        value: 4
      - doc: Sync detect
        name: DIG_SEQ_SEQS_7_TRIG_SYNC
        value: 5
      - doc: External trigger 1 rising edge
        name: DIG_SEQ_SEQS_7_TRIG_EXT1_RISING
        value: 12
      - doc: External trigger 1 falling edge
        name: DIG_SEQ_SEQS_7_TRIG_EXT1_FALLING
        value: 13
      - doc: External trigger 2 rising edge
        name: DIG_SEQ_SEQS_7_TRIG_EXT2_RISING
        value: 14
      - doc: External trigger 2 falling edge
        name: DIG_SEQ_SEQS_7_TRIG_EXT2_FALLING
        value: 15
      - doc: Address of the sequence 7
        name: DIG_SEQ_SEQS_7_ADDR_DEFAULT
        value: 0
      - doc: Power indicator available at the RF interface when the Tx power LUT is
          disabled
        name: DIG_TX_TOP_TX_POWER_INDICATOR_DEFAULT
        value: 0
      - doc: No time stamp
        name: DIG_PROT_TMR_T_STP_3_DISABLE
        value: 0
      - doc: Protocol timer trigger
        name: DIG_PROT_TMR_T_STP_3_TRIGGER
        value: 1
      - doc: Start Tx
        name: DIG_PROT_TMR_T_STP_3_START_TX
        value: 2
      - doc: End Tx
        name: DIG_PROT_TMR_T_STP_3_END_TX
        value: 3
      - doc: Start Rx
        name: DIG_PROT_TMR_T_STP_3_START_RX
        value: 4
      - doc: End Rx
        name: DIG_PROT_TMR_T_STP_3_END_RX
        value: 5
      - doc: Sequencer start
        name: DIG_PROT_TMR_T_STP_3_START_SEQ
        value: 6
      - doc: No time stamp
        name: DIG_PROT_TMR_T_STP_2_DISABLE
        value: 0
      - doc: Protocol timer trigger
        name: DIG_PROT_TMR_T_STP_2_TRIGGER
        value: 1
      - doc: Start Tx
        name: DIG_PROT_TMR_T_STP_2_START_TX
        value: 2
      - doc: End Tx
        name: DIG_PROT_TMR_T_STP_2_END_TX
        value: 3
      - doc: Start Rx
        name: DIG_PROT_TMR_T_STP_2_START_RX
        value: 4
      - doc: End Rx
        name: DIG_PROT_TMR_T_STP_2_END_RX
        value: 5
      - doc: Sequencer start
        name: DIG_PROT_TMR_T_STP_2_START_SEQ
        value: 6
      - doc: No time stamp
        name: DIG_PROT_TMR_T_STP_1_DISABLE
        value: 0
      - doc: Protocol timer trigger
        name: DIG_PROT_TMR_T_STP_1_TRIGGER
        value: 1
      - doc: Start Tx
        name: DIG_PROT_TMR_T_STP_1_START_TX
        value: 2
      - doc: End Tx
        name: DIG_PROT_TMR_T_STP_1_END_TX
        value: 3
      - doc: Start Rx
        name: DIG_PROT_TMR_T_STP_1_START_RX
        value: 4
      - doc: End Rx
        name: DIG_PROT_TMR_T_STP_1_END_RX
        value: 5
      - doc: Sequencer start
        name: DIG_PROT_TMR_T_STP_1_START_SEQ
        value: 6
      - doc: No time stamp
        name: DIG_PROT_TMR_T_STP_0_DISABLE
        value: 0
      - doc: Protocol timer trigger
        name: DIG_PROT_TMR_T_STP_0_TRIGGER
        value: 1
      - doc: Start Tx
        name: DIG_PROT_TMR_T_STP_0_START_TX
        value: 2
      - doc: End Tx
        name: DIG_PROT_TMR_T_STP_0_END_TX
        value: 3
      - doc: Start Rx
        name: DIG_PROT_TMR_T_STP_0_START_RX
        value: 4
      - doc: End Rx
        name: DIG_PROT_TMR_T_STP_0_END_RX
        value: 5
      - doc: Sequencer start
        name: DIG_PROT_TMR_T_STP_0_START_SEQ
        value: 6
      - doc: Enable the protocol timer
        name: DIG_PROT_TMR_DISABLE
        value: 0
      - doc: Enable the protocol timer
        name: DIG_PROT_TMR_ENABLE
        value: 1
      - doc: Ticks of base clock to get 1 us (-1)
        name: DIG_PROT_TMR_US_TICK_DEFAULT
        value: 0
      - doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_2_MULT_DEFAULT
        value: 0
      - doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_2_VAL_DEFAULT
        value: 0
      - doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_1_MULT_DEFAULT
        value: 0
      - doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_1_VAL_DEFAULT
        value: 0
      - doc: Use the same config byte as the sequencer for the Tx packet handler
        name: DIG_TX_TOP_PH_USES_SEQ_CONFIG_DISABLE
        value: 0
      - doc: Use the same config byte as the sequencer for the Tx packet handler
        name: DIG_TX_TOP_PH_USES_SEQ_CONFIG_ENABLE
        value: 1
      - doc: Input data type for the Tx packet handler
        name: DIG_TX_TOP_PH_DATA_TYPE_IN_DEFAULT
        value: 0
      - doc: Enable the Tx soft stop (apply a ramp-down if the PA is already at full
          power)
        name: DIG_TX_TOP_SOFT_STOP_DISABLE
        value: 0
      - doc: Enable the Tx soft stop (apply a ramp-down if the PA is already at full
          power)
        name: DIG_TX_TOP_SOFT_STOP_ENABLE
        value: 1
      - doc: Use the alternate clock for the Tx data path
        name: DIG_TX_TOP_ALT_CLK_DISABLE
        value: 0
      - doc: Use the alternate clock for the Tx data path
        name: DIG_TX_TOP_ALT_CLK_ENABLE
        value: 1
      - doc: Data type of the CTE (BLE AoA or AoD) in Tx
        name: DIG_TX_TOP_CTE_DATA_TYPE_DEFAULT
        value: 0
      - doc: Multiplier for the delta
        name: DIG_PROT_TMR_DELTAS_3_MULT_DEFAULT
        value: 0
      - doc: Delta for the protocol timer in us
        name: DIG_PROT_TMR_DELTAS_3_VAL_DEFAULT
        value: 0
      - doc: Input data for the Tx packet handler
        name: DIG_TX_TOP_PH_DATA_IN_DEFAULT
        value: 0
      - doc: 8 bits of configuration for the Tx packet handler (generic values, depend
          on the program)
        name: DIG_TX_TOP_PH_CONFIG_DEFAULT
        value: 0
      - doc: Allow multiple encodings (only one encoding per packet is allowed otherwise)
        name: DIG_TX_TOP_PH_AES_MULT_ENC_DISABLE
        value: 0
      - doc: Allow multiple encodings (only one encoding per packet is allowed otherwise)
        name: DIG_TX_TOP_PH_AES_MULT_ENC_ENABLE
        value: 1
      - doc: Select the data types that activate the AES coding
        name: DIG_TX_TOP_PH_AES_DATA_TYPE_DEFAULT
        value: 0
      - doc: Enable the inverter
        name: DIG_TX_TOP_TDP_CONF_INVERT_BIT_DISABLE
        value: 0
      - doc: Enable the inverter
        name: DIG_TX_TOP_TDP_CONF_INVERT_BIT_ENABLE
        value: 1
      - doc: Select the destination the data type
        name: DIG_TX_TOP_TDP_CONF_CHANGE_DT_DEST_TYPE_DEFAULT
        value: 0
      - doc: Select the data type to be changed
        name: DIG_TX_TOP_TDP_CONF_CHANGE_DT_SRC_TYPE_DEFAULT
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_FORWARD_DISABLE
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_FORWARD_ENABLE
        value: 1
      - doc: Switch the demux from port 1 to port 0 when receiving this data type
          (the data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_SWITCH_1_TO_0_DT_DEFAULT
        value: 0
      - doc: Switch the demux from port 0 to port 1 when receiving this data type
          (the data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_DEMUX_BIT_SWITCH_0_TO_1_DT_DEFAULT
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_FORWARD_DISABLE
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_FORWARD_ENABLE
        value: 1
      - doc: Switch the mux from port 1 to port 0 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_SWITCH_1_TO_0_DT_DEFAULT
        value: 0
      - doc: Switch the mux from port 0 to port 1 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_INT_SWITCH_0_TO_1_DT_DEFAULT
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_FORWARD_DISABLE
        value: 0
      - doc: Forward the data that switched the block
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_FORWARD_ENABLE
        value: 1
      - doc: Switch the mux from port 1 to port 0 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_SWITCH_1_TO_0_DT_DEFAULT
        value: 0
      - doc: Switch the mux from port 0 to port 1 when receiving this data type (the
          data of this data type can be forwarded by selecting the right option)
        name: DIG_TX_TOP_TDP_CONF_MUX_BIT_SWITCH_0_TO_1_DT_DEFAULT
        value: 0
      - doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_0_TO_DEST_2_DEFAULT
        value: 0
      - doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_BIT_TO_DEST_2_DEFAULT
        value: 0
      - doc: Select the data validity according to the data type (the data type n
          is valid if the bit n is set)
        name: DIG_TX_TOP_TDP_CONF_IEEE802154_B2C_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Vector specifying which data types are sent to destination 2
        name: DIG_TX_TOP_TDP_CONF_SWITCH_DEST_INT_1_TO_DEST_2_DEFAULT
        value: 0
      - doc: Value of the delay
        name: DIG_TX_TOP_TDP_CONF_DELAY_PATH_DEL_DEFAULT
        value: 0
      - doc: Select path 2
        name: DIG_TX_TOP_TDP_CONF_DELAY_PATH_PATH2_NPATH1
        value: 0
      - doc: Select path 1
        name: DIG_TX_TOP_TDP_CONF_DELAY_PATH_PATH1_NPATH2
        value: 1
      - doc: Number of cycles to repeat the sample (n+1)
        name: DIG_TX_TOP_TDP_CONF_BIT_REPEATER_REPEAT_COUNT_DEFAULT
        value: 0
      - doc: Always enabled when all 1
        name: DIG_TX_TOP_TDP_CONF_BIT_REPEATER_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Data type changing the mode (the data with this data type are not forwarded)
        name: DIG_TX_TOP_TDP_CONF_CRC_CUSTOM_OUTPUT_MODE_DT_DEFAULT
        value: 0
      - doc: Compute the CRC of the incoming data (0) or shift out CRC (1)
        name: DIG_TX_TOP_TDP_CONF_CRC_CUSTOM_MODE_TYPE_DEFAULT
        value: 0
      - doc: Always enabled when all 1
        name: DIG_TX_TOP_TDP_CONF_MANCHESTER_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Vector enabling the block according to the data type
        name: DIG_TX_TOP_TDP_CONF_DATA_WHITENING_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Vector enabling the block according to the data type
        name: DIG_TX_TOP_TDP_CONF_CONV_CODES_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Select the data validity according to the data type (the data type n
          is valid if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_PIO4_4_8PSK_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_1_E1_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1 (signed value)
        name: DIG_TX_TOP_TDP_CONF_BARREL_SHIFT_0_E1_DEFAULT
        value: 0
      - doc: Select the data validity according to the data type (data type is valid
          if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_MAN_M2_DEFAULT
        value: 0
      - doc: Value of the mantissa for the port 1.
        name: DIG_TX_TOP_TDP_CONF_MULT_MAN_M1_DEFAULT
        value: 0
      - doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_0_UPSCALE_DEFAULT
        value: 0
      - doc: 1st order
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_0_ORDER_0
        value: 0
      - doc: 2nd order
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_0_ORDER_1
        value: 1
      - doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_0_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_0_E1_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN2_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_0_M2_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_0_SGN1_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_0_M1_DEFAULT
        value: 0
      - doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_1_UPSCALE_DEFAULT
        value: 0
      - doc: First order
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_1_ORDER_1ST
        value: 0
      - doc: Second order
        name: DIG_TX_TOP_TDP_CONF_INTERPOLATOR_1_ORDER_2ND
        value: 1
      - doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_1_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_1_E1_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN2_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_1_M2_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_1_SGN1_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_1_M1_DEFAULT
        value: 0
      - doc: First order
        name: DIG_TX_TOP_TDP_CONF_DECIMATOR_ORDER_1ST
        value: 0
      - doc: Second order
        name: DIG_TX_TOP_TDP_CONF_DECIMATOR_ORDER_2ND
        value: 1
      - doc: Interpolator size (+1)
        name: DIG_TX_TOP_TDP_CONF_DECIMATOR_DOWNSCALE_DEFAULT
        value: 0
      - doc: Value of the data shift for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_2_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_2_E1_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN2_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 2
        name: DIG_TX_TOP_TDP_CONF_MULT_2_M2_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_TX_TOP_TDP_CONF_MULT_2_SGN1_SIGNED
        value: 1
      - doc: Value of the mantissa for the port 1
        name: DIG_TX_TOP_TDP_CONF_MULT_2_M1_DEFAULT
        value: 0
      - doc: The ramp-up is multiplied to the incoming amplitude
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_MULTIPLICATIVE_DISABLE
        value: 0
      - doc: The ramp-up is multiplied to the incoming amplitude
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_MULTIPLICATIVE_ENABLE
        value: 1
      - doc: Select if the ramp has to be done on the first or second (or both) data
          path
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DP_DEFAULT
        value: 2
      - doc: Bit 0 match ramp1, bit 1 match ramp 2
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_SIN_RAMP_DEFAULT
        value: 0
      - doc: Align the ramps (the ramps follow the internal counter from 0 to 255
          otherwise)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_ALIGN_RAMPS_DISABLE
        value: 0
      - doc: Align the ramps (the ramps follow the internal counter from 0 to 255
          otherwise)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_ALIGN_RAMPS_ENABLE
        value: 1
      - doc: Select the data validity according to the data type (data type is valid
          if the bit is set)
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Enable the option of the QPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_PI_OVER_4_DISABLE
        value: 0
      - doc: Enable the option of the QPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_PI_OVER_4_ENABLE
        value: 1
      - doc: Enable the differential encoding
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_DIFFERENTIAL_DISABLE
        value: 0
      - doc: Enable the differential encoding
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_DIFFERENTIAL_ENABLE
        value: 1
      - doc: FSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_FSK
        value: 0
      - doc: 4FSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_4FSK
        value: 1
      - doc: BPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_BPSK
        value: 2
      - doc: QPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_QPSK
        value: 4
      - doc: 4PSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_4PSK
        value: 5
      - doc: pi/4 QPSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_PI4_QPSK
        value: 6
      - doc: 8PSK
        name: DIG_TX_TOP_TDP_CONF_GENERIC_MAPPER_MAP_TYPE_8PSK
        value: 7
      - doc: Pulse shaping coefficients (bits 31 down to 0)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_0_DEFAULT
        value: 0
      - doc: Pulse shaping coefficients (bits 63 down to 32)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_1_DEFAULT
        value: 0
      - doc: Pulse shaping coefficients (bits 95 down to 64)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_2_DEFAULT
        value: 0
      - doc: Pulse shaping coefficients (bits 127 down to 96)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_PULSE_SHAPE_3_DEFAULT
        value: 0
      - doc: Data type triggering the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RD_TYPE_DEFAULT
        value: 0
      - doc: Data type triggering the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RU_TYPE_DEFAULT
        value: 0
      - doc: Input 2 value for sym0
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_SYM0_2_DEFAULT
        value: 0
      - doc: Input 1 value for sym0
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_SYM0_1_DEFAULT
        value: 0
      - doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_DELAYED_DT_DISABLE
        value: 0
      - doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_DELAYED_DT_ENABLE
        value: 1
      - doc: Force value 0 when the data used in the pulse shaper isn't a real data
          (the sym0 is used otherwise)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_USE_ZERO_DISABLE
        value: 0
      - doc: Force value 0 when the data used in the pulse shaper isn't a real data
          (the sym0 is used otherwise)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_USE_ZERO_ENABLE
        value: 1
      - doc: OSR 4
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_OSR_MODE_4
        value: 0
      - doc: OSR 8
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_OSR_MODE_8
        value: 1
      - doc: OSR 16
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_OSR_MODE_16
        value: 2
      - doc: FSK pulse shaping coefficients (bits 31 down to 0)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_0_DEFAULT
        value: 0
      - doc: FSK pulse shaping coefficients (bits 63 down to 32)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_1_DEFAULT
        value: 0
      - doc: FSK pulse shaping coefficients (bits 95 down to 64)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_2_DEFAULT
        value: 0
      - doc: FSK pulse shaping coefficients (bits 127 down to 96)
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_PULSE_SHAPE_3_DEFAULT
        value: 0
      - doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (in order to have the same group delay)
        name: DIG_TX_TOP_TDP_CONF_DERIVATIVE_FILT_NON_ACTIVE
        value: 0
      - doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (in order to have the same group delay)
        name: DIG_TX_TOP_TDP_CONF_DERIVATIVE_FILT_ACTIVE
        value: 1
      - doc: Bit 0 corresponds to port 1, bit 1 corresponds to port 2.
        name: DIG_TX_TOP_TDP_CONF_DERIVATIVE_PORTS_DEFAULT
        value: 0
      - doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_DELAYED_DT_DISABLE
        value: 0
      - doc: Delay the data type to match the group delay of the pulse shaper
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_DELAYED_DT_ENABLE
        value: 1
      - doc: OSR 4
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_OSR_4
        value: 0
      - doc: OSR 8
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_OSR_8
        value: 1
      - doc: Select the data validity according to the data type (data type is valid
          if the bit is set
        name: DIG_TX_TOP_TDP_CONF_PULSE_SHAPER_FSK_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Vector enabling the data block according to the data type
        name: DIG_TX_TOP_TDP_CONF_BLOCK_DATA_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Skip the first symbol to be sure that the output has the right value
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_SKIP_FIRST_DISABLE
        value: 0
      - doc: Skip the first symbol to be sure that the output has the right value
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_SKIP_FIRST_ENABLE
        value: 1
      - doc: Increase the gain by a factor of 2
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_HIGH_GAIN_DISABLE
        value: 0
      - doc: Increase the gain by a factor of 2
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_HIGH_GAIN_ENABLE
        value: 1
      - doc: Define if port n is signed or unsigned
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_IS_SIGNED_DEFAULT
        value: 3
      - doc: Denominator of the fractional rate
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_DEN_DEFAULT
        value: 0
      - doc: Numerator of the fractional rate
        name: DIG_TX_TOP_TDP_CONF_FRACTIONAL_INTERPOLATOR_NUM_DEFAULT
        value: 0
      - doc: Delay the data type and follow the data itself
        name: DIG_TX_TOP_TDP_CONF_SATURATE_DELAY_DT_DISABLE
        value: 0
      - doc: Delay the data type and follow the data itself
        name: DIG_TX_TOP_TDP_CONF_SATURATE_DELAY_DT_ENABLE
        value: 1
      - doc: Bit 0 corresponds to port 1, bit 1 corresponds to port 2
        name: DIG_TX_TOP_TDP_CONF_SATURATE_PORTS_DEFAULT
        value: 1
      - doc: Specify correction in amplitude
        name: DIG_TX_TOP_TDP_CONF_SATURATE_AMP_CORR_DEFAULT
        value: 0
      - doc: Specify the limit to which the signal has to saturate in amplitude
        name: DIG_TX_TOP_TDP_CONF_SATURATE_AMP_LIMIT_DEFAULT
        value: 0
      - doc: Specify the limit to which the signal has to saturate
        name: DIG_TX_TOP_TDP_CONF_SATURATE_LIMIT_DEFAULT
        value: 0
      - doc: First channel
        name: DIG_TX_TOP_TDP_CONF_CONST_DATA_CHANNEL_1ST
        value: 0
      - doc: Second channel
        name: DIG_TX_TOP_TDP_CONF_CONST_DATA_CHANNEL_2ND
        value: 1
      - doc: Value used to set the constant channel
        name: DIG_TX_TOP_TDP_CONF_CONST_DATA_VALUE_DEFAULT
        value: 0
      - doc: Vector enabling the data holding according to the data type
        name: DIG_TX_TOP_TDP_CONF_HOLD_DATA_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Samples to wait before starting the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RD_WAIT_DEFAULT
        value: 0
      - doc: Samples to wait at the end of the ramp-up before continuing to forward
          the data
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RU_WAIT_DEFAULT
        value: 0
      - doc: Data type of the skipped data
        name: DIG_TX_TOP_TDP_CONF_SKIP_DATA_SKIP_TYPE_DEFAULT
        value: 0
      - doc: Number of samples to be skipped (plus 1)
        name: DIG_TX_TOP_TDP_CONF_SKIP_DATA_N_DEFAULT
        value: 0
      - doc: Gain of the compensation (2^(gain-1))
        name: DIG_TX_TOP_TDP_CONF_PA_AM2PM_GAIN_DEFAULT
        value: 0
      - doc: Increments used during the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DEC_1_DEFAULT
        value: 0
      - doc: Increments used during the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_INC_1_DEFAULT
        value: 0
      - doc: Initial power of the PA (unsigned)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_INIT_POW_1_DEFAULT
        value: 0
      - doc: Destination address for the output port of block tx_ble_df
        name: DIG_TX_TOP_TDP_MAPS_TX_BLE_DF_DEST_ADDR_DEFAULT
        value: 0
      - doc: Increments used during the ramp-down
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_DEC_2_DEFAULT
        value: 0
      - doc: Increments used during the ramp-up
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_RAMP_INC_2_DEFAULT
        value: 0
      - doc: Initial power of the PA (unsigned)
        name: DIG_TX_TOP_TDP_CONF_PA_RAMP_INIT_POW_2_DEFAULT
        value: 0
      - doc: Look up table
        name: DIG_TX_TOP_TDP_CONF_PA_AM2PM_LUT_DEFAULT
        value: 0
      - doc: Delay on the samples applied to the switching information from the detection
          of the CTE data type
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_SWITCH_DELAY_DEFAULT
        value: 0
      - doc: Byte providing the CTE_info
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_CTE_INFO_DEFAULT
        value: 0
      - doc: Data type that defines the CTE
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_CTE_DT_DEFAULT
        value: 0
      - doc: Actual OSR value
        name: DIG_TX_TOP_TDP_CONF_TX_BLE_DF_OSR_DEFAULT
        value: 0
      - doc: Destinationaddress for the output port of block change_dt
        name: DIG_TX_TOP_TDP_MAPS_CHANGE_DT_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 1 of block demux_bit
        name: DIG_TX_TOP_TDP_MAPS_DEMUX_BIT_P1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 0 of block demux_bit
        name: DIG_TX_TOP_TDP_MAPS_DEMUX_BIT_P0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the Tx packet handler output
        name: DIG_TX_TOP_TDP_MAPS_TXPH_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 1 of block switch_dest_bit
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_BIT_P1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 0 of block switch_dest_bit
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_BIT_P0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mux_int
        name: DIG_TX_TOP_TDP_MAPS_MUX_INT_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mux_bit
        name: DIG_TX_TOP_TDP_MAPS_MUX_BIT_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 1 of block switch_dest_int_1
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_1_P1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 0 of block switch_dest_int_1
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_1_P0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 1 of block switch_dest_int_0
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_0_P1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port 0 of block switch_dest_int_0
        name: DIG_TX_TOP_TDP_MAPS_SWITCH_DEST_INT_0_P0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block ieeee_802154_b2c
        name: DIG_TX_TOP_TDP_MAPS_IEEE802154_B2C_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block bit_repeater
        name: DIG_TX_TOP_TDP_MAPS_BIT_REPEATER_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block fifo_4bits
        name: DIG_TX_TOP_TDP_MAPS_FIFO_4BITS_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block invert_bit
        name: DIG_TX_TOP_TDP_MAPS_INVERT_BIT_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block pio4_4_8psk
        name: DIG_TX_TOP_TDP_MAPS_PIO4_4_8PSK_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block manchester
        name: DIG_TX_TOP_TDP_MAPS_MANCHESTER_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block data_whitening
        name: DIG_TX_TOP_TDP_MAPS_DATA_WHITENING_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block crc_custom
        name: DIG_TX_TOP_TDP_MAPS_CRC_CUSTOM_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mult_man
        name: DIG_TX_TOP_TDP_MAPS_MULT_MAN_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block barrel_shift_1
        name: DIG_TX_TOP_TDP_MAPS_BARREL_SHIFT_1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block barrel_shift_0
        name: DIG_TX_TOP_TDP_MAPS_BARREL_SHIFT_0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block conv_codes
        name: DIG_TX_TOP_TDP_MAPS_CONV_CODES_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block delay_path
        name: DIG_TX_TOP_TDP_MAPS_DELAY_PATH_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mult_2
        name: DIG_TX_TOP_TDP_MAPS_MULT_2_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mult_1
        name: DIG_TX_TOP_TDP_MAPS_MULT_1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block mult_0
        name: DIG_TX_TOP_TDP_MAPS_MULT_0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block interpolator_0
        name: DIG_TX_TOP_TDP_MAPS_INTERPOLATOR_0_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block pulse_shaper_fsk
        name: DIG_TX_TOP_TDP_MAPS_PULSE_SHAPER_FSK_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block pulse_shaper
        name: DIG_TX_TOP_TDP_MAPS_PULSE_SHAPER_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block generic_mapper
        name: DIG_TX_TOP_TDP_MAPS_GENERIC_MAPPER_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block cordic_angle
        name: DIG_TX_TOP_TDP_MAPS_CORDIC_ANGLE_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block decimator
        name: DIG_TX_TOP_TDP_MAPS_DECIMATOR_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block fractional_interpolator
        name: DIG_TX_TOP_TDP_MAPS_FRACTIONAL_INTERPOLATOR_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block interpolator_1
        name: DIG_TX_TOP_TDP_MAPS_INTERPOLATOR_1_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block hold_data
        name: DIG_TX_TOP_TDP_MAPS_HOLD_DATA_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block block_data
        name: DIG_TX_TOP_TDP_MAPS_BLOCK_DATA_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block saturate
        name: DIG_TX_TOP_TDP_MAPS_SATURATE_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block derivative
        name: DIG_TX_TOP_TDP_MAPS_DERIVATIVE_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block pa_am2pm
        name: DIG_TX_TOP_TDP_MAPS_PA_AM2PM_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block pa_ramp
        name: DIG_TX_TOP_TDP_MAPS_PA_RAMP_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block skip_data
        name: DIG_TX_TOP_TDP_MAPS_SKIP_DATA_DEST_ADDR_DEFAULT
        value: 63
      - doc: Destinationaddress for the output port of block const_data
        name: DIG_TX_TOP_TDP_MAPS_CONST_DATA_DEST_ADDR_DEFAULT
        value: 63
      - doc: Power indicator that is used by the tx_power_lut
        name: DIG_TX_TOP_TX_POW_PA_POWER_DEFAULT
        value: 0
      - doc: Control the output power
        name: DIG_TX_TOP_PA_AMP_CTRL_DEFAULT
        value: 224
      - doc: Choose how many samples the PA amplitude has to be delayed compared to
          the frequency command
        name: DIG_TX_TOP_PA_AMP_DELAY_DEFAULT
        value: 0
      - doc: Bit to control the 32th PA slice
        name: DIG_TX_TOP_PA_AMP_OFFSET_DISABLE
        value: 0
      - doc: Bit to control the 32th PA slice
        name: DIG_TX_TOP_PA_AMP_OFFSET_ENABLE
        value: 1
      - doc: Use the serial FIFO to get the data for the Tx
        name: DIG_TX_TOP_SERIAL_FIFO_USE_SERIAL_FIFO_DISABLE
        value: 0
      - doc: Use the serial FIFO to get the data for the Tx
        name: DIG_TX_TOP_SERIAL_FIFO_USE_SERIAL_FIFO_ENABLE
        value: 1
      - doc: Toggling signal
        name: DIG_TX_TOP_SERIAL_FIFO_QUAL_TOGGLING
        value: 0
      - doc: Rising edge
        name: DIG_TX_TOP_SERIAL_FIFO_QUAL_RISING
        value: 1
      - doc: Linearization LUT 0, bits 31 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_3_DEFAULT
        value: 64
      - doc: Linearization LUT 0, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_2_DEFAULT
        value: 48
      - doc: Linearization LUT 0, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_1_DEFAULT
        value: 32
      - doc: Linearization LUT 0, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_0_DEFAULT
        value: 16
      - doc: Linearization LUT 0, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_7_DEFAULT
        value: 128
      - doc: Linearization LUT 0, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_6_DEFAULT
        value: 112
      - doc: Linearization LUT 0, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_5_DEFAULT
        value: 96
      - doc: Linearization LUT 0, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_4_DEFAULT
        value: 80
      - doc: Linearization LUT 0, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_11_DEFAULT
        value: 192
      - doc: Linearization LUT 0, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_10_DEFAULT
        value: 176
      - doc: Linearization LUT 0, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_9_DEFAULT
        value: 160
      - doc: Linearization LUT 0, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_8_DEFAULT
        value: 144
      - doc: Use the Linearization LUT to calculate the PA output power
        name: DIG_TX_TOP_TX_POW_USE_LUT_DISABLE
        value: 0
      - doc: Use the Linearization LUT to calculate the PA output power
        name: DIG_TX_TOP_TX_POW_USE_LUT_ENABLE
        value: 1
      - doc: Linearization LUT 0, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_14_DEFAULT
        value: 240
      - doc: Linearization LUT 0, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_13_DEFAULT
        value: 224
      - doc: Linearization LUT 0, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_0_COEF_12_DEFAULT
        value: 208
      - doc: Linearization LUT 1, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_3_DEFAULT
        value: 64
      - doc: Linearization LUT 1, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_2_DEFAULT
        value: 48
      - doc: Linearization LUT 1, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_1_DEFAULT
        value: 32
      - doc: Linearization LUT 1, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_0_DEFAULT
        value: 16
      - doc: Linearization LUT 1, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_7_DEFAULT
        value: 128
      - doc: Linearization LUT 1, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_6_DEFAULT
        value: 112
      - doc: Linearization LUT 1, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_5_DEFAULT
        value: 96
      - doc: Linearization LUT 1, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_4_DEFAULT
        value: 80
      - doc: Linearization LUT 1, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_11_DEFAULT
        value: 192
      - doc: Linearization LUT 1, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_10_DEFAULT
        value: 176
      - doc: Linearization LUT 1, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_9_DEFAULT
        value: 160
      - doc: Linearization LUT 1, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_8_DEFAULT
        value: 144
      - doc: Disable the clock gating for the PA clock
        name: DIG_TX_TOP_PA_FILT_ENABLE_CK_GATING
        value: 0
      - doc: Disable the clock gating for the PA clock
        name: DIG_TX_TOP_PA_FILT_DISABLE_CK_GATING
        value: 1
      - doc: Select the internal or the dedicated PA clock
        name: DIG_TX_TOP_PA_FILT_SEL_CK_EXTERNAL
        value: 0
      - doc: Select the internal or the dedicated PA clock
        name: DIG_TX_TOP_PA_FILT_SEL_CK_INTERNAL
        value: 1
      - doc: Enable the block generating the ck_pa signal
        name: DIG_TX_TOP_PA_FILT_ON_CK_PA_DISABLE
        value: 0
      - doc: Enable the block generating the ck_pa signal
        name: DIG_TX_TOP_PA_FILT_ON_CK_PA_ENABLE
        value: 1
      - doc: Fine tuning the taps number
        name: DIG_TX_TOP_PA_FILT_TUNE_DEFAULT
        value: 0
      - doc: Enable the interpolation filter for the PA
        name: DIG_TX_TOP_PA_FILT_DISABLE
        value: 0
      - doc: Enable the interpolation filter for the PA
        name: DIG_TX_TOP_PA_FILT_ENABLE
        value: 1
      - doc: Linearization LUT 1, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_14_DEFAULT
        value: 240
      - doc: Linearization LUT 1, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_13_DEFAULT
        value: 224
      - doc: Linearization LUT 1, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_1_COEF_12_DEFAULT
        value: 208
      - doc: Linearization LUT 2, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_3_DEFAULT
        value: 64
      - doc: Linearization LUT 2, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_2_DEFAULT
        value: 48
      - doc: Linearization LUT 2, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_1_DEFAULT
        value: 32
      - doc: Linearization LUT 2, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_0_DEFAULT
        value: 16
      - doc: Linearization LUT 2, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_7_DEFAULT
        value: 128
      - doc: Linearization LUT 2, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_6_DEFAULT
        value: 112
      - doc: Linearization LUT 2, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_5_DEFAULT
        value: 96
      - doc: Linearization LUT 2, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_4_DEFAULT
        value: 80
      - doc: Linearization LUT 2, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_11_DEFAULT
        value: 192
      - doc: Linearization LUT 2, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_10_DEFAULT
        value: 176
      - doc: Linearization LUT 2, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_9_DEFAULT
        value: 160
      - doc: Linearization LUT 2, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_8_DEFAULT
        value: 144
      - doc: Feed the AGC start interrupt by the Rx FSM beside the normal AGC start
          command
        name: DIG_RX_TOP_AGC_USE_RX_FSM_START_DISABLE
        value: 0
      - doc: Feed the AGC start interrupt by the Rx FSM beside the normal AGC start
          command
        name: DIG_RX_TOP_AGC_USE_RX_FSM_START_ENABLE
        value: 1
      - doc: Do Rx soft stop (do not reset the status of the receiver)
        name: DIG_RX_TOP_SOFT_STOP_DISABLE
        value: 0
      - doc: Do Rx soft stop (do not reset the status of the receiver)
        name: DIG_RX_TOP_SOFT_STOP_ENABLE
        value: 1
      - doc: Select the AGC to perform DC offset calibration
        name: DIG_RX_TOP_BQF_DC_CAL_AGC_SEL_DISABLE
        value: 0
      - doc: Select the AGC to perform DC offset calibration
        name: DIG_RX_TOP_BQF_DC_CAL_AGC_SEL_ENABLE
        value: 1
      - doc: Linearization LUT 2, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_14_DEFAULT
        value: 240
      - doc: Linearization LUT 2, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_13_DEFAULT
        value: 224
      - doc: Linearization LUT 2, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_2_COEF_12_DEFAULT
        value: 208
      - doc: Linearization LUT 3, bits 31 down to 24
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_3_DEFAULT
        value: 64
      - doc: Linearization LUT 3, bits 23 down to 16
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_2_DEFAULT
        value: 48
      - doc: Linearization LUT 3, bits 15 down to 8
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_1_DEFAULT
        value: 32
      - doc: Linearization LUT 3, bits 7 down to 0
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_0_DEFAULT
        value: 16
      - doc: Linearization LUT 3, bits 63 down to 56
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_7_DEFAULT
        value: 128
      - doc: Linearization LUT 3, bits 55 down to 48
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_6_DEFAULT
        value: 112
      - doc: Linearization LUT 3, bits 47 down to 40
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_5_DEFAULT
        value: 96
      - doc: Linearization LUT 3, bits 39 down to 32
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_4_DEFAULT
        value: 80
      - doc: Linearization LUT 3, bits 95 down to 88
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_11_DEFAULT
        value: 192
      - doc: Linearization LUT 3, bits 87 down to 80
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_10_DEFAULT
        value: 176
      - doc: Linearization LUT 3, bits 79 down to 72
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_9_DEFAULT
        value: 160
      - doc: Linearization LUT 3, bits 71 down to 64
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_8_DEFAULT
        value: 144
      - doc: Destination address for the output data of the input block
        name: DIG_RX_TOP_RDP_INPUT_ADDR_DEFAULT
        value: 7
      - doc: Linearization LUT 3, bits 119 down to 112
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_14_DEFAULT
        value: 240
      - doc: Linearization LUT 3, bits 111 down to 104
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_13_DEFAULT
        value: 224
      - doc: Linearization LUT 3, bits 105 down to 96
        name: DIG_TX_TOP_PA_LINEARIZE_LUT_3_COEF_12_DEFAULT
        value: 208
      - doc: Power LUT entry 1, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_1_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 1, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_1_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 1, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_1_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 0, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_0_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 0, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_0_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 0, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_0_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 3, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_3_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 3, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_3_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 3, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_3_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 2, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_2_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 2, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_2_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 2, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_2_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 5, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_5_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 5, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_5_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 5, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_5_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 4, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_4_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 4, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_4_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 4, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_4_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 7, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_7_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 7, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_7_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 7, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_7_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 6, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_6_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 6, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_6_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 6, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_6_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 9, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_9_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 9, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_9_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 9, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_9_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 8, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_8_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 8, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_8_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 8, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_8_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 11, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_11_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 11, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_11_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 11, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_11_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 10, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_10_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 10, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_10_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 10, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_10_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 13, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_13_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 13, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_13_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 13, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_13_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 12, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_12_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 12, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_12_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 12, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_12_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 15, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_15_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 15, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_15_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 15, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_15_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 14, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_14_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 14, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_14_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 14, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_14_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 17, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_17_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 17, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_17_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 17, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_17_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 16, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_16_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 16, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_16_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 16, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_16_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 19, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_19_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 19, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_19_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 19, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_19_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 18, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_18_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 18, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_18_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 18, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_18_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 21, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_21_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 21, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_21_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 21, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_21_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 20, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_20_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 20, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_20_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 20, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_20_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 23, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_23_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 23, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_23_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 23, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_23_POWER_DEFAULT
        value: 0
      - doc: Power LUT entry 22, indicator value provided at the RF interface
        name: DIG_TX_TOP_TX_POW_LUT_22_IND_DEFAULT
        value: 0
      - doc: Power LUT entry 22, select the PA PMU config
        name: DIG_TX_TOP_TX_POW_LUT_22_PMU_DEFAULT
        value: 0
      - doc: Power LUT entry 22, PA slice value
        name: DIG_TX_TOP_TX_POW_LUT_22_POWER_DEFAULT
        value: 0
      - doc: Create a fault instead of waiting for the previous register IO operation
          to terminate (for more flexible handling instead of just block)
        name: DIG_RX_TOP_AGC_FAULT_ON_IO_ERR_DISABLE
        value: 0
      - doc: Create a fault instead of waiting for the previous register IO operation
          to terminate (for more flexible handling instead of just block)
        name: DIG_RX_TOP_AGC_FAULT_ON_IO_ERR_ENABLE
        value: 1
      - doc: The GP timer interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GP_TMR_IRQ_IS_HARD_DISABLE
        value: 0
      - doc: The GP timer interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GP_TMR_IRQ_IS_HARD_ENABLE
        value: 1
      - doc: The GPIO interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GPIO_IRQ_IS_HARD_DISABLE
        value: 0
      - doc: The GPIO interrupt creates a hard interrupt instead of a soft (cooperative)
          interrupt
        name: DIG_RX_TOP_AGC_GPIO_IRQ_IS_HARD_ENABLE
        value: 1
      - doc: Use a timer instead of the dedicated HW block to create the shortening
          pulses of the BQF
        name: DIG_RX_TOP_AGC_USE_TMR_FOR_BB_FAST_SST_DISABLE
        value: 0
      - doc: Use a timer instead of the dedicated HW block to create the shortening
          pulses of the BQF
        name: DIG_RX_TOP_AGC_USE_TMR_FOR_BB_FAST_SST_ENABLE
        value: 1
      - doc: Pre-division of the coarse timer of the AGC controller
        name: DIG_RX_TOP_AGC_TMR_PREDIV_DEFAULT
        value: 0
      - doc: Auxiliary bits for the sequencer to pass information to the AGC controller
        name: DIG_RX_TOP_AGC_CTRL_DEFAULT
        value: 0
      - doc: Initialization of the RDP OSR
        name: DIG_RX_TOP_RDP_OSR_INIT_DEFAULT
        value: 5
      - doc: Send a trace of the program execution to the GPIOs (GPIOs must be configured
          accordingly)
        name: DIG_RX_TOP_AGC_TRACE_TO_GPIO_DISABLE
        value: 0
      - doc: Send a trace of the program execution to the GPIOs (GPIOs must be configured
          accordingly)
        name: DIG_RX_TOP_AGC_TRACE_TO_GPIO_ENABLE
        value: 1
      - doc: Delay of the incoming data compared to the rest of the chain
        name: DIG_RX_TOP_PH_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Use the same config byte as the sequencer for the Rx packet handler
        name: DIG_RX_TOP_PH_USES_SEQ_CONFIG_DISABLE
        value: 0
      - doc: Use the same config byte as the sequencer for the Rx packet handler
        name: DIG_RX_TOP_PH_USES_SEQ_CONFIG_ENABLE
        value: 1
      - doc: 8 bits of configuration for the Rx packet handler (generic values, depend
          on the Rx packet handler program)
        name: DIG_RX_TOP_PH_CONFIG_DEFAULT
        value: 0
      - doc: Gate I
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_1_I
        value: 0
      - doc: Gate Q
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_1_Q
        value: 1
      - doc: Gate I
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_0_I
        value: 0
      - doc: Gate Q
        name: DIG_RX_TOP_AGC_BB_GATE_IQ_0_Q
        value: 1
      - doc: Gate the digital baseband interrupts of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_DIG_DISABLE
        value: 0
      - doc: Gate the digital baseband interrupts of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_DIG_ENABLE
        value: 1
      - doc: Gate the baseband signals (interrupts) of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_ANA_DISABLE
        value: 0
      - doc: Gate the baseband signals (interrupts) of the Rx chain
        name: DIG_RX_TOP_AGC_BB_GATE_ANA_ENABLE
        value: 1
      - doc: Time to have the BQF input shortened to get into steady state faster
          after changing the RF gain
        name: DIG_RX_TOP_AGC_RF_FAST_IN_SST_PRESET_DEFAULT
        value: 0
      - doc: Gate the RF signals (interrupts)
        name: DIG_RX_TOP_AGC_RF_GATE_DISABLE
        value: 0
      - doc: Gate the RF signals (interrupts)
        name: DIG_RX_TOP_AGC_RF_GATE_ENABLE
        value: 1
      - doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_2_DEFAULT
        value: 1
      - doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_1_DEFAULT
        value: 3
      - doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_STAGE_MASK_0_DEFAULT
        value: 1
      - doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_THIRD_STAGE_IS_RF_DISABLE
        value: 0
      - doc: For debugging purpose only
        name: DIG_RX_TOP_AGC_THIRD_STAGE_IS_RF_ENABLE
        value: 1
      - doc: Clock signal
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_QUAL_TYPE_CLOCK
        value: 0
      - doc: Toggling signal
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_QUAL_TYPE_TOGGLING
        value: 1
      - doc: Sub-sampling factor (+1)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_SUBSAMPLE_DEFAULT
        value: 0
      - doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_USE_IFACE_ACT_AS_DISABLE
        value: 0
      - doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_USE_IFACE_ACT_AS_ENABLE
        value: 1
      - doc: Enable the sampling of the observed point (signal stays constant otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_DISABLE
        value: 0
      - doc: Enable the sampling of the observed point (signal stays constant otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_ENABLE
        value: 1
      - doc: Perform a signed right shift by shift_amount of the input signal before
          outputting it
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_0_SHIFT_AMOUNT_DEFAULT
        value: 0
      - doc: Select the initial state of the demux
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_0_INIT_STATE_DEFAULT
        value: 0
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_0_ATTEN_3_DEFAULT
        value: 20
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_0_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_2_DEFAULT
        value: 6
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_1_DEFAULT
        value: 12
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_1_ATTEN_0_DEFAULT
        value: 18
      - doc: Select the initial state of the demux
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_1_INIT_STATE_DEFAULT
        value: 0
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_2_DEFAULT
        value: 6
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_1_DEFAULT
        value: 12
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_3_ATTEN_0_DEFAULT
        value: 18
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CTRL_SWITCH_DEST_1_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_2_DEFAULT
        value: 6
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_1_DEFAULT
        value: 12
      - doc: TBD
        name: DIG_RX_TOP_AGC_ATTEN_LUT_4_ATTEN_0_DEFAULT
        value: 18
      - doc: Register 0, bit 31 down to 24 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_3_DEFAULT
        value: 0
      - doc: Register 0, bit 23 down to 16 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_2_DEFAULT
        value: 0
      - doc: Register 0, bit 15 down to 8 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_1_DEFAULT
        value: 0
      - doc: Register 0, bit 7 down to 0 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_0_REGS_0_DEFAULT
        value: 0
      - doc: Register 1, bit 31 down to 24 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_3_DEFAULT
        value: 0
      - doc: Register 1, bit 23 down to 16 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_2_DEFAULT
        value: 0
      - doc: Register 1, bit 15 down to 8 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_1_DEFAULT
        value: 0
      - doc: Register 1, bit 7 down to 0 to be read from the register interface
        name: DIG_RX_TOP_AGC_REGLETS_1_REGS_0_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_1_PORT_1_DT_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_0_PORT_1_DT_DEFAULT
        value: 0
      - doc: Clock signal
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_QUAL_TYPE_CLOCK
        value: 0
      - doc: Toggling signal
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_QUAL_TYPE_TOGGLING
        value: 1
      - doc: Sub-sampling factor (+1)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_SUBSAMPLE_DEFAULT
        value: 0
      - doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_USE_IFACE_ACT_AS_DISABLE
        value: 0
      - doc: Use the interface active signal as enable signal (active low)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_USE_IFACE_ACT_AS_ENABLE
        value: 1
      - doc: Enable the sampling of the observed point (the signal stays constant
          otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_DISABLE
        value: 0
      - doc: Enable the sampling of the observed point (the signal stays constant
          otherwise)
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_ENABLE
        value: 1
      - doc: Perform a signed right shift by shift_amount of the input signal before
          outputting it
        name: DIG_RX_TOP_RDP_CONF_OBSERVE_POINT_1_SHIFT_AMOUNT_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_5_PORT_1_DT_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_4_PORT_1_DT_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_3_PORT_1_DT_DEFAULT
        value: 0
      - doc: List of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_DEST_2_PORT_1_DT_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_0_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Select the initial data type
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_0_INIT_DT_DEFAULT
        value: 0
      - doc: Level 1 list of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST_LVL1_PORT_1_DT_DEFAULT
        value: 0
      - doc: Level 0 list of data types that sends the data on port 1 (not port 0)
        name: DIG_RX_TOP_RDP_CONF_DT_SWITCH_X4_DEST_LVL0_PORT_1_DT_DEFAULT
        value: 0
      - doc: Flush the pipeline even in absence of input data
        name: DIG_RX_TOP_RDP_CONF_REMOVE_IF_FLUSH_DISABLE
        value: 0
      - doc: Flush the pipeline even in absence of input data
        name: DIG_RX_TOP_RDP_CONF_REMOVE_IF_FLUSH_ENABLE
        value: 1
      - doc: Expected IF
        name: DIG_RX_TOP_RDP_CONF_REMOVE_IF_ANGLE_INC_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_1_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Select the initial data type
        name: DIG_RX_TOP_RDP_CONF_CHANGE_DT_1_INIT_DT_DEFAULT
        value: 0
      - doc: Filtering window width for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_TIME_DI_0_DEFAULT
        value: 0
      - doc: Threshold for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_THRESH_DI_DEFAULT
        value: 0
      - doc: Threshold for soft clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SOFT_CLIP_THRESH_DI_DEFAULT
        value: 0
      - doc: Use approximative computation logic
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_ASYM_SI_DISABLE
        value: 0
      - doc: Use approximative computation logic
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_ASYM_SI_ENABLE
        value: 1
      - doc: Peak detection algorithm
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_BITMASK_SI_DISABLE
        value: 0
      - doc: Peak detection algorithm
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_USE_BITMASK_SI_ENABLE
        value: 1
      - doc: Filter width for soft clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SOFT_CLIP_DI_DEFAULT
        value: 0
      - doc: Filter width for hard clipping detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_HARD_CLIP_DI_DEFAULT
        value: 0
      - doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_1_DOWNSCALE_DEFAULT
        value: 0
      - doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_1_ORDER_DEFAULT
        value: 0
      - doc: Keep the DC values when the rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_HP_FILTER_KEEP_CAL_DISABLE
        value: 0
      - doc: Keep the DC values when the rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_HP_FILTER_KEEP_CAL_ENABLE
        value: 1
      - doc: Time constant of the algorithm (approx 2**(8+tau))
        name: DIG_RX_TOP_RDP_CONF_HP_FILTER_TAU_DEFAULT
        value: 0
      - doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_0_DOWNSCALE_DEFAULT
        value: 0
      - doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_0_ORDER_DEFAULT
        value: 0
      - doc: Filtering window width for low signal power detection
        name: DIG_RX_TOP_RDP_CONF_ADC_LIMIT_DETECT_SIG_LOW_TIME_DI_1_DEFAULT
        value: 0
      - doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_2_DOWNSCALE_DEFAULT
        value: 0
      - doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_2_ORDER_DEFAULT
        value: 0
      - doc: Initial value for the phase calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_CAL_PHA_INIT_DEFAULT
        value: 0
      - doc: Initial value for the amplitude calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_CAL_AMP_INIT_DEFAULT
        value: 0
      - doc: Keep the calibration value when the Rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_KEEP_CAL_DISABLE
        value: 0
      - doc: Keep the calibration value when the Rx chain is reset (synchronous reset)
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_KEEP_CAL_ENABLE
        value: 1
      - doc: Time constant of the algorithm (mantissa+exp format)
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_TAU_DEFAULT
        value: 0
      - doc: Enable the dynamic calibration only after the sync detection
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_DYNAMIC_POST_SYNC_DISABLE
        value: 0
      - doc: Enable the dynamic calibration only after the sync detection
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_DYNAMIC_POST_SYNC_ENABLE
        value: 1
      - doc: Enable the dynamic calibration of the amplitude/phase calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_ENABLE_DYNAMIC_DISABLE
        value: 0
      - doc: Enable the dynamic calibration of the amplitude/phase calibration
        name: DIG_RX_TOP_RDP_CONF_IQ_BALANCE_ENABLE_DYNAMIC_ENABLE
        value: 1
      - doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (to have the same group delay)
        name: DIG_RX_TOP_RDP_CONF_DERIVATIVE_FILT_NON_ACTIVE
        value: 0
      - doc: Activate a [1 1] filter on the input on which the derivative is not calculated
          (to have the same group delay)
        name: DIG_RX_TOP_RDP_CONF_DERIVATIVE_FILT_ACTIVE
        value: 1
      - doc: Bit 0 corresponds to port 1, bit 1 corresponds to port 2
        name: DIG_RX_TOP_RDP_CONF_DERIVATIVE_PORTS_DEFAULT
        value: 0
      - doc: Flush the pipeline even in absence of input data.
        name: DIG_RX_TOP_RDP_CONF_CORDIC_LIN2POL_FLUSH_DISABLE
        value: 0
      - doc: Flush the pipeline even in absence of input data.
        name: DIG_RX_TOP_RDP_CONF_CORDIC_LIN2POL_FLUSH_ENABLE
        value: 1
      - doc: Denominator of the decimation ratio (-1)
        name: DIG_RX_TOP_RDP_CONF_FRACTIONAL_DECIMATOR_DEN_DEFAULT
        value: 0
      - doc: Numerator of the decimation ratio (-1)
        name: DIG_RX_TOP_RDP_CONF_FRACTIONAL_DECIMATOR_NUM_DEFAULT
        value: 0
      - doc: Decimation factor (+1)
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_3_DOWNSCALE_DEFAULT
        value: 0
      - doc: Order of the interpolation (2nd order (1) or 1st order (0))
        name: DIG_RX_TOP_RDP_CONF_DECIMATOR_3_ORDER_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Length of the pattern (+1)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_PATTERN_LEN_DEFAULT
        value: 0
      - doc: Number of accepted errors in the correlator
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_MAX_ERRORS_DEFAULT
        value: 0
      - doc: 32 bits correlation with OSR 8
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_MODE_32_BITS
        value: 0
      - doc: 64 bits correlator with OSR 4
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_MODE_64_BITS
        value: 1
      - doc: Send the delayed input on port 1
        name: DIG_RX_TOP_RDP_CONF_DIFF_BY_N_SEND_DELAYED_DISABLE
        value: 0
      - doc: Send the delayed input on port 1
        name: DIG_RX_TOP_RDP_CONF_DIFF_BY_N_SEND_DELAYED_ENABLE
        value: 1
      - doc: The delay minus 1 of the differentiator
        name: DIG_RX_TOP_RDP_CONF_DIFF_BY_N_N_DEFAULT
        value: 0
      - doc: Apply the ISI also on sequences 001 011 110 100
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_FULL_ISI_DISABLE
        value: 0
      - doc: Apply the ISI also on sequences 001 011 110 100
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_FULL_ISI_ENABLE
        value: 1
      - doc: Apply an internal filtering (only the incoming data is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_DO_FILTER_DISABLE
        value: 0
      - doc: Apply an internal filtering (only the incoming data is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_DO_FILTER_ENABLE
        value: 1
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_USE_SYNC_DETECT_DISABLE
        value: 0
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_USE_SYNC_DETECT_ENABLE
        value: 1
      - doc: Additional delay when the correlator is in mode 1
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_DELAY_MODE_1_DEFAULT
        value: 0
      - doc: Delay to add for the resync block
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_RESYNC_DELAY_DEFAULT
        value: 0
      - doc: Coefficient that multiplies the unbalance of the patter to avoid biased
          average
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_PATTERN_BIAS_DEFAULT
        value: 0
      - doc: Use only one correlation peak until the next restart
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_SINGLE_PEAK_DISABLE
        value: 0
      - doc: Use only one correlation peak until the next restart
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_SINGLE_PEAK_ENABLE
        value: 1
      - doc: Correction to be made for ISI interference
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_ISI_THR_DEFAULT
        value: 0
      - doc: Gain to apply to the input signal (power of 2)
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_GAIN_DEFAULT
        value: 0
      - doc: Signed type, positive value corresponds to a left shift
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_GAIN_EXP_DEFAULT
        value: 0
      - doc: Maximum deviation in frequency to get the correlation signal
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_CORR_RANGE_DEFAULT
        value: 128
      - doc: Value to send as command for the average value
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_AVG_CMD_DEFAULT
        value: 0
      - doc: Value to send as command for the synchronization
        name: DIG_RX_TOP_RDP_CONF_CORRELATOR_SYNC_CMD_DEFAULT
        value: 0
      - doc: Pulse shape coefficients of the filter, bits 31 down to 0
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_0_DEFAULT
        value: 0
      - doc: Pulse shape coefficients of the filter, bits 63 down to 34
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_0_PS_COEFS_1_DEFAULT
        value: 0
      - doc: Pulse shape coefficients of the filter, bits 95 down to 64
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_PS_COEFS_DEFAULT
        value: 0
      - doc: Toggling signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_EXT_SAMPLE_TYPE_TOGGLING
        value: 0
      - doc: Pulse signal (sample on the rising edge)
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_EXT_SAMPLE_TYPE_RISING
        value: 1
      - doc: Use the external sample signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_USE_EXT_SAMPLE_DISABLE
        value: 0
      - doc: Use the external sample signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_USE_EXT_SAMPLE_ENABLE
        value: 1
      - doc: Signal should be used to override the ext_is_cte signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_IS_CTE_DISABLE
        value: 0
      - doc: Signal should be used to override the ext_is_cte signal
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_IS_CTE_ENABLE
        value: 1
      - doc: 1 us
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_AOA_SLOT_TIME_1US
        value: 0
      - doc: 2 us
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_AOA_SLOT_TIME_2US
        value: 1
      - doc: Actual OSR value
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_OSR_DEFAULT
        value: 31
      - doc: Byte providing the CTE_info
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_CTE_INFO_DEFAULT
        value: 0
      - doc: Signed type, positive value corresponds to a left shift
        name: DIG_RX_TOP_RDP_CONF_MATCHED_FILTER_1_GAIN_EXP_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Sends the intersymbols (mandatory for tracking clock recovery algorithms)
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SEND_INTERSYMB_DISABLE
        value: 0
      - doc: Sends the intersymbols (mandatory for tracking clock recovery algorithms)
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SEND_INTERSYMB_ENABLE
        value: 1
      - doc: Sample values before the sync arrives
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_PRESAMPLE_DISABLE
        value: 0
      - doc: Sample values before the sync arrives
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_PRESAMPLE_ENABLE
        value: 1
      - doc: Base the OSR on the incoming samples instead of the time stamp
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SAMPLE_BASED_DISABLE
        value: 0
      - doc: Base the OSR on the incoming samples instead of the time stamp
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_SAMPLE_BASED_ENABLE
        value: 1
      - doc: Oversampling ratio minus 1
        name: DIG_RX_TOP_RDP_CONF_CLOCK_RECOVERY_OSR_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Delay to apply for the sampling operation compared to the antenna time
        name: DIG_RX_TOP_RDP_CONF_RX_BLE_DF_RX_PATH_DELAY_DEFAULT
        value: 0
      - doc: Time constant of the FSK TED
        name: DIG_RX_TOP_RDP_CONF_FSK_TED_TC_DEFAULT
        value: 0
      - doc: Interpolation by 2
        name: DIG_RX_TOP_RDP_CONF_PHASE_INTERP_RATIO_3_N2_2
        value: 0
      - doc: Interpolation by 3
        name: DIG_RX_TOP_RDP_CONF_PHASE_INTERP_RATIO_3_N2_3
        value: 1
      - doc: Number of samples that the interpolated value has to wait before sending
          the interpolated value
        name: DIG_RX_TOP_RDP_CONF_PHASE_INTERP_DELAY_DATA_DEFAULT
        value: 2
      - doc: Use the n-1 and n+1 samples to estimate (n-2 and n+2 are used otherwise)
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_DOUBLE_SPACE_DISABLE
        value: 0
      - doc: Use the n-1 and n+1 samples to estimate (n-2 and n+2 are used otherwise)
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_DOUBLE_SPACE_ENABLE
        value: 1
      - doc: Increment in case of time error
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_ERR_INC_DEFAULT
        value: 3
      - doc: Time constant of the DPSK TED
        name: DIG_RX_TOP_RDP_CONF_DPSK_TED_TC_DEFAULT
        value: 48
      - doc: Time constant for the phase recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_TAU_PHASE_ERR_DEFAULT
        value: 0
      - doc: Time constant for the frequency recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_TAU_FREQ_ERR_DEFAULT
        value: 0
      - doc: Enable the internal low pass filter that can be used as carrier recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_LP_FILTER_DISABLE
        value: 0
      - doc: Enable the internal low pass filter that can be used as carrier recovery
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_LP_FILTER_ENABLE
        value: 1
      - doc: Decay speed (power of 2)
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_TAU_DEFAULT
        value: 0
      - doc: Delay of the decay in samples
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_DELAY_DEFAULT
        value: 0
      - doc: Decay the carrier estimation
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_ESTIM_DISABLE
        value: 0
      - doc: Decay the carrier estimation
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_DECAY_ESTIM_ENABLE
        value: 1
      - doc: Time constant for the internal low pass filter
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_LP_FILTER_TAU_DEFAULT
        value: 0
      - doc: Apply the carrier recovery in phase mode
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_PHASE_MODE_DISABLE
        value: 0
      - doc: Apply the carrier recovery in phase mode
        name: DIG_RX_TOP_RDP_CONF_CARRIER_RECOVERY_PHASE_MODE_ENABLE
        value: 1
      - doc: Resync delay for clock
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_RESYNC_DELAY_DEFAULT
        value: 0
      - doc: Margin for preamble detection
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_MARGIN_PREAMBLE_DEFAULT
        value: 0
      - doc: Margin for sync word detection
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_MARGIN_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_BLR_SYNC_DETECT_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Enable the repeater dependig on the data type (all 1 and it's always
          enabled)
        name: DIG_RX_TOP_RDP_CONF_BLR_DEMAPPER_ENABLE_TYPE_DEFAULT
        value: 0
      - doc: Filter the samples that are not marked as sample_data by the clock recovery
          block
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_FILTER_SAMPLES_DISABLE
        value: 0
      - doc: Filter the samples that are not marked as sample_data by the clock recovery
          block
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_FILTER_SAMPLES_ENABLE
        value: 1
      - doc: Apply coherent demodulation
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_COHERENT_DISABLE
        value: 0
      - doc: Apply coherent demodulation
        name: DIG_RX_TOP_RDP_CONF_DPSK_DEMOD_COHERENT_ENABLE
        value: 1
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Number of accepted errors inside the EDR sync symbols
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_ACCEPTED_ERRS_DEFAULT
        value: 0
      - doc: Delay to be added to the center sync
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_RESYNC_DELAY_DEFAULT
        value: 16
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_USE_SYNC_DETECT_DISABLE
        value: 0
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_USE_SYNC_DETECT_ENABLE
        value: 1
      - doc: Send the phase correction to the carrier recovery block (experimental)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_SEND_PHASE_CORR_DISABLE
        value: 0
      - doc: Send the phase correction to the carrier recovery block (experimental)
        name: DIG_RX_TOP_RDP_CONF_EDR_SYNC_DETECT_SEND_PHASE_CORR_ENABLE
        value: 1
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Oversampling of the counter compared to the data-rate
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_COUNTER_OSR_DEFAULT
        value: 0
      - doc: Use the sync_detect signal for the correlation (set 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_USE_SYNC_DETECT_DISABLE
        value: 0
      - doc: Use the sync_detect signal for the correlation (set 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_USE_SYNC_DETECT_ENABLE
        value: 1
      - doc: Command to be sent to destination 2 in case of sync detection
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_CMD_SYNC_FOUND_DEFAULT
        value: 0
      - doc: Sync word used by the algorithm
        name: DIG_RX_TOP_RDP_CONF_IEEE_802154_C2B_PATTERN_DEFAULT
        value: 0
      - doc: Value to send as command for frequency error information (see carrier
          recovery block commands)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_FREQ_ERR_CMD_DEFAULT
        value: 0
      - doc: Amplitude of the sequence 111
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_111_DEFAULT
        value: 0
      - doc: Amplitude of the sequence 011
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_011_DEFAULT
        value: 0
      - doc: Amplitude of the sequence 010
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_AMP_010_DEFAULT
        value: 0
      - doc: Indicate the subsample factor
        name: DIG_RX_TOP_RDP_CONF_SUBSAMPLE_OSR_DEFAULT
        value: 0
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_BLR_DELAY_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Number of symbols (+1) to anticipate the sync_detect rise (if depth is
          less than sync_early+1 then the depth value is used)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SYNC_EARLY_DEFAULT
        value: 1
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SYNC_DETECT_DISABLE
        value: 0
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SYNC_DETECT_ENABLE
        value: 1
      - doc: Send the frequency error information to another block
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SEND_FREQ_ERR_DISABLE
        value: 0
      - doc: Send the frequency error information to another block
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SEND_FREQ_ERR_ENABLE
        value: 1
      - doc: Gain of the soft decision (the higher the gain, the higher is the amplitude
          of the soft decision)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_SOFT_GAIN_DEFAULT
        value: 0
      - doc: Use a real calculation of the soft decision (a bogus value derived from
          the hard decision is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SOFT_DEC_DISABLE
        value: 0
      - doc: Use a real calculation of the soft decision (a bogus value derived from
          the hard decision is used otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_SOFT_DEC_ENABLE
        value: 1
      - doc: Initialize the path metrics to take into account the end of the sync
          word (only valid for 32 or 64 sync words)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_LAST_BIT_DISABLE
        value: 0
      - doc: Initialize the path metrics to take into account the end of the sync
          word (only valid for 32 or 64 sync words)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_USE_LAST_BIT_ENABLE
        value: 1
      - doc: Depth of the sequence (+1)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_GFSK_DEPTH_DEFAULT
        value: 0
      - doc: Do not reset the min/max on every window.
        name: DIG_RX_TOP_RDP_CONF_RSSI_READOUT_NRST_MIN_MAX_DISABLE
        value: 0
      - doc: Do not reset the min/max on every window.
        name: DIG_RX_TOP_RDP_CONF_RSSI_READOUT_NRST_MIN_MAX_ENABLE
        value: 1
      - doc: Parameter indicating the window length for the average, min/max calculation
        name: DIG_RX_TOP_RDP_CONF_RSSI_READOUT_TAU_DEFAULT
        value: 4
      - doc: Length of the packet in BLR mode
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_PACKET_LEN_DEFAULT
        value: 0
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_USE_SYNC_DETECT_DISABLE
        value: 0
      - doc: Use the sync_detect signal for the correlation (set to 0 otherwise)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_USE_SYNC_DETECT_ENABLE
        value: 1
      - doc: Do not flush the data at the end of the packet (for test purpose)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_DONT_FLUSH_DISABLE
        value: 0
      - doc: Do not flush the data at the end of the packet (for test purpose)
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_DONT_FLUSH_ENABLE
        value: 1
      - doc: Memory length of the Viterbi algorithm
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_MEM_OUT_DEFAULT
        value: 0
      - doc: Specify that the decoding is for the BLE long range
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_DISABLE
        value: 0
      - doc: Specify that the decoding is for the BLE long range
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_ENABLE
        value: 1
      - doc: Enable CRC (enabled through a Rx packet handler command otherwise)
        name: DIG_RX_TOP_RDP_CONF_CRC_CUSTOM_MODE_INIT_DISABLE
        value: 0
      - doc: Enable CRC (enabled through a Rx packet handler command otherwise)
        name: DIG_RX_TOP_RDP_CONF_CRC_CUSTOM_MODE_INIT_ENABLE
        value: 1
      - doc: Relative delay in the chain compared to the reference timing
        name: DIG_RX_TOP_RDP_CONF_FLUSH_CHAIN_DELAY_DEFAULT
        value: 0
      - doc: Command 1 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_ERR1_DEFAULT
        value: 0
      - doc: Command 2 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_OK2_DEFAULT
        value: 0
      - doc: Command 1 to send in case of BLR sync detection ok
        name: DIG_RX_TOP_RDP_CONF_VITERBI_CONV_BLR_CMD_OK1_DEFAULT
        value: 0
      - doc: Number of samples to flush
        name: DIG_RX_TOP_RDP_CONF_FLUSH_LEN_DEFAULT
        value: 7
      - doc: Oversampling ratio to be applied
        name: DIG_RX_TOP_RDP_CONF_FLUSH_OSR_DEFAULT
        value: 7
      - doc: 1 bit
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_DATA_SIZE_1_BIT
        value: 0
      - doc: 2 bits
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_DATA_SIZE_2_BIT
        value: 1
      - doc: 3 bits
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_DATA_SIZE_3_BIT
        value: 2
      - doc: Rising edge
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_CLOCK_MODE_RISING
        value: 0
      - doc: Falling edge
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_CLOCK_MODE_FALLING
        value: 1
      - doc: Toggling signal
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_CLOCK_MODE_TOGGLIING
        value: 2
      - doc: Single pulse at clock reference.
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_CLOCK_MODE_PULSE
        value: 3
      - doc: Oversampling rate between the max data-rate and the actual clock.
        name: DIG_RX_TOP_RDP_CONF_LIMIT_RATE_OSR_DEFAULT
        value: 7
      - doc: Destinationaddress for the output port of block mult_3
        name: DIG_RX_TOP_RDP_MAPS_MULT_3_DEST_ADDR_DEFAULT
        value: 127
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_0_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_0_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_0_E1_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_0_M2_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_0_M1_DEFAULT
        value: 0
      - doc: Toggling signal
        name: DIG_RX_TOP_CTE_QUAL_TOGGLING
        value: 0
      - doc: Clock signal
        name: DIG_RX_TOP_CTE_QUAL_CLOCK
        value: 1
      - doc: Enable the automatic push of CTE data to an external IP
        name: DIG_RX_TOP_CTE_AUTO_PULL_DISABLE
        value: 0
      - doc: Enable the automatic push of CTE data to an external IP
        name: DIG_RX_TOP_CTE_AUTO_PULL_ENABLE
        value: 1
      - doc: Pulse
        name: DIG_RX_TOP_CTE_EXT_IQ_SMP_TYPE_PULSE
        value: 0
      - doc: Toggling signal
        name: DIG_RX_TOP_CTE_EXT_IQ_SMP_TYPE_TOGGLING
        value: 1
      - doc: I
        name: DIG_RX_TOP_CTE_Q_NI_FIRST_I
        value: 0
      - doc: Q
        name: DIG_RX_TOP_CTE_Q_NI_FIRST_Q
        value: 1
      - doc: LSB
        name: DIG_RX_TOP_CTE_IQ_MSB_FIRST_LSB
        value: 0
      - doc: MSB
        name: DIG_RX_TOP_CTE_IQ_MSB_FIRST_MSB
        value: 1
      - doc: 4 bits
        name: DIG_RX_TOP_CTE_IQ_DATA_BUS_SIZE_4_BIT
        value: 0
      - doc: 8 bits (I first then Q)
        name: DIG_RX_TOP_CTE_IQ_DATA_BUS_SIZE_8_BIT
        value: 1
      - doc: 16 bits (I and Q in parallel)
        name: DIG_RX_TOP_CTE_IQ_DATA_BUS_SIZE_16_BIT
        value: 2
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_1_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_1_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_1_E1_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_1_M2_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_1_M1_DEFAULT
        value: 0
      - doc: Switch I and Q signal at the output of the ADC
        name: DIG_RX_TOP_ADC_CTRL_SWITCH_I_Q_DISABLE
        value: 0
      - doc: Switch I and Q signal at the output of the ADC
        name: DIG_RX_TOP_ADC_CTRL_SWITCH_I_Q_ENABLE
        value: 1
      - doc: Invert the duty cycle for fractional division ratio
        name: DIG_RX_TOP_ADC_CTRL_INVERT_DUTY_CYCLE_DISABLE
        value: 0
      - doc: Invert the duty cycle for fractional division ratio
        name: DIG_RX_TOP_ADC_CTRL_INVERT_DUTY_CYCLE_ENABLE
        value: 1
      - doc: Invert the clock ADC (debug purpose)
        name: DIG_RX_TOP_ADC_CTRL_INVERT_CLK_DISABLE
        value: 0
      - doc: Invert the clock ADC (debug purpose)
        name: DIG_RX_TOP_ADC_CTRL_INVERT_CLK_ENABLE
        value: 1
      - doc: Division factor of the main clock to get the ADC clock (the real division
          factor is given by clk_div/2+1)
        name: DIG_RX_TOP_ADC_CTRL_CLK_DIV_DEFAULT
        value: 0
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_2_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_2_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_2_E1_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_2_M2_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_2_M1_DEFAULT
        value: 0
      - doc: Switch the byte order of the key and nonce
        name: DIG_AES_BYTE_ORDER_NATIVE
        value: 0
      - doc: Switch the byte order of the key and nonce
        name: DIG_AES_BYTE_ORDER_SWITCH
        value: 1
      - doc: Allow multiple decoding on Rx (only one decoding per packet allowed otherwise)
        name: DIG_AES_RX_MULTIPLE_ENCODING_DISABLE
        value: 0
      - doc: Allow multiple decoding on Rx (only one decoding per packet allowed otherwise)
        name: DIG_AES_RX_MULTIPLE_ENCODING_ENABLE
        value: 1
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN2_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN2_SIGNED
        value: 1
      - doc: Unsigned
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN1_UNSIGNED
        value: 0
      - doc: Signed
        name: DIG_RX_TOP_RDP_CONF_MULT_3_SGN1_SIGNED
        value: 1
      - doc: Value of the data shift for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_3_E2_DEFAULT
        value: 0
      - doc: Value of the data shift for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_3_E1_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 2
        name: DIG_RX_TOP_RDP_CONF_MULT_3_M2_DEFAULT
        value: 0
      - doc: Value of the mantissa for port 1
        name: DIG_RX_TOP_RDP_CONF_MULT_3_M1_DEFAULT
        value: 0
      - doc: Destinationaddress for the output port of block mem_el_1
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block mem_el_0
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block rxph
        name: DIG_RX_TOP_RDP_MAPS_RXPH_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block input
        name: DIG_RX_TOP_RDP_MAPS_INPUT_DEST_ADDR_DEFAULT
        value: 7
      - doc: Destinationaddress for the output port 0 of block tee_0
        name: DIG_RX_TOP_RDP_MAPS_TEE_0_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block observe_point_1
        name: DIG_RX_TOP_RDP_MAPS_OBSERVE_POINT_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block observe_point_0
        name: DIG_RX_TOP_RDP_MAPS_OBSERVE_POINT_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block mem_el_2
        name: DIG_RX_TOP_RDP_MAPS_MEM_EL_2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block tee_2
        name: DIG_RX_TOP_RDP_MAPS_TEE_2_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block tee_1
        name: DIG_RX_TOP_RDP_MAPS_TEE_1_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block tee_1
        name: DIG_RX_TOP_RDP_MAPS_TEE_1_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block tee_0
        name: DIG_RX_TOP_RDP_MAPS_TEE_0_P1_DEST_ADDR_DEFAULT
        value: 45
      - doc: Destinationaddress for the output port 0 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block tee_3
        name: DIG_RX_TOP_RDP_MAPS_TEE_3_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block tee_3
        name: DIG_RX_TOP_RDP_MAPS_TEE_3_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block tee_2
        name: DIG_RX_TOP_RDP_MAPS_TEE_2_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block split_data
        name: DIG_RX_TOP_RDP_MAPS_SPLIT_DATA_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 3 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P3_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 2 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block tee4
        name: DIG_RX_TOP_RDP_MAPS_TEE4_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block ctrl_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_1_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block ctrl_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_0_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block ctrl_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_0_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block split_data
        name: DIG_RX_TOP_RDP_MAPS_SPLIT_DATA_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_1_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_0_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_0
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_0_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block ctrl_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_CTRL_SWITCH_DEST_1_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_3
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_3_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_2
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_2_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_2
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_2_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_1
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_1_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_5
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_5_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_4
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_4_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_dest_4
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_4_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_3
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_3_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 2 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dt_switch_dest_5
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_DEST_5_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block iq_balance
        name: DIG_RX_TOP_RDP_MAPS_IQ_BALANCE_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block change_dt_1
        name: DIG_RX_TOP_RDP_MAPS_CHANGE_DT_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block change_dt_0
        name: DIG_RX_TOP_RDP_MAPS_CHANGE_DT_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 3 of block dt_switch_x4_dest
        name: DIG_RX_TOP_RDP_MAPS_DT_SWITCH_X4_DEST_P3_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block decimator_1
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block decimator_0
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block remove_if
        name: DIG_RX_TOP_RDP_MAPS_REMOVE_IF_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block hp_filter
        name: DIG_RX_TOP_RDP_MAPS_HP_FILTER_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block channel_filter_fir
        name: DIG_RX_TOP_RDP_MAPS_CHANNEL_FILTER_FIR_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block fractional_decimator
        name: DIG_RX_TOP_RDP_MAPS_FRACTIONAL_DECIMATOR_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block decimator_3
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_3_DEST_ADDR_DEFAULT
        value: 78
      - doc: Destinationaddress for the output port of block decimator_2
        name: DIG_RX_TOP_RDP_MAPS_DECIMATOR_2_DEST_ADDR_DEFAULT
        value: 64
      - doc: Destinationaddress for the output port 1 of block diff_by_n
        name: DIG_RX_TOP_RDP_MAPS_DIFF_BY_N_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block diff_by_n
        name: DIG_RX_TOP_RDP_MAPS_DIFF_BY_N_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block derivative
        name: DIG_RX_TOP_RDP_MAPS_DERIVATIVE_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block cordic_lin2pol
        name: DIG_RX_TOP_RDP_MAPS_CORDIC_LIN2POL_DEST_ADDR_DEFAULT
        value: 19
      - doc: Destinationaddress for the output port of block matched_filter_1
        name: DIG_RX_TOP_RDP_MAPS_MATCHED_FILTER_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block matched_filter_0
        name: DIG_RX_TOP_RDP_MAPS_MATCHED_FILTER_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block correlator
        name: DIG_RX_TOP_RDP_MAPS_CORRELATOR_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block correlator
        name: DIG_RX_TOP_RDP_MAPS_CORRELATOR_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block phase_interp
        name: DIG_RX_TOP_RDP_MAPS_PHASE_INTERP_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block dpsk_ted
        name: DIG_RX_TOP_RDP_MAPS_DPSK_TED_DEST_ADDR_DEFAULT
        value: 70
      - doc: Destinationaddress for the output port 1 of block clock_recovery
        name: DIG_RX_TOP_RDP_MAPS_CLOCK_RECOVERY_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block clock_recovery
        name: DIG_RX_TOP_RDP_MAPS_CLOCK_RECOVERY_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P0_DEST_ADDR_DEFAULT
        value: 93
      - doc: Destinationaddress for the output port of block blr_demapper
        name: DIG_RX_TOP_RDP_MAPS_BLR_DEMAPPER_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block carrier_recovery
        name: DIG_RX_TOP_RDP_MAPS_CARRIER_RECOVERY_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block fsk_ted
        name: DIG_RX_TOP_RDP_MAPS_FSK_TED_DEST_ADDR_DEFAULT
        value: 70
      - doc: Destinationaddress for the output port 1 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P1_DEST_ADDR_DEFAULT
        value: 84
      - doc: Destinationaddress for the output port 0 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P0_DEST_ADDR_DEFAULT
        value: 70
      - doc: Destinationaddress for the output port 2 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P2_DEST_ADDR_DEFAULT
        value: 76
      - doc: Destinationaddress for the output port 1 of block blr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_BLR_SYNC_DETECT_P1_DEST_ADDR_DEFAULT
        value: 70
      - doc: Destinationaddress for the output port 2 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block dpsk_demod
        name: DIG_RX_TOP_RDP_MAPS_DPSK_DEMOD_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 2 of block edr_sync_detect
        name: DIG_RX_TOP_RDP_MAPS_EDR_SYNC_DETECT_P2_DEST_ADDR_DEFAULT
        value: 76
      - doc: Destinationaddress for the output port 1 of block viterbi_gfsk
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_GFSK_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block viterbi_gfsk
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_GFSK_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block ieee_802154_c2b
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_C2B_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block ieee_802154_c2b
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_C2B_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block manchester
        name: DIG_RX_TOP_RDP_MAPS_MANCHESTER_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block subsample
        name: DIG_RX_TOP_RDP_MAPS_SUBSAMPLE_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block blr_delay
        name: DIG_RX_TOP_RDP_MAPS_BLR_DELAY_DEST_ADDR_DEFAULT
        value: 100
      - doc: Destinationaddress for the output port of block hard_decision
        name: DIG_RX_TOP_RDP_MAPS_HARD_DECISION_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 0 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block crc_custom
        name: DIG_RX_TOP_RDP_MAPS_CRC_CUSTOM_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block ieee_802154_f2l
        name: DIG_RX_TOP_RDP_MAPS_IEEE_802154_F2L_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block data_whitening
        name: DIG_RX_TOP_RDP_MAPS_DATA_WHITENING_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block limit_rate
        name: DIG_RX_TOP_RDP_MAPS_LIMIT_RATE_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 3 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P3_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 2 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port 1 of block viterbi_conv
        name: DIG_RX_TOP_RDP_MAPS_VITERBI_CONV_P1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block mult_2
        name: DIG_RX_TOP_RDP_MAPS_MULT_2_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block mult_1
        name: DIG_RX_TOP_RDP_MAPS_MULT_1_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block mult_0
        name: DIG_RX_TOP_RDP_MAPS_MULT_0_DEST_ADDR_DEFAULT
        value: 127
      - doc: Destinationaddress for the output port of block flush
        name: DIG_RX_TOP_RDP_MAPS_FLUSH_DEST_ADDR_DEFAULT
        value: 127
      - doc: Bypass the RCCO compensation algorithm (the value for the BQF_R2 is used
          instead)
        name: DIG_RCCO_COMP_BYPASS_DISABLE
        value: 0
      - doc: Bypass the RCCO compensation algorithm (the value for the BQF_R2 is used
          instead)
        name: DIG_RCCO_COMP_BYPASS_ENABLE
        value: 1
      - doc: Time constant of the RCCO compensation loop
        name: DIG_RCCO_COMP_TAU_DEFAULT
        value: 1
      - doc: Internal counter length
        name: DIG_RCCO_COMP_CNT_RC_LEN_L2_DEFAULT
        value: 1
      - doc: Target frequency (calculated by f_xtal*this_value/128)
        name: DIG_RCCO_COMP_TARGET_FREQ_DEFAULT
        value: 176
      - doc: Initial value of the bias level control
        name: DIG_DCO_CAL_BIAS_LEVEL_CTRL_RST_DEFAULT
        value: 2
      - doc: Value to add at the end of the calibration to the dco_bias_ctrl
        name: DIG_DCO_CAL_ADD_BIAS_CTRL_DEFAULT
        value: 1
      - doc: Counter for the timer of the DCO calibration steps
        name: DIG_DCO_CAL_T_WAIT_DEFAULT
        value: 1
      - doc: First two original bits
        name: DIG_DCO_CAL_DET_BITS_ORIGINAL
        value: 0
      - doc: Bit 0 od dco_ampl
        name: DIG_DCO_CAL_DET_BITS_BIT_0
        value: 1
      - doc: Bit 1 od dco_ampl
        name: DIG_DCO_CAL_DET_BITS_BIT_1
        value: 2
      - doc: Bit 2 od dco_ampl
        name: DIG_DCO_CAL_DET_BITS_BIT_2
        value: 3
      - doc: Base counter for the timer of the DCO calibration steps
        name: DIG_DCO_CAL_T_BASE_DEFAULT
        value: 47
      - doc: AES key bits 31 down to 0
        name: DIG_AES_KEY_0_DEFAULT
        value: 0
      - doc: AES key bits 63 down to 32
        name: DIG_AES_KEY_1_DEFAULT
        value: 0
      - doc: AES key bits 95 down to 64
        name: DIG_AES_KEY_2_DEFAULT
        value: 0
      - doc: AES key bits 127 down to 96
        name: DIG_AES_KEY_3_DEFAULT
        value: 0
      - doc: AES nonce bits 31 down to 0
        name: DIG_AES_NONCE_0_DEFAULT
        value: 0
      - doc: AES nonce bits 63 down to 32
        name: DIG_AES_NONCE_1_DEFAULT
        value: 0
      - doc: AES nonce bits 95 down to 64
        name: DIG_AES_NONCE_2_DEFAULT
        value: 0
      - doc: TBD
        name: DIG_TX_FIFO_FLUSH_ON_COND_DISABLE
        value: 0
      - doc: TBD
        name: DIG_TX_FIFO_FLUSH_ON_COND_ENABLE
        value: 1
      - doc: TBD
        name: DIG_TX_FIFO_USE_IT_DISABLE
        value: 0
      - doc: TBD
        name: DIG_TX_FIFO_USE_IT_ENABLE
        value: 1
      - doc: TBD
        name: DIG_RX_FIFO_FLUSH_ON_COND_DISABLE
        value: 0
      - doc: TBD
        name: DIG_RX_FIFO_FLUSH_ON_COND_ENABLE
        value: 1
      - doc: TBD
        name: DIG_RX_FIFO_USE_IT_DISABLE
        value: 0
      - doc: TBD
        name: DIG_RX_FIFO_USE_IT_ENABLE
        value: 1
      - doc: TBD
        name: DIG_IQ_FIFO_FLUSH_ON_COND_DISABLE
        value: 0
      - doc: TBD
        name: DIG_IQ_FIFO_FLUSH_ON_COND_ENABLE
        value: 1
      - doc: TBD
        name: DIG_IQ_FIFO_USE_IT_DISABLE
        value: 0
      - doc: TBD
        name: DIG_IQ_FIFO_USE_IT_ENABLE
        value: 1
      - doc: AES nonce bits 103 down to 96
        name: DIG_AES_NONCE_3_DEFAULT
        value: 0
      - doc: Mask for byte 1 of the packet header
        name: DIG_AES_B1_MASK_DEFAULT
        value: 227
      - doc: Control the Rx enable bit at the RF interface
        name: DIG_EXT_SIG_RX_RF_DISABLE
        value: 0
      - doc: Control the Rx enable bit at the RF interface
        name: DIG_EXT_SIG_RX_RF_ENABLE
        value: 1
      - doc: Control the Tx enable bits at the RF interface
        name: DIG_EXT_SIG_TX_RF_E_DEFAULT
        value: 0
      - doc: Pulse
        name: DIG_DIR_FIND_EXT_IQ_SMP_TYPE_PULSE
        value: 0
      - doc: Toggling
        name: DIG_DIR_FIND_EXT_IQ_SMP_TYPE_TOGGLING
        value: 1
      - doc: I first
        name: DIG_DIR_FIND_Q_NI_FIRST_I
        value: 0
      - doc: Q first
        name: DIG_DIR_FIND_Q_NI_FIRST_Q
        value: 1
      - doc: LSB
        name: DIG_DIR_FIND_IQ_MSB_FIRST_LSB
        value: 0
      - doc: MSB
        name: DIG_DIR_FIND_IQ_MSB_FIRST_MSB
        value: 1
      - doc: 4 bits
        name: DIG_DIR_FIND_IQ_DATA_BUS_SIZE_4_BITS
        value: 0
      - doc: 8 bits (I first then Q)
        name: DIG_DIR_FIND_IQ_DATA_BUS_SIZE_8_BITS
        value: 1
      - doc: 16 bits (I and Q in parallel)
        name: DIG_DIR_FIND_IQ_DATA_BUS_SIZE_16_BITS
        value: 2
      - doc: Toggling signal
        name: DIG_DIR_FIND_CTE_QUAL_TOGGLING
        value: 0
      - doc: Clock signal
        name: DIG_DIR_FIND_CTE_QUAL_CLOCK
        value: 1
      - doc: Enable the automatic push of CTE data to an external IP
        name: DIG_DIR_FIND_CTE_AUTO_PULL_DISABLE
        value: 0
      - doc: Enable the automatic push of CTE data to an external IP
        name: DIG_DIR_FIND_CTE_AUTO_PULL_ENABLE
        value: 1
      - doc: Enable the BLE DTM automatic packets (Tx FIFO is replaced by the automatic
          packets bytes from the BLE DTM block)
        name: DIG_TX_BLE_DTM_DISABLE
        value: 0
      - doc: Enable the BLE DTM automatic packets (Tx FIFO is replaced by the automatic
          packets bytes from the BLE DTM block)
        name: DIG_TX_BLE_DTM_ENABLE
        value: 1
      - doc: Use a custom sync word (register SYNC_WORD_0)
        name: DIG_TX_BLE_DTM_CUSTOM_SW_DISABLE
        value: 0
      - doc: Use a custom sync word (register SYNC_WORD_0)
        name: DIG_TX_BLE_DTM_CUSTOM_SW_ENABLE
        value: 1
      - doc: Set the BLE DTM packet type
        name: DIG_TX_BLE_DTM_PKT_TYPE_DEFAULT
        value: 0
      - doc: Set the BLE DTM packet length
        name: DIG_TX_BLE_DTM_PKT_LEN_DEFAULT
        value: 37
      - doc: CRC polynomial using the Koopman notation (the nth bit codes the (n+1)
          coefficient)
        name: DIG_TRX_CRC_POLY_DEFAULT
        value: 8389421
      - doc: CRC reset value
        name: DIG_TRX_CRC_RST_DEFAULT
        value: 5592405
      - doc: Antenna switching pattern LIT, bits 31 down to 0
        name: DIG_TRX_DF_LUT_0_DEFAULT
        value: 0
      - doc: Antenna switching pattern LIT, bits 63 down to 32
        name: DIG_TRX_DF_LUT_1_DEFAULT
        value: 0
      - doc: Puncturation of the convolutional codes
        name: DIG_TRX_VITERBI_CONV_PUNCT_DEFAULT
        value: 0
      - doc: Polynomials of the convolutional codes
        name: DIG_TRX_VITERBI_CONV_CODES_DEFAULT
        value: 0
      - doc: Implement the IEEE 802.3 standard
        name: DIG_TRX_MANCHESTER_IEEE_CODING_DISABLE
        value: 0
      - doc: Implement the IEEE 802.3 standard
        name: DIG_TRX_MANCHESTER_IEEE_CODING_ENABLE
        value: 1
      - doc: Do not use the reference antenna during the switching phase
        name: DIG_TRX_DF_NO_REF_ANT_IN_SW_DISABLE
        value: 0
      - doc: Do not use the reference antenna during the switching phase
        name: DIG_TRX_DF_NO_REF_ANT_IN_SW_ENABLE
        value: 1
      - doc: Use the element 1 of the antenna LUT for the reference period
        name: DIG_TRX_DF_REF_NEW_ANTENNA_DISABLE
        value: 0
      - doc: Use the element 1 of the antenna LUT for the reference period
        name: DIG_TRX_DF_REF_NEW_ANTENNA_ENABLE
        value: 1
      - doc: Number of elements to be used in the antenna LUT
        name: DIG_TRX_DF_LUT_ELEM_LEN_DEFAULT
        value: 0
      - doc: Enable the reference voltage
        name: LDO_DIG_VREF_DISABLE
        value: 0
      - doc: Enable the reference voltage
        name: LDO_DIG_VREF_ENABLE
        value: 1
      - doc: DIG reference voltage tuning (127 steps of 2mV)
        name: LDO_DIG_VREF_TUNE_DEFAULT
        value: 75
      - doc: DQPSK
        name: DIG_TRX_DPSK_MOD_TYPE_DQPSK
        value: 0
      - doc: 8DPSK
        name: DIG_TRX_DPSK_MOD_TYPE_8DPSK
        value: 1
      - doc: Use the channel number as reset for the BLE data-whitening
        name: DIG_TRX_DATA_WHITENING_USE_CHANNEL_DW_DISABLE
        value: 0
      - doc: Use the channel number as reset for the BLE data-whitening
        name: DIG_TRX_DATA_WHITENING_USE_CHANNEL_DW_ENABLE
        value: 1
      - doc: Enable the BLE data whitening
        name: DIG_TRX_DATA_WHITENING_BLE_DW_DISABLE
        value: 0
      - doc: Enable the BLE data whitening
        name: DIG_TRX_DATA_WHITENING_BLE_DW_ENABLE
        value: 1
      - doc: Set the BLE channel for the data whitening
        name: DIG_TRX_DATA_WHITENING_BLE_CHN_DEFAULT
        value: 0
      - doc: Synchronization word in LR mode, bits 31 down to 0
        name: DIG_TRX_SYNC_WORD_LOW_DEFAULT
        value: 0
      - doc: Synchronization word in LR mode, bits 63 down to 32
        name: DIG_TRX_SYNC_WORD_HIGH_DEFAULT
        value: 0
      - doc: Use the value calculated by the Tx block for the PA VRef tuning (use
          the rx_ldo_adc_pa_vref_tune value otherwise)
        name: ANA_TRX_RF_LDO_PA_TUNE_DYN_NSTAT_DISABLE
        value: 0
      - doc: Use the value calculated by the Tx block for the PA VRef tuning (use
          the rx_ldo_adc_pa_vref_tune value otherwise)
        name: ANA_TRX_RF_LDO_PA_TUNE_DYN_NSTAT_ENABLE
        value: 1
      - doc: Isolate Tx signals (active low)
        name: ANA_TRX_ISOLATE_TX_ENABLE
        value: 0
      - doc: Isolate Tx signals (active low)
        name: ANA_TRX_ISOLATE_TX_DISABLE
        value: 1
      - doc: Isolate Rx signals (active low)
        name: ANA_TRX_ISOLATE_RX_ENABLE
        value: 0
      - doc: Isolate Rx signals (active low)
        name: ANA_TRX_ISOLATE_RX_DISABLE
        value: 1
      - doc: Enable the DIG LDO
        name: LDO_DIG_LDO_DISABLE
        value: 0
      - doc: Enable the DIG LDO
        name: LDO_DIG_LDO_ENABLE
        value: 1
      - doc: Tuning for the stabilization current
        name: LDO_DIG_LDO_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: LDO_DIG_LDO_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: LDO_DIG_LDO_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: LDO_DIG_LDO_RM_DEFAULT
        value: 1
      - doc: Enable the dd2iq25 buffer
        name: ANA_TRX_RF_DD2_IQ25_BUF_DISABLE
        value: 0
      - doc: Enable the dd2iq25 buffer
        name: ANA_TRX_RF_DD2_IQ25_BUF_ENABLE
        value: 1
      - doc: Enable the divider by 2 used by the PA
        name: ANA_TRX_RF_DD2_DISABLE
        value: 0
      - doc: Enable the divider by 2 used by the PA
        name: ANA_TRX_RF_DD2_ENABLE
        value: 1
      - doc: Enable the divider for the interpolation filter
        name: ANA_TRX_RF_DD_IF_DISABLE
        value: 0
      - doc: Enable the divider for the interpolation filter
        name: ANA_TRX_RF_DD_IF_ENABLE
        value: 1
      - doc: Enable the divider by 2
        name: ANA_TRX_RF_DD2_IQ25_DISABLE
        value: 0
      - doc: Enable the divider by 2
        name: ANA_TRX_RF_DD2_IQ25_ENABLE
        value: 1
      - doc: Enable the PA
        name: ANA_TRX_RF_PA_DISABLE
        value: 0
      - doc: Enable the PA
        name: ANA_TRX_RF_PA_ENABLE
        value: 1
      - doc: Enable the LNA
        name: ANA_TRX_RF_LNA_DISABLE
        value: 0
      - doc: Enable the LNA
        name: ANA_TRX_RF_LNA_ENABLE
        value: 1
      - doc: VDD_LNA ready signal
        name: ANA_TRX_RF_LNA_OK_VDDLNA_NOT_READY
        value: 0
      - doc: VDD_LNA ready signal
        name: ANA_TRX_RF_LNA_OK_VDDLNA_READY
        value: 1
      - doc: Enable the BQF LDO
        name: ANA_TRX_RF_LDO_BQF_DISABLE
        value: 0
      - doc: Enable the BQF LDO
        name: ANA_TRX_RF_LDO_BQF_ENABLE
        value: 1
      - doc: Enable the LNA LDO
        name: ANA_TRX_RF_LDO_LNA_DISABLE
        value: 0
      - doc: Enable the LNA LDO
        name: ANA_TRX_RF_LDO_LNA_ENABLE
        value: 1
      - doc: Enable the PREPA LDO
        name: ANA_TRX_RF_LDO_PREPA_DISABLE
        value: 0
      - doc: Enable the PREPA LDO
        name: ANA_TRX_RF_LDO_PREPA_ENABLE
        value: 1
      - doc: PA LDO reference voltage and output enable
        name: ANA_TRX_RF_PA_LDO_DISABLE
        value: 0
      - doc: PA LDO reference voltage and output enable
        name: ANA_TRX_RF_PA_LDO_ENABLE
        value: 1
      - doc: Enable the LNA_BQF reference voltage
        name: ANA_TRX_RF_VREF_LNA_BQF_DISABLE
        value: 0
      - doc: Enable the LNA_BQF reference voltage
        name: ANA_TRX_RF_VREF_LNA_BQF_ENABLE
        value: 1
      - doc: Enable the PREPA reference voltage
        name: ANA_TRX_RF_VREF_PREPA_DISABLE
        value: 0
      - doc: Enable the PREPA reference voltage
        name: ANA_TRX_RF_VREF_PREPA_ENABLE
        value: 1
      - doc: Enable the PA reference voltage
        name: ANA_TRX_RF_VREF_PA_DISABLE
        value: 0
      - doc: Enable the PA reference voltage
        name: ANA_TRX_RF_VREF_PA_ENABLE
        value: 1
      - doc: ATB switch control
        name: ANA_TRX_RF_ATB_CTRL_DEFAULT
        value: 0
      - doc: Index of the PA PMU LUT
        name: ANA_TRX_RF_PA_PMU_LUT_SEL_DEFAULT
        value: 0
      - doc: Use the PA PMU LUT
        name: ANA_TRX_RF_PA_PMU_USE_LUT_DISABLE
        value: 0
      - doc: Use the PA PMU LUT
        name: ANA_TRX_RF_PA_PMU_USE_LUT_ENABLE
        value: 1
      - doc: Use the low power LDO (up to VDDLDO) instead of the high power LDO (up
          to VDDH)
        name: ANA_TRX_RF_PA_LDO_USE_LP_DISABLE
        value: 0
      - doc: Use the low power LDO (up to VDDLDO) instead of the high power LDO (up
          to VDDH)
        name: ANA_TRX_RF_PA_LDO_USE_LP_ENABLE
        value: 1
      - doc: Split the LDO and the PA control of the low power mode
        name: ANA_TRX_RF_PA_LDO_SPLIT_LP_CTRL_DISABLE
        value: 0
      - doc: Split the LDO and the PA control of the low power mode
        name: ANA_TRX_RF_PA_LDO_SPLIT_LP_CTRL_ENABLE
        value: 1
      - doc: Activate the last PA slice
        name: ANA_TRX_RF_PA_LAST_SLICE_DISABLE
        value: 0
      - doc: Activate the last PA slice
        name: ANA_TRX_RF_PA_LAST_SLICE_ENABLE
        value: 1
      - doc: Enable PA low power mode
        name: ANA_TRX_RF_PA_LP_DISABLE
        value: 0
      - doc: Enable PA low power mode
        name: ANA_TRX_RF_PA_LP_ENABLE
        value: 1
      - doc: Tuning for the stabilization current
        name: ANA_TRX_RF_PA_LDO_HIGH_ISTAB_DEFAULT
        value: 3
      - doc: Tuning for the biasing current
        name: ANA_TRX_RF_PA_LDO_HIGH_IBIAS_DEFAULT
        value: 3
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_PA_LDO_HIGH_CM_DEFAULT
        value: 8
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_PA_LDO_HIGH_RM_DEFAULT
        value: 10
      - doc: Tuning for the stabilization current
        name: ANA_TRX_RF_PA_LDO_LOW_ISTAB_DEFAULT
        value: 3
      - doc: Tuning for the biasing current
        name: ANA_TRX_RF_PA_LDO_LOW_IBIAS_DEFAULT
        value: 3
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_PA_LDO_LOW_CM_DEFAULT
        value: 8
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_PA_LDO_LOW_RM_DEFAULT
        value: 10
      - doc: PA input signal delay control
        name: ANA_TRX_RF_PA_PHASE_SHIFT_SEL_DEFAULT
        value: 0
      - doc: Enable clock gating at the input of the phase shifter
        name: ANA_TRX_RF_PA_PHASE_SHIFT_CK_DISABLE
        value: 0
      - doc: Enable clock gating at the input of the phase shifter
        name: ANA_TRX_RF_PA_PHASE_SHIFT_CK_ENABLE
        value: 1
      - doc: Enable PA input signal delay
        name: ANA_TRX_RF_PA_PHASE_SHIFT_DISABLE
        value: 0
      - doc: Enable PA input signal delay
        name: ANA_TRX_RF_PA_PHASE_SHIFT_ENABLE
        value: 1
      - doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_0_PA_VREF_DEFAULT
        value: 0
      - doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_0_PREPA_VREF_DEFAULT
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_0_LDO_LP_DISABLE
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_0_LDO_LP_ENABLE
        value: 1
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_0_LP_DISABLE
        value: 0
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_0_LP_ENABLE
        value: 1
      - doc: LNA 2nd stage bias current control (80uA by default)
        name: ANA_TRX_RF_LNA_STG2_IBIAS_DEFAULT
        value: 2
      - doc: LNA 1st stage bias current control (400uA by default, 82uA steps)
        name: ANA_TRX_RF_LNA_STG1_IBIAS_DEFAULT
        value: 4
      - doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_1_PA_VREF_DEFAULT
        value: 0
      - doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_1_PREPA_VREF_DEFAULT
        value: 0
      - doc: Use PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_1_LDO_LP_DISABLE
        value: 0
      - doc: Use PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_1_LDO_LP_ENABLE
        value: 1
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_1_LP_DISABLE
        value: 0
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_1_LP_ENABLE
        value: 1
      - doc: LNA 1st stage resonance trimming (140 fF by default, steps of 35 fF)
        name: ANA_TRX_RF_LNA_STG1_CTRIM_DEFAULT
        value: 4
      - doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_2_PA_VREF_DEFAULT
        value: 0
      - doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_2_PREPA_VREF_DEFAULT
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_2_LDO_LP_DISABLE
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_2_LDO_LP_ENABLE
        value: 1
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_2_LP_DISABLE
        value: 0
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_2_LP_ENABLE
        value: 1
      - doc: Enable the ATB for the LNA
        name: ANA_TRX_RF_LNA_ATB_DISABLE
        value: 0
      - doc: Enable the ATB for the LNA
        name: ANA_TRX_RF_LNA_ATB_ENABLE
        value: 1
      - doc: Enable the lookback mode
        name: ANA_TRX_RF_LNA_LOOPBACK_DISABLE
        value: 0
      - doc: Enable the lookback mode
        name: ANA_TRX_RF_LNA_LOOPBACK_ENABLE
        value: 1
      - doc: Set the PA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_3_PA_VREF_DEFAULT
        value: 0
      - doc: Set the PREPA Vref trim value
        name: ANA_TRX_RF_PA_PMU_LUT_3_PREPA_VREF_DEFAULT
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_3_LDO_LP_DISABLE
        value: 0
      - doc: Use the PA LDO low power
        name: ANA_TRX_RF_PA_PMU_LUT_3_LDO_LP_ENABLE
        value: 1
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_3_LP_DISABLE
        value: 0
      - doc: Set the PA in low power mode
        name: ANA_TRX_RF_PA_PMU_LUT_3_LP_ENABLE
        value: 1
      - doc: LNA interstage peak-detector threshold control
        name: ANA_TRX_RF_LNA_PKDET_TH_DEFAULT
        value: 0
      - doc: Enable LNA interstage peak-detector
        name: ANA_TRX_RF_LNA_PKDET_DISABLE
        value: 0
      - doc: Enable LNA interstage peak-detector
        name: ANA_TRX_RF_LNA_PKDET_ENABLE
        value: 1
      - doc: LNA compression detector bias control (MSB not used in Axista)
        name: ANA_TRX_RF_LNA_CMPRDET_IBIAS_DEFAULT
        value: 0
      - doc: Threshold of the compression detector
        name: ANA_TRX_RF_LNA_CMPRDET_TH_DEFAULT
        value: 0
      - doc: Thermometric mixer load capacitance and bandwidth tuning
        name: ANA_TRX_RF_MXP_CL_DEFAULT
        value: 0
      - doc: Mixer input common mode resistor bias tuning
        name: ANA_TRX_RF_MXP_RB_DEFAULT
        value: 0
      - doc: RF sensor RF envelope to DC gain
        name: ANA_TRX_RF_RFSENSE_GAIN_DEFAULT
        value: 0
      - doc: TBD
        name: ANA_TRX_RF_RFSENSE_CTRL_BIAS_SCAMP_DEFAULT
        value: 0
      - doc: RF sensor bias control
        name: ANA_TRX_RF_RFSENSE_CTRL_BIAS_DEFAULT
        value: 0
      - doc: Enable antenna input sensor
        name: ANA_TRX_RF_RFSENSE_DISABLE
        value: 0
      - doc: Enable antenna input sensor
        name: ANA_TRX_RF_RFSENSE_ENABLE
        value: 1
      - doc: LNA interstage peak-detector bias control (MSB not used in Axista)
        name: ANA_TRX_RF_LNA_PKDET_IBIAS_DEFAULT
        value: 0
      - doc: PA reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PA_TUNE_DEFAULT
        value: 0
      - doc: Bias current control
        name: ANA_TRX_RF_DD2_IQ25_IBIAS_DEFAULT
        value: 9
      - doc: Divide by 4
        name: ANA_TRX_RF_DD_IF_DIV_4
        value: 0
      - doc: Divide by 8
        name: ANA_TRX_RF_DD_IF_DIV_8
        value: 1
      - doc: Bias control for the divider by 2 used by the PA
        name: ANA_TRX_RF_DD2_IBIAS_DEFAULT
        value: 0
      - doc: Enable BQF
        name: ANA_TRX_BB_BQF_DISABLE
        value: 0
      - doc: Enable BQF
        name: ANA_TRX_BB_BQF_ENABLE
        value: 1
      - doc: Enable core 1 ADC
        name: ANA_TRX_BB_ADCS_CORE_1_DISABLE
        value: 0
      - doc: Enable core 1 ADC
        name: ANA_TRX_BB_ADCS_CORE_1_ENABLE
        value: 1
      - doc: Enable core 0 ADC
        name: ANA_TRX_BB_ADCS_CORE_0_DISABLE
        value: 0
      - doc: Enable core 0 ADC
        name: ANA_TRX_BB_ADCS_CORE_0_ENABLE
        value: 1
      - doc: Enable ADC buffer
        name: ANA_TRX_BB_ADCS_BUFF_DISABLE
        value: 0
      - doc: Enable ADC buffer
        name: ANA_TRX_BB_ADCS_BUFF_ENABLE
        value: 1
      - doc: LNA BQF reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_LNA_BQF_TUNE_DEFAULT
        value: 75
      - doc: PREPA reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PREPA_TUNE_DEFAULT
        value: 75
      - doc: PA LP reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_RF_VREF_PA_LP_LIMIT_TUNE_DEFAULT
        value: 140
      - doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_PREPA_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_PREPA_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_PREPA_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_PREPA_RM_DEFAULT
        value: 1
      - doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_PREPA_BIAS_CTRL_DEFAULT
        value: 2
      - doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_LNA_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_LNA_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_LNA_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_LNA_RM_DEFAULT
        value: 1
      - doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_LNA_BIAS_CTRL_DEFAULT
        value: 2
      - doc: Tuning for the stabilization current
        name: ANA_TRX_RF_LDO_BQF_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: ANA_TRX_RF_LDO_BQF_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_RF_LDO_BQF_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_RF_LDO_BQF_RM_DEFAULT
        value: 1
      - doc: Bias control of the OTA
        name: ANA_TRX_RF_LDO_BQF_BIAS_CTRL_DEFAULT
        value: 2
      - doc: Configuration of the ATB for the ADC
        name: ANA_TRX_BB_ADCS_ATB_CTRL_DEFAULT
        value: 0
      - doc: Enable the current reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_I_DISABLE
        value: 0
      - doc: Enable the current reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_I_ENABLE
        value: 1
      - doc: Enable the voltage reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_V_DISABLE
        value: 0
      - doc: Enable the voltage reference for the ADC reference generation
        name: ANA_TRX_BB_ADCS_VREF_V_ENABLE
        value: 1
      - doc: ADC reference voltage control
        name: ANA_TRX_BB_ADCS_VREF_TUNE_DEFAULT
        value: 0
      - doc: ADC reference buffer bias control
        name: ANA_TRX_BB_ADCS_BIAS_REF_DEFAULT
        value: 2
      - doc: ADC comparator bias control
        name: ANA_TRX_BB_ADCS_BIAS_COMP_DEFAULT
        value: 4
      - doc: Enable the core 1 ATB input
        name: ANA_TRX_BB_ADCS_CORE_1_ATB_DISABLE
        value: 0
      - doc: Enable the core 1 ATB input
        name: ANA_TRX_BB_ADCS_CORE_1_ATB_ENABLE
        value: 1
      - doc: Reset of the core 1 ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_1_RST_ENABLE
        value: 0
      - doc: Reset of the core 1 ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_1_RST_DISABLE
        value: 1
      - doc: Enable the core 0 ATB input
        name: ANA_TRX_BB_ADCS_CORE_0_ATB_DISABLE
        value: 0
      - doc: Enable the core 0 ATB input
        name: ANA_TRX_BB_ADCS_CORE_0_ATB_ENABLE
        value: 1
      - doc: Reset the core 0 of ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_0_RST_ENABLE
        value: 0
      - doc: Reset the core 0 of ADC output registers (active low)
        name: ANA_TRX_BB_ADCS_CORE_0_RST_DISABLE
        value: 1
      - doc: Enable the LDO reference voltage
        name: ANA_TRX_BB_ADCS_LDO_VREF_DISABLE
        value: 0
      - doc: Enable the LDO reference voltage
        name: ANA_TRX_BB_ADCS_LDO_VREF_ENABLE
        value: 1
      - doc: Enable the BUFFER LDO
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_DISABLE
        value: 0
      - doc: Enable the BUFFER LDO
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_ENABLE
        value: 1
      - doc: Enable the ADC LDO
        name: ANA_TRX_BB_ADCS_LDO_ADC_DISABLE
        value: 0
      - doc: Enable the ADC LDO
        name: ANA_TRX_BB_ADCS_LDO_ADC_ENABLE
        value: 1
      - doc: Enable the common mode pwell bias
        name: ANA_TRX_BB_ADCS_VCM_PWELL_DISABLE
        value: 0
      - doc: Enable the common mode pwell bias
        name: ANA_TRX_BB_ADCS_VCM_PWELL_ENABLE
        value: 1
      - doc: LDO reference voltage tuning (127 steps of 2mV)
        name: ANA_TRX_BB_ADCS_LDO_VREF_TUNE_DEFAULT
        value: 75
      - doc: ADC ATB-input amplifier bias control
        name: ANA_TRX_BB_ADCS_AMP_DET_BIAS_CTRL_DEFAULT
        value: 4
      - doc: Amplitude conversion factor control (attenuation)
        name: ANA_TRX_BB_ADCS_AMP_DET_GAIN_DEFAULT
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_CK_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_CK_ENABLE
        value: 1
      - doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_RST_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_ADCS_AMP_DET_RST_ENABLE
        value: 1
      - doc: Enable the ADC buffer common mode correction
        name: ANA_TRX_BB_ADCS_BUFF_TIE_DIRECT_DISABLE
        value: 0
      - doc: Enable the ADC buffer common mode correction
        name: ANA_TRX_BB_ADCS_BUFF_TIE_DIRECT_ENABLE
        value: 1
      - doc: Peak detector trigger level 3 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_2_DEFAULT
        value: 7
      - doc: Peak detector trigger level 1 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_1_DEFAULT
        value: 7
      - doc: Peak detector trigger level 0 control
        name: ANA_TRX_BB_BQF_PKDET_LVL_0_DEFAULT
        value: 7
      - doc: Bias control for the baseband peak detectors
        name: ANA_TRX_BB_BQF_PKDET_IB_CTRL_DEFAULT
        value: 0
      - doc: Tuning for the stabilization current
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_BB_ADCS_LDO_BUFFER_RM_DEFAULT
        value: 1
      - doc: Tuning for the stabilization current
        name: ANA_TRX_BB_ADCS_LDO_ADC_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: ANA_TRX_BB_ADCS_LDO_ADC_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: ANA_TRX_BB_ADCS_LDO_ADC_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: ANA_TRX_BB_ADCS_LDO_ADC_RM_DEFAULT
        value: 1
      - doc: Automatically tune R2 value
        name: ANA_TRX_BB_BQF_AUTO_TUNE_R2_DISABLE
        value: 0
      - doc: Automatically tune R2 value
        name: ANA_TRX_BB_BQF_AUTO_TUNE_R2_ENABLE
        value: 1
      - doc: Only used in Axista
        name: ANA_TRX_BB_BQF_PP_OFF_DISABLE
        value: 0
      - doc: Only used in Axista
        name: ANA_TRX_BB_BQF_PP_OFF_ENABLE
        value: 1
      - doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP2_DISABLE
        value: 0
      - doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP2_ENABLE
        value: 1
      - doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP1_DISABLE
        value: 0
      - doc: Enable biquad output drive low power mode
        name: ANA_TRX_BB_BQF_OD_LP1_ENABLE
        value: 1
      - doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP2_DISABLE
        value: 0
      - doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP2_ENABLE
        value: 1
      - doc: Normal BQF bias current control
        name: ANA_TRX_BB_BQF_IBIAS_DEFAULT
        value: 3
      - doc: Low noise BQF bias current control
        name: ANA_TRX_BB_BQF_LN_IBIAS_DEFAULT
        value: 2
      - doc: Biquad quality factor calibration (depending on r2)
        name: ANA_TRX_BB_BQF_R1_DEFAULT
        value: 1
      - doc: Biquad bandwidth calibration
        name: ANA_TRX_BB_BQF_R2_DEFAULT
        value: 3
      - doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP1_DISABLE
        value: 0
      - doc: Enable biquad input high power mode (2xIdc)
        name: ANA_TRX_BB_BQF_HP1_ENABLE
        value: 1
      - doc: Enable bqf1 output switch
        name: ANA_TRX_BB_BQF_ANASW_DISABLE
        value: 0
      - doc: Enable bqf1 output switch
        name: ANA_TRX_BB_BQF_ANASW_ENABLE
        value: 1
      - doc: Biquad fast start-up bypass
        name: ANA_TRX_BB_BQF_FSU_DISABLE
        value: 0
      - doc: Biquad fast start-up bypass
        name: ANA_TRX_BB_BQF_FSU_ENABLE
        value: 1
      - doc: Enable biquad high bandwidth mode (4MHz)
        name: ANA_TRX_BB_BQF_HBW_DISABLE
        value: 0
      - doc: Enable biquad high bandwidth mode (4MHz)
        name: ANA_TRX_BB_BQF_HBW_ENABLE
        value: 1
      - doc: DC value of the DC offset compensation in case of differential coding
        name: ANA_TRX_BB_BQF_DC_COMP_I_STG_1_OFFSET_DEFAULT
        value: 64
      - doc: Amplitude of the DC offset compensation (signed value)
        name: ANA_TRX_BB_BQF_DC_COMP_I_STG_1_AMP_DEFAULT
        value: 0
      - doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_I_DISABLE
        value: 0
      - doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_I_ENABLE
        value: 1
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_DC_FSU_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_DC_FSU_ENABLE
        value: 1
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_FAST_IN_SST_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_FAST_IN_SST_ENABLE
        value: 1
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_ODLP_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_ODLP_ENABLE
        value: 1
      - doc: HP mode for 4MHz BW
        name: ANA_TRX_BB_BQF_BUFF_HP_DISABLE
        value: 0
      - doc: HP mode for 4MHz BW
        name: ANA_TRX_BB_BQF_BUFF_HP_ENABLE
        value: 1
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_DISABLE
        value: 0
      - doc: TBD
        name: ANA_TRX_BB_BQF_BUFF_ENABLE
        value: 1
      - doc: DC value of the DC offset compensation in case of differential coding
        name: ANA_TRX_BB_BQF_DC_COMP_Q_STG_1_OFFSET_DEFAULT
        value: 64
      - doc: Amplitude of the DC offset compensation (signed value)
        name: ANA_TRX_BB_BQF_DC_COMP_Q_STG_1_AMP_DEFAULT
        value: 0
      - doc: Enable RC-oscillator for the BQF bandwidth calibration
        name: ANA_TRX_BB_RCCO_DISABLE
        value: 0
      - doc: Enable RC-oscillator for the BQF bandwidth calibration
        name: ANA_TRX_BB_RCCO_ENABLE
        value: 1
      - doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_Q_DISABLE
        value: 0
      - doc: Enable DC compensation per chain
        name: ANA_TRX_BB_BQF_DC_COMP_Q_ENABLE
        value: 1
      - doc: Configuration of the ATB for the ADPLL
        name: ANA_TRX_ADPLL_ATB_CONFIG_DEFAULT
        value: 0
      - doc: Control the reset signal of the MISC power domain when use_refe_reg is
          set (active low)
        name: REFE_RST_MISC_ENABLE
        value: 0
      - doc: Control the reset signal of the MISC power domain when use_refe_reg is
          set (active low)
        name: REFE_RST_MISC_DISABLE
        value: 1
      - doc: ADPLL reset for local digital (active low)
        name: ANA_TRX_ADPLL_RST_ENABLE
        value: 0
      - doc: ADPLL reset for local digital (active low)
        name: ANA_TRX_ADPLL_RST_DISABLE
        value: 1
      - doc: Configuration of the ATB for the REFE
        name: REFE_ATB_CONFIG_DEFAULT
        value: 0
      - doc: MISC reference voltage tuning (127 steps of 2mV)
        name: REFE_LDO_MISC_VREF_TUNE_DEFAULT
        value: 75
      - doc: Isolate signals from the MISC domain (active low)
        name: REFE_ISOLATE_MISC_ENABLE
        value: 0
      - doc: Isolate signals from the MISC domain (active low)
        name: REFE_ISOLATE_MISC_DISABLE
        value: 1
      - doc: Use the registers values for REFE bits
        name: REFE_USE_REFE_REG_DISABLE
        value: 0
      - doc: Use the registers values for REFE bits
        name: REFE_USE_REFE_REG_ENABLE
        value: 1
      - doc: TS PTAT current adjustment
        name: REFE_TS_PTAT_CTRL_DEFAULT
        value: 0
      - doc: Force TS PTAT ok
        name: REFE_TS_FORCE_PTAT_OK_DISABLE
        value: 0
      - doc: Force TS PTAT ok
        name: REFE_TS_FORCE_PTAT_OK_ENABLE
        value: 1
      - doc: Enable TS PTAT
        name: REFE_TS_PTAT_COMP_DISABLE
        value: 0
      - doc: Enable TS PTAT
        name: REFE_TS_PTAT_COMP_ENABLE
        value: 1
      - doc: Xtal frequency trimming
        name: REFE_XTAL_FREQ_TRIM_DEFAULT
        value: 0
      - doc: Tuning for the stabilization current
        name: REFE_LDO_MISC_LDO_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: REFE_LDO_MISC_LDO_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: REFE_LDO_MISC_LDO_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: REFE_LDO_MISC_LDO_RM_DEFAULT
        value: 1
      - doc: Enable temperature sensor
        name: REFE_TS_DISABLE
        value: 0
      - doc: Enable temperature sensor
        name: REFE_TS_ENABLE
        value: 1
      - doc: Enable the MISC LDO
        name: REFE_LDO_MISC_LDO_DISABLE
        value: 0
      - doc: Enable the MISC LDO
        name: REFE_LDO_MISC_LDO_ENABLE
        value: 1
      - doc: Enable the MISC reference voltage
        name: REFE_LDO_MISC_VREF_DISABLE
        value: 0
      - doc: Enable the MISC reference voltage
        name: REFE_LDO_MISC_VREF_ENABLE
        value: 1
      - doc: Enable the PTAT 1V8
        name: REFE_PTATS_THICK_DISABLE
        value: 0
      - doc: Enable the PTAT 1V8
        name: REFE_PTATS_THICK_ENABLE
        value: 1
      - doc: Enable the PTAT 0V9
        name: REFE_PTATS_THIN_DISABLE
        value: 0
      - doc: Enable the PTAT 0V9
        name: REFE_PTATS_THIN_ENABLE
        value: 1
      - doc: Enable the bandgap
        name: REFE_BG_BANDGAP_DISABLE
        value: 0
      - doc: Enable the bandgap
        name: REFE_BG_BANDGAP_ENABLE
        value: 1
      - doc: Enable the external reference current mode
        name: REFE_BG_IEXT_DISABLE
        value: 0
      - doc: Enable the external reference current mode
        name: REFE_BG_IEXT_ENABLE
        value: 1
      - doc: Use the ck_dig signal instead of the ck_xo
        name: REFE_XTAL_BYPASS_W_CK_DIG_DISABLE
        value: 0
      - doc: Use the ck_dig signal instead of the ck_xo
        name: REFE_XTAL_BYPASS_W_CK_DIG_ENABLE
        value: 1
      - doc: Internal registers
        name: REFE_XTAL_SEL_XO_CTRL_INTERNAL
        value: 0
      - doc: External control
        name: REFE_XTAL_SEL_XO_CTRL_EXTERNAL
        value: 1
      - doc: Enable XTAL (active low)
        name: REFE_XTAL_XO_E_ENABLE
        value: 0
      - doc: Enable XTAL (active low)
        name: REFE_XTAL_XO_E_DISABLE
        value: 1
      - doc: Force osc_ptat_start_b to high
        name: REFE_XTAL_OSC_PTAT_START_NATIVE
        value: 0
      - doc: Force osc_ptat_start_b to high
        name: REFE_XTAL_OSC_PTAT_START_HIGH
        value: 1
      - doc: Selection of the PTAT (bit 0) and iosc (bit 1) currents (current is divided
          by 2 when the corresponding bit is set)
        name: REFE_XTAL_PTAT_LP_DEFAULT
        value: 0
      - doc: Selection of the gain of the buffer
        name: REFE_XTAL_BUFFER_GAIN_DEFAULT
        value: 2
      - doc: Selection of the gain Kp of the amplitude PTAT loop
        name: REFE_XTAL_XTAL_AMP_DEFAULT
        value: 12
      - doc: Decrease the threshold of the internal amplitude detector to ensure that
          clk_*_ready signals rise also for high losses XTAL and/or high load capacitances.
          Must stay low for normal XTAL.
        name: REFE_XTAL_LOW_CLK_READY_TH_DISABLE
        value: 0
      - doc: Decrease the threshold of the internal amplitude detector to ensure that
          clk_*_ready signals rise also for high losses XTAL and/or high load capacitances.
          Must stay low for normal XTAL.
        name: REFE_XTAL_LOW_CLK_READY_TH_ENABLE
        value: 1
      - doc: 'Selection of the current before amplitude stabilization but after starting-up
          in active transistors of the core oscillator: this setting must be set according
          to XTAL load capacitance to maintain enough amplitude at XTAL terminal.'
        name: REFE_XTAL_AFTERSTARTUP_CURR_SEL_DEFAULT
        value: 2
      - doc: 'Selection of the start-up current in active transistors of the core
          oscillator: this setting must be set according to XTAL load capacitance
          specification to ensure a sufficient fast start-up of the XTAL.'
        name: REFE_XTAL_STARTUP_CURR_SEL_DEFAULT
        value: 2
      - doc: Invert clock on clk_dig
        name: REFE_XTAL_INV_CLK_DIG_DISABLE
        value: 0
      - doc: Invert clock on clk_dig
        name: REFE_XTAL_INV_CLK_DIG_ENABLE
        value: 1
      - doc: Invert clock on clk_pll
        name: REFE_XTAL_INV_CLK_PLL_DISABLE
        value: 0
      - doc: Invert clock on clk_pll
        name: REFE_XTAL_INV_CLK_PLL_ENABLE
        value: 1
      - doc: Force the output clocks on clk_pll, clk_dig, and clk_out and bypass the
          XTAL internal clock detector that gates these clock outputs
        name: REFE_XTAL_FORCE_CLK_READY_DISABLE
        value: 0
      - doc: Force the output clocks on clk_pll, clk_dig, and clk_out and bypass the
          XTAL internal clock detector that gates these clock outputs
        name: REFE_XTAL_FORCE_CLK_READY_ENABLE
        value: 1
      - doc: Disable the output at the RF interface (clk_out output stays low)
        name: REFE_XTAL_CLK_OUT_ENABLE
        value: 0
      - doc: Disable the output at the RF interface (clk_out output stays low)
        name: REFE_XTAL_CLK_OUT_DISABLE
        value: 1
      - doc: Disable the output clock driving the PLL (clk_pll output stays low)
        name: REFE_XTAL_CLK_PLL_ENABLE
        value: 0
      - doc: Disable the output clock driving the PLL (clk_pll output stays low)
        name: REFE_XTAL_CLK_PLL_DISABLE
        value: 1
      - doc: Disable the output clock driving digital blocks (clk_dig output stays
          low)
        name: REFE_XTAL_CLK_DIG_ENABLE
        value: 0
      - doc: Disable the output clock driving digital blocks (clk_dig output stays
          low)
        name: REFE_XTAL_CLK_DIG_DISABLE
        value: 1
      - doc: Enable the XTAL buffer (active low)
        name: REFE_XTAL_BUFF_ENABLE
        value: 0
      - doc: Enable the XTAL buffer (active low)
        name: REFE_XTAL_BUFF_DISABLE
        value: 1
      - doc: Use the fast_h settings
        name: REFE_XTAL_FAST_H_MODE_DISABLE
        value: 0
      - doc: Use the fast_h settings
        name: REFE_XTAL_FAST_H_MODE_ENABLE
        value: 1
      - doc: Reduce the bias current in the clock buffer (low-power mode)
        name: REFE_XTAL_LP_MODE_DISABLE
        value: 0
      - doc: Reduce the bias current in the clock buffer (low-power mode)
        name: REFE_XTAL_LP_MODE_ENABLE
        value: 1
      - doc: Use the xtal_p (and potentially xtal_n) input(s) as external clock input(s)
        name: REFE_XTAL_EXT_CLK_MODE_DISABLE
        value: 0
      - doc: Use the xtal_p (and potentially xtal_n) input(s) as external clock input(s)
        name: REFE_XTAL_EXT_CLK_MODE_ENABLE
        value: 1
      - doc: Spare bits on the DTC power supply
        name: SPARES_VDD_DTC_DEFAULT
        private_val: true
        value: 0
      - doc: Spare bits on the MISC power supply
        name: SPARES_VDD_MISC_DEFAULT
        private_val: true
        value: 0
      - doc: Spare bits on the DIG power supply
        name: SPARES_VDDD_DEFAULT
        private_val: true
        value: 0
      - doc: Spare bits on the ADC power supply
        name: SPARES_VDD_ADC_DEFAULT
        private_val: true
        value: 0
      - doc: Spare bits on the PREPA power supply
        name: SPARES_VDD_PREPA_DEFAULT
        private_val: true
        value: 0
      - doc: Spare bits on the LNA_BQ power supply
        name: SPARES_VDD_LNA_BQF_DEFAULT
        private_val: true
        value: 0
      - doc: Send the command to the IP
        name: COMMAND_DEFAULT
        value: 0
      - doc: Start the sequencer with sequence 0
        name: COMMAND_START_SEQ0
        value: 16
      - doc: Start the sequencer with sequence 1
        name: COMMAND_START_SEQ1
        value: 17
      - doc: Start the sequencer with sequence 2
        name: COMMAND_START_SEQ2
        value: 18
      - doc: Start the sequencer with sequence 3
        name: COMMAND_START_SEQ3
        value: 19
      - doc: Start the sequencer with sequence 4
        name: COMMAND_START_SEQ4
        value: 20
      - doc: Start the sequencer with sequence 5
        name: COMMAND_START_SEQ5
        value: 21
      - doc: Start the Tx digital chain (must be coupled with ADPLL start)
        name: COMMAND_START_TX
        value: 64
      - doc: Stop the Tx digital chain
        name: COMMAND_STOP_TX
        value: 65
      - doc: Start the Rx digital chain (must be coupled with ADPLL start)
        name: COMMAND_START_RX
        value: 66
      - doc: Stop the Rx digital chain
        name: COMMAND_STOP_RX
        value: 67
      - doc: Trigger the Tx start IRQ
        name: COMMAND_TX_START_IRQ
        value: 224
      - doc: Trigger the Tx end IRQ
        name: COMMAND_TX_END_IRQ
        value: 225
      - doc: Trigger the Rx start IRQ
        name: COMMAND_RX_START_IRQ
        value: 226
      - doc: Trigger the Rx end IRQ
        name: COMMAND_RX_END_IRQ
        value: 227
      - doc: Trigger the Tx packet handler data IRQ
        name: COMMAND_TXPH_READ_IRQ
        value: 228
      - doc: Trigger the Tx packet handler end IRQ
        name: COMMAND_TXPH_END_IRQ
        value: 229
      - doc: Trigger the Rx packet handler data IRQ
        name: COMMAND_RXPH_DATA_IRQ
        value: 230
      - doc: Trigger the Rx packet handler end IRQ
        name: COMMAND_RXPH_END_IRQ
        value: 231
      - doc: Trigger the Rx sync detect IRQ
        name: COMMAND_SYNC_DETECT_IRQ
        value: 232
      - doc: Trigger the error IRQ
        name: COMMAND_BUS_ERR_IRQ
        value: 233
      - doc: Synchronously reset the RF
        name: COMMAND_RESET
        value: 240
      - doc: Select the channel to be used
        name: CHANNEL_DEFAULT
        value: 0
      - doc: Protocol timer command
        name: PT_CMD_DEFAULT
        value: 0
      - doc: GPIO input value
        name: GPIO_IN_DEFAULT
        value: 0
      - doc: Status of the Rx packet handler (the meaning depends on the actual code)
        name: RXPH_STATUS_DEFAULT
        value: 0
      - doc: Status of the sync word detection
        name: SYNC_NOT_DETECTED
        value: 0
      - doc: Status of the sync word detection
        name: SYNC_DETECTED
        value: 1
      - doc: Status of Rx
        name: RX_STATUS_IDLE
        value: 0
      - doc: Status of Rx
        name: RX_STATUS_ACTIVE
        value: 1
      - doc: Status of the tx_serial overflow
        name: TX_SERIAL_NO_OVERFLOW
        value: 0
      - doc: Status of the tx_serial overflow
        name: TX_SERIAL_OVERFLOW
        value: 1
      - doc: Status of Tx
        name: TX_STATUS_IDLE
        value: 0
      - doc: Status of Tx
        name: TX_STATUS_ACTIVE
        value: 1
      - doc: Data read from Q channel
        name: P0_DATA_Q_DEFAULT
        value: 0
      - doc: Data read from I channel
        name: P0_DATA_I_DEFAULT
        value: 0
      - doc: Data read from Q channel
        name: P1_DATA_Q_DEFAULT
        value: 0
      - doc: Data read from I channel
        name: P1_DATA_I_DEFAULT
        value: 0
      - doc: Data from Rx packet handler
        name: RX_DATA_OUT_DEFAULT
        value: 0
      - doc: Tx FIFO
        name: TX_FIFO_DATA_DEFAULT
        value: 0
      - doc: 32 bits Tx FIFO access
        name: TX_FIFO_DATA_32_DEFAULT
        value: 0
      - doc: Number of bytes in the Tx FIFO
        name: TX_FIFO_COUNT_DEFAULT
        value: 0
      - doc: No error
        name: TX_FIFO_ACCESS_ERR_NO_ERROR
        value: 0
      - doc: 16 bit read when the FIFO is not aligned
        name: TX_FIFO_ACCESS_16_BIT_READ
        value: 1
      - doc: 32 bit read when the FIFO is not aligned
        name: TX_FIFO_ACCESS_32_BIT_READ
        value: 2
      - doc: Wrong read access to the FIFO (bad strobe or byte access to the MSBs)
        name: TX_FIFO_ACCESS_WRONG_READ
        value: 3
      - doc: 16 bit write when the FIFO is not aligned
        name: TX_FIFO_ACCESS_16_BIT_WRITE
        value: 4
      - doc: 32 bit write when the FIFO is not aligned
        name: TX_FIFO_ACCESS_32_BIT_WRITE
        value: 5
      - doc: Wrong write access to the FIFO (bad strobe or byte access to the MSBs)
        name: TX_FIFO_ACCESS_WRONG_WRITE
        value: 6
      - doc: Status of the Tx FIFO underflow
        name: TX_NO_UNDERFLOW
        value: 0
      - doc: Status of the Tx FIFO underflow
        name: TX_UNDERFLOW
        value: 1
      - doc: Status of the Tx FIFO overflow
        name: TX_NO_OVERFLOW
        value: 0
      - doc: Status of the Tx FIFO overflow
        name: TX_OVERFLOW
        value: 1
      - doc: Status of the Tx FIFO full
        name: TX_NOT_FULL
        value: 0
      - doc: Status of the Tx FIFO full
        name: TX_FULL
        value: 1
      - doc: Status of the Tx FIFO empty
        name: TX_NOT_EMPTY
        value: 0
      - doc: Status of the Tx FIFO empty
        name: TX_EMPTY
        value: 1
      - doc: Flush the Tx FIFO
        name: TX_FIFO_FLUSH
        value: 1
      - doc: Rx FIFO
        name: RX_FIFO_DATA_DEFAULT
        value: 0
      - doc: 32 bits Rx FIFO access
        name: RX_FIFO_DATA_32_DEFAULT
        value: 0
      - doc: Number of bytes in the Rx FIFO
        name: RX_FIFO_COUNT_DEFAULT
        value: 0
      - doc: No error
        name: RX_FIFO_ACCESS_ERR_NO_ERROR
        value: 0
      - doc: 16 bit read when the FIFO is not aligned
        name: RX_FIFO_ACCESS_16_BIT_READ
        value: 1
      - doc: 32 bit read when the FIFO is not aligned
        name: RX_FIFO_ACCESS_32_BIT_READ
        value: 2
      - doc: Wrong read access to the FIFO (bad strobe or byte access to the MSBs)
        name: RX_FIFO_ACCESS_WRONG_READ
        value: 3
      - doc: 16 bit write when the FIFO is not aligned
        name: RX_FIFO_ACCESS_16_BIT_WRITE
        value: 4
      - doc: 32 bit write when the FIFO is not aligned
        name: RX_FIFO_ACCESS_32_BIT_WRITE
        value: 5
      - doc: Wrong write access to the FIFO (bad strobe or byte access to the MSBs)
        name: RX_FIFO_ACCESS_WRONG_WRITE
        value: 6
      - doc: Status of the Rx FIFO underflow
        name: RX_NO_UNDERFLOW
        value: 0
      - doc: Status of the Rx FIFO underflow
        name: RX_UNDERFLOW
        value: 1
      - doc: Status of the Rx FIFO overflow
        name: RX_NO_OVERFLOW
        value: 0
      - doc: Status of the Rx FIFO overflow
        name: RX_OVERFLOW
        value: 1
      - doc: Status of the Rx FIFO full
        name: RX_NOT_FULL
        value: 0
      - doc: Status of the Rx FIFO full
        name: RX_FULL
        value: 1
      - doc: Status of the Rx FIFO empty
        name: RX_NOT_EMPTY
        value: 0
      - doc: Status of the Rx FIFO empty
        name: RX_EMPTY
        value: 1
      - doc: Flush the Rx FIFO
        name: RX_FIFO_FLUSH
        value: 1
      - doc: IQ data for AoA and AoD
        name: IQ_FIFO_DATA_DEFAULT
        value: 0
      - doc: IQ data for AoA and AoD. Parallel access.
        name: IQ_FIFO_DATA_32_DEFAULT
        value: 0
      - doc: Number of bytes in the IQ FIFO
        name: IQ_FIFO_COUNT_DEFAULT
        value: 0
      - doc: No error
        name: IQ_FIFO_ACCESS_ERR_NO_ERROR
        value: 0
      - doc: 16 bit read when the FIFO is not aligned
        name: IQ_FIFO_ACCESS_16_BIT_READ
        value: 1
      - doc: 32 bit read when the FIFO is not aligned
        name: IQ_FIFO_ACCESS_32_BIT_READ
        value: 2
      - doc: Wrong read access to the FIFO (bad strobe or byte access to the MSBs)
        name: IQ_FIFO_ACCESS_WRONG_READ
        value: 3
      - doc: 16 bit write when the FIFO is not aligned
        name: IQ_FIFO_ACCESS_16_BIT_WRITE
        value: 4
      - doc: 32 bit write when the FIFO is not aligned
        name: IQ_FIFO_ACCESS_32_BIT_WRITE
        value: 5
      - doc: Wrong write access to the FIFO (bad strobe or byte access to the MSBs)
        name: IQ_FIFO_ACCESS_WRONG_WRITE
        value: 6
      - doc: Status of the IQ FIFO underflow
        name: IQ_NO_UNDERFLOW
        value: 0
      - doc: Status of the IQ FIFO underflow
        name: IQ_UNDERFLOW
        value: 1
      - doc: Status of the IQ FIFO overflow
        name: IQ_NO_OVERFLOW
        value: 0
      - doc: Status of the IQ FIFO overflow
        name: IQ_OVERFLOW
        value: 1
      - doc: Status of the IQ FIFO full
        name: IQ_NOT_FULL
        value: 0
      - doc: Status of the IQ FIFO full
        name: IQ_FULL
        value: 1
      - doc: Status of the IQ FIFO empty
        name: IQ_NOT_EMPTY
        value: 0
      - doc: Status of the IQ FIFO empty
        name: IQ_EMPTY
        value: 1
      - doc: Flush the IQ FIFO
        name: IQ_FIFO_FLUSH_1
        value: 1
      - doc: RC final calibration value
        name: RC_CAL_DEFAULT
        value: 0
      - doc: Low temperature
        name: TS_O_LOW
        value: 0
      - doc: Mid temperature
        name: TS_O_MID
        value: 1
      - doc: High temperature
        name: TS_O_HIGH
        value: 3
      - doc: TBD
        name: TS_PTAT_KO
        value: 0
      - doc: TBD
        name: TS_PTAT_OK
        value: 1
      - doc: Status of the bandgap
        name: BANDGAP_KO
        value: 0
      - doc: Status of the bandgap
        name: BANDGAP_OK
        value: 1
      - doc: Status of the clock from the XTAL to the digital
        name: OK_CK_DIG_KO
        value: 0
      - doc: Status of the clock from the XTAL to the digital
        name: OK_CK_DIG_OK
        value: 1
      - doc: Status of the clock from the XTAL to the PLL
        name: OK_CK_PLL_KO
        value: 0
      - doc: Status of the clock from the XTAL to the PLL
        name: OK_CK_PLL_OK
        value: 1
      - doc: Value obtained for bias_ctrl (without correction of add_bias_ctrl)
        name: DCO_AMP_CAL_BIAS_CTRL_DEFAULT
        value: 0
      - doc: Value obtained for bias_level_ctrl
        name: DCO_AMP_CAL_BIAS_LEVEL_DEFAULT
        value: 0
      - doc: Report a calibration error
        name: DCO_AMP_CAL_NO_ERROR
        value: 0
      - doc: Report a calibration error
        name: DCO_AMP_CAL_ERROR
        value: 1
      - doc: Indicate the end of the calibration phase
        name: DCO_AMP_CAL_ONGOING
        value: 0
      - doc: Indicate the end of the calibration phase
        name: DCO_AMP_CAL_DONE
        value: 1
      - doc: The configuration provided to the AGC is valid
        name: AGC_CFG_NO_ERROR
        value: 0
      - doc: The configuration provided to the AGC is invalid
        name: AGC_CFG_ERROR
        value: 1
      - doc: AGC works as expected
        name: AGC_INSTR_NO_ERROR
        value: 0
      - doc: AGC is frozen on an invalid instruction
        name: AGC_INSTR_ERROR
        value: 1
      - doc: Report a RRMU error (typically when the rrmu_spi_forward bit is set)
        name: RRMU_NO_ERROR
        value: 0
      - doc: Report a RRMU error (typically when the rrmu_spi_forward bit is set)
        name: RRMU_ERROR
        value: 1
      - doc: Report a sequencer error
        name: SEQ_WRITE_NO_ERROR
        value: 0
      - doc: Report a sequencer error
        name: SEQ_WRITE_ERROR
        value: 1
      - doc: Report a internal FIFO overflow error
        name: SYNC_FIFO_NO_OVERFLOW
        value: 0
      - doc: Report a internal FIFO overflow error
        name: SYNC_FIFO_OVERFLOW
        value: 1
      - doc: RC fractional calibration value
        name: RC_CAL_FRAC_DEFAULT
        value: 0
      - doc: Status of the bus error interrupt
        name: BUS_ERR_FLAG_NO_ERROR
        value: 0
      - doc: Status of the bus error interrupt
        name: BUS_ERR_FLAG_ERROR
        value: 1
      - doc: Status of the Rx sync detect interrupt
        name: SYNC_DETECT_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Rx sync detect interrupt
        name: SYNC_DETECT_FLAG_ERROR
        value: 1
      - doc: Status of the Rx packet handler end interrupt
        name: RXPH_END_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Rx packet handler end interrupt
        name: RXPH_END_FLAG_ERROR
        value: 1
      - doc: Status of the Rx packet handler data interrupt
        name: RXPH_DATA_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Rx packet handler data interrupt
        name: RXPH_DATA_FLAG_ERROR
        value: 1
      - doc: Status of the Tx packet handler end interrupt
        name: TXPH_END_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Tx packet handler end interrupt
        name: TXPH_END_FLAG_ERROR
        value: 1
      - doc: Status of the Tx packet handler data interrupt
        name: TXPH_READ_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Tx packet handler data interrupt
        name: TXPH_READ_FLAG_ERROR
        value: 1
      - doc: Status of the Rx end interrupt
        name: RX_END_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Rx end interrupt
        name: RX_END_FLAG_ERROR
        value: 1
      - doc: Status of the Rx start interrupt
        name: RX_START_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Rx start interrupt
        name: RX_START_FLAG_ERROR
        value: 1
      - doc: Status of the Tx end interrupt
        name: TX_END_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Tx end interrupt
        name: TX_END_FLAG_ERROR
        value: 1
      - doc: Status of the Tx start interrupt
        name: TX_START_FLAG_NO_ERROR
        value: 0
      - doc: Status of the Tx start interrupt
        name: TX_START_FLAG_ERROR
        value: 1
      - doc: AGC attenuation of the packet
        name: ATTENUATION_PKT_DEFAULT
        value: 0
      - doc: RSSI value of the packet
        name: RSSI_PKT_DEFAULT
        value: 0
      - doc: Linear value of the RSSI
        name: RSSI_LIN_DEFAULT
        value: 0
      - doc: Maximum RSSI value
        name: RSSI_MAX_DEFAULT
        value: 0
      - doc: Minimum RSSI value
        name: RSSI_MIN_DEFAULT
        value: 0
      - doc: Average RSSI value
        name: RSSI_DEFAULT
        value: 0
      - doc: AGC readback bank 0 register 3
        name: AGC_WR_BANK_0_REG_3_DEFAULT
        value: 0
      - doc: AGC readback bank 0 register 2
        name: AGC_WR_BANK_0_REG_2_DEFAULT
        value: 0
      - doc: AGC readback bank 0 register 1
        name: AGC_WR_BANK_0_REG_1_DEFAULT
        value: 0
      - doc: AGC readback bank 0 register 0
        name: AGC_WR_BANK_0_REG_0_DEFAULT
        value: 0
      - doc: AGC readback bank 1 register 3
        name: AGC_WR_BANK_1_REG_3_DEFAULT
        value: 0
      - doc: AGC readback bank 1 register 2
        name: AGC_WR_BANK_1_REG_2_DEFAULT
        value: 0
      - doc: AGC readback bank 1 register 1
        name: AGC_WR_BANK_1_REG_1_DEFAULT
        value: 0
      - doc: AGC readback bank 1 register 0
        name: AGC_WR_BANK_1_REG_0_DEFAULT
        value: 0
      - doc: IQ balance calibration value for phase
        name: IQ_CAL_PHA_DEFAULT
        value: 0
      - doc: IQ balance calibration value for amplitude
        name: IQ_CAL_AMP_DEFAULT
        value: 0
      - doc: CFO (Carrier Frequency Offset) of the packet
        name: CFO_PKT_DEFAULT
        value: 0
      - doc: DC level for channel Q
        name: DC_OFFSET_Q_DEFAULT
        value: 0
      - doc: DC level for channel I
        name: DC_OFFSET_I_DEFAULT
        value: 0
      - doc: Carrier recovery low pass filter output (rough CFO)
        name: CARRIER_RECOVERY_LP_FILT_OUT_DEFAULT
        value: 0
      - doc: Carrier recovery applied corrections
        name: CARRIER_RECOVERY_RECOV_FREQ_DEFAULT
        value: 0
      - doc: ADPLL DMA bus
        name: ADPLL_DMA_DATA_DEFAULT
        value: 0
      - doc: Tx power status
        name: TX_POWER_DEFAULT
        value: 0
      - doc: No lock
        name: AES_LOCK_STATUS_NO_LOCK
        value: 0
      - doc: Tx lock
        name: AES_LOCK_STATUS_TX_LOCK
        value: 1
      - doc: Rx lock
        name: AES_LOCK_STATUS_RX_LOCK
        value: 2
      - doc: User lock
        name: AES_LOCK_STATUS_USER_LOCK
        value: 3
      - doc: Readback MISC LDO status
        name: REFE_LDO_STATUS_DEFAULT
        value: 19281
      - doc: Readback DIG LDO status
        name: DIG_LDO_STATUS_DEFAULT
        value: 19281
      - doc: Readback xo_freq_trim status
        name: XO_FREQ_TRIM_LOOPBACK_DEFAULT
        value: 80
      - doc: Readback xo_reg status
        name: XO_REG_LOOPBACK_DEFAULT
        value: 1452032
      - doc: Indicate the implementation of the protocol timer
        name: HAS_PROT_TIMER_FALSE
        value: 0
      - doc: Indicate the implementation of the protocol timer
        name: HAS_PROT_TIMER_TRUE
        value: 1
      - doc: Indicate the implementation of 32 bit FIFO access
        name: HAS_32BIT_FIFO_FALSE
        value: 0
      - doc: Indicate the implementation of 32 bit FIFO access
        name: HAS_32BIT_FIFO_TRUE
        value: 1
      - doc: Indicate the implementation of the AES
        name: HAS_AES_FALSE
        value: 0
      - doc: Indicate the implementation of the AES
        name: HAS_AES_TRUE
        value: 1
      - doc: Indicate the implementation of BLE direction finding
        name: HAS_DF_FALSE
        value: 0
      - doc: Indicate the implementation of BLE direction finding
        name: HAS_DF_TRUE
        value: 1
      - doc: Indicate the implementation of the Rx FIFO
        name: HAS_RX_FIFO_FALSE
        value: 0
      - doc: Indicate the implementation of the Rx FIFO
        name: HAS_RX_FIFO_TRUE
        value: 1
      - doc: Indicate the implementation of the Tx FIFO
        name: HAS_TX_FIFO_FALSE
        value: 0
      - doc: Indicate the implementation of the Tx FIFO
        name: HAS_TX_FIFO_TRUE
        value: 1
      - doc: Indicate the implementation of the APB slave
        name: HAS_APB_FALSE
        value: 0
      - doc: Indicate the implementation of the APB slave
        name: HAS_APB_TRUE
        value: 1
      - doc: Indicate the implementation of the XTAL
        name: HAS_XO_FALSE
        value: 0
      - doc: Indicate the implementation of the XTAL
        name: HAS_XO_TRUE
        value: 1
      - doc: Technology information
        name: TECHNO_CODE_DEFAULT
        value: 16
      - doc: First 8 hexadecimal values of the register map SHA256
        name: REG_HASH_DEFAULT
        value: 662873874
      - doc: TBD
        name: DIG_CHIP_ID_DEFAULT
        value: 32
      - doc: Remap register COMMANDS
        name: TX_STARTUP_DEFAULT
        value: 0
      - doc: Remap register PA_RAMP_3_FINAL
        name: TX_PA_POWER_DEFAULT
        value: 0
      - doc: Remap register CHANNEL
        name: CHANNEL_TX_DEFAULT
        value: 0
      - doc: Remap register SEQUENCER_CONFIG
        name: RATE_TX_DEFAULT
        value: 31
      - doc: Remap register SYNC_WORD_0 (byte 0)
        name: SYNC_WORD_LOW_0_DEFAULT
        value: 0
      - doc: Remap register COMMANDS
        name: RX_STARTUP_DEFAULT
        value: 0
      - doc: Remap register CHANNEL
        name: CHANNEL_RX_DEFAULT
        value: 0
      - doc: Remap register SEQUENCER_CONFIG
        name: RATE_RX_DEFAULT
        value: 31
      - doc: Remap register SYNC_WORD_1 (byte 0)
        name: SYNC_WORD_HIGH_0_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_0 (byte 3)
        name: SYNC_WORD_LOW_3_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_0 (byte 2)
        name: SYNC_WORD_LOW_2_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_0 (byte 1)
        name: SYNC_WORD_LOW_1_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_1 (byte 3)
        name: SYNC_WORD_HIGH_3_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_1 (byte 2)
        name: SYNC_WORD_HIGH_2_DEFAULT
        value: 0
      - doc: Remap register SYNC_WORD_1 (byte 1)
        name: SYNC_WORD_HIGH_1_DEFAULT
        value: 0
      - doc: Remap register COMMANDS
        name: RX_POWEROFF_DEFAULT
        value: 0
      - doc: Remap register RSSI_PKT
        name: RSSI_READOUT_DEFAULT
        value: 0
      - doc: Remap register BLR_PACKET_LEN
        name: PACKET_LENGTH_DEFAULT
        value: 0
      - doc: Double the channel space
        name: DOUBLE_CHN_SPC_DISABLE
        value: 0
      - doc: Double the channel space
        name: DOUBLE_CHN_SPC_ENABLE
        value: 1
      - doc: Double the IF value
        name: DOUBLE_F_IF_DISABLE
        value: 0
      - doc: Double the IF value
        name: DOUBLE_F_IF_ENABLE
        value: 1
      - doc: Channel 0 frequency
        name: CH0_DEFAULT
        value: 1639765
      - doc: DCO bias current multiplied by 1
        name: DCO_BIAS_LEVEL_CTRL_1X
        value: 0
      - doc: DCO bias current multiplied by 1.5
        name: DCO_BIAS_LEVEL_CTRL_1P5X
        value: 1
      - doc: DCO bias current multiplied by 0.75
        name: DCO_BIAS_LEVEL_CTRL_0P75X
        value: 2
      - doc: DCO bias current multiplied by 0.5
        name: DCO_BIAS_LEVEL_CTRL_0P5X
        value: 3
      - doc: DCO amplitude setting
        name: DCO_BIAS_CTRL_DEFAULT
        value: 10
      - doc: 'Channel number: BR: 0 - 79 (cs = 1), BLE: 0 - 39 (cs = 0)'
        name: CHANNEL_REG_DEFAULT
        value: 0
      - doc: Channel spacing
        name: CHANNEL_SPACE_DEFAULT
        value: 5461
      - doc: Control of the bias current (gain) of the DCO
        name: DCO_CTRL_PTAT_OSC_SEL_DEFAULT
        value: 0
      - doc: Enable the fast start-up of the DCO (active low)
        name: DCO_CTRL_FAST_START_DISABLE
        value: 0
      - doc: Enable the fast start-up of the DCO (active low)
        name: DCO_CTRL_FAST_START_ENABLE
        value: 1
      - doc: Enable the common mode control of the DCO (active low)
        name: DCO_CTRL_CORE_CM_DISABLE
        value: 0
      - doc: Enable the common mode control of the DCO (active low)
        name: DCO_CTRL_CORE_CM_ENABLE
        value: 1
      - doc: IF used in Tx mode
        name: F_IF_TX_DEFAULT
        value: 0
      - doc: IF used in Rx mode
        name: F_IF_RX_DEFAULT
        value: 682
      - doc: Disable
        name: DCO_SDM_MODE_TX_DISABLE
        value: 0
      - doc: MASH 1
        name: DCO_SDM_MODE_TX_MASH1
        value: 1
      - doc: MASH 2
        name: DCO_SDM_MODE_TX_MASH2
        value: 3
      - doc: MASH 1 + dithering
        name: DCO_SDM_MODE_TX_MASH1_DITH
        value: 5
      - doc: MASH 2 + dithering
        name: DCO_SDM_MODE_TX_MASH2_DITH
        value: 7
      - doc: Disable
        name: DCO_SDM_MODE_RX_DISABLE
        value: 0
      - doc: MASH 1
        name: DCO_SDM_MODE_RX_MASH1
        value: 1
      - doc: MASH 2
        name: DCO_SDM_MODE_RX_MASH2
        value: 3
      - doc: MASH 1 + dithering
        name: DCO_SDM_MODE_RX_MASH1_DITH
        value: 5
      - doc: MASH 2 + dithering
        name: DCO_SDM_MODE_RX_MASH2_DITH
        value: 7
      - doc: Sigma Delta Modulator mode in Rx
        name: DCO_SDM_MODE_RX_DEFAULT
        value: 3
      - doc: Corner of the zero of the loop-filter that is used for tuning the fine
          bank
        name: FILTER_FINEKZ_DEFAULT
        value: 28
      - doc: First order low-pass filter corner frequency during fine tuning
        name: FILTER_FINETAU_DEFAULT
        value: 14
      - doc: Loop filter loop gain frequency during fine tuning
        name: FILTER_FINEK_DEFAULT
        value: 14
      - doc: Proportional gain setting for coarse tuning
        name: FILTER_KMEDIUM_DEFAULT
        value: 2
      - doc: Proportional gain setting for coarse tuning
        name: FILTER_KCOARSE_DEFAULT
        value: 2
      - doc: Enable the state machine to control reset of tau filter
        name: FILTER_RST_TAU_DISABLE
        value: 0
      - doc: Enable the state machine to control reset of tau filter
        name: FILTER_RST_TAU_ENABLE
        value: 1
      - doc: Corner of the zero of the loop-filter that is used for tuning the mod
          bank
        name: FILTER_MODKZ_DEFAULT
        value: 28
      - doc: Corner frequency setting of the first order low-pass filter that is used
          for tuning the MOD bank
        name: FILTER_MODTAU_DEFAULT
        value: 36
      - doc: First order low-pass filter corner frequency during mod tuning
        name: FILTER_MODTAU_TUNE_DEFAULT
        value: 30
      - doc: Loop-gain setting of the loop-filter that is used for tuning the MOD
          bank
        name: FILTER_MODK_DEFAULT
        value: 36
      - doc: Loop filter loop gain during mod tuning
        name: FILTER_MODK_TUNE_DEFAULT
        value: 30
      - doc: Time spent for mod tuning
        name: FILTER_MOD_TC_DEFAULT
        value: 20
      - doc: Time spent for fine tuning
        name: FILTER_FINE_TC_DEFAULT
        value: 30
      - doc: Time spent for medium tuning
        name: FILTER_MEDIUM_TC_DEFAULT
        value: 6
      - doc: Time spent for coarse tuning
        name: FILTER_COARSE_TC_DEFAULT
        value: 4
      - doc: Gain of the LUT (expressed as shift right bits)
        name: DCO_RF_POW_COMP_1_GAIN_DEFAULT
        value: 0
      - doc: Gain of the LUT (expressed as shift right bits)
        name: DCO_RF_POW_COMP_0_GAIN_DEFAULT
        value: 0
      - doc: Control the enable signal of the DCO amplitude detector with the internal
          algorithm
        name: DCO_AMP_DET_ALGO_CTRL_DISABLE
        value: 0
      - doc: Control the enable signal of the DCO amplitude detector with the internal
          algorithm
        name: DCO_AMP_DET_ALGO_CTRL_ENABLE
        value: 1
      - doc: Enable the DCO amplitude detector analog loop
        name: DCO_AMP_DET_ANA_CTRL_DISABLE
        value: 0
      - doc: Enable the DCO amplitude detector analog loop
        name: DCO_AMP_DET_ANA_CTRL_ENABLE
        value: 1
      - doc: Enable the DCO amplitude detector
        name: DCO_AMP_DET_DISABLE
        value: 0
      - doc: Enable the DCO amplitude detector
        name: DCO_AMP_DET_ENABLE
        value: 1
      - doc: Control the set level of the DCO amplitude detector
        name: DCO_AMP_DET_SEL_DEFAULT
        value: 6
      - doc: Correction done on the final value of the algorithm (the value is given
          by the signed value +1)
        name: DCO_AMP_CORRECTION_DEFAULT
        value: 3
      - doc: Decrement by 1
        name: DCO_AMP_DEC_STEP_DECR_1
        value: 0
      - doc: Decrement by 2
        name: DCO_AMP_DEC_STEP_DECR_2
        value: 1
      - doc: Enable DCO amplitude calibration
        name: DCO_AMP_CAL_DISABLE
        value: 0
      - doc: Enable DCO amplitude calibration
        name: DCO_AMP_CAL_ENABLE
        value: 1
      - doc: Division factor from the clk_sys divided by 4
        name: DCO_AMP_CK_DIV_DEFAULT
        value: 11
      - doc: Select how many LSB need to be masked on the dco_mod capacitor bank
        name: DCO_CAP_MASK_MOD_LSB_DEFAULT
        value: 0
      - doc: Initial condition for mod cap bank
        name: DCO_CAP_MOD_IC_DEFAULT
        value: 0
      - doc: Initial condition for fine cap bank
        name: DCO_CAP_FINE_IC_DEFAULT
        value: 0
      - doc: Initial condition for medium cap bank
        name: DCO_CAP_MEDIUM_IC_DEFAULT
        value: 0
      - doc: Initial condition for coarse cap bank
        name: DCO_CAP_COARSE_IC_DEFAULT
        value: 1
      - doc: DCO RF power compensation coefficients 3 for LUT
        name: DCO_RF_POW_COMP_0_COEF_3_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 2 for LUT
        name: DCO_RF_POW_COMP_0_COEF_2_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 1 for LUT
        name: DCO_RF_POW_COMP_0_COEF_1_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 0 for LUT
        name: DCO_RF_POW_COMP_0_COEF_0_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 7 for LUT
        name: DCO_RF_POW_COMP_0_COEF_7_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 6 for LUT
        name: DCO_RF_POW_COMP_0_COEF_6_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 5 for LUT
        name: DCO_RF_POW_COMP_0_COEF_5_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 4 for LUT
        name: DCO_RF_POW_COMP_0_COEF_4_DEFAULT
        value: 0
      - doc: Gain setting for the low frequency path in case of not using the calibrated
          KDCOHF
        name: KDCO_CAL_LF_IC_DEFAULT
        value: 272
      - doc: Tuning of the bias current for the divider by 4
        name: DCO_DD4_TUNE_IBIAS_DEFAULT
        value: 7
      - doc: Enable the feedback divider
        name: DCO_DD4_DISABLE
        value: 0
      - doc: Enable the feedback divider
        name: DCO_DD4_ENABLE
        value: 1
      - doc: DCO RF power compensation coefficients for LUT
        name: DCO_RF_POW_COMP_0_COEF_8_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 3 for LUT
        name: DCO_RF_POW_COMP_1_COEF_3_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 2 for LUT
        name: DCO_RF_POW_COMP_1_COEF_2_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 1 for LUT
        name: DCO_RF_POW_COMP_1_COEF_1_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 0 for LUT
        name: DCO_RF_POW_COMP_1_COEF_0_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 7 for LUT
        name: DCO_RF_POW_COMP_1_COEF_7_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 6 for LUT
        name: DCO_RF_POW_COMP_1_COEF_6_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 5 for LUT
        name: DCO_RF_POW_COMP_1_COEF_5_DEFAULT
        value: 0
      - doc: DCO RF power compensation coefficients 4 for LUT
        name: DCO_RF_POW_COMP_1_COEF_4_DEFAULT
        value: 0
      - doc: Initial condition for the gain setting of the high frequency path in
          case of not using the calibrated KDCOHF
        name: KDCO_CAL_HF_IC_DEFAULT
        value: 272
      - doc: Multiply the elements of the KDCO LUT by 2
        name: KDCO_LUT_DBL_DISABLE
        value: 0
      - doc: Multiply the elements of the KDCO LUT by 2
        name: KDCO_LUT_DBL_ENABLE
        value: 1
      - doc: Enable the KDCO LUT
        name: KDCO_LUT_DISABLE
        value: 0
      - doc: Enable the KDCO LUT
        name: KDCO_LUT_ENABLE
        value: 1
      - doc: DCO RF power compensation coefficients for LUT
        name: DCO_RF_POW_COMP_1_COEF_8_DEFAULT
        value: 0
      - doc: Initial condition for the DTC gain correction
        name: KDTC_CAL_IC_DEFAULT
        value: 352
      - doc: Update the kdcohfic after a calibration phase with the new value of kdcohf
        name: KDCO_CAL_UPDATE_IC_DISABLE
        value: 0
      - doc: Update the kdcohfic after a calibration phase with the new value of kdcohf
        name: KDCO_CAL_UPDATE_IC_ENABLE
        value: 1
      - doc: Apply the KDCO calibration frequency deviation during the DTC calibration
        name: KDCO_CAL_DEV_DTC_DISABLE
        value: 0
      - doc: Apply the KDCO calibration frequency deviation during the DTC calibration
        name: KDCO_CAL_DEV_DTC_ENABLE
        value: 1
      - doc: Apply the KDCO calibration frequency deviation during the locking phase
        name: KDCO_CAL_DEV_TUNE_DISABLE
        value: 0
      - doc: Apply the KDCO calibration frequency deviation during the locking phase
        name: KDCO_CAL_DEV_TUNE_ENABLE
        value: 1
      - doc: Perform the KDCO calibration by setting +kdcoestdev/2 for the first period
          and -kdcoestdev/2 for the second period (+kdcoestdev for the first period
          and 0 for the second one otherwise)
        name: KDCO_CAL_POS_NEG_DIV1
        value: 0
      - doc: Perform the KDCO calibration by setting +kdcoestdev/2 for the first period
          and -kdcoestdev/2 for the second period (+kdcoestdev for the first period
          and 0 for the second one otherwise)
        name: KDCO_CAL_POS_NEG_DIV2
        value: 1
      - doc: 0.5 us
        name: KDCO_CAL_TC_0P5_US
        value: 0
      - doc: 1 us
        name: KDCO_CAL_TC_1_US
        value: 1
      - doc: 2 us
        name: KDCO_CAL_TC_2_US
        value: 2
      - doc: 4 us
        name: KDCO_CAL_TC_4_US
        value: 3
      - doc: 8 us
        name: KDCO_CAL_TC_8_US
        value: 4
      - doc: 16 us
        name: KDCO_CAL_TC_16_US
        value: 5
      - doc: 32 us
        name: KDCO_CAL_TC_32_US
        value: 6
      - doc: 64 us
        name: KDCO_CAL_TC_64_US
        value: 7
      - doc: 500 kHz
        name: KDCO_CAL_EST_DEV_500_KHZ
        value: 0
      - doc: 250 kHz
        name: KDCO_CAL_EST_DEV_250_KHZ
        value: 1
      - doc: 125 kHz
        name: KDCO_CAL_EST_DEV_125_KHZ
        value: 2
      - doc: 62.5 kHz
        name: KDCO_CAL_EST_DEV_62P5_KHZ
        value: 3
      - doc: Enable the use of the (calibrated) value for KDCOHF for the low frequency
          path
        name: KDCO_CAL_LF_DISABLE
        value: 0
      - doc: Enable the use of the (calibrated) value for KDCOHF for the low frequency
          path
        name: KDCO_CAL_LF_ENABLE
        value: 1
      - doc: Enable the KDCO calibration in Rx mode
        name: KDCO_CAL_RX_DISABLE
        value: 0
      - doc: Enable the KDCO calibration in Rx mode
        name: KDCO_CAL_RX_ENABLE
        value: 1
      - doc: Enable the KDCO calibration in Tx mode
        name: KDCO_CAL_TX_DISABLE
        value: 0
      - doc: Enable the KDCO calibration in Tx mode
        name: KDCO_CAL_TX_ENABLE
        value: 1
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_3_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_2_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_1_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_0_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_7_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_6_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_5_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_4_DEFAULT
        value: 0
      - doc: Multiply the elements of the KDCO LUT by 2
        name: KDTC_LUT_DBL_DISABLE
        value: 0
      - doc: Multiply the elements of the KDCO LUT by 2
        name: KDTC_LUT_DBL_ENABLE
        value: 1
      - doc: Enable the KDCO LUT
        name: KDTC_LUT_DISABLE
        value: 0
      - doc: Enable the KDCO LUT
        name: KDTC_LUT_ENABLE
        value: 1
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_10_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_9_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDCO_LUT_KDCO_COEF_8_DEFAULT
        value: 0
      - doc: Threshold for the KDTC mismatch
        name: KDTC_CAL_THRESHOLD_DEFAULT
        value: 10
      - doc: Do the KDTC calibration after the tuned state
        name: KDTC_CAL_POST_DISABLE
        value: 0
      - doc: Do the KDTC calibration after the tuned state
        name: KDTC_CAL_POST_ENABLE
        value: 1
      - doc: Clip the PHE signal (-1,0,1)
        name: KDTC_CAL_CLIP_PHE_DISABLE
        value: 0
      - doc: Clip the PHE signal (-1,0,1)
        name: KDTC_CAL_CLIP_PHE_ENABLE
        value: 1
      - doc: Chicken bit to change phase of KDTC cal mode 1 phase
        name: KDTC_CAL_MOD_1PH_DISABLE
        value: 0
      - doc: Chicken bit to change phase of KDTC cal mode 1 phase
        name: KDTC_CAL_MOD_1PH_ENABLE
        value: 1
      - doc: Delay by 1 sample
        name: KDTC_CAL_PHR_DLY_1_SAMPLE
        value: 0
      - doc: Delay by 2 samples
        name: KDTC_CAL_PHR_DLY_2_SAMPLE
        value: 1
      - doc: Delay by 3 samples
        name: KDTC_CAL_PHR_DLY_3_SAMPLE
        value: 2
      - doc: Delay by 4 samples
        name: KDTC_CAL_PHR_DLY_4_SAMPLE
        value: 3
      - doc: Time spent waiting for DTC calibration
        name: KDTC_CAL_TC_DEFAULT
        value: 30
      - doc: Update the kdtc_ic after a calibration phase with the new value of KDTC
        name: KDTC_CAL_UPDATE_IC_DISABLE
        value: 0
      - doc: Update the kdtc_ic after a calibration phase with the new value of KDTC
        name: KDTC_CAL_UPDATE_IC_ENABLE
        value: 1
      - doc: Loop-gain setting used for DTC calibration
        name: KDTC_CAL_LOOP_GAIN_DEFAULT
        value: 6
      - doc: Invert the sign of KDTC calibration loop when calibration mode is 1
        name: KDTC_CAL_INV_MODE_1_DISABLE
        value: 0
      - doc: Invert the sign of KDTC calibration loop when calibration mode is 1
        name: KDTC_CAL_INV_MODE_1_ENABLE
        value: 1
      - doc: Invert the sign of KDTC calibration loop when calibration mode is 0
        name: KDTC_CAL_INV_MODE_0_DISABLE
        value: 0
      - doc: Invert the sign of KDTC calibration loop when calibration mode is 0
        name: KDTC_CAL_INV_MODE_0_ENABLE
        value: 1
      - doc: Just-in-time algorithm (least intrusive)
        name: KDTC_CAL_MODE_JUST_IN_TIME
        value: 0
      - doc: Integer lock to Fref/2 and use second clock phase for calibration
        name: KDTC_CAL_MODE_INT_LOCK
        value: 1
      - doc: Enable DTC calibration
        name: KDTC_CAL_DISABLE
        value: 0
      - doc: Enable DTC calibration
        name: KDTC_CAL_ENABLE
        value: 1
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_3_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_2_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_1_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_0_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_7_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_6_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_5_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_4_DEFAULT
        value: 0
      - doc: Offset to DTC output (for test purpose)
        name: DTC_OFFSET_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_10_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_9_DEFAULT
        value: 0
      - doc: Compensation to the kdco_hf_ic value for the compensation points
        name: KDTC_LUT_KDTC_COEF_8_DEFAULT
        value: 0
      - doc: Disable
        name: TDC_VPA_SETTLE_DISABLE
        value: 0
      - doc: Rising
        name: TDC_VPA_SETTLE_RISING
        value: 1
      - doc: Falling
        name: TDC_VPA_SETTLE_FALLING
        value: 2
      - doc: Both edges
        name: TDC_VPA_SETTLE_BOTH
        value: 3
      - doc: Settling time required after vpa change ufix6
        name: TDC_VPA_SETTLE_TC_DEFAULT
        value: 8
      - doc: Invert the sign of the time to digital converter output (for test purpose)
        name: TDC_INV_DISABLE
        value: 0
      - doc: Invert the sign of the time to digital converter output (for test purpose)
        name: TDC_INV_ENABLE
        value: 1
      - doc: 0 sample
        name: TDC_MOD_DLY_0_SAMPLE
        value: 0
      - doc: 1 sample
        name: TDC_MOD_DLY_1_SAMPLE
        value: 1
      - doc: 2 samples
        name: TDC_MOD_DLY_2_SAMPLE
        value: 2
      - doc: 3 samples
        name: TDC_MOD_DLY_3_SAMPLE
        value: 3
      - doc: Enable two points modulation
        name: TDC_FCW_MOD_DISABLE
        value: 0
      - doc: Enable two points modulation
        name: TDC_FCW_MOD_ENABLE
        value: 1
      - doc: 0 sample
        name: TDC_RES_DLY_0_SAMPLE
        value: 0
      - doc: 1 sample
        name: TDC_RES_DLY_1_SAMPLE
        value: 1
      - doc: 2 samples
        name: TDC_RES_DLY_2_SAMPLE
        value: 2
      - doc: 3 samples
        name: TDC_RES_DLY_3_SAMPLE
        value: 3
      - doc: Enable residue correction
        name: TDC_RESIDUE_DISABLE
        value: 0
      - doc: Enable residue correction
        name: TDC_RESIDUE_ENABLE
        value: 1
      - doc: Enable calibration of TDC via DTC calibration
        name: TDC_CAL_DISABLE
        value: 0
      - doc: Enable calibration of TDC via DTC calibration
        name: TDC_CAL_ENABLE
        value: 1
      - doc: TDC gain setting in case of not using the calibrated gain setting
        name: TDC_KTDC_DEFAULT
        value: 352
      - doc: Delay to apply on the RF power compensation for the path 1
        name: MODULATION_RFP_COMP_DEL_1_DEFAULT
        value: 4
      - doc: Delay to apply on the RF power compensation for the path 0
        name: MODULATION_RFP_COMP_DEL_0_DEFAULT
        value: 4
      - doc: Compensate the DCO pulling done by the PA internally
        name: MODULATION_COMPENSATE_RFP_DISABLE
        value: 0
      - doc: Compensate the DCO pulling done by the PA internally
        name: MODULATION_COMPENSATE_RFP_ENABLE
        value: 1
      - doc: Use the tuned state to start the modulation
        name: MODULATION_START_W_TUNED_DISABLE
        value: 0
      - doc: Use the tuned state to start the modulation
        name: MODULATION_START_W_TUNED_ENABLE
        value: 1
      - doc: Set the FSM for the modulation to Idle state at the end of the modulation,
          after FIFO empty or stop command
        name: MODULATION_BACK_IDLE_DISABLE
        value: 0
      - doc: Set the FSM for the modulation to Idle state at the end of the modulation,
          after FIFO empty or stop command
        name: MODULATION_BACK_IDLE_ENABLE
        value: 1
      - doc: Modulate a 0 after stopping the modulation, after FIFO empty or stop
          command (the last value modulated is kept otherwise)
        name: MODULATION_ZERO_POST_DISABLE
        value: 0
      - doc: Modulate a 0 after stopping the modulation, after FIFO empty or stop
          command (the last value modulated is kept otherwise)
        name: MODULATION_ZERO_POST_ENABLE
        value: 1
      - doc: Modulate a 0 before receiving the start modulation command (takes the
          value available at the output of the async FIFO otherwise)
        name: MODULATION_ZERO_PRE_DISABLE
        value: 0
      - doc: Modulate a 0 before receiving the start modulation command (takes the
          value available at the output of the async FIFO otherwise)
        name: MODULATION_ZERO_PRE_ENABLE
        value: 1
      - doc: Counter value to reach before doing a pull on the async FIFO (pull is
          generated every (pull_cnt+1)/f_ref seconds)
        name: MODULATION_PULL_CNT_DEFAULT
        value: 1
      - doc: Wait for the settling of the TDC value at the beginning of the active
          phase
        name: APC_INIT_WAIT_SETTLING_DISABLE
        value: 0
      - doc: Wait for the settling of the TDC value at the beginning of the active
          phase
        name: APC_INIT_WAIT_SETTLING_ENABLE
        value: 1
      - doc: Settling time of the TDC, based on the ADPLL bandwidth
        name: APC_TDC_SETTLING_TIME_DEFAULT
        value: 0
      - doc: Use the APC also in Rx mode
        name: APC_USE_W_RX_DISABLE
        value: 0
      - doc: Use the APC also in Rx mode
        name: APC_USE_W_RX_ENABLE
        value: 1
      - doc: Enable the APC (the modulation compensation values are applied directly
          to the DCO otherwise)
        name: APC_DISABLE
        value: 0
      - doc: Enable the APC (the modulation compensation values are applied directly
          to the DCO otherwise)
        name: APC_ENABLE
        value: 1
      - doc: TDC offset that is to be subtracted from the binary input to obtain the
          signed value
        name: TDC_OFFSET_DEFAULT
        value: 21
      - doc: Positive
        name: APC_MAT_CROSS_INV_SGN_POSITIVE
        value: 0
      - doc: Negative
        name: APC_MAT_CROSS_INV_SGN_NEGATIVE
        value: 1
      - doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_MAT_CROSS_INV_DEFAULT
        value: 0
      - doc: None
        name: APC_SEL_IN_2_NONE
        value: 0
      - doc: Frequency modulation
        name: APC_SEL_IN_2_FREQ
        value: 0
      - doc: Amplitude LUT 0
        name: APC_SEL_IN_2_AMP_LUT0
        value: 0
      - doc: Amplitude LUT 1
        name: APC_SEL_IN_2_AMP_LUT1
        value: 0
      - doc: None
        name: APC_SEL_IN_1_NONE
        value: 0
      - doc: Frequency modulation
        name: APC_SEL_IN_1_FREQ
        value: 0
      - doc: Amplitude LUT 0
        name: APC_SEL_IN_1_AMP_LUT0
        value: 0
      - doc: Amplitude LUT 1
        name: APC_SEL_IN_1_AMP_LUT1
        value: 0
      - doc: Duration of the fast estimation
        name: APC_FAST_ESTIM_LEN_DEFAULT
        value: 32
      - doc: Time constant for the amplitude LUT compensation
        name: APC_AMP_0_TAU_DEFAULT
        value: 2
      - doc: Time constant for the KDCO dynamic calibration
        name: APC_FREQ_TAU_DEFAULT
        value: 0
      - doc: Initial condition for the KDCO dynamic calibration
        name: APC_FREQ_IC_DEFAULT
        value: 0
      - doc: Keep the KDCO dynamic calibration value between two active phases
        name: APC_FREQ_KEEP_DISABLE
        value: 0
      - doc: Keep the KDCO dynamic calibration value between two active phases
        name: APC_FREQ_KEEP_ENABLE
        value: 1
      - doc: Shift in the TDC value in case of frequency error calculation
        name: APC_FREQ_TDC_SHIFT_DEFAULT
        value: 3
      - doc: Time constant for the amplitude LUT compensation
        name: APC_AMP_1_TAU_DEFAULT
        value: 2
      - doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_AMP_0_MAT_INV_DEFAULT
        value: 0
      - doc: Initial condition for the amplitude LUT compensation
        name: APC_AMP_0_IC_DEFAULT
        value: 0
      - doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_0_FAST_EST_DISABLE
        value: 0
      - doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_0_FAST_EST_ENABLE
        value: 1
      - doc: Maximum compensation done by the APC
        name: APC_AMP_0_MAX_COMP_DEFAULT
        value: 1
      - doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_0_KEEP_DISABLE
        value: 0
      - doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_0_KEEP_ENABLE
        value: 1
      - doc: Shift in the TDC value in case of amplitude LUT error calculation
        name: APC_AMP_0_TDC_SHIFT_DEFAULT
        value: 5
      - doc: ADPLL reference voltage tuning (127 steps of 2mV)
        name: PMU_ADPLL_VREF_TUNE_DEFAULT
        value: 76
      - doc: Coefficient for the fast pulling recovery (signed value)
        name: APC_AMP_1_MAT_INV_DEFAULT
        value: 0
      - doc: Initial condition for the amplitude LUT compensation
        name: APC_AMP_1_IC_DEFAULT
        value: 0
      - doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_1_FAST_EST_DISABLE
        value: 0
      - doc: Perform the fast pulling estimation based on the ramp-up
        name: APC_AMP_1_FAST_EST_ENABLE
        value: 1
      - doc: Maximum compensation done by the APC
        name: APC_AMP_1_MAX_COMP_DEFAULT
        value: 1
      - doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_1_KEEP_DISABLE
        value: 0
      - doc: Keep the compensation value for amplitude LUT between two active phases
        name: APC_AMP_1_KEEP_ENABLE
        value: 1
      - doc: Shift in the TDC value in case of amplitude LUT error calculation
        name: APC_AMP_1_TDC_SHIFT_DEFAULT
        value: 5
      - doc: Override default operation of the sreset_gauss_n
        name: OVERRIDES_SRESET_GAUSS_N_DISABLE
        value: 0
      - doc: Override default operation of the sreset_gauss_n
        name: OVERRIDES_SRESET_GAUSS_N_ENABLE
        value: 1
      - doc: Override default operation of the vpaen
        name: OVERRIDES_VPA_DISABLE
        value: 0
      - doc: Override default operation of the vpaen
        name: OVERRIDES_VPA_ENABLE
        value: 1
      - doc: Override default operation of the DCO amplitude hold
        name: OVERRIDES_AMPHOLD_DISABLE
        value: 0
      - doc: Override default operation of the DCO amplitude hold
        name: OVERRIDES_AMPHOLD_ENABLE
        value: 1
      - doc: Override default operation of the enpain
        name: OVERRIDES_ENPAIN_DISABLE
        value: 0
      - doc: Override default operation of the enpain
        name: OVERRIDES_ENPAIN_ENABLE
        value: 1
      - doc: Override default operation of the active control
        name: OVERRIDES_ACTIVE_DISABLE
        value: 0
      - doc: Override default operation of the active control
        name: OVERRIDES_ACTIVE_ENABLE
        value: 1
      - doc: 'Override default operation of the following controls: rxbit, channel'
        name: OVERRIDES_BASE_DISABLE
        value: 0
      - doc: 'Override default operation of the following controls: rxbit, channel'
        name: OVERRIDES_BASE_ENABLE
        value: 1
      - doc: Tuning for the stabilization current
        name: PMU_LDO_DCO_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: PMU_LDO_DCO_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: PMU_LDO_DCO_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: PMU_LDO_DCO_RM_DEFAULT
        value: 1
      - doc: Tuning for the stabilization current
        name: PMU_LDO_TDC_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: PMU_LDO_TDC_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: PMU_LDO_TDC_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: PMU_LDO_TDC_RM_DEFAULT
        value: 1
      - doc: Tuning for the stabilization current
        name: PMU_LDO_DTC_ISTAB_DEFAULT
        value: 1
      - doc: Tuning for the biasing current
        name: PMU_LDO_DTC_IBIAS_DEFAULT
        value: 1
      - doc: Tuning for the Miller compensation
        name: PMU_LDO_DTC_CM_DEFAULT
        value: 0
      - doc: Tuning for the RHP zero compensation
        name: PMU_LDO_DTC_RM_DEFAULT
        value: 1
      - doc: Use unsynchronized signals for DMA
        name: DMA_ASYNC_DISABLE
        value: 0
      - doc: Use unsynchronized signals for DMA
        name: DMA_ASYNC_ENABLE
        value: 1
      - doc: 8 MHz
        name: DMA_RATE_8_MHZ
        value: 0
      - doc: 16 MHz
        name: DMA_RATE_16_MHZ
        value: 1
      - doc: 32 MHz
        name: DMA_RATE_32_MHZ
        value: 2
      - doc: Multiplexer setting for DMA interface output
        name: DMA_MUX_DEFAULT
        value: 0
      - doc: Set a break point at which the tuning state machine will hold its state
        name: SYSTEM_HOLD_STATE_DEFAULT
        value: 15
      - doc: Do the initial calibration for the KDTC and KDCO
        name: SYSTEM_DO_CALIB_DISABLE
        value: 0
      - doc: Do the initial calibration for the KDTC and KDCO
        name: SYSTEM_DO_CALIB_ENABLE
        value: 1
      - doc: Limit the int_state signal to a value between -1 and 1, in order to avoid
          starting in the wrong direction when passing from medium to fine (revert
          to the original mode (-2 to 1) otherwise)
        name: SYSTEM_INT_STATE_SIGN_NATIVE
        value: 0
      - doc: Limit the int_state signal to a value between -1 and 1, in order to avoid
          starting in the wrong direction when passing from medium to fine (revert
          to the original mode (-2 to 1) otherwise)
        name: SYSTEM_INT_STATE_SIGN_LIMIT
        value: 1
      - doc: Enable PHV toggle and TDC bubble detection (for test purpose)
        name: SYSTEM_TGL_DET_DISABLE
        value: 0
      - doc: Enable PHV toggle and TDC bubble detection (for test purpose)
        name: SYSTEM_TGL_DET_ENABLE
        value: 1
      - doc: Skip the PA settle and PA wait states in Tx mode
        name: SYSTEM_SKIP_PA_STATE_DISABLE
        value: 0
      - doc: Skip the PA settle and PA wait states in Tx mode
        name: SYSTEM_SKIP_PA_STATE_ENABLE
        value: 1
      - doc: Enable the original one calibration mechanism (just one calibration is
          allowed per session)
        name: SYSTEM_SINGLE_CAL_DISABLE
        value: 0
      - doc: Enable the original one calibration mechanism (just one calibration is
          allowed per session)
        name: SYSTEM_SINGLE_CAL_ENABLE
        value: 1
      - doc: Delay reference path of the two points modulation
        name: SYSTEM_DLY_FCWDT_DEFAULT
        value: 2
      - doc: Tx mode
        name: REGVALUES_RXBIT_TX
        value: 0
      - doc: Rx mode
        name: REGVALUES_RXBIT_RX
        value: 1
      - doc: Enable VPA (used when OVRDEF = 1)
        name: REGVALUES_VPA_DISABLE
        value: 0
      - doc: Enable VPA (used when OVRDEF = 1)
        name: REGVALUES_VPA_ENABLE
        value: 1
      - doc: Snooze the circuit
        name: REGVALUES_ACTIVE_DISABLE
        value: 0
      - doc: Snooze the circuit
        name: REGVALUES_ACTIVE_ENABLE
        value: 1
      - doc: Enable DCO amplitude hold (used when OVRDEF = 1)
        name: REGVALUES_DCOAMPHOLD_DISABLE
        value: 0
      - doc: Enable DCO amplitude hold (used when OVRDEF = 1)
        name: REGVALUES_DCOAMPHOLD_ENABLE
        value: 1
      - doc: Status of the PA
        name: REGVALUES_ENPAIN_DISABLE
        value: 0
      - doc: Status of the PA
        name: REGVALUES_ENPAIN_ENABLE
        value: 1
      - doc: TBD
        name: REGVALUES_SRESET_GAUSS_N_DISABLE
        value: 0
      - doc: TBD
        name: REGVALUES_SRESET_GAUSS_N_ENABLE
        value: 1
      - doc: Invert the clock polarity of the clock registering the time to digital
          converter
        name: CLOCKS_INV_CK_TDC_DISABLE
        value: 0
      - doc: Invert the clock polarity of the clock registering the time to digital
          converter
        name: CLOCKS_INV_CK_TDC_ENABLE
        value: 1
      - doc: Invert the clock polarity of the clock registering the variable phase
          accumulator
        name: CLOCKS_INV_CK_PHV_DISABLE
        value: 0
      - doc: Invert the clock polarity of the clock registering the variable phase
          accumulator
        name: CLOCKS_INV_CK_PHV_ENABLE
        value: 1
      - doc: Enable clock registering the dcomod
        name: CLOCKS_CK_DCOMOD_DISABLE
        value: 0
      - doc: Enable clock registering the dcomod
        name: CLOCKS_CK_DCOMOD_ENABLE
        value: 1
      - doc: Invert clock polarity of the clock registering the dcomod
        name: CLOCKS_INV_CK_DCOMOD_DISABLE
        value: 0
      - doc: Invert clock polarity of the clock registering the dcomod
        name: CLOCKS_INV_CK_DCOMOD_ENABLE
        value: 1
      - doc: Invert clock registering output of the DMA interface
        name: CLOCKS_INV_CK_DMA_DISABLE
        value: 0
      - doc: Invert clock registering output of the DMA interface
        name: CLOCKS_INV_CK_DMA_ENABLE
        value: 1
      - doc: clk_d4_div_ratio that is used in the initial rough calibration phase
        name: SYSTEM_CLK_D4_DIV_RATIO_CALIB_DEFAULT
        value: 7
      - doc: Division factor to generate the clock used as unit period for the tunstate
          (duration of the FSM states) and freqmeas from the system clock divided
          by 4
        name: SYSTEM_CLK_D4_DIV_RATIO_DEFAULT
        value: 3
      - doc: Time spent waiting for settling
        name: SYSTEM_SETTLE_TC_DEFAULT
        value: 8
      - doc: Time spent waiting for PA to settle
        name: SYSTEM_PASETTLE_TC_DEFAULT
        value: 4
      - doc: Enable timer for measuring PLL settling time
        name: MEAS_TMR_DISABLE
        value: 0
      - doc: Enable timer for measuring PLL settling time
        name: MEAS_TMR_ENABLE
        value: 1
      - doc: Enable open loop frequency measurement
        name: MEAS_OPEN_LOOP_RF_DISABLE
        value: 0
      - doc: Enable open loop frequency measurement
        name: MEAS_OPEN_LOOP_RF_ENABLE
        value: 1
      - doc: Frequency measurement time (two LSB's form the linear part, the three
          MSB's are the exponent)
        name: MEAS_OPEN_LOOP_RF_TC_DEFAULT
        value: 23
      - doc: Enable ckv input of the TDC
        name: ADPLL_ENABLES_TDC_CKVIN_DISABLE
        value: 0
      - doc: Enable ckv input of the TDC
        name: ADPLL_ENABLES_TDC_CKVIN_ENABLE
        value: 1
      - doc: Enable DTC input of the TDC
        name: ADPLL_ENABLES_TDC_DTCIN_DISABLE
        value: 0
      - doc: Enable DTC input of the TDC
        name: ADPLL_ENABLES_TDC_DTCIN_ENABLE
        value: 1
      - doc: Isolate signals coming from analog domains (active low)
        name: ADPLL_ENABLES_ISOLATE_ENABLE
        value: 0
      - doc: Isolate signals coming from analog domains (active low)
        name: ADPLL_ENABLES_ISOLATE_DISABLE
        value: 1
      - doc: Enable DTC
        name: ADPLL_ENABLES_DTC_DISABLE
        value: 0
      - doc: Enable DTC
        name: ADPLL_ENABLES_DTC_ENABLE
        value: 1
      - doc: Enable the DCO core
        name: ADPLL_ENABLES_DCO_CORE_DISABLE
        value: 0
      - doc: Enable the DCO core
        name: ADPLL_ENABLES_DCO_CORE_ENABLE
        value: 1
      - doc: Enable the DCO bias
        name: ADPLL_ENABLES_DCO_BIAS_DISABLE
        value: 0
      - doc: Enable the DCO bias
        name: ADPLL_ENABLES_DCO_BIAS_ENABLE
        value: 1
      - doc: TBD
        name: ADPLL_ENABLES_VREF_DISABLE
        value: 0
      - doc: TBD
        name: ADPLL_ENABLES_VREF_ENABLE
        value: 1
      - doc: Enable signal of the DTC
        name: ADPLL_ENABLES_LDO_DTC_DISABLE
        value: 0
      - doc: Enable signal of the DTC
        name: ADPLL_ENABLES_LDO_DTC_ENABLE
        value: 1
      - doc: Enable signal of the TDC
        name: ADPLL_ENABLES_LDO_TDC_DISABLE
        value: 0
      - doc: Enable signal of the TDC
        name: ADPLL_ENABLES_LDO_TDC_ENABLE
        value: 1
      - doc: Enable signal of the DCO
        name: ADPLL_ENABLES_LDO_DCO_DISABLE
        value: 0
      - doc: Enable signal of the DCO
        name: ADPLL_ENABLES_LDO_DCO_ENABLE
        value: 1
      - doc: Analog test spare outputs
        name: ANA_TEST_SPARE_DEFAULT
        value: 0
      - doc: Analog test enable outputs
        name: ANA_TEST_E_DEFAULT
        value: 0
      - doc: Command to the ADPLL
        name: ADPLL_COMMAND_DEFAULT
        value: 0
      - doc: DTC gain setting updated in tuning state 13
        name: KDTC_OUT_DEFAULT
        value: 0
      - doc: Gain setting of the high frequency path
        name: KDCO_HF_DEFAULT
        value: 0
      - doc: Current state of the DCO mod cap bank
        name: DCOMOD_DEFAULT
        value: 0
      - doc: Clock quality monitoring detector output
        name: QUALMONDET_FALSE
        value: 0
      - doc: Clock quality monitoring detector output
        name: QUALMONDET_TRUE
        value: 1
      - doc: DCO amplitude detector input (used for amplitude calibration)
        name: DCOAMPDET_ASYNC_FALSE
        value: 0
      - doc: DCO amplitude detector input (used for amplitude calibration)
        name: DCOAMPDET_ASYNC_TRUE
        value: 1
      - doc: DCO amplitude setting
        name: DCOAMP_DEFAULT
        value: 0
      - doc: Status of the DCO
        name: DCO_NOT_STARTED
        value: 0
      - doc: Status of the DCO
        name: DCO_STARTED
        value: 1
      - doc: Amplitude detector of the DCO
        name: DCO_AMPL_DEFAULT
        value: 0
      - doc: Detector output indicating a bubble error in the TDC input
        name: TDCBUB_FALSE
        value: 0
      - doc: Detector output indicating a bubble error in the TDC input
        name: TDCBUB_TRUE
        value: 1
      - doc: Detector output indicating a stuck-at 0 on the variable phase accumulator
          input
        name: PHVSA0_FALSE
        value: 0
      - doc: Detector output indicating a stuck-at 0 on the variable phase accumulator
          input
        name: PHVSA0_TRUE
        value: 1
      - doc: Detector output indicating a stuck-at 1 on the variable phase accumulator
          input
        name: PHVSA1_FALSE
        value: 0
      - doc: Detector output indicating a stuck-at 1 on the variable phase accumulator
          input
        name: PHVSA1_TRUE
        value: 1
      - doc: Current state of the DCO coarse cap bank
        name: DCOCOARSE_DEFAULT
        value: 0
      - doc: Current state of the DCO medium cap bank
        name: DCOMEDIUM_DEFAULT
        value: 0
      - doc: Current state of the DCO fine cap bank
        name: DCOFINE_DEFAULT
        value: 0
      - doc: Binary coded state of the tuning state machine
        name: TUNE_STATE_DEFAULT
        value: 0
      - doc: Measuring frequency
        name: MEASDONE_OUT_ONGOING
        value: 0
      - doc: Measurement done
        name: MEASDONE_OUT_DONE
        value: 1
      - doc: Measured frequency difference
        name: FREQDIFF_DEFAULT
        value: 0
      - doc: Pulling quantity for Amplitude 0 LUT
        name: PULLING_AMP_0_DEFAULT
        value: 0
      - doc: Status of the KDCO calibration
        name: CAL_KDCOCAL_ONGOING
        value: 0
      - doc: Status of the KDCO calibration
        name: CAL_KDCOCAL_DONE
        value: 1
      - doc: Status of the KDTC calibration
        name: CAL_KDTCCAL_ONGOING
        value: 0
      - doc: Status of the KDTC calibration
        name: CAL_KDTCCAL_DONE
        value: 1
      - doc: Current timer value
        name: TMRVAL_DEFAULT
        value: 0
      - doc: PLL frequency control word
        name: PLLFCWDT_DEFAULT
        value: 0
      - doc: Readback anatstspare (R/W register)
        name: ANATSTSPARE_IN_DEFAULT
        value: 0
      - doc: Pulling quantity for amplitude 1 LUT
        name: PULLING_AMP_1_DEFAULT
        value: 0
      - doc: KDCO correction done by the APC block
        name: KDCO_CORRECTION_DEFAULT
        value: 0
      - doc: First 8 hexadecimal values of the register map SHA256
        name: ADPLL_REG_HASH_DEFAULT
        value: 884524945
    offset: 1073790976
    type: block
  - doc: I3C Interface
    name: I3C
    node:
    - doc: I3C Device ID
      field:
      - defaultVal: 20532
        doc: IP identifier
        name: DEV_ID
        offset: '15:0'
        sw_access: ro
      name: I3C_DEV_ID
      offset: 0
      type: reg
    - doc: I3C Configuration Status 0
      field:
      - defaultVal: 0
        doc: Command response queue depth
        name: CMDR_MEM_DEPTH
        offset: '31:29'
        sw_access: ro
      - defaultVal: 0
        doc: ASF checks available
        name: ASF
        offset: '28:24'
        sw_access: ro
      - defaultVal: 1
        doc: GPO available
        name: GPO_NUM
        offset: '23:16'
        sw_access: ro
      - defaultVal: 1
        doc: GPI available
        name: GPI_NUM
        offset: '15:8'
        sw_access: ro
      - defaultVal: 1
        doc: IBI response queue depth
        name: IBIR_MEM_DEPTH
        offset: '7:6'
        sw_access: ro
      - defaultVal: 1
        doc: DDR support
        name: DDR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Device role
        name: DEV_ROLE
        offset: 4
        sw_access: ro
      - defaultVal: 3
        doc: Slave retaining registers
        name: DEVS_NUM
        offset: '3:0'
        sw_access: ro
      name: I3C_CONF_STATUS0
      offset: 4
      type: reg
    - doc: I3C Configuration Status 1
      field:
      - defaultVal: 2
        doc: IBI resources
        name: IBI_HW_RES
        offset: '31:28'
        sw_access: ro
      - defaultVal: 0
        doc: Command memory depth
        name: CMD_MEM_DEPTH
        offset: '27:26'
        sw_access: ro
      - defaultVal: 31
        doc: Slave DDR Rx memory depth
        name: SLV_DDR_RX_MEM_DEPTH
        offset: '25:21'
        sw_access: ro
      - defaultVal: 31
        doc: Slave DDR Tx memory depth
        name: SLV_DDR_TX_MEM_DEPTH
        offset: '20:16'
        sw_access: ro
      - defaultVal: 1
        doc: IBI memory depth
        name: IBI_MEM_DEPTH
        offset: '12:10'
        sw_access: ro
      - defaultVal: 0
        doc: Rx memory depth
        name: RX_MEM_DEPTH
        offset: '9:5'
        sw_access: ro
      - defaultVal: 0
        doc: Tx memory depth
        name: TX_MEM_DEPTH
        offset: '4:0'
        sw_access: ro
      name: I3C_CONF_STATUS1
      offset: 8
      type: reg
    - doc: I3C Revision ID
      field:
      - defaultVal: 3245
        doc: Vendor ID
        name: VID
        offset: '31:20'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 316
        doc: Product ID
        name: PID
        offset: '19:8'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 1
        doc: Major revision
        name: REV_MAJOR
        offset: '7:5'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      - defaultVal: 5
        doc: Minor revision
        name: REV_MINOR
        offset: '4:0'
        property:
        - name: field_prot
          value: priv
        sw_access: ro
      name: I3C_REV_ID
      offset: 12
      property:
      - name: reg_prot
        value: priv
      type: reg
    - doc: I3C Control
      field:
      - defaultVal: 0
        doc: Enable/Disable I3C master
        name: DEV_EN
        offset: 31
        property:
        - name: u_internal_notes
          value: 'Control Register for I3C Master IP, which provides the main control
            and configuration options for the controller. When set to HIGH, the I3C-Master
            is enabled and it can initiate the I3C/I2C transactions. Also, write access
            to the following fields of various registers is forbidden : CTRL.bus_mode
            CTRL.ahdr_opt CTRL.halt_en PRESCL_CTRL0.i3c PRESCL_CTRL0.i2c PRESCL_CTRL1.od_low
            PRESCL_CTRL1.pp_low. When set to LOW, the I3C-Master is disabled and access
            to the key control fields listed above is available. If this bit is being
            set to 0 during ongoing transfer, it will wait until the transfer completion
            and then the controller will be disabled. The actual status of the I3C
            Master IP is returned by the MST_STATUS0.idle bit of Status Register,
            and this field should be checked before accessing key control fields.'
        sw_access: rw
      - defaultVal: 0
        doc: Enable/Disable halt on abort behaviour
        name: HALT_EN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Manual command start (MCS_EN=1)
        name: MCS
        offset: 29
        property:
        - name: u_internal_notes
          value: Self-cleared bit
        sw_access: wo
      - defaultVal: 0
        doc: Enable/Disable manual command send
        name: MCS_EN
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Timing parameter tCASr_min
        name: I3C_11_SUPP
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Data hold tHD_DAT delay
        name: THD_DEL
        offset: '25:24'
        sw_access: rw
      - defaultVal: 0
        doc: Hot-Join ACK'ed response(HJ_ACK=1)
        name: HJ_DISEC
        offset: 8
        sw_access: rw
      - defaultVal: 1
        doc: Mastership Accept (GETACCMST) response (slave mode = 1)
        name: MST_ACK
        offset: 7
        property:
        - name: u_internal_notes
          value: This control bit is meaningful in Slave Mode only
        sw_access: rw
      - defaultVal: 1
        doc: Hot-Join acknowledgement
        name: HJ_ACK
        offset: 6
        property:
        - name: u_internal_notes
          value: For Secondary Master configuration, this bit tied off to 0
        sw_access: rw
      - defaultVal: 0
        doc: Initiate Hot-Join
        name: HJ_INIT
        offset: 5
        property:
        - name: u_internal_notes
          value: Applicable only for Secondary master in slave mode. Self-cleared
            bit.
        sw_access: wo
      - defaultVal: 0
        doc: Initiate Mastership request
        name: MST_INIT
        offset: 4
        property:
        - name: u_internal_notes
          value: Applicable only in slave mode. When set in master mode this bit has
            no effect. Self-cleared bit.
        sw_access: wo
      - defaultVal: 0
        doc: Enable/Disable address header optimization
        name: AHDR_OPT
        offset: 3
        property:
        - name: u_internal_notes
          value: If enabled, FW needs to restrict DAs to 0x03 - 0x3F range
        sw_access: rw
      - defaultVal: 0
        doc: Bus Mode
        name: BUS_MODE
        offset: '1:0'
        property:
        - name: u_internal_notes
          value: Only I3C Devices are connected to the bus)
        sw_access: rw
      name: I3C_CTRL
      offset: 16
      type: reg
    - doc: I3C Prescale Control 0
      field:
      - defaultVal: 124
        doc: Prescaler value for I2C SCL clock generation
        name: I2C
        offset: '31:16'
        sw_access: rw
      - defaultVal: 4
        doc: Prescaler value for I3C Push-Pull SDR Mode SCL clock generation
        name: I3C
        offset: '9:0'
        sw_access: rw
      name: I3C_PRESCL_CTRL0
      offset: 20
      type: reg
    - doc: I3C Prescale Control 1
      field:
      - defaultVal: 0
        doc: Counter for low period of SCL clock for Push-Pull in I3C
        name: PP_LOW
        offset: '15:8'
        property:
        - name: u_internal_notes
          value: This register contains prescale settings related to Open Drain /
            Push Pull I3C timing. When a particular I3C device does not support Max
            SCL speed, low period stretching is required for PP as well. Controller
            will determine this by inspecting BCR[0] bit. When BCR[0] is 0, SCL waveform
            will have constant asymmetric ratio in Push-Pull Mode, as it will be calculated
            by 1/4 SCL * (pp_low + 2). The resolution used is 1/4 SDR SCL clock. FW
            need to ensure 1/4 SCL * (pp_low + 2)  is bigger as = minimum low period
            duration for the particular device. When BCR[0] is 1, PP timing will have
            50/50 DC.
        sw_access: rw
      - defaultVal: 9
        doc: Counter for low period of SCL clock for Open Drain in I3C
        name: OD_LOW
        offset: '7:0'
        sw_access: rw
      name: I3C_PRESCL_CTRL1
      offset: 24
      type: reg
    - doc: I3C Master Interrupt Enable Register
      field:
      - defaultVal: 0
        doc: HALTED interrupt enable
        name: HALTED
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: MR_DONE interrupt enable
        name: MR_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: IMM_COMP interrupt enable
        name: IMM_COMP
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: TX_THR interrupt enable
        name: TX_THR
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: TX_OVF interrupt enable
        name: TX_OVF
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: IBID_THR interrupt enable
        name: IBID_THR
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: IBID_UNF interrupt enable
        name: IBID_UNF
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_THR interrupt enable
        name: IBIR_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_UNF interrupt enable
        name: IBIR_UNF
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_OVF interrupt enable
        name: IBIR_OVF
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: RX_THR interrupt enable
        name: RX_THR
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: RX_UNF interrupt enable
        name: RX_UNF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_EMP interrupt enable
        name: CMDD_EMP
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_THR interrupt enable
        name: CMDD_THR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_OVF interrupt enable
        name: CMDD_OVF
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_THR interrupt enable
        name: CMDR_THR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_UNF interrupt enable
        name: CMDR_UNF
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_OVF interrupt enable
        name: CMDR_OVF
        offset: 0
        sw_access: wo
      name: I3C_MST_IER
      offset: 32
      type: reg
    - doc: I3C Master Interrupt Disable Register
      field:
      - defaultVal: 0
        doc: HALTED interrupt disable
        name: HALTED
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: MR_DONE interrupt disable
        name: MR_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: IMM_COMP interrupt disable
        name: IMM_COMP
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: TX_THR interrupt disable
        name: TX_THR
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: TX_OVF interrupt disable
        name: TX_OVF
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: IBID_THR interrupt disable
        name: IBID_THR
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: IBID_UNF interrupt disable
        name: IBID_UNF
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_THR interrupt disable
        name: IBIR_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_UNF interrupt disable
        name: IBIR_UNF
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_OVF interrupt disable
        name: IBIR_OVF
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: RX_THR interrupt disable
        name: RX_THR
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: RX_UNF interrupt disable
        name: RX_UNF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_EMP interrupt disable
        name: CMDD_EMP
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_THR interrupt disable
        name: CMDD_THR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_OVF interrupt disable
        name: CMDD_OVF
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_THR interrupt disable
        name: CMDR_THR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_UNF interrupt disable
        name: CMDR_UNF
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_OVF interrupt disable
        name: CMDR_OVF
        offset: 0
        sw_access: wo
      name: I3C_MST_IDR
      offset: 36
      type: reg
    - doc: I3C Master Interrupt Mask Register
      field:
      - defaultVal: 0
        doc: HALTED interrupt mask
        name: HALTED
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: MR_DONE interrupt mask
        name: MS_DONE
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: IMM_COMP interrupt mask
        name: IMM_COMP
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: TX_THR interrupt mask
        name: TX_THR
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: TX_OVF interrupt mask
        name: TX_OVF
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: IBID_THR interrupt mask
        name: IBID_THR
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_UNF interrupt mask
        name: IBID_UNF
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_OVF interrupt mask
        name: IBIR_THR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_UNF interrupt mask
        name: IBIR_UNF
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_OVF interrupt mask
        name: IBIR_OVF
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: RX_THR interrupt mask
        name: RX_THR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: RX_UNF interrupt mask
        name: RX_UNF
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_EMP interrupt mask
        name: CMDD_EMP
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_THR interrupt mask
        name: CMDD_THR
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_OVF interrupt mask
        name: CMDD_OVF
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_THR interrupt mask
        name: CMDR_THR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_UNF interrupt mask
        name: CMDR_UNF
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_OVF interrupt mask
        name: CMDR_OVF
        offset: 0
        sw_access: ro
      name: I3C_MST_IMR
      offset: 40
      type: reg
    - doc: I3C Master Interrupt Clear Register
      field:
      - defaultVal: 0
        doc: HALTED interrupt clear
        name: HALTED
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: MR_DONE interrupt clear
        name: MR_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: IMM_COMP interrupt clear
        name: IMM_COMP
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: TX_THR interrupt clear
        name: TX_THR
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: TX_OVF interrupt clear
        name: TX_OVF
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: IBID_THR interrupt clear
        name: IBID_THR
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: IBID_UNF interrupt clear
        name: IBID_UNF
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_THR interrupt clear
        name: IBIR_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_UNF interrupt clear
        name: IBIR_UNF
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: IBIR_OVF interrupt clear
        name: IBIR_OVF
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: RX_THR interrupt clear
        name: RX_THR
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: RX_UNF interrupt clear
        name: RX_UNF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_EMP interrupt clear
        name: CMDD_EMP
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_THR interrupt clear
        name: CMDD_THR
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: CMDD_OVF interrupt clear
        name: CMDD_OVF
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_THR interrupt clear
        name: CMDR_THR
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_UNF interrupt clear
        name: CMDR_UNF
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: CMDR_OVF interrupt clear
        name: CMDR_OVF
        offset: 0
        sw_access: wo
      name: I3C_MST_ICR
      offset: 44
      type: reg
    - doc: I3C Master Interrupt Status Register
      field:
      - defaultVal: 0
        doc: HALTED interrupt status
        name: HALTED
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: MR_DONE interrupt status
        name: MR_DONE
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: IMM_COMP interrupt status
        name: IMM_COMP
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: TX_THR interrupt status
        name: TX_THR
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: TX_OVF interrupt status
        name: TX_OVF
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: IBID_THR interrupt status
        name: IBID_THR
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_UNF interrupt status
        name: IBID_UNF
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_OVF interrupt status
        name: IBIR_THR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_UNF interrupt status
        name: IBIR_UNF
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: IBIR_OVF interrupt status
        name: IBIR_OVF
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: RX_THR interrupt status
        name: RX_THR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: RX_UNF interrupt status
        name: RX_UNF
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_EMP interrupt status
        name: CMDD_EMP
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_THR interrupt status
        name: CMDD_THR
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: CMDD_OVF interrupt status
        name: CMDD_OVF
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_THR interrupt status
        name: CMDR_THR
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_UNF interrupt status
        name: CMDR_UNF
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: CMDR_OVF interrupt status
        name: CMDR_OVF
        offset: 0
        sw_access: ro
      name: I3C_MST_ISR
      offset: 48
      type: reg
    - doc: I3C Master Status 0
      field:
      - defaultVal: 1
        doc: Core is idle
        name: IDLE
        offset: 18
        property:
        - name: u_internal_notes
          value: Status Register for I3C Master IP. meaningful only when the controller
            operates in Master mode. When CTRL.dev_en is deasserted, FW should poll
            this register in order to ensure that core completed its last command.
            It is advisable to use this bit in order to ensure that currently the
            core is IDLE and the CTRL register can be changed.
        sw_access: ro
      - defaultVal: 0
        doc: Core halted (W1C to unhalt core)
        name: HALTED
        offset: 17
        property:
        - name: u_internal_notes
          value: This status bit will be asserted when the second abort has occurred
            during Read operation (if CTRL.halt_en=1), or when Rx DATA FIFO is full
            (regardless of CTRL.halt_en state). Writing 1 will unhalt the controller's
            core.
        sw_access: rw
      - defaultVal: 1
        doc: Indicates current mode of the controller
        name: OP_MODE
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: TX Full
        name: TX_FULL
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: IBID Full
        name: IBID_FULL
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: IBIR Full
        name: IBIR_FULL
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: RX Full
        name: RX_FULL
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: CMDD Full
        name: CMDD_FULL
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: CMDR Full
        name: CMDR_FULL
        offset: 8
        sw_access: ro
      - defaultVal: 1
        doc: TX Empty
        name: TX_EMP
        offset: 5
        sw_access: ro
      - defaultVal: 1
        doc: IBID Empty
        name: IBID_EMP
        offset: 4
        sw_access: ro
      - defaultVal: 1
        doc: IBIR Empty
        name: IBIR_EMP
        offset: 3
        sw_access: ro
      - defaultVal: 1
        doc: RX Empty
        name: RX_EMP
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: CMDD Empty
        name: CMDD_EMP
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: CMDR Empty
        name: CMDR_EMP
        offset: 0
        sw_access: ro
      name: I3C_MST_STATUS0
      offset: 52
      type: reg
    - doc: I3C Command Response
      field:
      - defaultVal: 0
        doc: Error code during command execution
        name: ERROR
        offset: '27:24'
        sw_access: ro
      - defaultVal: 0
        doc: Number of bytes transferred
        name: XFER_BYTES
        offset: '19:8'
        sw_access: ro
      - defaultVal: 0
        doc: Command Identifier field
        name: CMD_ID
        offset: '7:0'
        sw_access: ro
      name: I3C_CMDR
      offset: 56
      type: reg
    - doc: I3C Inband Interrupt Response
      field:
      - defaultVal: 0
        doc: Master response
        name: RESP
        offset: 12
        property:
        - name: u_internal_notes
          value: This register stores status of SIR on its completion. works on FIFO-basis
        sw_access: ro
      - defaultVal: 0
        doc: Slave ID
        name: SLV_ID
        offset: '11:8'
        sw_access: ro
      - defaultVal: 0
        doc: Overflow Error
        name: ERROR
        offset: 7
        property:
        - name: u_internal_notes
          value: Set to 1 if IBI Data FIFO overflow has occured during the transaction
        sw_access: ro
      - defaultVal: 0
        doc: Number of received data bytes
        name: XFER_BYTES
        offset: '6:2'
        sw_access: ro
      - defaultVal: 0
        doc: IBI type
        name: IBI_TYPE
        offset: '1:0'
        sw_access: ro
      name: I3C_IBIR
      offset: 60
      type: reg
    - doc: I3C Slave Interrupt Enable Register
      field:
      - defaultVal: 0
        doc: DEFSLVS interrupt enable
        name: DEFSLVS
        offset: 21
        sw_access: wo
      - defaultVal: 0
        doc: TM interrupt enable
        name: TM
        offset: 20
        sw_access: wo
      - defaultVal: 0
        doc: ERROR interrupt enable
        name: ERROR
        offset: 19
        sw_access: wo
      - defaultVal: 0
        doc: EVENT_UP interrupt enable
        name: EVENT_UP
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: HJ_DONE interrupt enable
        name: HJ_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: MH_DONE interrupt enable
        name: MH_DONE
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: DA_UPDATE interrupt enable
        name: DA_UPDATE
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: SDR_FAIL interrupt enable
        name: SDR_FAIL
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: DDR_FAIL interrupt enable
        name: DDR_FAIL
        offset: 13
        sw_access: wo
      - defaultVal: 0
        doc: M_RD_ABORT interrupt enable
        name: M_RD_ABORT
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_THR interrupt enable
        name: DDR_RX_THR
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_THR interrupt enable
        name: DDR_TX_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_THR interrupt enable
        name: SDR_RX_THR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_THR interrupt enable
        name: SDR_TX_THR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_UNF interrupt enable
        name: DDR_RX_UNF
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_OVF interrupt enable
        name: DDR_TX_OVF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_UNF interrupt enable
        name: SDR_RX_UNF
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_OVF interrupt enable
        name: SDR_TX_OVF
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RD_COMP interrupt enable
        name: DDR_RD_COMP
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: DDR_WR_COMP interrupt enable
        name: DDR_WR_COMP
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RD_COMP interrupt enable
        name: SDR_RD_COMP
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: SDR_WR_COMP interrupt enable
        name: SDR_WR_COMP
        offset: 0
        sw_access: wo
      name: I3C_SLV_IER
      offset: 64
      type: reg
    - doc: I3C Slave Interrupt Disable Register
      field:
      - defaultVal: 0
        doc: DEFSLVS interrupt disable
        name: DEFSLVS
        offset: 21
        sw_access: wo
      - defaultVal: 0
        doc: TM interrupt disable
        name: TM
        offset: 20
        sw_access: wo
      - defaultVal: 0
        doc: ERROR interrupt disable
        name: ERROR
        offset: 19
        sw_access: wo
      - defaultVal: 0
        doc: EVENT_UP interrupt disable
        name: EVENT_UP
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: HJ_DONE interrupt disable
        name: HJ_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: MH_DONE interrupt disable
        name: MH_DONE
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: DA_UPDATE interrupt disable
        name: DA_UPDATE
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: SDR_FAIL interrupt disable
        name: SDR_FAIL
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: DDR_FAIL interrupt disable
        name: DDR_FAIL
        offset: 13
        sw_access: wo
      - defaultVal: 0
        doc: M_RD_ABORT interrupt disable
        name: M_RD_ABORT
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_THR interrupt disable
        name: DDR_RX_THR
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_THR interrupt disable
        name: DDR_TX_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_THR interrupt disable
        name: SDR_RX_THR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_THR interrupt disable
        name: SDR_TX_THR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_UNF interrupt disable
        name: DDR_RX_UNF
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_OVF interrupt disable
        name: DDR_TX_OVF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_UNF interrupt disable
        name: SDR_RX_UNF
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_OVF interrupt disable
        name: SDR_TX_OVF
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RD_COMP interrupt disable
        name: DDR_RD_COMP
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: DDR_WR_COMP interrupt disable
        name: DDR_WR_COMP
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RD_COMP interrupt disable
        name: SDR_RD_COMP
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: SDR_WR_COMP interrupt disable
        name: SDR_WR_COMP
        offset: 0
        sw_access: wo
      name: I3C_SLV_IDR
      offset: 68
      type: reg
    - doc: I3C Slave Interrupt Mask Register
      field:
      - defaultVal: 0
        doc: DEFSLVS Interrupt mask
        name: DEFSLVS
        offset: 21
        property:
        - name: u_internal_notes
          value: This read-only register indicates the current state of the interrupts
            mask. See the Interrupt Status Register - Slave Mode (SLV_ISR) description
            for details on specific interrupt conditions. A high value indicates the
            interrupt is enabled to generate an interrupt. A low value indicates the
            interrupt is disabled from generating an interrupt (masked).
        sw_access: ro
      - defaultVal: 0
        doc: TM Interrupt mask
        name: TM
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: ERROR Interrupt mask
        name: ERROR
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: EVENT_UP Interrupt mask
        name: EVENT_UP
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: HJ_DONE Interrupt mask
        name: HJ_DONE
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: MH_DONE Interrupt mask
        name: MH_DONE
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: DA_UPDATE Interrupt mask
        name: DA_UPDATE
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: SDR_FAIL Interrupt mask
        name: SDR_FAIL
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: DDR_FAIL Interrupt mask
        name: DDR_FAIL
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: M_RD_ABORT Interrupt mask
        name: M_RD_ABORT
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RX_THR Interrupt mask
        name: DDR_RX_THR
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: DDR_TX_THR Interrupt mask
        name: DDR_TX_THR
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RX_THR Interrupt mask
        name: SDR_RX_THR
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: SDR_TX_THR Interrupt mask
        name: SDR_TX_THR
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RX_UNF Interrupt mask
        name: DDR_RX_UNF
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: DDR_TX_OVF Interrupt mask
        name: DDR_TX_OVF
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RX_UNF Interrupt mask
        name: SDR_RX_UNF
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: SDR_TX_OVF Interrupt mask
        name: SDR_TX_OVF
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RD_COMP Interrupt mask
        name: DDR_RD_COMP
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: DDR_WR_COMP Interrupt mask
        name: DDR_WR_COMP
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RD_COMP Interrupt mask
        name: SDR_RD_COMP
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: SDR_WR_COMP Interrupt mask
        name: SDR_WR_COMP
        offset: 0
        sw_access: ro
      name: I3C_SLV_IMR
      offset: 72
      type: reg
    - doc: I3C Slave Interrupt Clear Register
      field:
      - defaultVal: 0
        doc: DEFSLVS interrupt clear
        name: DEFSLVS
        offset: 21
        sw_access: wo
      - defaultVal: 0
        doc: TM interrupt clear
        name: TM
        offset: 20
        sw_access: wo
      - defaultVal: 0
        doc: ERROR interrupt clear
        name: ERROR
        offset: 19
        sw_access: wo
      - defaultVal: 0
        doc: EVENT_UP interrupt clear
        name: EVENT_UP
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: HJ_DONE interrupt clear
        name: HJ_DONE
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: MH_DONE interrupt clear
        name: MH_DONE
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: DA_UPDATE interrupt clear
        name: DA_UPDATE
        offset: 15
        sw_access: wo
      - defaultVal: 0
        doc: SDR_FAIL interrupt clear
        name: SDR_FAIL
        offset: 14
        sw_access: wo
      - defaultVal: 0
        doc: DDR_FAIL interrupt clear
        name: DDR_FAIL
        offset: 13
        sw_access: wo
      - defaultVal: 0
        doc: M_RD_ABORT interrupt clear
        name: M_RD_ABORT
        offset: 12
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_THR interrupt clear
        name: DDR_RX_THR
        offset: 11
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_THR interrupt clear
        name: DDR_TX_THR
        offset: 10
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_THR interrupt clear
        name: SDR_RX_THR
        offset: 9
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_THR interrupt clear
        name: SDR_TX_THR
        offset: 8
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RX_UNF interrupt clear
        name: DDR_RX_UNF
        offset: 7
        sw_access: wo
      - defaultVal: 0
        doc: DDR_TX_OVF interrupt clear
        name: DDR_TX_OVF
        offset: 6
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RX_UNF interrupt clear
        name: SDR_RX_UNF
        offset: 5
        sw_access: wo
      - defaultVal: 0
        doc: SDR_TX_OVF interrupt clear
        name: SDR_TX_OVF
        offset: 4
        sw_access: wo
      - defaultVal: 0
        doc: DDR_RD_COMP interrupt clear
        name: DDR_RD_COMP
        offset: 3
        sw_access: wo
      - defaultVal: 0
        doc: DDR_WR_COMP interrupt clear
        name: DDR_WR_COMP
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: SDR_RD_COMP interrupt clear
        name: SDR_RD_COMP
        offset: 1
        sw_access: wo
      - defaultVal: 0
        doc: SDR_WR_COMP interrupt clear
        name: SDR_WR_COMP
        offset: 0
        sw_access: wo
      name: I3C_SLV_ICR
      offset: 76
      type: reg
    - doc: I3C Slave Interrupt Status Register
      field:
      - defaultVal: 0
        doc: DEFSLVS Interrupt status
        name: DEFSLVS
        offset: 21
        property:
        - name: u_internal_notes
          value: Interrupt Status Register for Slave Mode of the I3C master controller.
            This interrupt is triggered whenever I3C-Slave DEFSLVS CCC command is
            received
        sw_access: ro
      - defaultVal: 0
        doc: TM Interrupt status
        name: TM
        offset: 20
        property:
        - name: u_internal_notes
          value: This interrupt is triggered whenever I3C-Slave is not in Test Mode
            and an ENTTM CCC command with byte value of 0x01 (general Test Mode) is
            received
        sw_access: ro
      - defaultVal: 0
        doc: ERROR Interrupt status
        name: ERROR
        offset: 19
        property:
        - name: u_internal_notes
          value: This event is triggered whenever an SDR Error is detected - applicable
            for S0, S1, S2, S4 and S5 Errors from MIPI spec
        sw_access: ro
      - defaultVal: 0
        doc: EVENT_UP Interrupt status
        name: EVENT_UP
        offset: 18
        property:
        - name: u_internal_notes
          value: This event is triggered whenever DISEC CCC or ENEC CCC is received
        sw_access: ro
      - defaultVal: 0
        doc: HJ_DONE Interrupt status
        name: HJ_DONE
        offset: 17
        property:
        - name: u_internal_notes
          value: This event is triggered whenever Hot-Join request is completed
        sw_access: ro
      - defaultVal: 0
        doc: MH_DONE Interrupt status
        name: MH_DONE
        offset: 16
        property:
        - name: u_internal_notes
          value: This event is triggered whenever a Mastership request is completed
        sw_access: ro
      - defaultVal: 0
        doc: DA_UPDATE Interrupt status
        name: DA_UPDATE
        offset: 15
        property:
        - name: u_internal_notes
          value: This event is triggered whenever the Dynamic Address of the device
            has been updated
        sw_access: ro
      - defaultVal: 0
        doc: SDR_FAIL Interrupt status
        name: SDR_FAIL
        offset: 14
        property:
        - name: u_internal_notes
          value: This event is triggered whenever a Fail event during SDR transfer
            is detected (applicable for Private Write transfers only)
        sw_access: ro
      - defaultVal: 0
        doc: DDR_FAIL Interrupt status
        name: DDR_FAIL
        offset: 13
        property:
        - name: u_internal_notes
          value: This event is triggered whenever a Fail event during DDR transfer
            is detected
        sw_access: ro
      - defaultVal: 0
        doc: M_RD_ABORT Interrupt status
        name: M_RD_ABORT
        offset: 12
        property:
        - name: u_internal_notes
          value: Read Transfer Abort performed by Master
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RX_THR Interrupt status
        name: DDR_RX_THR
        offset: 11
        property:
        - name: u_internal_notes
          value: This event is triggered whenever the threshold level for DDR Rx DATA
            Buffer is reached
        sw_access: ro
      - defaultVal: 0
        doc: DDR_TX_THR Interrupt status
        name: DDR_TX_THR
        offset: 10
        property:
        - name: u_internal_notes
          value: This event is triggered whenever the threshold level for DDR Tx DATA
            Buffer is reached
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RX_THR Interrupt status
        name: SDR_RX_THR
        offset: 9
        property:
        - name: u_internal_notes
          value: Rx DATA Buffer Threshold. It is set when the number of bytes in the
            Rx DATA Buffer reaches value programmed in TX_RX_THR_CTRL.rx_thr field.
        sw_access: ro
      - defaultVal: 0
        doc: SLV_SDR_TX_THR Interrupt status
        name: SDR_TX_THR
        offset: 8
        property:
        - name: u_internal_notes
          value: Tx DATA Buffer Threshold. It is set when the number of bytes in the
            Tx DATA Buffer reaches value programmed in TX_RX_THR_CTRL.tx_thr field.
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RX_UNF Interrupt status
        name: DDR_RX_UNF
        offset: 7
        property:
        - name: u_internal_notes
          value: Set if the host attempts to read from the DDR_RX_FIFO register when
            there is no more data
        sw_access: ro
      - defaultVal: 0
        doc: DDR_TX_OVF Interrupt status
        name: DDR_TX_OVF
        offset: 6
        property:
        - name: u_internal_notes
          value: Set if the host attempts to write to DDR_TX_FIFO register more times
            than the FIFO depth
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RX_UNF Interrupt status
        name: SDR_RX_UNF
        offset: 5
        property:
        - name: u_internal_notes
          value: Rx DATA Buffer Underflow. Set if the host attempts to read from the
            empty Rx DATA Buffer
        sw_access: ro
      - defaultVal: 0
        doc: SDR_TX_OVF Interrupt status
        name: SDR_TX_OVF
        offset: 4
        property:
        - name: u_internal_notes
          value: Tx DATA Buffer Overflow. Set if host attempts to write to Tx DATA
            Buffer which is already full
        sw_access: ro
      - defaultVal: 0
        doc: DDR_RD_COMP Interrupt status
        name: DDR_RD_COMP
        offset: 3
        property:
        - name: u_internal_notes
          value: This bit is set whenever the Slave terminates the DDR Read transfer
        sw_access: ro
      - defaultVal: 0
        doc: DDR_WR_COMP Interrupt status
        name: DDR_WR_COMP
        offset: 2
        property:
        - name: u_internal_notes
          value: This bit is set whenever the Master terminates the DDR Write transfer
        sw_access: ro
      - defaultVal: 0
        doc: SDR_RD_COMP Interrupt status
        name: SDR_RD_COMP
        offset: 1
        property:
        - name: u_internal_notes
          value: This bit is set whenever the Slave terminates the SDR Private Read
            transfer
        sw_access: ro
      - defaultVal: 0
        doc: SDR_WR_COMP Interrupt status
        name: SDR_WR_COMP
        offset: 0
        property:
        - name: u_internal_notes
          value: This bit is set whenever the Master terminates the SDR Private Write
            transfer
        sw_access: ro
      name: I3C_SLV_ISR
      offset: 80
      type: reg
    - doc: I3C Slave Status 0
      field:
      - defaultVal: 0
        doc: Private Read/Write Address
        name: REG_ADDR
        offset: '23:16'
        property:
        - name: u_internal_notes
          value: The read-only Status 0 register (SLV_STATUS0) is provided to enable
            the continuous monitoring of the raw unmasked status information of the
            I3C-Master operating in Slave mode
        sw_access: ro
      - defaultVal: 0
        doc: Number of transferred bytes in SDR transactions
        name: XFERRED_BYTES
        offset: '15:0'
        sw_access: ro
      name: I3C_SLV_STATUS0
      offset: 84
      type: reg
    - doc: I3C Slave Status 1
      field:
      - defaultVal: 0
        doc: Activity state
        name: ENTAS
        offset: '21:20'
        property:
        - name: u_internal_notes
          value: The read-only Status 1 register (SLV_STATUS1) is provided to enable
            the continuous monitoring of the raw unmasked status information of the
            I3C-Master operating in Slave mode
        sw_access: ro
      - defaultVal: 0
        doc: Vendor test mode active status
        name: VEN_TM
        offset: 19
        sw_access: ro
      - defaultVal: 1
        doc: Hot-Join disable status
        name: HJ_DIS
        offset: 18
        sw_access: ro
      - defaultVal: 1
        doc: Mastership disable status
        name: MR_DIS
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Protocol error condition
        name: PROT_ERROR
        offset: 16
        sw_access: ro
      - defaultVal: 17
        doc: Slave Dynamic Address
        name: DA
        offset: '15:9'
        sw_access: ro
      - defaultVal: 1
        doc: Slave Dynamic Address assigned
        name: HAS_DA
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: SLV_DDR_RX_FIFO full
        name: DDRRX_FULL
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: SLV_DDR_TX_FIFO full
        name: DDRTX_FULL
        offset: 6
        sw_access: ro
      - defaultVal: 1
        doc: SLV_DDR_RX_FIFO empty
        name: DDRRX_EMPTY
        offset: 5
        sw_access: ro
      - defaultVal: 1
        doc: SLV_DDR_TX_FIFO empty
        name: DDRTX_EMPTY
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: This bit is set whenever SDR_RX_FIFO full
        name: SDRRX_FULL
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: This bit is set whenever SDR_TX_FIFO full
        name: SDRTX_FULL
        offset: 2
        sw_access: ro
      - defaultVal: 1
        doc: This bit is set whenever SDR_RX_FIFO empty
        name: SDRRX_EMPTY
        offset: 1
        sw_access: ro
      - defaultVal: 1
        doc: This bit is set whenever SDR_TX_FIFO empty
        name: SDRTX_EMPTY
        offset: 0
        sw_access: ro
      name: I3C_SLV_STATUS1
      offset: 88
      type: reg
    - doc: I3C Command 0 FIFO
      field:
      - defaultVal: 0
        doc: Denotes whether it is a DDR command
        name: IS_DDR
        offset: 31
        property:
        - name: u_internal_notes
          value: Command0 FIFO register. When implemented, the commands are executed
            sequentially in order of arrival from the firmware. This bit enables DDR
            mode of transfer. Note that ENTHDR-DDR CCC should precede any commands
            with DDR mode enabled.
        sw_access: wo
      - defaultVal: 0
        doc: Denotes whether it is a CCC command
        name: IS_CCC
        offset: 30
        sw_access: wo
      - defaultVal: 0
        doc: Enable/Disable broadcast header (enabled by default for CCC transfer)
        name: BCH
        offset: 29
        property:
        - name: u_internal_notes
          value: Implicitly set for CCC commands
        sw_access: wo
      - defaultVal: 0
        doc: Private read/write transfer mode (non CCC transfer)
        name: XMIT_MODE
        offset: '28:27'
        property:
        - name: u_internal_notes
          value: Send one single slave CSR address followed by data bytes only. Expecting
            slave will make self-increment of the address for each data byte, or will
            have payload buffer implemented.
        sw_access: wo
      - defaultVal: 0
        doc: Sixteen bits register sub-addressing (private transfer)
        name: SBCA
        offset: 26
        sw_access: wo
      - defaultVal: 0
        doc: Repeated start between commands
        name: RSBC
        offset: 25
        property:
        - name: u_internal_notes
          value: 'When this bit is set, the repeated start condition is issued between
            commands instead of the stop condition. It is only applicable when there
            is more than one command in the command queue, and the next command is
            for a Slave device of the same type. The stop condition will be generated,
            regardless of the RSCB bit value, for the following scenarios: 1. Current
            command is the last command in the command queue. 2. Next command has
            invalid DA/SA. 3. Immediate command comes through.'
        sw_access: wo
      - defaultVal: 0
        doc: Enable/Disable 10 bit extended addr mode (legacy I2C)
        name: IS10B
        offset: 24
        sw_access: wo
      - defaultVal: 0
        doc: Payload length
        name: PL_LEN
        offset: '23:12'
        property:
        - name: u_internal_notes
          value: The number of bytes to be sent for particular CCC or generic R/Q
            command, up to 4095 bytes
        sw_access: wo
      - defaultVal: 0
        doc: MSB 10-bit extended address (IS10B = 1)
        name: DEV_ADDR_MSB
        offset: '10:8'
        property:
        - name: u_internal_notes
          value: The 3 MSB bits of legacy I2C 10-bit address. Applicable only if Is_10B
            is set for I2C legacy transfers.
        sw_access: wo
      - defaultVal: 0
        doc: Slave static/dynamic address
        name: DEV_ADDR
        offset: '7:1'
        property:
        - name: u_internal_notes
          value: Corresponds to a given slave Dynamic Address and Static Address.
            For CCC is applicable only when it is direct CCC command. For broadcast
            CCC this field is ignored.
        sw_access: wo
      - defaultVal: 0
        doc: Transfer direction
        name: RNW
        offset: 0
        property:
        - name: u_internal_notes
          value: For broadcast CCC this field is ignored
        sw_access: wo
      name: I3C_CMD0_FIFO
      offset: 96
      type: reg
    - doc: I3C Command 1 FIFO
      field:
      - defaultVal: 0
        doc: Command ID
        name: CMD_ID
        offset: '31:24'
        property:
        - name: u_internal_notes
          value: Command 1 FIFO register. When implemented, the commands are executed
            sequentially in order of arrival from the firmware.
        sw_access: wo
      - defaultVal: 0
        doc: CSR ADDR1 - second byte of the CSR address in 16-bit addressing mode
        name: CSRADDR1
        offset: '15:8'
        property:
        - name: u_internal_notes
          value: Applicable only when 16-bit addressing mode is used and for private
            commands (non CCC commands)
        sw_access: wo
      - defaultVal: 0
        doc: CCC/CSR ADDR0 - CCC or CSR Address
        name: CCC_CSRADDR0
        offset: '7:0'
        property:
        - name: u_internal_notes
          value: Meaning of this field depends on bit 30 (IsCCC) of Command Word0.
            - When IsCCC is set to '0' then this field holds address of slave CSR.
            When 16-bit addressing is used, then it is the first byte of the CSR address.
            When IsCCC is set to '1' then this field holds code of CCC.
        sw_access: wo
      name: I3C_CMD1_FIFO
      offset: 100
      type: reg
    - doc: I3C Transmit FIFO
      field:
      - defaultVal: 0
        doc: Tx Data FIFO
        name: DATA
        offset: '31:0'
        sw_access: wo
      name: I3C_TX_FIFO
      offset: 104
      type: reg
    - doc: I3C Immediate Command 0
      field:
      - defaultVal: 0
        doc: Payload Length
        name: PL_LEN
        offset: '14:12'
        property:
        - name: u_internal_notes
          value: High priority command register. When the core is executing a particular
            command from the CMD FIFO and a new immediate command is sent, the core
            finishes the standard command and then executes the immediate command,
            disregarding the CMD FIFO state. Supposed to be used mainly for CCC commands
            with payloads up to 4 bytes.
        sw_access: wo
      - defaultVal: 0
        doc: Slave static/dynamic address
        name: DEV_ADDR
        offset: '7:1'
        property:
        - name: u_internal_notes
          value: Applicable for CCC only when it is a direct CCC command. For broadcast
            CCC this field is ignored.
        sw_access: wo
      - defaultVal: 0
        doc: Transfer direction
        name: RNW
        offset: 0
        property:
        - name: u_internal_notes
          value: For broadcast CCC this field is ignored
        sw_access: wo
      name: I3C_IMD_CMD0
      offset: 112
      type: reg
    - doc: I3C Immediate Command 1
      field:
      - defaultVal: 0
        doc: Command ID
        name: CMD_ID
        offset: '31:24'
        property:
        - name: u_internal_notes
          value: High priority command register. When the core is executing a particular
            command from the CMD FIFO and a new immediate command is sent, the core
            finishes the standard command and then executes the immediate command,
            disregarding the CMD FIFO state. Supposed to be used mainly for CCC commands
            with payloads up to 4 bytes.
        sw_access: wo
      - defaultVal: 0
        doc: CCC code
        name: CCC
        offset: '7:0'
        sw_access: wo
      name: I3C_IMD_CMD1
      offset: 116
      type: reg
    - doc: I3C Immediate Data
      field:
      - defaultVal: 0
        doc: Payload/Data for a particular immediate command
        name: DATA
        offset: '31:0'
        sw_access: rw
      name: I3C_IMD_DATA
      offset: 120
      type: reg
    - doc: I3C Receive FIFO
      field:
      - defaultVal: 0
        doc: Rx Data FIFO
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: I3C_RX_FIFO
      offset: 128
      type: reg
    - doc: I3C Inband Interrupt Data FIFO
      field:
      - defaultVal: 0
        doc: IBI Data receive FIFO
        name: DATA
        offset: '31:0'
        sw_access: ro
      name: I3C_IBI_DATA_FIFO
      offset: 132
      type: reg
    - doc: I3C Slave Dual Data Rate Transmit FIFO
      field:
      - defaultVal: 0
        doc: Slave Tx DDR send FIFO
        name: DATA
        offset: '19:0'
        sw_access: wo
      name: I3C_SLV_DDR_TX_FIFO
      offset: 136
      type: reg
    - doc: I3C Slave Dual Data Rate Receive FIFO
      field:
      - defaultVal: 0
        doc: Slave Tx DDR receive FIFO
        name: DATA
        offset: '19:0'
        sw_access: ro
      name: I3C_SLV_DDR_RX_FIFO
      offset: 140
      type: reg
    - doc: I3C Command Inband Interrupt Threshold Control
      field:
      - defaultVal: 1
        doc: IBI response queue threshold
        name: IBIR_THR
        offset: '29:24'
        property:
        - name: u_internal_notes
          value: Configuration register for Command and In-Band Interrupt data buffer
            thresholds
        sw_access: rw
      - defaultVal: 1
        doc: Command response queue threshold
        name: CMDR_THR
        offset: '20:16'
        sw_access: rw
      - defaultVal: 1
        doc: IBI data FIFO threshold
        name: IBID_THR
        offset: '13:8'
        sw_access: rw
      - defaultVal: 1
        doc: Command descriptor memory threshold
        name: CMDD_THR
        offset: '4:0'
        sw_access: rw
      name: I3C_CMD_IBI_THR_CTRL
      offset: 144
      type: reg
    - doc: I3C Transmit Receive Threshold Control
      field:
      - defaultVal: 1
        doc: Rx data memory threshold
        name: RX_THR
        offset: '31:16'
        sw_access: rw
      - defaultVal: 1
        doc: Tx data memory threshold
        name: TX_THR
        offset: '15:0'
        sw_access: rw
      name: I3C_TX_RX_THR_CTRL
      offset: 148
      type: reg
    - doc: I3C Slave Dual Data Rate Transmit Receive Threshold Control
      field:
      - defaultVal: 1
        doc: Slave Mode DDR Rx data memory threshold
        name: SLV_DDR_RX_THR
        offset: '31:16'
        sw_access: rw
      - defaultVal: 1
        doc: Slave Mode DDR Tx data memory threshold
        name: SLV_DDR_TX_THR
        offset: '15:0'
        sw_access: rw
      name: I3C_SLV_DDR_TX_RX_THR_CTRL
      offset: 152
      type: reg
    - doc: I3C Flush Control
      field:
      - defaultVal: 0
        doc: IBI response queue flush
        name: IBI_RESP
        offset: 24
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the IBI Response Queue
            read/write pointers will be set to 0, effectively make the FIFO empty.
            Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Command response queue flush
        name: CMD_RESP
        offset: 23
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the Command Response
            Queue read/write pointers will be set to 0, effectively make the FIFO
            empty. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Slave DDR Rx FIFO flush
        name: SLV_DDR_RX
        offset: 22
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the SLV DDR Rx Data memory
            block read/write pointers will be set to 0, effectively make the FIFO
            empty. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Slave DDR Tx FIFO flush
        name: SLV_DDR_TX
        offset: 21
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the SLV DDR Tx Data memory
            block read/write pointers will be set to 0, effectively make the FIFO
            empty. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Immediate command and data register flush
        name: IMM_CMD
        offset: 20
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the immediate command/data
            register will be cleared. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: IBI recieved data FIFO flush
        name: IBI
        offset: 19
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the IBI data memory block
            read/write pointers will be set to 0. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Rx FIFO flush
        name: RX
        offset: 18
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the Rx Data memory block
            read/write pointers will be set to 0. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Tx FIFO flush
        name: TX
        offset: 17
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the Tx Data memory block
            read/write pointers will be set to 0. Self-cleared control bit.
        sw_access: wo
      - defaultVal: 0
        doc: Command FIFO flush
        name: CMD
        offset: 16
        property:
        - name: u_internal_notes
          value: When asserted while controller is disabled, the Command memory block
            read/write pointers will be set to 0. Self-cleared control bit.
        sw_access: wo
      name: I3C_FLUSH_CTRL
      offset: 156
      type: reg
    - doc: I3C TTO Prescale Control 0 (First SCL high timeout detection)
      field:
      - defaultVal: 0
        doc: Divider B
        name: DIV_B
        offset: '25:16'
        sw_access: rw
      - defaultVal: 0
        doc: Divider A
        name: DIV_A
        offset: '10:0'
        sw_access: rw
      name: I3C_TTO_PRESCL_CTRL0
      offset: 176
      type: reg
    - doc: I3C TTO Prescale Control 1 (Open Drain / Push Pull I3C timings)
      field:
      - defaultVal: 0
        doc: Divider B
        name: DIV_B
        offset: '25:16'
        sw_access: rw
      - defaultVal: 0
        doc: Divider A
        name: DIV_A
        offset: '7:0'
        sw_access: rw
      name: I3C_TTO_PRESCL_CTRL1
      offset: 180
      type: reg
    - doc: I3C Devices Control
      field:
      - defaultVal: 0
        doc: Clear DevID3 retaining registers set. Self-cleared bit.
        name: DEV3_CLEAR
        offset: 19
        sw_access: wo
      - defaultVal: 0
        doc: Clear DevID2 retaining registers set. Self-cleared bit.
        name: DEV2_CLEAR
        offset: 18
        sw_access: wo
      - defaultVal: 0
        doc: Clear DevID1 retaining registers set. Self-cleared bit.
        name: DEV1_CLEAR
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: Clear DevID0 retaining registers set. Self-cleared bit.
        name: DEV0_CLEAR
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: DevID3 is active - has either valid DA or SA
        name: DEV3_ACTIVE
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: DevID2 is active - has either valid DA or SA
        name: DEV2_ACTIVE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DevID1 is active - has either valid DA or SA
        name: DEV1_ACTIVE
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: DevID0 is active - has either valid DA or SA
        name: DEV0_ACTIVE
        offset: 0
        sw_access: rw
      name: I3C_DEVS_CTRL
      offset: 184
      type: reg
    - doc: I3C Device ID 0 Configuration Register
      field:
      - defaultVal: 0
        doc: MSB bits of Legacy I2C device with 10-bit addressing
        name: LVR_SA_MSB
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Address mode
        name: LVR_EXT_ADDR
        offset: 11
        property:
        - name: u_internal_notes
          value: 'NOTE: Invalid setting when Device0_RR0.is_i3c=1'
        sw_access: rw
      - defaultVal: 1
        doc: I3C mode
        name: IS_I3C
        offset: 9
        sw_access: ro
      - defaultVal: 16
        doc: Slave Dynamic (Static/Legacy) Address
        name: DEV_ADDR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID0_RR0
      offset: 192
      type: reg
    - doc: I3C Provisional Device ID 0 (MSB)
      field:
      - defaultVal: 39649296
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_MSB
        offset: '31:0'
        sw_access: rw
      name: I3C_DEV_ID0_RR1
      offset: 196
      type: reg
    - doc: I3C Provisional Device ID 0 (LSB) and Characteristics
      field:
      - defaultVal: 49152
        doc: Provisional ID LSB 16-bits (15 to 0)
        name: PID_LSB
        offset: '31:16'
        sw_access: rw
      - defaultVal: 98
        doc: BCR register
        name: BCR
        offset: '15:8'
        sw_access: rw
      - defaultVal: 90
        doc: DCR/LVR register
        name: DCR_LVR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID0_RR2
      offset: 200
      type: reg
    - doc: I3C Device ID 1 Configuration Register
      field:
      - defaultVal: 0
        doc: MSB bits of Legacy I2C Device with 10-bit addressing
        name: LVR_SA_MSB
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Address mode
        name: LVR_EXT_ADDR
        offset: 11
        property:
        - name: u_internal_notes
          value: 'NOTE: Invalid setting when Device1_RR0.is_i3c=1'
        sw_access: rw
      - defaultVal: 1
        doc: I3C mode
        name: IS_I3C
        offset: 9
        sw_access: rw
      - defaultVal: 19
        doc: Slave Dynamic (Static/Legacy) Address
        name: DEV_ADDR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID1_RR0
      offset: 208
      type: reg
    - doc: I3C Provisional Device ID 1 (MSB)
      field:
      - defaultVal: 0
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_MSB
        offset: '31:0'
        sw_access: rw
      name: I3C_DEV_ID1_RR1
      offset: 212
      type: reg
    - doc: I3C Provisional Device ID 1 (LSB) and Characteristics
      field:
      - defaultVal: 0
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_LSB
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: BCR register
        name: BCR
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCR/LVR register
        name: DCR_LVR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID1_RR2
      offset: 216
      type: reg
    - doc: I3C Device ID 2 Configuration Register
      field:
      - defaultVal: 0
        doc: MSB bits of Legacy I2C Device with 10-bit addressing
        name: LVR_SA_MSB
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Address mode
        name: LVR_EXT_ADDR
        offset: 11
        property:
        - name: u_internal_notes
          value: 'NOTE: Invalid setting when Device2_RR0.is_i3c=1'
        sw_access: rw
      - defaultVal: 1
        doc: I3C mode
        name: IS_I3C
        offset: 9
        sw_access: rw
      - defaultVal: 21
        doc: Slave Dynamic (Static/Legacy) Address
        name: DEV_ADDR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID2_RR0
      offset: 224
      type: reg
    - doc: I3C Provisional Device ID 2 (MSB)
      field:
      - defaultVal: 0
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_MSB
        offset: '31:0'
        sw_access: rw
      name: I3C_DEV_ID2_RR1
      offset: 228
      type: reg
    - doc: I3C Provisional Device ID 2 (LSB) and Characteristics
      field:
      - defaultVal: 0
        doc: Provisional ID LSB 16-bits (15 to 0)
        name: PID_LSB
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: BCR register
        name: BCR
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCR/LVR register
        name: DCR_LVR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID2_RR2
      offset: 232
      type: reg
    - doc: I3C Device ID3 Configuration Register
      field:
      - defaultVal: 0
        doc: MSB bits of Legacy I2C Device with 10-bit addressing
        name: LVR_SA_MSB
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Address mode
        name: LVR_EXT_ADDR
        offset: 11
        property:
        - name: u_internal_notes
          value: 'NOTE: Invalid setting when Device3_RR0.is_i3c=1'
        sw_access: rw
      - defaultVal: 1
        doc: I3C mode
        name: IS_I3C
        offset: 9
        sw_access: rw
      - defaultVal: 22
        doc: Slave Dynamic (Static/Legacy) Address
        name: DEV_ADDR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID3_RR0
      offset: 240
      type: reg
    - doc: I3C Provisional Device ID 3 (MSB)
      field:
      - defaultVal: 0
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_MSB
        offset: '31:0'
        sw_access: rw
      name: I3C_DEV_ID3_RR1
      offset: 244
      type: reg
    - doc: I3C Provisional Device ID 3 (LSB) and Characteristics
      field:
      - defaultVal: 0
        doc: Provisional ID MSB 32-bits (48 to 16)
        name: PID_LSB
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: BCR register
        name: BCR
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: DCR/LVR register
        name: DCR_LVR
        offset: '7:0'
        sw_access: rw
      name: I3C_DEV_ID3_RR2
      offset: 248
      type: reg
    - doc: I3C Slave Initiated Request Map 0
      field:
      - defaultVal: 0
        doc: Device ID1 BCR role
        name: DEVID1_ROLE
        offset: '31:30'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID1 Maximum data speed limit
        name: DEVID1_SLOW
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Device ID1 Payload length
        name: DEVID1_PL
        offset: '28:24'
        sw_access: rw
      - defaultVal: 127
        doc: Device ID1 DA
        name: DEVID1_DA
        offset: '23:17'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID1 ACK/NACK response
        name: DEVID1_RESP
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Device ID0 BCR role
        name: DEVID0_ROLE
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID0 Maximum data speed limit
        name: DEVID0_SLOW
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Device ID0 Payload length
        name: DEVID0_PL
        offset: '12:8'
        sw_access: rw
      - defaultVal: 127
        doc: Device ID0 DA
        name: DEVID0_DA
        offset: '7:1'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID0 ACK/NACK response
        name: DEVID0_RESP
        offset: 0
        sw_access: rw
      name: I3C_SIR_MAP0
      offset: 384
      type: reg
    - doc: I3C Slave Initiated Request Map 1
      field:
      - defaultVal: 0
        doc: Device ID2 BCR role
        name: DEVID2_ROLE
        offset: '15:14'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID2 Maximum data speed limit
        name: DEVID2_SLOW
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Device ID2 Payload length
        name: DEVID2_PL
        offset: '12:8'
        sw_access: rw
      - defaultVal: 127
        doc: Device ID2 DA
        name: DEVID2_DA
        offset: '7:1'
        sw_access: rw
      - defaultVal: 0
        doc: Device ID2 ACK/NACK response
        name: DEVID2_RESP
        offset: 0
        sw_access: rw
      name: I3C_SIR_MAP1
      offset: 388
      type: reg
    - doc: I3C General Purpose Input Word
      field:
      - defaultVal: 0
        doc: User Defined GPI Register 0
        name: GPI0
        offset: '7:0'
        sw_access: ro
      name: I3C_GPIR_WORD0
      offset: 416
      type: reg
    - doc: I3C General Purpose Output Word
      field:
      - defaultVal: 0
        doc: User Defined GPO Register 0
        name: GPO0
        offset: '7:0'
        sw_access: ro
      name: I3C_GPOR_WORD0
      offset: 544
      type: reg
    - type: define
      values:
      - doc: DDR is supported
        name: I3C_DDR_SUPPORTED
        value: 0
      - doc: DDR is not supported
        name: I3C_DDR_NOT_SUPPORTED
        value: 1
      - doc: Disable I3C Main Master/Secondary Master
        name: DEVICE_DISABLE
        value: 0
      - doc: Enable I3C Main Master/Secondary Master
        name: DEVICE_ENABLE
        value: 1
      - doc: Disable halt on abort behaviour
        name: HALT_ON_ABORT_DISABLE
        value: 0
      - doc: Enable halt on abort behaviour
        name: HALT_ON_ABORT_ENABLE
        value: 1
      - doc: Start execution of the commands currently in the CMD FIFOs
        name: START_EXECUTE_COMMANDS
        value: 1
      - doc: Manual command send disable. Execute commands automatically, as soon
          as at least one is present in the CMD MEM and the MCS. (CTRL.mcs) bit is
          disregarded.
        name: MCS_DISABLE
        value: 0
      - doc: Manual command send enable.Wait to start command execution until MCS
          bit (CTRL.mcs) is set to 1
        name: MCS_ENABLE
        value: 1
      - doc: tCASr_min = tCAS_min (as per MIPI spec v1.0)
        name: TCASR_TCAS_MIN
        value: 0
      - doc: tCASr_min = tCAS_min/2 (as per draft version of MIPI spec v1.1)
        name: TCASR_TCAS_MIN_DIV2
        value: 1
      - doc: No delay
        name: THD_DEL_NONE
        value: 0
      - doc: tHD_DAT delay = 1x SYSCLK
        name: THD_DEL_1X_SYSCLK
        value: 1
      - doc: tHD_DAT delay = 2 x SYSCLK
        name: THD_DEL_2X_SYSCLK
        value: 2
      - doc: tHD_DAT delay = 3 x SYSCLK
        name: THD_DEL_3X_SYSCLK
        value: 3
      - doc: ENTDAA CCC response is used for ACKed HJ request
        name: HJ_ACK_RESP_ENTDAA
        value: 0
      - doc: DISEC CCC response is used for ACKed HJ request
        name: HJ_ACK_RESP_DISEC
        value: 1
      - doc: NACK response for GETACCMST CCC request
        name: GETACCMST_RESP_NACK
        value: 0
      - doc: ACK response for GETACCMST CCC request
        name: GETACCMST_RESP_ACK
        value: 1
      - doc: NACK response for HJ request
        name: HJ_RESP_NACK
        value: 0
      - doc: ACK response for HJ request
        name: HJ_RESP_ACK
        value: 1
      - doc: Initiate HJ
        name: HJ_INITIATE
        value: 1
      - doc: Initiate Mastership request
        name: MST_INITIATE
        value: 1
      - doc: Address header optimization disabled
        name: AHDR_OPT_DISABLE
        value: 0
      - doc: Address header optimization enabled
        name: AHDR_OPT_ENABLE
        value: 1
      - doc: Pure Bus Mode
        name: BUS_MODE_PURE
        value: 0
      - doc: Mixed Fast Bus Mode
        name: BUS_MODE_MIXED_FAST
        value: 2
      - doc: Mixed Slow/Limited Bus Mode
        name: BUS_MODE_MIXED_SLOW_LIMITED
        value: 3
      - doc: I3C Core halted interrupt enable
        name: HALTED_INTERRUPT_ENABLE
        value: 1
      - doc: Mastership request done interrupt enable
        name: MR_DONE_INTERRUPT_ENABLE
        value: 1
      - doc: Immediate command complete interrupt enable
        name: IMM_COMP_INTERRUPT_ENABLE
        value: 1
      - doc: Tx data buffer threshold interrupt enable
        name: TX_THR_INTERRUPT_ENABLE
        value: 1
      - doc: Tx data buffer overflow interrupt enable
        name: TX_OVF_INTERRUPT_ENABLE
        value: 1
      - doc: IBI data buffer threshold interrupt enable
        name: IBID_THR_INTERRUPT_ENABLE
        value: 1
      - doc: IBI data buffer underflow interrupt enable
        name: IBID_UNF_INTERRUPT_ENABLE
        value: 1
      - doc: IBI response buffer threshold interrupt enable
        name: IBIR_THR_INTERRUPT_ENABLE
        value: 1
      - doc: IBI response buffer underflow interrupt enable
        name: IBIR_UNF_INTERRUPT_ENABLE
        value: 1
      - doc: IBI response buffer overflow interrupt enable
        name: IBIR_OVF_INTERRUPT_ENABLE
        value: 1
      - doc: Rx data buffer threshold interrupt enable
        name: RX_THR_INTERRUPT_ENABLE
        value: 1
      - doc: Rx data buffer underflow interrupt enable
        name: RX_UNF_INTERRUPT_ENABLE
        value: 1
      - doc: Command descriptor memory empty interrupt enable
        name: CMDD_EMP_INTERRUPT_ENABLE
        value: 1
      - doc: Command descriptor memory overflow interrupt enable
        name: CMDD_THR_INTERRUPT_ENABLE
        value: 1
      - doc: Command descriptor memory overflow interrupt enable
        name: CMDD_OVF_INTERRUPT_ENABLE
        value: 1
      - doc: Command response queue threshold interrupt enable
        name: CMDR_THR_INTERRUPT_ENABLE
        value: 1
      - doc: Command response queue underflow interrupt enable
        name: CMDR_UNF_INTERRUPT_ENABLE
        value: 1
      - doc: Command response queue overflow interrupt enable
        name: CMDR_OVF_INTERRUPT_ENABLE
        value: 1
      - doc: I3C Core halted interrupt disable
        name: HALTED_INTERRUPT_DISABLE
        value: 1
      - doc: Mastership request done interrupt disable
        name: MR_DONE_INTERRUPT_DISABLE
        value: 1
      - doc: Immediate command complete interrupt disable
        name: IMM_COMP_INTERRUPT_DISABLE
        value: 1
      - doc: Tx data buffer threshold interrupt disable
        name: TX_THR_INTERRUPT_DISABLE
        value: 1
      - doc: Tx data buffer overflow interrupt disable
        name: TX_OVF_INTERRUPT_DISABLE
        value: 1
      - doc: IBI data buffer threshold interrupt disable
        name: IBID_THR_INTERRUPT_DISABLE
        value: 1
      - doc: IBI data buffer underflow interrupt disable
        name: IBID_UNF_INTERRUPT_DISABLE
        value: 1
      - doc: IBI response buffer threshold interrupt disable
        name: IBIR_THR_INTERRUPT_DISABLE
        value: 1
      - doc: IBI response buffer underflow interrupt disable
        name: IBIR_UNF_INTERRUPT_DISABLE
        value: 1
      - doc: IBI response buffer overflow interrupt disable
        name: IBIR_OVF_INTERRUPT_DISABLE
        value: 1
      - doc: Rx data buffer threshold interrupt disable
        name: RX_THR_INTERRUPT_DISABLE
        value: 1
      - doc: Rx data buffer underflow interrupt disable
        name: RX_UNF_INTERRUPT_DISABLE
        value: 1
      - doc: Command descriptor memory empty interrupt disable
        name: CMDD_EMP_INTERRUPT_DISABLE
        value: 1
      - doc: Command descriptor memory overflow interrupt disable
        name: CMDD_THR_INTERRUPT_DISABLE
        value: 1
      - doc: Command descriptor memory overflow interrupt disable
        name: CMDD_OVF_INTERRUPT_DISABLE
        value: 1
      - doc: Command response queue threshold interrupt disable
        name: CMDR_THR_INTERRUPT_DISABLE
        value: 1
      - doc: Command response queue underflow interrupt disable
        name: CMDR_UNF_INTERRUPT_DISABLE
        value: 1
      - doc: Command response queue overflow interrupt disable
        name: CMDR_OVF_INTERRUPT_DISABLE
        value: 1
      - doc: I3C Core halted interrupt is disabled
        name: HALTED_INT_IS_DISABLED
        value: 0
      - doc: I3C Core halted interrupt is enabled
        name: HALTED_INT_IS_ENABLED
        value: 1
      - doc: Mastership request done interrupt is disabled
        name: MR_DONE_INT_IS_DISABLED
        value: 0
      - doc: Mastership request done interrupt is enabled
        name: MR_DONE_INT_IS_ENABLED
        value: 1
      - doc: Immediate command complete interrupt is disabled
        name: IMM_COMP_INT_IS_DISABLED
        value: 0
      - doc: Immediate command complete interrupt is enabled
        name: IMM_COMP_INT_IS_ENABLED
        value: 1
      - doc: Tx data buffer threshold interrupt is disabled
        name: TX_THR_INT_IS_DISABLED
        value: 0
      - doc: Tx data buffer threshold interrupt is enabled
        name: TX_THR_INT_IS_ENABLED
        value: 1
      - doc: Tx data buffer overflow interrupt is disabled
        name: TX_OVF_INT_IS_DISABLED
        value: 0
      - doc: Tx data buffer overflow interrupt is enabled
        name: TX_OVF_INT_IS_ENABLED
        value: 1
      - doc: IBI data buffer threshold interrupt is disabled
        name: IBID_THR_INT_IS_DISABLED
        value: 0
      - doc: IBI data buffer threshold interrupt is enabled
        name: IBID_THR_INT_IS_ENABLED
        value: 1
      - doc: IBI data buffer underflow interrupt is disabled
        name: IBID_UNF_INT_IS_DISABLED
        value: 0
      - doc: IBI data buffer underflow interrupt is enabled
        name: IBID_UNF_INT_IS_ENABLED
        value: 1
      - doc: IBI response buffer threshold interrupt is disabled
        name: IBIR_THR_INT_IS_DISABLED
        value: 0
      - doc: IBI response buffer threshold interrupt is enabled
        name: IBIR_THR_INT_IS_ENABLED
        value: 1
      - doc: IBI response buffer underflow interrupt is disabled
        name: IBIR_UNF_INT_IS_DISABLED
        value: 0
      - doc: IBI response buffer underflow interrupt is enabled
        name: IBIR_UNF_INT_IS_ENABLED
        value: 1
      - doc: IBI response buffer overflow interrupt is disabled
        name: IBIR_OVF_INT_IS_DISABLED
        value: 0
      - doc: IBI response buffer overflow interrupt is enabled
        name: IBIR_OVF_INT_IS_ENABLED
        value: 1
      - doc: Rx data buffer threshold interrupt is disabled
        name: RX_THR_INT_IS_DISABLED
        value: 0
      - doc: Rx data buffer threshold interrupt is enabled
        name: RX_THR_INT_IS_ENABLED
        value: 1
      - doc: Rx data buffer underflow interrupt is disabled
        name: RX_UNF_INT_IS_DISABLED
        value: 0
      - doc: Rx data buffer underflow interrupt is enabled
        name: RX_UNF_INT_IS_ENABLED
        value: 1
      - doc: Command descriptor memory empty interrupt is disabled
        name: CMDD_EMP_INT_IS_DISABLED
        value: 0
      - doc: Command descriptor memory empty interrupt is enabled
        name: CMDD_EMP_INT_IS_ENABLED
        value: 1
      - doc: IBI response buffer threshold interrupt is disabled
        name: CMDD_THR_INT_IS_DISABLED
        value: 0
      - doc: IBI response buffer threshold interrupt is enabled
        name: CMDD_THR_INT_IS_ENABLED
        value: 1
      - doc: Command descriptor memory overflow interrupt is disabled
        name: CMDD_OVF_INT_IS_DISABLED
        value: 0
      - doc: Command descriptor memory overflow interrupt is enabled
        name: CMDD_OVF_INT_IS_ENABLED
        value: 1
      - doc: Command response queue threshold interrupt is disabled
        name: CMDR_THR_INT_IS_DISABLED
        value: 0
      - doc: Command response queue threshold interrupt is enabled
        name: CMDR_THR_INT_IS_ENABLED
        value: 1
      - doc: Command response queue underflow interrupt is disabled
        name: CMDR_UNF_INT_IS_DISABLED
        value: 0
      - doc: Command response queue underflow interrupt is enabled
        name: CMDR_UNF_INT_IS_ENABLED
        value: 1
      - doc: Command response queue overflow interrupt is disabled
        name: CMDR_OVF_INT_IS_DISABLED
        value: 0
      - doc: Command response queue overflow interrupt is enabled
        name: CMDR_OVF_INT_IS_ENABLED
        value: 1
      - doc: Clear I3C Core halted interrupt
        name: HALTED_INT_CLEAR
        value: 1
      - doc: Clear mastership request done interrupt
        name: MR_DONE_INT_CLEAR
        value: 1
      - doc: Clear immediate command complete interrupt
        name: IMM_COMP_INT_CLEAR
        value: 1
      - doc: Clear Tx data buffer threshold interrupt
        name: TX_THR_INT_CLEAR
        value: 1
      - doc: Clear Tx data buffer overflow interrupt
        name: TX_OVF_INT_CLEAR
        value: 1
      - doc: Clear IBI data buffer threshold interrupt
        name: IBID_THR_INT_CLEAR
        value: 1
      - doc: Clear IBI data buffer underflow interrupt
        name: IBID_UNF_INT_CLEAR
        value: 1
      - doc: Clear IBI response buffer threshold interrupt
        name: IBIR_THR_INT_CLEAR
        value: 1
      - doc: Clear IBI response buffer underflow interrupt
        name: IBIR_UNF_INT_CLEAR
        value: 1
      - doc: Clear IBI response buffer overflow interrupt
        name: IBIR_OVF_INT_CLEAR
        value: 1
      - doc: Clear Rx data buffer threshold interrupt
        name: RX_THR_INT_CLEAR
        value: 1
      - doc: Clear Rx data buffer underflow interrupt
        name: RX_UNF_INT_CLEAR
        value: 1
      - doc: Clear command queue buffer empty interrupt
        name: CMDD_EMP_INT_CLEAR
        value: 1
      - doc: Clear command queue buffer overflow interrupt
        name: CMDD_THR_INT_CLEAR
        value: 1
      - doc: Clear command descriptor memory overflow interrupt
        name: CMDD_OVF_INT_CLEAR
        value: 1
      - doc: Clear command response queue threshold interrupt
        name: CMDR_THR_INT_CLEAR
        value: 1
      - doc: Clear command response queue underflow interrupt
        name: CMDR_UNF_INT_CLEAR
        value: 1
      - doc: Clear command response queue overflow interrupt
        name: CMDR_OVF_INT_CLEAR
        value: 1
      - doc: I3C Core halted interrupt is not pending
        name: HALTED_INT_IS_NOT_PENDING
        value: 0
      - doc: I3C Core halted interrupt is pending
        name: HALTED_INT_IS_PENDING
        value: 1
      - doc: Mastership request done interrupt is not pending
        name: MR_DONE_INT_IS_NOT_PENDING
        value: 0
      - doc: Mastership request done interrupt is pending
        name: MR_DONE_INT_IS_PENDING
        value: 1
      - doc: Immediate command complete interrupt is not pending
        name: IMM_COMP_INT_IS_NOT_PENDING
        value: 0
      - doc: Immediate command complete interrupt is pending
        name: IMM_COMP_INT_IS_PENDING
        value: 1
      - doc: Tx data buffer threshold interrupt is not pending
        name: TX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: Tx data buffer threshold interrupt is pending
        name: TX_THR_INT_IS_PENDING
        value: 1
      - doc: Tx data buffer overflow interrupt is not pending
        name: TX_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: Tx data buffer overflow interrupt is pending
        name: TX_OVF_INT_IS_PENDING
        value: 1
      - doc: IBI data buffer threshold interrupt is not pending
        name: IBID_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI data buffer threshold interrupt is pending
        name: IBID_THR_INT_IS_PENDING
        value: 1
      - doc: IBI data buffer underflow interrupt is not pending
        name: IBID_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI data buffer underflow interrupt is pending
        name: IBID_UNF_INT_IS_PENDING
        value: 1
      - doc: IBI response buffer threshold interrupt is not pending
        name: IBIR_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI response buffer threshold interrupt is pending
        name: IBIR_THR_INT_IS_PENDING
        value: 1
      - doc: IBI response buffer underflow interrupt is not pending
        name: IBIR_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI response buffer underflow interrupt is pending
        name: IBIR_UNF_INT_IS_PENDING
        value: 1
      - doc: IBI response buffer overflow interrupt is not pending
        name: IBIR_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI response buffer overflow interrupt is pending
        name: IBIR_OVF_INT_IS_PENDING
        value: 1
      - doc: Rx data buffer threshold interrupt is not pending
        name: RX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: Rx data buffer threshold interrupt is pending
        name: RX_THR_INT_IS_PENDING
        value: 1
      - doc: Rx data buffer underflow interrupt is not pending
        name: RX_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: Rx data buffer underflow interrupt is pending
        name: RX_UNF_INT_IS_PENDING
        value: 1
      - doc: Command descriptor memory empty interrupt is not pending
        name: CMDD_EMP_INT_IS_NOT_PENDING
        value: 0
      - doc: Command descriptor memory empty interrupt is pending
        name: CMDD_EMP_INT_IS_PENDING
        value: 1
      - doc: IBI response buffer threshold interrupt is not pending
        name: CMDD_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: IBI response buffer threshold interrupt is pending
        name: CMDD_THR_INT_IS_PENDING
        value: 1
      - doc: Command descriptor memory overflow interrupt is not pending
        name: CMDD_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: Command descriptor memory overflow interrupt is pending
        name: CMDD_OVF_INT_IS_PENDING
        value: 1
      - doc: Command response queue threshold interrupt is not pending
        name: CMDR_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: Command response queue threshold interrupt is pending
        name: CMDR_THR_INT_IS_PENDING
        value: 1
      - doc: Command response queue underflow interrupt is not pending
        name: CMDR_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: Command response queue underflow interrupt is pending
        name: CMDR_UNF_INT_IS_PENDING
        value: 1
      - doc: Command response queue overflow interrupt is not pending
        name: CMDR_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: Command response queue overflow interrupt is pending
        name: CMDR_OVF_INT_IS_PENDING
        value: 1
      - doc: Core is not idle, so it cannot accept new commands
        name: CORE_IS_NOT_IDLE
        value: 0
      - doc: Core is idle, so it can accept new commands
        name: CORE_IS_IDLE
        value: 1
      - doc: Core is halted
        name: CORE_IS_HALTED
        value: 0
      - doc: Core is not halted
        name: CORE_IS_NOT_HALTED
        value: 1
      - doc: Controller is in Slave Mode
        name: SLAVE_MODE
        value: 0
      - doc: Controller is in Master Mode
        name: MASTER_MODE
        value: 1
      - doc: Tx Queue is not full
        name: TX_BUFFER_IS_NOT_FULL
        value: 0
      - doc: Tx Queue is full
        name: TX_BUFFER_IS_FULL
        value: 1
      - doc: IBI Data Queue is not full
        name: IBI_BUFFER_IS_NOT_FULL
        value: 0
      - doc: IBI Data Queue is full
        name: IBI_BUFFER_IS_FULL
        value: 1
      - doc: IBI Response Queue is not full
        name: IBI_RESPONSE_BUFFER_IS_NOT_FULL
        value: 0
      - doc: IBI Response Queue is full
        name: IBI_RESPONSE_BUFFER_IS_FULL
        value: 1
      - doc: Rx Queue is not full
        name: RX_DATA_BUFFER_IS_NOT_FULL
        value: 0
      - doc: Rx Queue is full
        name: RX_DATA_BUFFER_IS_FULL
        value: 1
      - doc: Command Request Queue is not full
        name: CMD_DESCRIPTOR_MEM_IS_NOT_FULL
        value: 0
      - doc: Command Request Queue is full
        name: CMD_DESCRIPTOR_MEM_IS_FULL
        value: 1
      - doc: Command Response Queue is not full
        name: CMD_RESPONSE_QUEUE_IS_NOT_FULL
        value: 0
      - doc: Command Response Queue is full
        name: CMD_RESPONSE_QUEUE_IS_FULL
        value: 1
      - doc: Tx Queue is not empty
        name: TX_BUFFER_IS_NOT_EMPTY
        value: 0
      - doc: Tx Queue is empty
        name: TX_BUFFER_IS_EMPTY
        value: 1
      - doc: IBI Data Queue is not empty
        name: IBI_BUFFER_IS_NOT_EMPTY
        value: 0
      - doc: IBI Data Queue is empty
        name: IBI_BUFFER_IS_EMPTY
        value: 1
      - doc: IBI Response Queue is not empty
        name: IBI_RESPONSE_QUEUE_IS_NOT_EMPTY
        value: 0
      - doc: IBI Response Queue is empty
        name: IBI_RESPONSE_QUEUE_IS_EMPTY
        value: 1
      - doc: Rx Queue is not empty
        name: RX_DATA_BUFFER_IS_NOT_EMPTY
        value: 0
      - doc: Rx Queue is empty
        name: RX_DATA_BUFFER_IS_EMPTY
        value: 1
      - doc: Command descriptor memory is not empty
        name: CMD_DESCRIPTOR_MEM_IS_NOT_EMPTY
        value: 0
      - doc: Command descriptor memory is empty
        name: CMD_DESCRIPTOR_MEM_IS_EMPTY
        value: 1
      - doc: Command Response Queue is not empty
        name: CMD_RESPONSE_QUEUE_IS_NOT_EMPTY
        value: 0
      - doc: Command Response Queue is empty
        name: CMD_RESPONSE_QUEUE_IS_EMPTY
        value: 1
      - doc: No error
        name: NO_ERROR
        value: 0
      - doc: DDR preamble error
        name: DDR_PREAMBLE_ERROR
        value: 1
      - doc: DDR parity error
        name: DDR_PARITY_ERROR
        value: 2
      - doc: DDR Rx FIFO overflow
        name: DDR_RX_FIFO_OVF_ERROR
        value: 3
      - doc: DDR Tx FIFO underflow
        name: DDR_TX_FIFO_UNF_ERROR
        value: 4
      - doc: M0 error
        name: M0_ERROR
        value: 5
      - doc: M1 error
        name: M1_ERROR
        value: 6
      - doc: M2 error
        name: M2_ERROR
        value: 7
      - doc: MST abort error
        name: MST_ERROR
        value: 8
      - doc: NACK response error
        name: NACK_RESPONSE_ERROR
        value: 9
      - doc: Invalid DA error
        name: INVALID_DA_ERROR
        value: 10
      - doc: DDR dropped error
        name: DDR_DROPPED_ERROR
        value: 11
      - doc: IBI has been NACK'ed
        name: IBI_NACKED
        value: 0
      - doc: IBI has been ACK'ed
        name: IBI_ACKED
        value: 1
      - doc: No error has occurred during transaction
        name: IBI_DATA_FIFO_NO_ERROR
        value: 0
      - doc: IBI Data FIFO overflow has occurred during the transaction
        name: IBI_DATA_FIFO_OVERFLOW_ERROR
        value: 1
      - doc: In-Band Interrupt with Data Payload
        name: IBI_WITH_DATA_PAYLOAD
        value: 0
      - doc: Hot-Join request
        name: IBI_HOT_JOIN_REQUEST
        value: 1
      - doc: Mastership request
        name: IBI_MASTERSHIP_REQUEST
        value: 2
      - doc: DEFSLVS CCC receive interrupt enable
        name: DEFSLVS_INT_ENABLE
        value: 1
      - doc: Test mode error interrupt enable
        name: TM_INT_ENABLE
        value: 1
      - doc: SDR error detect interrupt enable
        name: ERROR_INT_ENABLE
        value: 1
      - doc: DISEC CCC or ENEC CCC received interrupt enable
        name: EVENT_UP_INT_ENABLE
        value: 1
      - doc: HJ request completed interrupt enable
        name: HJ_DONE_INT_ENABLE
        value: 1
      - doc: Mastership handover done interrupt enable
        name: MH_DONE_INT_ENABLE
        value: 1
      - doc: Slave dynamic address updated interrupt enable
        name: DA_UPDATE_INT_ENABLE
        value: 1
      - doc: Fail event detected during SDR transfer interrupt enable (Private write
          transfer)
        name: SDR_FAIL_INT_ENABLE
        value: 1
      - doc: Fail event detected during DDR transfer interrupt enable
        name: DDR_FAIL_INT_ENABLE
        value: 1
      - doc: Read Transfer Aborted by Master interrupt enable
        name: M_RD_ABORT_INT_ENABLE
        value: 1
      - doc: DDR Rx Data buffer threshold interrupt enable
        name: DDR_RX_THR_INT_ENABLE
        value: 1
      - doc: DDR Tx Data buffer threshold interrupt enable
        name: DDR_TX_THR_INT_ENABLE
        value: 1
      - doc: Rx Data buffer threshold interrupt enable
        name: SDR_RX_THR_INT_ENABLE
        value: 1
      - doc: Tx Data buffer threshold interrupt enable
        name: SDR_TX_THR_INT_ENABLE
        value: 1
      - doc: DDR_RX_FIFO read underflow interrupt enable
        name: DDR_RX_UNF_INT_ENABLE
        value: 1
      - doc: DDR_RX_FIFO write overflow interrupt enable
        name: DDR_TX_OVF_INT_ENABLE
        value: 1
      - doc: Rx data buffer underflow interrupt enable
        name: SDR_RX_UNF_INT_ENABLE
        value: 1
      - doc: Tx Data buffer overflow interrupt enable
        name: SDR_TX_OVF_INT_ENABLE
        value: 1
      - doc: Slave DDR read transfer termination interrupt enable
        name: DDR_RD_COMP_INT_ENABLE
        value: 1
      - doc: Slave DDR write transfer termination interrupt enable
        name: DDR_WR_COMP_INT_ENABLE
        value: 1
      - doc: Slave SDR read transfer termination interrupt enable
        name: SDR_RD_COMP_INT_ENABLE
        value: 1
      - doc: Slave SDR write transfer termination interrupt enable
        name: SRD_WR_COMP_INT_ENABLE
        value: 1
      - doc: DEFSLVS CCC receive interrupt disable
        name: DEFSLVS_INT_DISABLE
        value: 1
      - doc: Test mode error interrupt disable
        name: TM_INT_DISABLE
        value: 1
      - doc: SDR error detect interrupt disable
        name: ERROR_INT_DISABLE
        value: 1
      - doc: DISEC CCC or ENEC CCC received interrupt disable
        name: EVENT_UP_INT_DISABLE
        value: 1
      - doc: HJ request completed interrupt disable
        name: HJ_DONE_INT_DISABLE
        value: 1
      - doc: Mastership handover done interrupt disable
        name: MH_DONE_INT_DISABLE
        value: 1
      - doc: Slave dynamic address updated interrupt disable
        name: DA_UPDATE_INT_DISABLE
        value: 1
      - doc: Fail event detected during SDR transfer interrupt disable (Private write
          transfer)
        name: SDR_FAIL_INT_DISABLE
        value: 1
      - doc: Fail event detected during DDR transfer interrupt disable
        name: DDR_FAIL_INT_DISABLE
        value: 1
      - doc: Read Transfer Aborted by Master interrupt disable
        name: M_RD_ABORT_INT_DISABLE
        value: 1
      - doc: DDR Rx Data buffer threshold interrupt disable
        name: DDR_RX_THR_INT_DISABLE
        value: 1
      - doc: DDR Tx Data buffer threshold interrupt disable
        name: DDR_TX_THR_INT_DISABLE
        value: 1
      - doc: Rx Data buffer threshold interrupt disable
        name: SDR_RX_THR_INT_DISABLE
        value: 1
      - doc: Tx Data buffer threshold interrupt disable
        name: SDR_TX_THR_INT_DISABLE
        value: 1
      - doc: DDR_RX_FIFO read underflow interrupt disable
        name: DDR_RX_UNF_INT_DISABLE
        value: 1
      - doc: DDR_RX_FIFO write overflow interrupt disable
        name: DDR_TX_OVF_INT_DISABLE
        value: 1
      - doc: Rx data buffer underflow interrupt disable
        name: SDR_RX_UNF_INT_DISABLE
        value: 1
      - doc: Tx Data buffer overflow interrupt disable
        name: SDR_TX_OVF_INT_DISABLE
        value: 1
      - doc: Slave DDR read transfer termination interrupt disable
        name: DDR_RD_COMP_INT_DISABLE
        value: 1
      - doc: Slave DDR write transfer termination interrupt disable
        name: DDR_WR_COMP_INT_DISABLE
        value: 1
      - doc: Slave SDR read transfer termination interrupt disable
        name: SDR_RD_COMP_INT_DISABLE
        value: 1
      - doc: Slave SDR write transfer termination interrupt disable
        name: SRD_WR_COMP_INT_DISABLE
        value: 1
      - doc: DEFSLVS Command interrupt is disabled
        name: DEFSLVS_INT_IS_DISABLED
        value: 0
      - doc: DEFSLVS Command interrupt is enabled
        name: DEFSLVS_INT_IS_ENABLED
        value: 1
      - doc: Test Mode interrupt is disabled
        name: TM_INT_IS_DISABLED
        value: 0
      - doc: Test Mode interrupt is enabled
        name: TM_INT_IS_ENABLED
        value: 1
      - doc: Error interrupt is disabled
        name: ERROR_INT_IS_DISABLED
        value: 0
      - doc: Error interrupt is enabled
        name: ERROR_INT_IS_ENABLED
        value: 1
      - doc: EVENT_UP interrupt is disabled
        name: EVENT_UP_INT_IS_DISABLED
        value: 0
      - doc: EVENT_UP interrupt is enabled
        name: EVENT_UP_INT_IS_ENABLED
        value: 1
      - doc: Hot-Join Request Completed interrupt is disabled
        name: HJ_DONE_INT_IS_DISABLED
        value: 0
      - doc: Hot-Join Request Completed interrupt is enabled
        name: HJ_DONE_INT_IS_ENABLED
        value: 1
      - doc: Mastership handover done interrupt is disabled
        name: MH_DONE_INT_IS_DISABLED
        value: 0
      - doc: Mastership handover done interrupt is enabled
        name: MH_DONE_INT_IS_ENABLED
        value: 1
      - doc: Dynamic Address Update interrupt is disabled
        name: DA_UPDATE_INT_IS_DISABLED
        value: 0
      - doc: Dynamic Address Update interrupt is enabled
        name: DA_UPDATE_INT_IS_ENABLED
        value: 1
      - doc: SDR Transfer Fail Event interrupt is disabled
        name: SDR_FAIL_INT_IS_DISABLED
        value: 0
      - doc: SDR Transfer Fail Event interrupt is enabled
        name: SDR_FAIL_INT_IS_ENABLED
        value: 1
      - doc: DDR Transfer Fail Event interrupt is disabled
        name: DDR_FAIL_INT_IS_DISABLED
        value: 0
      - doc: DDR Transfer Fail Event interrupt is enabled
        name: DDR_FAIL_INT_IS_ENABLED
        value: 1
      - doc: Master Abort Read Transfer interrupt is disabled
        name: M_RD_ABORT_INT_IS_DISABLED
        value: 0
      - doc: Master Abort Read Transfer interrupt is enabled
        name: M_RD_ABORT_INT_IS_ENABLED
        value: 1
      - doc: DDR Rx Data Buffer Threshold interrupt is disabled
        name: DDR_RX_THR_INT_IS_DISABLED
        value: 0
      - doc: DDR Rx Data Buffer Threshold interrupt is enabled
        name: DDR_RX_THR_INT_IS_ENABLED
        value: 1
      - doc: DDR Tx Data Buffer Threshold interrupt is disabled
        name: DDR_TX_THR_INT_IS_DISABLED
        value: 0
      - doc: DDR Tx Data Buffer Threshold interrupt is enabled
        name: DDR_TX_THR_INT_IS_ENABLED
        value: 1
      - doc: SDR Rx Data Buffer Threshold interrupt is disabled
        name: SDR_RX_THR_INT_IS_DISABLED
        value: 0
      - doc: SDR Rx Data Buffer Threshold interrupt is enabled
        name: SDR_RX_THR_INT_IS_ENABLED
        value: 1
      - doc: SDR Tx Data Buffer Threshold interrupt is disabled
        name: SDR_TX_THR_INT_IS_DISABLED
        value: 0
      - doc: SDR Tx Data Buffer Threshold interrupt is enabled
        name: SDR_TX_THR_INT_IS_ENABLED
        value: 1
      - doc: DDR Rx Data Buffer Underflow interrupt is disabled
        name: DDR_RX_UNF_IHT_DISABLED
        value: 0
      - doc: DDR Rx Data Buffer Underflow interrupt is enabled
        name: DDR_RX_UNF_INT_IS_ENABLED
        value: 1
      - doc: DDR Tx Data Buffer Overflow interrupt is disabled
        name: DDR_TX_OVF_INT_IS_DISABLED
        value: 0
      - doc: DDR Tx Data Buffer Overflow interrupt is enabled
        name: DDR_TX_OVF_INT_IS_ENABLED
        value: 1
      - doc: SDR Rx Data Buffer Underflow interrupt is disabled
        name: SDR_RX_UNF_INT_IS_DISABLED
        value: 0
      - doc: SDR Rx Data Buffer Underflow interrupt is enabled
        name: SDR_RX_UNF_INT_IS_ENABLED
        value: 1
      - doc: SDR Tx Data Buffer Overflow interrupt is disabled
        name: SDR_TX_OVF_INT_IS_DISABLED
        value: 0
      - doc: SDR Tx Data Buffer Overflow interrupt is enabled
        name: SDR_TX_OVF_INT_IS_ENABLED
        value: 1
      - doc: DDR Read transfer complete interrupt is disabled
        name: DDR_RD_COMP_INT_IS_DISABLED
        value: 0
      - doc: DDR Read transfer complete interrupt is enabled
        name: DDR_RD_COMP_INT_IS_ENABLED
        value: 1
      - doc: DDR Write transfer complete interrupt is disabled
        name: DDR_WR_COMP_INT_IS_DISABLED
        value: 0
      - doc: DDR Write transfer complete interrupt is enabled
        name: DDR_WR_COMP_INT_IS_ENABLED
        value: 1
      - doc: SDR Read transfer complete interrupt is disabled
        name: SDR_RD_COMP_INT_IS_DISABLED
        value: 0
      - doc: SDR Read transfer complete interrupt is enabled
        name: SDR_RD_COMP_INT_IS_ENABLED
        value: 1
      - doc: SDR Write transfer complete interrupt is disabled
        name: SRD_WR_COMP_INT_IS_DISABLED
        value: 0
      - doc: SDR Write transfer complete interrupt is enabled
        name: SRD_WR_COMP_INT_IS_ENABLED
        value: 1
      - doc: Clear DEFSLVS CCC receive interrupt
        name: DEFSLVS_INT_CLEAR
        value: 1
      - doc: Clear test mode error interrupt
        name: TM_INT_CLEAR
        value: 1
      - doc: Clear SDR error detect interrupt
        name: ERROR_INT_CLEAR
        value: 1
      - doc: Clear DISEC CCC or ENEC CCC received interrupt
        name: EVENT_UP_INT_CLEAR
        value: 1
      - doc: Clear HJ request completed interrupt
        name: HJ_DONE_INT_CLEAR
        value: 1
      - doc: Clear mastership handover done interrupt
        name: MH_DONE_INT_CLEAR
        value: 1
      - doc: Clear slave dynamic address updated interrupt
        name: DA_UPDATE_INT_CLEAR
        value: 1
      - doc: Clear fail event detected during SDR transfer interrupt (Private write
          transfer)
        name: SDR_FAIL_INT_CLEAR
        value: 1
      - doc: Clear fail event detected during DDR transfer interrupt
        name: DDR_FAIL_INT_CLEAR
        value: 1
      - doc: Clear Read Transfer Aborted by Master interrupt
        name: M_RD_ABORT_INT_CLEAR
        value: 1
      - doc: Clear DDR Rx Data buffer threshold interrupt
        name: DDR_RX_THR_INT_CLEAR
        value: 1
      - doc: Clear DDR Tx Data buffer threshold interrupt
        name: DDR_TX_THR_INT_CLEAR
        value: 1
      - doc: Clear Rx Data buffer threshold interrupt
        name: SDR_RX_THR_INT_CLEAR
        value: 1
      - doc: Clear Tx Data buffer threshold interrupt
        name: SDR_TX_THR_INT_CLEAR
        value: 1
      - doc: Clear DDR_RX_FIFO read underflow interrupt
        name: DDR_RX_UNF_INT_CLEAR
        value: 1
      - doc: Clear DDR_RX_FIFO write overflow interrupt
        name: DDR_TX_OVF_INT_CLEAR
        value: 1
      - doc: Clear Rx data buffer underflow interrupt
        name: SDR_RX_UNF_INT_CLEAR
        value: 1
      - doc: Clear Tx Data buffer overflow interrupt
        name: SDR_TX_OVF_INT_CLEAR
        value: 1
      - doc: Clear Slave DDR read transfer termination interrupt
        name: DDR_RD_COMP_INT_CLEAR
        value: 1
      - doc: Clear Slave DDR write transfer termination interrupt
        name: DDR_WR_COMP_INT_CLEAR
        value: 1
      - doc: Clear Slave SDR read transfer termination interrupt
        name: SDR_RD_COMP_INT_CLEAR
        value: 1
      - doc: Clear Slave SDR write transfer termination interrupt
        name: SRD_WR_COMP_INT_CLEAR
        value: 1
      - doc: DEFSLVS Command interrupt has not been triggered
        name: DEFSLVS_INT_IS_NOT_PENDING
        value: 0
      - doc: DEFSLVS Command interrupt has been triggered
        name: DEFSLVS_INT_IS_PENDING
        value: 1
      - doc: Test Mode interrupt has not been triggered
        name: TM_INT_IS_NOT_PENDING
        value: 0
      - doc: Test Mode interrupt has been triggered
        name: TM_INT_IS_PENDING
        value: 1
      - doc: Error interrupt has not been triggered
        name: ERROR_INT_IS_NOT_PENDING
        value: 0
      - doc: Error interrupt has been triggered
        name: ERROR_INT_IS_PENDING
        value: 1
      - doc: EVENT_UP interrupt has not been triggered
        name: EVENT_UP_INT_IS_NOT_PENDING
        value: 0
      - doc: EVENT_UP interrupt has been triggered
        name: EVENT_UP_INT_IS_PENDING
        value: 1
      - doc: Hot-Join Request Completed interrupt has not been triggered
        name: HJ_DONE_INT_IS_NOT_PENDING
        value: 0
      - doc: Hot-Join Request Completed interrupt has been triggered
        name: HJ_DONE_INT_IS_PENDING
        value: 1
      - doc: Mastership handover done interrupt has not been triggered
        name: MH_DONE_INT_IS_NOT_PENDING
        value: 0
      - doc: Mastership handover done interrupt has been triggered
        name: MH_DONE_INT_IS_PENDING
        value: 1
      - doc: Dynamic Address Update interrupt has not been triggered
        name: DA_UPDATE_INT_IS_NOT_PENDING
        value: 0
      - doc: Dynamic Address Update interrupt has been triggered
        name: DA_UPDATE_INT_IS_PENDING
        value: 1
      - doc: SDR Transfer Fail Event interrupt has not been triggered
        name: SDR_FAIL_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Transfer Fail Event interrupt has been triggered
        name: SDR_FAIL_INT_IS_PENDING
        value: 1
      - doc: DDR Transfer Fail Event interrupt has not been triggered
        name: DDR_FAIL_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Transfer Fail Event interrupt has been triggered
        name: DDR_FAIL_INT_IS_PENDING
        value: 1
      - doc: Master Abort Read Transfer interrupt has not been triggered
        name: M_RD_ABORT_INT_IS_NOT_PENDING
        value: 0
      - doc: Master Abort Read Transfer interrupt has been triggered
        name: M_RD_ABORT_INT_IS_PENDING
        value: 1
      - doc: DDR Rx Data Buffer Threshold interrupt has not been triggered
        name: DDR_RX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Rx Data Buffer Threshold interrupt has been triggered
        name: DDR_RX_THR_INT_IS_PENDING
        value: 1
      - doc: DDR Tx Data Buffer Threshold interrupt has not been triggered
        name: DDR_TX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Tx Data Buffer Threshold interrupt has been triggered
        name: DDR_TX_THR_INT_IS_PENDING
        value: 1
      - doc: SDR Rx Data Buffer Threshold interrupt has not been triggered
        name: SDR_RX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Rx Data Buffer Threshold interrupt has been triggered
        name: SDR_RX_THR_INT_IS_PENDING
        value: 1
      - doc: SDR Tx Data Buffer Threshold interrupt has not been triggered
        name: SDR_TX_THR_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Tx Data Buffer Threshold interrupt has been triggered
        name: SDR_TX_THR_INT_IS_PENDING
        value: 1
      - doc: DDR Rx Data Buffer Underflow interrupt has not been triggered
        name: DDR_RX_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Rx Data Buffer Underflow interrupt has been triggered
        name: DDR_RX_UNF_INT_IS_PENDING
        value: 1
      - doc: DDR Tx Data Buffer Overflow interrupt has not been triggered
        name: DDR_TX_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Tx Data Buffer Overflow interrupt has been triggered
        name: DDR_TX_OVF_INT_IS_PENDING
        value: 1
      - doc: SDR Rx Data Buffer Underflow interrupt has not been triggered
        name: SDR_RX_UNF_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Rx Data Buffer Underflow interrupt has been triggered
        name: SDR_RX_UNF_INT_IS_PENDING
        value: 1
      - doc: SDR Tx Data Buffer Overflow interrupt has not been triggered
        name: SDR_TX_OVF_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Tx Data Buffer Overflow interrupt has been triggered
        name: SDR_TX_OVF_INT_IS_PENDING
        value: 1
      - doc: DDR Read transfer complete interrupt has not been triggered
        name: DDR_RD_COMP_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Read transfer complete interrupt has been triggered
        name: DDR_RD_COMP_INT_IS_PENDING
        value: 1
      - doc: DDR Write transfer complete interrupt has not been triggered
        name: DDR_WR_COMP_INT_IS_NOT_PENDING
        value: 0
      - doc: DDR Write transfer complete interrupt has been triggered
        name: DDR_WR_COMP_INT_IS_PENDING
        value: 1
      - doc: SDR Read transfer complete interrupt has not been triggered
        name: SDR_RD_COMP_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Read transfer complete interrupt has been triggered
        name: SDR_RD_COMP_INT_IS_PENDING
        value: 1
      - doc: SDR Write transfer complete interrupt has not been triggered
        name: SRD_WR_COMP_INT_IS_NOT_PENDING
        value: 0
      - doc: SDR Write transfer complete interrupt has been triggered
        name: SRD_WR_COMP_INT_IS_PENDING
        value: 1
      - doc: ENTTM CCC with a value other than 0x01 (Vendor TM) has been received
        name: VEN_TM_NOT_ACTIVE
        value: 0
      - doc: ENTTM CCC has been received with value of 0x01 (Vendor TM)
        name: VEN_TM_ACTIVE
        value: 1
      - doc: HJ request is not disabled by Current I3C-Master
        name: HJ_NOT_DISABLED_BY_DISEC_CCC
        value: 0
      - doc: HJ request is disabled by Current I3C-Master using DISEC CCC
        name: HJ_DISABLED_BY_DISEC_CCC
        value: 1
      - doc: MR request is not disabled by Current I3C-Master
        name: MR_NOT_DISABLED_BY_DISEC_CCC
        value: 0
      - doc: MR request is disabled by Current I3C-Master using DISEC CCC
        name: MR_DISABLED_BY_DISEC_CCC
        value: 1
      - doc: SDR error consition is not detected
        name: SDR_PROTOCOL_ERROR_IS_NOT_DETECTED
        value: 0
      - doc: SDR error condition is detected by I3C-Master operating in Slave mode
        name: SDR_PROTOCOL_ERROR_IS_DETECTED
        value: 1
      - doc: This bit is set whenever Slave has Dynamic Address assigned
        name: SLAVE_HAS_NO_DA_ASSIGNED
        value: 0
      - doc: Slave Dynamic Address assigned
        name: SLAVE_HAS_DA_ASSIGNED
        value: 1
      - doc: This bit is set whenever SLV_DDR_RX_FIFO is full
        name: DDRRX_FIFO_NOT_FULL
        value: 0
      - doc: SLV_DDR_RX_FIFO full
        name: DDRRX_FIFO_FULL
        value: 1
      - doc: This bit is set whenever SLV_DDR_TX_FIFO is full
        name: DDRTX_FIFO_NOT_FULL
        value: 0
      - doc: SLV_DDR_TX_FIFO full
        name: FIFO_FULL
        value: 1
      - doc: This bit is set whenever SLV_DDR_RX_FIFO is empty
        name: DDRRX_FIFO_NOT_EMPTY
        value: 0
      - doc: SLV_DDR_RX_FIFO empty
        name: DDRRX_FIFO_EMPTY
        value: 1
      - doc: This bit is set whenever SLV_DDR_TX_FIFO is empty
        name: DDRTX_FIFO_NOT_EMPTY
        value: 0
      - doc: SLV_DDR_TX_FIFO empty
        name: DDRTX_FIFO_EMPTY
        value: 1
      - doc: This bit is set whenever SDR_RX_FIFO is full
        name: SDRRX_FIFO_NOT_FULL
        value: 0
      - doc: This bit is set whenever SDR_RX_FIFO full
        name: SDRRX_FIFO_FULL
        value: 1
      - doc: This bit is set whenever SDR_TX_FIFO is full
        name: SDRTX_FIFO_NOT_FULL
        value: 0
      - doc: This bit is set whenever SDR_TX_FIFO full
        name: SDRTX_FIFO_FULL
        value: 1
      - doc: This bit is set whenever SDR_RX_FIFO is empty
        name: SDRRX_FIFO_NOT_EMPTY
        value: 0
      - doc: This bit is set whenever SDR_RX_FIFO empty
        name: SDRRX_FIFO_EMPTY
        value: 1
      - doc: This bit is set whenever SDR_TX_FIFO is empty
        name: SDRTX_FIFO_NOT_EMPTY
        value: 0
      - doc: This bit is set whenever SDR_TX_FIFO empty
        name: SDRTX_FIFO_EMPTY
        value: 1
      - doc: SDR command
        name: SDR_MODE
        value: 0
      - doc: DDR command
        name: DDR_MODE
        value: 1
      - doc: Generic command
        name: GENERIC_COMMAND
        value: 0
      - doc: CCC Command
        name: CCC_COMMAND
        value: 1
      - doc: Broadcast header disabled
        name: BROADCAST_HEADER_DISABLED
        value: 0
      - doc: Broadcast header enabled
        name: BROADCAST_HEADER_ENABLED
        value: 1
      - doc: Burst (byte-by-byte) transfer with static register sub-address
        name: BURST_STATIC_SUB_ADDR
        value: 0
      - doc: Single transfer with incremented register sub-address.
        name: SINGLE_INCR_SUB_ADDR
        value: 1
      - doc: Single transfer with static register sub-address.
        name: SINGLE_STATIC_SUB_ADDR
        value: 2
      - doc: Burst (byte-by-byte) transfer without register sub-address
        name: BURST_NO_SUB_ADDR
        value: 3
      - doc: Normal CSR addressing mode (8-bit)
        name: NORMAL_SLAVE_REG_ADDR_MODE
        value: 0
      - doc: Extended CSR addressing mode (16-bit)
        name: EXTENDED_SLAVE_REG_ADDR_MODE
        value: 1
      - doc: Stop condition issued between commands
        name: I3C_FIFO_RSBC_OFF
        value: 0
      - doc: Repeated start condition issued between commands
        name: I3C_FIFO_RSBC_ON
        value: 1
      - doc: Normal addressing mode (7-bit)
        name: EXTENDED_ADDR_MODE_10_BITS_DISABLED
        value: 0
      - doc: Extended addressing mode (10-bit)
        name: EXTENDED_ADDR_MODE_10_BITS_ENABLED
        value: 1
      - doc: Write transfer
        name: WRITE_TRANSFER
        value: 0
      - doc: Read transfer
        name: READ_TRANSFER
        value: 1
      - doc: IBI response queue flush
        name: I3C_IBI_RESP_FLUSH
        value: 1
      - doc: Command response queue flush
        name: CMD_RESP_FLUSH
        value: 1
      - doc: Slave DDR Rx FIFO flush
        name: SLV_DDR_RX_FIFO_FLUSH
        value: 1
      - doc: Slave DDR Tx FIFO flush
        name: SLV_DDR_TX_FIFO_FLUSH
        value: 1
      - doc: Immediate command and data register flush
        name: IMM_FIFO_FLUSH
        value: 1
      - doc: IBI recieved data FIFO flush
        name: IBI_FIFO_FLUSH
        value: 1
      - doc: Rx FIFO flush
        name: I3C_RX_FIFO_FLUSH
        value: 1
      - doc: Tx FIFO flush
        name: I3C_TX_FIFO_FLUSH
        value: 1
      - doc: Command FIFO flush
        name: CMD_FIFO_FLUSH
        value: 1
      - doc: Clear DevID3 retaining registers set. Self-cleared bit.
        name: DEV3_CLEAR_ENABLE
        value: 1
      - doc: Clear DevID2 retaining registers set. Self-cleared bit.
        name: DEV2_CLEAR_ENABLE
        value: 1
      - doc: Clear DevID1 retaining registers set. Self-cleared bit.
        name: DEV1_CLEAR_ENABLE
        value: 1
      - doc: Clear DevID0 retaining registers set. Self-cleared bit.
        name: DEV0_CLEAR_ENABLE
        value: 1
      - doc: DevID3 is active - has either valid DA or SA
        name: DEV3_IS_NOT_IS_ACTIVE
        value: 0
      - doc: DevID3 is active - has either valid DA or SA
        name: DEV3_IS_ACTIVE
        value: 1
      - doc: DevID2 is active - has either valid DA or SA
        name: DEV2_IS_NOT_IS_ACTIVE
        value: 0
      - doc: DevID2 is active - has either valid DA or SA
        name: DEV2_IS_ACTIVE
        value: 1
      - doc: DevID1 is active - has either valid DA or SA
        name: DEV1_IS_NOT_IS_ACTIVE
        value: 0
      - doc: DevID1 is active - has either valid DA or SA
        name: DEV1_IS_ACTIVE
        value: 1
      - doc: DevID0 is active - has either valid DA or SA
        name: DEV0_IS_NOT_IS_ACTIVE
        value: 0
      - doc: DevID0 is active - has either valid DA or SA
        name: DEV0_IS_ACTIVE
        value: 1
      - doc: 7-bit addressing - applicable for I3C and I2C devices
        name: LVR_EXT_ADDR_7BIT
        value: 0
      - doc: 10-bit addressing - applicable only for I2C devices with 10-bit extended
          address
        name: LVR_EXT_ADDR_10BIT
        value: 1
      - doc: I3C Mode disabled
        name: DEVICE_MODE_NON_I3C
        value: 0
      - doc: I3C Mode enabled
        name: DEVICE_MODE_I3C
        value: 1
      - doc: Device ID1 Slave role
        name: DEVID1_SLAVE
        value: 0
      - doc: Device ID1 Master/Secondary Master role
        name: DEVID1_MASTER_SECONDARY_MASTER
        value: 1
      - doc: No max data speed limitation for Device ID1
        name: DEVID1_NO_SPEED_LIMIT
        value: 0
      - doc: Max data speed limitation present for Device 1
        name: DEVID1_SPEED_LIMITED
        value: 1
      - doc: NACK each request from Device ID1
        name: DEVID1_RESP_NACK
        value: 0
      - doc: ACK each request from Device ID1
        name: DEVID1_RESP_ACK
        value: 1
      - doc: Device ID0 Slave role
        name: DEVID0_SLAVE
        value: 0
      - doc: Device ID0 Master/Secondary Master role
        name: DEVID0_MASTER_SECONDARY_MASTER
        value: 1
      - doc: No max data speed limitation for Device ID0
        name: DEVID0_NO_SPEED_LIMIT
        value: 0
      - doc: Max data speed limitation present for Device 0
        name: DEVID0_SPEED_LIMITED
        value: 1
      - doc: NACK each request from Device ID0
        name: DEVID0_RESP_NACK
        value: 0
      - doc: ACK each request from Device ID0
        name: DEVID0_RESP_ACK
        value: 1
      - doc: Device ID2 Slave role
        name: DEVID2_SLAVE
        value: 0
      - doc: Device ID2 Master/Secondary Master role
        name: DEVID2_MASTER_SECONDARY_MASTER
        value: 1
      - doc: No max data speed limitation for Device ID2
        name: DEVID2_NO_SPEED_LIMIT
        value: 0
      - doc: Max data speed limitation present for Device 2
        name: DEVID2_SPEED_LIMITED
        value: 1
      - doc: NACK each request from Device ID2
        name: DEVID2_RESP_NACK
        value: 0
      - doc: ACK each request from Device ID2
        name: DEVID2_RESP_ACK
        value: 1
    offset: 1073795072
    type: block
  - doc: Implementation Control Block
    name: ICB
    node:
    - doc: 'Interrupt Controller Type Register (Comment: Specifies number of interrupt
        inputs to the system)'
      field:
      - defaultVal: 1
        doc: Number of interrupt inputs in steps of 32
        name: INTLINESNUM
        offset: '4:0'
        property:
        - name: u_internal_notes
          value: 1 to 32 interrupt inputs
        sw_access: ro
      name: ICB_ICTR
      offset: 0
      type: reg
    - type: define
      values:
      - doc: NVIC_INTLINESNUM_1_32
        name: NVIC_INTLINESNUM_1_32
        value: 0
      - doc: NVIC_INTLINESNUM_33_64
        name: NVIC_INTLINESNUM_33_64
        value: 1
      - doc: NVIC_INTLINESNUM_65_96
        name: NVIC_INTLINESNUM_65_96
        value: 2
    offset: 3758153732
    type: block
  - doc: SysTick Timer
    name: SysTick
    node:
    - doc: 'SysTick Control and Status Register (Comment: Control and status of the
        SYSTICK timer)'
      field:
      - defaultVal: 0
        doc: Reads as 1 if SysTick counter has reached 0 since the last time the timer
          has reached 0. Clears to 0 on read.
        name: COUNTFLAG
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: SysTick timer clock source
        name: CLKSOURCE
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: SysTick timer interrupt enable
        name: TICKINT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: SysTick timer enable
        name: ENABLE
        offset: 0
        sw_access: rw
      name: SysTick_CTRL
      offset: 0
      type: reg
    - doc: 'SysTick Reload Value Register (Comment: Stores the SYSTICK timer reload
        value)'
      field:
      - defaultVal: 0
        doc: Counter reload value for the SysTick timer when it reaches 0
        name: RELOAD
        offset: '23:0'
        sw_access: rw
      name: SysTick_LOAD
      offset: 4
      type: reg
    - doc: 'SysTick Current Value Register (Comment: Stores the current SYSTICK timer
        count value)'
      field:
      - defaultVal: 0
        doc: Current value of the SysTick counter value. Write to clear counter.
        name: CURRENT
        offset: '23:0'
        sw_access: rw
      name: SysTick_VAL
      offset: 8
      type: reg
    - doc: 'SysTick Calibration Register (Comment: Stores SYSTICK calibration values)'
      field:
      - defaultVal: 0
        doc: Indicates if a reference clock is available
        name: NOREF
        offset: 31
        sw_access: ro
      - defaultVal: 1
        doc: Indicates if calibration value is exactly 10 ms or not
        name: SKEW
        offset: 30
        sw_access: ro
      - defaultVal: 313
        doc: SysTick counter calibration value for 10 ms. A value of 0 means the calibration
          value is not available
        name: TENMS
        offset: '23:0'
        sw_access: ro
      name: SysTick_CALIB
      offset: 12
      type: reg
    - type: define
      values:
      - doc: SYSTICK counter has not reached zero since last read
        name: SYSTICK_COUNTFLAG_NOT_ZERO
        value: 0
      - doc: SYSTICK counter has reached zero since last read
        name: SYSTICK_COUNTFLAG_ZERO
        value: 1
      - doc: Use external reference clock (STCLK)
        name: SYSTICK_CLKSOURCE_EXTREF_CLK
        value: 0
      - doc: Use the core clock
        name: SYSTICK_CLKSOURCE_CORE_CLK
        value: 1
      - doc: Disable interrupt generation when SYSTICK timer reaches 0
        name: SYSTICK_TICKINT_DISABLE
        value: 0
      - doc: Enable interrupt generation when SYSTICK timer reaches 0
        name: SYSTICK_TICKINT_ENABLE
        value: 1
      - doc: Disable SYSTICK timer
        name: SYSTICK_DISABLE
        value: 0
      - doc: Enable SYSTICK Timer
        name: SYSTICK_ENABLE
        value: 1
      - doc: No external reference clock available
        name: SYSTICK_NOREF
        value: 1
      - doc: External reference clock available
        name: SYSTICK_REF
        value: 0
      - doc: Calibration value is not exactly 10 ms
        name: SYSTICK_SKEW
        value: 1
      - doc: Calibration value is exactly 10 ms
        name: SYSTICK_NOSKEW
        value: 0
    offset: 3758153744
    type: block
  - doc: Nested Vector Interrupt Controller
    name: NVIC
    node:
    - doc: 'NVIC External Interrupt Set Enable Register 0 (Comment: Set enable for
        external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: CC312 interrupt set enable
        name: CC312
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: FPU interrupt set enable
        name: FPU
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: NFMI interrupt set enable
        name: NFMI
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_ERROR interrupt set enable
        name: PCM0_ERROR
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_RX_TX interrupt set enable
        name: PCM0_RX_TX
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: UART_ERROR interrupt set enable
        name: UART_ERROR
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: UART1_TX interrupt set enable
        name: UART1_TX
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: UART1_RX interrupt set enable
        name: UART1_RX
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: UART0_TX interrupt set enable
        name: UART0_TX
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: UART0_RX interrupt set enable
        name: UART0_RX
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: I3C0 interrupt set enable
        name: I3C0
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: I2C0 interrupt set enable
        name: I2C0
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_COM interrupt set enable
        name: SPI1_COM
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_TX interrupt set enable
        name: SPI1_TX
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_RX interrupt set enable
        name: SPI1_RX
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_COM interrupt set enable
        name: SPI0_COM
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_TX interrupt set enable
        name: SPI0_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_RX interrupt set enable
        name: SPI0_RX
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: GPIO3 interrupt set enable
        name: GPIO3
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: GPIO2 interrupt set enable
        name: GPIO2
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: GPIO1 interrupt set enable
        name: GPIO1
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: GPIO0 interrupt set enable
        name: GPIO0
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: AUDIO interrupt set enable
        name: AUDIO
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: WATCHDOG interrupt set enable
        name: WATCHDOG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: TIMER3 interrupt set enable
        name: TIMER3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: TIMER2 interrupt set enable
        name: TIMER2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: TIMER1 interrupt set enable
        name: TIMER1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: TIMER0 interrupt set enable
        name: TIMER0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: LSAD_MONITOR interrupt set enable
        name: LSAD_MONITOR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: RTC_CLOCK interrupt set enable
        name: RTC_CLOCK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: RTC_ALARM interrupt set enable
        name: RTC_ALARM
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: WAKEUP interrupt set enable
        name: WAKEUP
        offset: 0
        sw_access: rw
      name: NVIC_ISER0
      offset: 0
      type: reg
    - doc: 'NVIC External Interrupt Set Enable Register 1 (Comment: Set enable for
        external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: ASRC_ERROR interrupt set enable
        name: ASRC_ERROR
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IN interrupt set enable
        name: ASRC_IN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_OUT interrupt set enable
        name: ASRC_OUT
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IDLE interrupt set enable
        name: ASRC_IDLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: NNA interrupt set enable
        name: NNA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: TOF interrupt set enable
        name: TOF
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: RF_SYNC_DETECT interrupt set enable
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_END interrupt set enable
        name: RF_RXPH_END
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_DATA interrupt set enable
        name: RF_RXPH_DATA
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_END interrupt set enable
        name: RF_TXPH_END
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_READ interrupt set enable
        name: RF_TXPH_READ
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_END interrupt set enable
        name: RF_RX_END
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_START interrupt set enable
        name: RF_RX_START
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_END interrupt set enable
        name: RF_TX_END
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_START interrupt set enable
        name: RF_TX_START
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_IN_PROCESS interrupt set enable
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_RX_TX interrupt set enable
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ERROR interrupt set enable
        name: BLE_ERROR
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ISOTS interrupt set enable
        name: BLE_ISOTS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: BLE_HOP interrupt set enable
        name: BLE_HOP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: BT_ERROR interrupt set enable
        name: BT_ERROR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: BT_AUDIO interrupt set enable
        name: BT_AUDIO
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DM_ERROR interrupt set enable
        name: DM_ERROR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DM_SLEEP interrupt set enable
        name: DM_SLEEP
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DM_FIFO interrupt set enable
        name: DM_FIFO
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DM_CRYPT interrupt set enable
        name: DM_CRYPT
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DM_HSLOT interrupt set enable
        name: DM_HSLOT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT3 interrupt set enable
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT2 interrupt set enable
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT1 interrupt set enable
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DM_FINETGT interrupt set enable
        name: DM_FINETGT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: DM_SW interrupt set enable
        name: DM_SW
        offset: 0
        sw_access: rw
      name: NVIC_ISER1
      offset: 4
      type: reg
    - doc: 'NVIC External Interrupt Set Enable Register 2 (Comment: Set enable for
        external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: MRAM_ECC interrupt set enable
        name: MRAM_ECC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: MRAM_COPY interrupt set enable
        name: MRAM_COPY
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: DSP7 interrupt set enable
        name: DSP7
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: DSP6 interrupt set enable
        name: DSP6
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: DSP5 interrupt set enable
        name: DSP5
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: DSP4 interrupt set enable
        name: DSP4
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: DSP3 interrupt set enable
        name: DSP3
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: DSP2 interrupt set enable
        name: DSP2
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: DSP1 interrupt set enable
        name: DSP1
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: DSP0 interrupt set enable
        name: DSP0
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: DMA11 interrupt set enable
        name: DMA11
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: DMA10 interrupt set enable
        name: DMA10
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: DMA9 interrupt set enable
        name: DMA9
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: DMA8 interrupt set enable
        name: DMA8
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: DMA7 interrupt set enable
        name: DMA7
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: DMA6 interrupt set enable
        name: DMA6
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DMA5 interrupt set enable
        name: DMA5
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DMA4 interrupt set enable
        name: DMA4
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DMA3 interrupt set enable
        name: DMA3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DMA2 interrupt set enable
        name: DMA2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DMA1 interrupt set enable
        name: DMA1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DMA0 interrupt set enable
        name: DMA0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: ACCESS_ERROR interrupt set enable
        name: ACCESS_ERROR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PERIOD interrupt set enable
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PHASE interrupt set enable
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_TIMESTAMP interrupt set enable
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: rw
      name: NVIC_ISER2
      offset: 8
      type: reg
    - doc: 'NVIC External Interrupt Clear Enable Register 0 (Comment: Clear enable
        for external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: CC312 interrupt clear enable
        name: CC312
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: FPU interrupt clear enable
        name: FPU
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: NFMI interrupt clear enable
        name: NFMI
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_ERROR interrupt clear enable
        name: PCM0_ERROR
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_RX_TX interrupt clear enable
        name: PCM0_RX_TX
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: UART_ERROR interrupt clear enable
        name: UART_ERROR
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: UART1_TX interrupt clear enable
        name: UART1_TX
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: UART1_RX interrupt clear enable
        name: UART1_RX
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: UART0_TX interrupt clear enable
        name: UART0_TX
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: UART0_RX interrupt clear enable
        name: UART0_RX
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: I3C0 interrupt clear enable
        name: I3C0
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: I2C0 interrupt clear enable
        name: I2C0
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_COM interrupt clear enable
        name: SPI1_COM
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_TX interrupt clear enable
        name: SPI1_TX
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_RX interrupt clear enable
        name: SPI1_RX
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_COM interrupt clear enable
        name: SPI0_COM
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_TX interrupt clear enable
        name: SPI0_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_RX interrupt clear enable
        name: SPI0_RX
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: GPIO3 interrupt clear enable
        name: GPIO3
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: GPIO2 interrupt clear enable
        name: GPIO2
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: GPIO1 interrupt clear enable
        name: GPIO1
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: GPIO0 interrupt clear enable
        name: GPIO0
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: AUDIO interrupt clear enable
        name: AUDIO
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: WATCHDOG interrupt clear enable
        name: WATCHDOG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: TIMER3 interrupt clear enable
        name: TIMER3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: TIMER2 interrupt clear enable
        name: TIMER2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: TIMER1 interrupt clear enable
        name: TIMER1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: TIMER0 interrupt clear enable
        name: TIMER0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: LSAD_MONITOR interrupt clear enable
        name: LSAD_MONITOR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: RTC_CLOCK interrupt clear enable
        name: RTC_CLOCK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: RTC_ALARM interrupt clear enable
        name: RTC_ALARM
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: WAKEUP interrupt clear enable
        name: WAKEUP
        offset: 0
        sw_access: rw
      name: NVIC_ICER0
      offset: 128
      type: reg
    - doc: 'NVIC External Interrupt Clear Enable Register 1 (Comment: Clear enable
        for external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: ASRC_ERROR interrupt clear enable
        name: ASRC_ERROR
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IN interrupt clear enable
        name: ASRC_IN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_OUT interrupt clear enable
        name: ASRC_OUT
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IDLE interrupt clear enable
        name: ASRC_IDLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: NNA interrupt clear enable
        name: NNA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: TOF interrupt clear enable
        name: TOF
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: RF_SYNC_DETECT interrupt clear enable
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_END interrupt clear enable
        name: RF_RXPH_END
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_DATA interrupt clear enable
        name: RF_RXPH_DATA
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_END interrupt clear enable
        name: RF_TXPH_END
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_READ interrupt clear enable
        name: RF_TXPH_READ
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_END interrupt clear enable
        name: RF_RX_END
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_START interrupt clear enable
        name: RF_RX_START
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_END interrupt clear enable
        name: RF_TX_END
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_START interrupt clear enable
        name: RF_TX_START
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_IN_PROCESS interrupt clear enable
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_RX_TX interrupt clear enable
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ERROR interrupt clear enable
        name: BLE_ERROR
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ISOTS interrupt clear enable
        name: BLE_ISOTS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: BLE_HOP interrupt clear enable
        name: BLE_HOP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: BT_ERROR interrupt clear enable
        name: BT_ERROR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: BT_AUDIO interrupt clear enable
        name: BT_AUDIO
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DM_ERROR interrupt clear enable
        name: DM_ERROR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DM_SLEEP interrupt clear enable
        name: DM_SLEEP
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DM_FIFO interrupt clear enable
        name: DM_FIFO
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DM_CRYPT interrupt clear enable
        name: DM_CRYPT
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DM_HSLOT interrupt clear enable
        name: DM_HSLOT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT3 interrupt clear enable
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT2 interrupt clear enable
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT1 interrupt clear enable
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DM_FINETGT interrupt clear enable
        name: DM_FINETGT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: DM_SW interrupt clear enable
        name: DM_SW
        offset: 0
        sw_access: rw
      name: NVIC_ICER1
      offset: 132
      type: reg
    - doc: 'NVIC External Interrupt Clear Enable Register 2 (Comment: Clear enable
        for external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: MRAM_ECC interrupt clear enable
        name: MRAM_ECC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: MRAM_COPY interrupt clear enable
        name: MRAM_COPY
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: DSP7 interrupt clear enable
        name: DSP7
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: DSP6 interrupt clear enable
        name: DSP6
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: DSP5 interrupt clear enable
        name: DSP5
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: DSP4 interrupt clear enable
        name: DSP4
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: DSP3 interrupt clear enable
        name: DSP3
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: DSP2 interrupt clear enable
        name: DSP2
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: DSP1 interrupt clear enable
        name: DSP1
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: DSP0 interrupt clear enable
        name: DSP0
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: DMA11 interrupt clear enable
        name: DMA11
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: DMA10 interrupt clear enable
        name: DMA10
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: DMA9 interrupt clear enable
        name: DMA9
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: DMA8 interrupt clear enable
        name: DMA8
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: DMA7 interrupt clear enable
        name: DMA7
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: DMA6 interrupt clear enable
        name: DMA6
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DMA5 interrupt clear enable
        name: DMA5
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DMA4 interrupt clear enable
        name: DMA4
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DMA3 interrupt clear enable
        name: DMA3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DMA2 interrupt clear enable
        name: DMA2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DMA1 interrupt clear enable
        name: DMA1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DMA0 interrupt clear enable
        name: DMA0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: ACCESS_ERROR interrupt clear enable
        name: ACCESS_ERROR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PERIOD interrupt clear enable
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PHASE interrupt clear enable
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_TIMESTAMP interrupt clear enable
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: rw
      name: NVIC_ICER2
      offset: 136
      type: reg
    - doc: 'NVIC External Interrupt Set Pending Register 0 (Comment: Set pending status
        for external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: CC312 interrupt set pending
        name: CC312
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: FPU interrupt set pending
        name: FPU
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: NFMI interrupt set pending
        name: NFMI
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_ERROR interrupt set pending
        name: PCM0_ERROR
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_RX_TX interrupt set pending
        name: PCM0_RX_TX
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: UART_ERROR interrupt set pending
        name: UART_ERROR
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: UART1_TX interrupt set pending
        name: UART1_TX
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: UART1_RX interrupt set pending
        name: UART1_RX
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: UART0_TX interrupt set pending
        name: UART0_TX
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: UART0_RX interrupt set pending
        name: UART0_RX
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: I3C0 interrupt set pending
        name: I3C0
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: I2C0 interrupt set pending
        name: I2C0
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_COM interrupt set pending
        name: SPI1_COM
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_TX interrupt set pending
        name: SPI1_TX
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_RX interrupt set pending
        name: SPI1_RX
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_COM interrupt set pending
        name: SPI0_COM
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_TX interrupt set pending
        name: SPI0_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_RX interrupt set pending
        name: SPI0_RX
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: GPIO3 interrupt set pending
        name: GPIO3
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: GPIO2 interrupt set pending
        name: GPIO2
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: GPIO1 interrupt set pending
        name: GPIO1
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: GPIO0 interrupt set pending
        name: GPIO0
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: AUDIO interrupt set pending
        name: AUDIO
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: WATCHDOG interrupt set pending
        name: WATCHDOG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: TIMER3 interrupt set pending
        name: TIMER3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: TIMER2 interrupt set pending
        name: TIMER2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: TIMER1 interrupt set pending
        name: TIMER1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: TIMER0 interrupt set pending
        name: TIMER0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: LSAD_MONITOR interrupt set pending
        name: LSAD_MONITOR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: RTC_CLOCK interrupt set pending
        name: RTC_CLOCK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: RTC_ALARM interrupt set pending
        name: RTC_ALARM
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: WAKEUP interrupt set pending
        name: WAKEUP
        offset: 0
        sw_access: rw
      name: NVIC_ISPR0
      offset: 256
      type: reg
    - doc: 'NVIC External Interrupt Set Pending Register 1 (Comment: Set pending status
        for external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: ASRC_ERROR interrupt set pending
        name: ASRC_ERROR
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IN interrupt set pending
        name: ASRC_IN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_OUT interrupt set pending
        name: ASRC_OUT
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IDLE interrupt set pending
        name: ASRC_IDLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: NNA interrupt set pending
        name: NNA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: TOF interrupt set pending
        name: TOF
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: RF_SYNC_DETECT interrupt set pending
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_END interrupt set pending
        name: RF_RXPH_END
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_DATA interrupt set pending
        name: RF_RXPH_DATA
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_END interrupt set pending
        name: RF_TXPH_END
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_READ interrupt set pending
        name: RF_TXPH_READ
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_END interrupt set pending
        name: RF_RX_END
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_START interrupt set pending
        name: RF_RX_START
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_END interrupt set pending
        name: RF_TX_END
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_START interrupt set pending
        name: RF_TX_START
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_IN_PROCESS interrupt set pending
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_RX_TX interrupt set pending
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ERROR interrupt set pending
        name: BLE_ERROR
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ISOTS interrupt set pending
        name: BLE_ISOTS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: BLE_HOP interrupt set pending
        name: BLE_HOP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: BT_ERROR interrupt set pending
        name: BT_ERROR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: BT_AUDIO interrupt set pending
        name: BT_AUDIO
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DM_ERROR interrupt set pending
        name: DM_ERROR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DM_SLEEP interrupt set pending
        name: DM_SLEEP
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DM_FIFO interrupt set pending
        name: DM_FIFO
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DM_CRYPT interrupt set pending
        name: DM_CRYPT
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DM_HSLOT interrupt set pending
        name: DM_HSLOT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT3 interrupt set pending
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT2 interrupt set pending
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT1 interrupt set pending
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DM_FINETGT interrupt set pending
        name: DM_FINETGT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: DM_SW interrupt set pending
        name: DM_SW
        offset: 0
        sw_access: rw
      name: NVIC_ISPR1
      offset: 260
      type: reg
    - doc: 'NVIC External Interrupt Set Pending Register 2 (Comment: Set pending status
        for external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: MRAM_ECC interrupt set pending
        name: MRAM_ECC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: MRAM_COPY interrupt set pending
        name: MRAM_COPY
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: DSP7 interrupt set pending
        name: DSP7
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: DSP6 interrupt set pending
        name: DSP6
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: DSP5 interrupt set pending
        name: DSP5
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: DSP4 interrupt set pending
        name: DSP4
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: DSP3 interrupt set pending
        name: DSP3
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: DSP2 interrupt set pending
        name: DSP2
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: DSP1 interrupt set pending
        name: DSP1
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: DSP0 interrupt set pending
        name: DSP0
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: DMA11 interrupt set pending
        name: DMA11
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: DMA10 interrupt set pending
        name: DMA10
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: DMA9 interrupt set pending
        name: DMA9
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: DMA8 interrupt set pending
        name: DMA8
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: DMA7 interrupt set pending
        name: DMA7
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: DMA6 interrupt set pending
        name: DMA6
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DMA5 interrupt set pending
        name: DMA5
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DMA4 interrupt set pending
        name: DMA4
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DMA3 interrupt set pending
        name: DMA3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DMA2 interrupt set pending
        name: DMA2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DMA1 interrupt set pending
        name: DMA1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DMA0 interrupt set pending
        name: DMA0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: ACCESS_ERROR interrupt set pending
        name: ACCESS_ERROR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PERIOD interrupt set pending
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PHASE interrupt set pending
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_TIMESTAMP interrupt set pending
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: rw
      name: NVIC_ISPR2
      offset: 264
      type: reg
    - doc: 'NVIC External Interrupt Clear Pending Register 0 (Comment: Clear pending
        status for external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: CC312 interrupt clear pending
        name: CC312
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: FPU interrupt clear pending
        name: FPU
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: NFMI interrupt clear pending
        name: NFMI
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_ERROR interrupt clear pending
        name: PCM0_ERROR
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: PCM0_RX_TX interrupt clear pending
        name: PCM0_RX_TX
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: UART_ERROR interrupt clear pending
        name: UART_ERROR
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: UART1_TX interrupt clear pending
        name: UART1_TX
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: UART1_RX interrupt clear pending
        name: UART1_RX
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: UART0_TX interrupt clear pending
        name: UART0_TX
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: UART0_RX interrupt clear pending
        name: UART0_RX
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: I3C0 interrupt clear pending
        name: I3C0
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: I2C0 interrupt clear pending
        name: I2C0
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_COM interrupt clear pending
        name: SPI1_COM
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_TX interrupt clear pending
        name: SPI1_TX
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: SPI1_RX interrupt clear pending
        name: SPI1_RX
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_COM interrupt clear pending
        name: SPI0_COM
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_TX interrupt clear pending
        name: SPI0_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: SPI0_RX interrupt clear pending
        name: SPI0_RX
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: GPIO3 interrupt clear pending
        name: GPIO3
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: GPIO2 interrupt clear pending
        name: GPIO2
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: GPIO1 interrupt clear pending
        name: GPIO1
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: GPIO0 interrupt clear pending
        name: GPIO0
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: AUDIO interrupt clear pending
        name: AUDIO
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: WATCHDOG interrupt clear pending
        name: WATCHDOG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: TIMER3 interrupt clear pending
        name: TIMER3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: TIMER2 interrupt clear pending
        name: TIMER2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: TIMER1 interrupt clear pending
        name: TIMER1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: TIMER0 interrupt clear pending
        name: TIMER0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: LSAD_MONITOR interrupt clear pending
        name: LSAD_MONITOR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: RTC_CLOCK interrupt clear pending
        name: RTC_CLOCK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: RTC_ALARM interrupt clear pending
        name: RTC_ALARM
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: WAKEUP interrupt clear pending
        name: WAKEUP
        offset: 0
        sw_access: rw
      name: NVIC_ICPR0
      offset: 384
      type: reg
    - doc: 'NVIC External Interrupt Clear Pending Register 1 (Comment: Clear pending
        status for external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: ASRC_ERROR interrupt clear pending
        name: ASRC_ERROR
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IN interrupt clear pending
        name: ASRC_IN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_OUT interrupt clear pending
        name: ASRC_OUT
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: ASRC_IDLE interrupt clear pending
        name: ASRC_IDLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: NNA interrupt clear pending
        name: NNA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: TOF interrupt clear pending
        name: TOF
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: RF_SYNC_DETECT interrupt clear pending
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_END interrupt clear pending
        name: RF_RXPH_END
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: RF_RXPH_DATA interrupt clear pending
        name: RF_RXPH_DATA
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_END interrupt clear pending
        name: RF_TXPH_END
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: RF_TXPH_READ interrupt clear pending
        name: RF_TXPH_READ
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_END interrupt clear pending
        name: RF_RX_END
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: RF_RX_START interrupt clear pending
        name: RF_RX_START
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_END interrupt clear pending
        name: RF_TX_END
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: RF_TX_START interrupt clear pending
        name: RF_TX_START
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_IN_PROCESS interrupt clear pending
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: BB_IF_COEX_RX_TX interrupt clear pending
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ERROR interrupt clear pending
        name: BLE_ERROR
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: BLE_ISOTS interrupt clear pending
        name: BLE_ISOTS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: BLE_HOP interrupt clear pending
        name: BLE_HOP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: BT_ERROR interrupt clear pending
        name: BT_ERROR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: BT_AUDIO interrupt clear pending
        name: BT_AUDIO
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DM_ERROR interrupt clear pending
        name: DM_ERROR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DM_SLEEP interrupt clear pending
        name: DM_SLEEP
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DM_FIFO interrupt clear pending
        name: DM_FIFO
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DM_CRYPT interrupt clear pending
        name: DM_CRYPT
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DM_HSLOT interrupt clear pending
        name: DM_HSLOT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT3 interrupt clear pending
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT2 interrupt clear pending
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: DM_TIMESTAMP_TGT1 interrupt clear pending
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: DM_FINETGT interrupt clear pending
        name: DM_FINETGT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: DM_SW interrupt clear pending
        name: DM_SW
        offset: 0
        sw_access: rw
      name: NVIC_ICPR1
      offset: 388
      type: reg
    - doc: 'NVIC External Interrupt Clear Pending Register 2 (Comment: Clear pending
        status for external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: MRAM_ECC interrupt clear pending
        name: MRAM_ECC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: MRAM_COPY interrupt clear pending
        name: MRAM_COPY
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: DSP7 interrupt clear pending
        name: DSP7
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: DSP6 interrupt clear pending
        name: DSP6
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: DSP5 interrupt clear pending
        name: DSP5
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: DSP4 interrupt clear pending
        name: DSP4
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: DSP3 interrupt clear pending
        name: DSP3
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: DSP2 interrupt clear pending
        name: DSP2
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: DSP1 interrupt clear pending
        name: DSP1
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: DSP0 interrupt clear pending
        name: DSP0
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: DMA11 interrupt clear pending
        name: DMA11
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: DMA10 interrupt clear pending
        name: DMA10
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: DMA9 interrupt clear pending
        name: DMA9
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: DMA8 interrupt clear pending
        name: DMA8
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: DMA7 interrupt clear pending
        name: DMA7
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: DMA6 interrupt clear pending
        name: DMA6
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: DMA5 interrupt clear pending
        name: DMA5
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: DMA4 interrupt clear pending
        name: DMA4
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: DMA3 interrupt clear pending
        name: DMA3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: DMA2 interrupt clear pending
        name: DMA2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: DMA1 interrupt clear pending
        name: DMA1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: DMA0 interrupt clear pending
        name: DMA0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: ACCESS_ERROR interrupt clear pending
        name: ACCESS_ERROR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PERIOD interrupt clear pending
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_PHASE interrupt clear pending
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: AUDIOSINK_TIMESTAMP interrupt clear pending
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: rw
      name: NVIC_ICPR2
      offset: 392
      type: reg
    - doc: 'NVIC External Interrupt Active Register 0 (Comment: Active status for
        external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: Set the CC312 interrupt as active
        name: CC312
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Set the FPU interrupt as active
        name: FPU
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Set the NFMI interrupt as active
        name: NFMI
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: Set the PCM0_ERROR interrupt as active
        name: PCM0_ERROR
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Set the PCM0_RX_TX interrupt as active
        name: PCM0_RX_TX
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: Set the UART_ERROR interrupt as active
        name: UART_ERROR
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: Set the UART1_TX interrupt as active
        name: UART1_TX
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Set the UART1_RX interrupt as active
        name: UART1_RX
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Set the UART0_TX interrupt as active
        name: UART0_TX
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Set the UART0_RX interrupt as active
        name: UART0_RX
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Set the I3C0 interrupt as active
        name: I3C0
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Set the I2C0 interrupt as active
        name: I2C0
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI1_COM interrupt as active
        name: SPI1_COM
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI1_TX interrupt as active
        name: SPI1_TX
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI1_RX interrupt as active
        name: SPI1_RX
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI0_COM interrupt as active
        name: SPI0_COM
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI0_TX interrupt as active
        name: SPI0_TX
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Set the SPI0_RX interrupt as active
        name: SPI0_RX
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Set the GPIO3 interrupt as active
        name: GPIO3
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Set the GPIO2 interrupt as active
        name: GPIO2
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Set the GPIO1 interrupt as active
        name: GPIO1
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Set the GPIO0 interrupt as active
        name: GPIO0
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Set the AUDIO interrupt as active
        name: AUDIO
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Set the WATCHDOG interrupt as active
        name: WATCHDOG
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set the TIMER3 interrupt as active
        name: TIMER3
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Set the TIMER2 interrupt as active
        name: TIMER2
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Set the TIMER1 interrupt as active
        name: TIMER1
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Set the TIMER0 interrupt as active
        name: TIMER0
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Set the LSAD_MONITOR interrupt as active
        name: LSAD_MONITOR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Set the RTC_CLOCK interrupt as active
        name: RTC_CLOCK
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Set the RTC_ALARM interrupt as active
        name: RTC_ALARM
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Set the WAKEUP interrupt as active
        name: WAKEUP
        offset: 0
        sw_access: ro
      name: NVIC_IABR0
      offset: 512
      type: reg
    - doc: 'NVIC External Interrupt Active Register 1 (Comment: Active status for
        external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: Set the ASRC_ERROR interrupt as active
        name: ASRC_ERROR
        offset: 31
        sw_access: ro
      - defaultVal: 0
        doc: Set the ASRC_IN interrupt as active
        name: ASRC_IN
        offset: 30
        sw_access: ro
      - defaultVal: 0
        doc: Set the ASRC_OUT interrupt as active
        name: ASRC_OUT
        offset: 29
        sw_access: ro
      - defaultVal: 0
        doc: Set the ASRC_IDLE interrupt as active
        name: ASRC_IDLE
        offset: 28
        sw_access: ro
      - defaultVal: 0
        doc: Set the NNA interrupt as active
        name: NNA
        offset: 27
        sw_access: ro
      - defaultVal: 0
        doc: Set the TOF interrupt as active
        name: TOF
        offset: 26
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_SYNC_DETECT interrupt as active
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_RXPH_END interrupt as active
        name: RF_RXPH_END
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_RXPH_DATA interrupt as active
        name: RF_RXPH_DATA
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_TXPH_END interrupt as active
        name: RF_TXPH_END
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_TXPH_READ interrupt as active
        name: RF_TXPH_READ
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_RX_END interrupt as active
        name: RF_RX_END
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_RX_START interrupt as active
        name: RF_RX_START
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_TX_END interrupt as active
        name: RF_TX_END
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Set the RF_TX_START interrupt as active
        name: RF_TX_START
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Set the BB_IF_COEX_IN_PROCESS interrupt as active
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Set the BB_IF_COEX_RX_TX interrupt as active
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Set the BLE_ERROR interrupt as active
        name: BLE_ERROR
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Set the BLE_ISOTS interrupt as active
        name: BLE_ISOTS
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Set the BLE_HOP interrupt as active
        name: BLE_HOP
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Set the BT_ERROR interrupt as active
        name: BT_ERROR
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Set the BT_AUDIO interrupt as active
        name: BT_AUDIO
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_ERROR interrupt as active
        name: DM_ERROR
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_SLEEP interrupt as active
        name: DM_SLEEP
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_FIFO interrupt as active
        name: DM_FIFO
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_CRYPT interrupt as active
        name: DM_CRYPT
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_HSLOT interrupt as active
        name: DM_HSLOT
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT3 interrupt as active
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT2 interrupt as active
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT1 interrupt as active
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_FINETGT interrupt as active
        name: DM_FINETGT
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Set the DM_SW interrupt as active
        name: DM_SW
        offset: 0
        sw_access: ro
      name: NVIC_IABR1
      offset: 516
      type: reg
    - doc: 'NVIC External Interrupt Active Register 2 (Comment: Active status for
        external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: Set the MRAM_ECC interrupt as active
        name: MRAM_ECC
        offset: 25
        sw_access: ro
      - defaultVal: 0
        doc: Set the MRAM_COPY interrupt as active
        name: MRAM_COPY
        offset: 24
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP7 interrupt as active
        name: DSP7
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP6 interrupt as active
        name: DSP6
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP5 interrupt as active
        name: DSP5
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP4 interrupt as active
        name: DSP4
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP3 interrupt as active
        name: DSP3
        offset: 19
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP2 interrupt as active
        name: DSP2
        offset: 18
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP1 interrupt as active
        name: DSP1
        offset: 17
        sw_access: ro
      - defaultVal: 0
        doc: Set the DSP0 interrupt as active
        name: DSP0
        offset: 16
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA11 interrupt as active
        name: DMA11
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA10 interrupt as active
        name: DMA10
        offset: 14
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA9 interrupt as active
        name: DMA9
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA8 interrupt as active
        name: DMA8
        offset: 12
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA7 interrupt as active
        name: DMA7
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA6 interrupt as active
        name: DMA6
        offset: 10
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA5 interrupt as active
        name: DMA5
        offset: 9
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA4 interrupt as active
        name: DMA4
        offset: 8
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA3 interrupt as active
        name: DMA3
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA2 interrupt as active
        name: DMA2
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA1 interrupt as active
        name: DMA1
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Set the DMA0 interrupt as active
        name: DMA0
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Set the ACCESS_ERROR interrupt as active
        name: ACCESS_ERROR
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Set the AUDIOSINK_PERIOD interrupt as active
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Set the AUDIOSINK_PHASE interrupt as active
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Set the AUDIOSINK_TIMESTAMP interrupt as active
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: ro
      name: NVIC_IABR2
      offset: 520
      type: reg
    - doc: 'NVIC External Interrupt Non-secure Register 0 (Comment: Non-secure attribute
        for external interrupts 0-31)'
      field:
      - defaultVal: 0
        doc: Set the CC312 interrupt as non-secure
        name: CC312
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Set the FPU interrupt as non-secure
        name: FPU
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Set the NFMI interrupt as non-secure
        name: NFMI
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Set the PCM0_ERROR interrupt as non-secure
        name: PCM0_ERROR
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Set the PCM0_RX_TX interrupt as non-secure
        name: PCM0_RX_TX
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Set the UART_ERROR interrupt as non-secure
        name: UART_ERROR
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Set the UART1_TX interrupt as non-secure
        name: UART1_TX
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Set the UART1_RX interrupt as non-secure
        name: UART1_RX
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the UART0_TX interrupt as non-secure
        name: UART0_TX
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Set the UART0_RX interrupt as non-secure
        name: UART0_RX
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Set the I3C0 interrupt as non-secure
        name: I3C0
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Set the I2C0 interrupt as non-secure
        name: I2C0
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI1_COM interrupt as non-secure
        name: SPI1_COM
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI1_TX interrupt as non-secure
        name: SPI1_TX
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI1_RX interrupt as non-secure
        name: SPI1_RX
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI0_COM interrupt as non-secure
        name: SPI0_COM
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI0_TX interrupt as non-secure
        name: SPI0_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Set the SPI0_RX interrupt as non-secure
        name: SPI0_RX
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Set the GPIO3 interrupt as non-secure
        name: GPIO3
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Set the GPIO2 interrupt as non-secure
        name: GPIO2
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Set the GPIO1 interrupt as non-secure
        name: GPIO1
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Set the GPIO0 interrupt as non-secure
        name: GPIO0
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Set the AUDIO interrupt as non-secure
        name: AUDIO
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Set the WATCHDOG interrupt as non-secure
        name: WATCHDOG
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Set the TIMER3 interrupt as non-secure
        name: TIMER3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Set the TIMER2 interrupt as non-secure
        name: TIMER2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Set the TIMER1 interrupt as non-secure
        name: TIMER1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Set the TIMER0 interrupt as non-secure
        name: TIMER0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Set the LSAD_MONITOR interrupt as non-secure
        name: LSAD_MONITOR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Set the RTC_CLOCK interrupt as non-secure
        name: RTC_CLOCK
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Set the RTC_ALARM interrupt as non-secure
        name: RTC_ALARM
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the WAKEUP interrupt as non-secure
        name: WAKEUP
        offset: 0
        sw_access: rw
      name: NVIC_ITNS0
      offset: 640
      type: reg
    - doc: 'NVIC External Interrupt Non-secure Register 1 (Comment: Non-secure attribute
        for external interrupts 32-63)'
      field:
      - defaultVal: 0
        doc: Set the ASRC_ERROR interrupt as non-secure
        name: ASRC_ERROR
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Set the ASRC_IN interrupt as non-secure
        name: ASRC_IN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Set the ASRC_OUT interrupt as non-secure
        name: ASRC_OUT
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Set the ASRC_IDLE interrupt as non-secure
        name: ASRC_IDLE
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Set the NNA interrupt as non-secure
        name: NNA
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Set the TOF interrupt as non-secure
        name: TOF
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_SYNC_DETECT interrupt as non-secure
        name: RF_SYNC_DETECT
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_RXPH_END interrupt as non-secure
        name: RF_RXPH_END
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_RXPH_DATA interrupt as non-secure
        name: RF_RXPH_DATA
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_TXPH_END interrupt as non-secure
        name: RF_TXPH_END
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_TXPH_READ interrupt as non-secure
        name: RF_TXPH_READ
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_RX_END interrupt as non-secure
        name: RF_RX_END
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_RX_START interrupt as non-secure
        name: RF_RX_START
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_TX_END interrupt as non-secure
        name: RF_TX_END
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Set the RF_TX_START interrupt as non-secure
        name: RF_TX_START
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Set the BB_IF_COEX_IN_PROCESS interrupt as non-secure
        name: BB_IF_COEX_IN_PROCESS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Set the BB_IF_COEX_RX_TX interrupt as non-secure
        name: BB_IF_COEX_RX_TX
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Set the BLE_ERROR interrupt as non-secure
        name: BLE_ERROR
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Set the BLE_ISOTS interrupt as non-secure
        name: BLE_ISOTS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Set the BLE_HOP interrupt as non-secure
        name: BLE_HOP
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Set the BT_ERROR interrupt as non-secure
        name: BT_ERROR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Set the BT_AUDIO interrupt as non-secure
        name: BT_AUDIO
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_ERROR interrupt as non-secure
        name: DM_ERROR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_SLEEP interrupt as non-secure
        name: DM_SLEEP
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_FIFO interrupt as non-secure
        name: DM_FIFO
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_CRYPT interrupt as non-secure
        name: DM_CRYPT
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_HSLOT interrupt as non-secure
        name: DM_HSLOT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT3 interrupt as non-secure
        name: DM_TIMESTAMP_TGT3
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT2 interrupt as non-secure
        name: DM_TIMESTAMP_TGT2
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_TIMESTAMP_TGT1 interrupt as non-secure
        name: DM_TIMESTAMP_TGT1
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_FINETGT interrupt as non-secure
        name: DM_FINETGT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the DM_SW interrupt as non-secure
        name: DM_SW
        offset: 0
        sw_access: rw
      name: NVIC_ITNS1
      offset: 644
      type: reg
    - doc: 'NVIC External Interrupt Non-secure Register 2 (Comment: Non-secure attribute
        for external interrupts 64-95)'
      field:
      - defaultVal: 0
        doc: Set the MRAM_ECC interrupt as non-secure
        name: MRAM_ECC
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Set the MRAM_COPY interrupt as non-secure
        name: MRAM_COPY
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP7 interrupt as non-secure
        name: DSP7
        offset: 23
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP6 interrupt as non-secure
        name: DSP6
        offset: 22
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP5 interrupt as non-secure
        name: DSP5
        offset: 21
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP4 interrupt as non-secure
        name: DSP4
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP3 interrupt as non-secure
        name: DSP3
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP2 interrupt as non-secure
        name: DSP2
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP1 interrupt as non-secure
        name: DSP1
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Set the DSP0 interrupt as non-secure
        name: DSP0
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA11 interrupt as non-secure
        name: DMA11
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA10 interrupt as non-secure
        name: DMA10
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA9 interrupt as non-secure
        name: DMA9
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA8 interrupt as non-secure
        name: DMA8
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA7 interrupt as non-secure
        name: DMA7
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA6 interrupt as non-secure
        name: DMA6
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA5 interrupt as non-secure
        name: DMA5
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA4 interrupt as non-secure
        name: DMA4
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA3 interrupt as non-secure
        name: DMA3
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA2 interrupt as non-secure
        name: DMA2
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA1 interrupt as non-secure
        name: DMA1
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Set the DMA0 interrupt as non-secure
        name: DMA0
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Set the ACCESS_ERROR interrupt as non-secure
        name: ACCESS_ERROR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Set the AUDIOSINK_PERIOD interrupt as non-secure
        name: AUDIOSINK_PERIOD
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Set the AUDIOSINK_PHASE interrupt as non-secure
        name: AUDIOSINK_PHASE
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Set the AUDIOSINK_TIMESTAMP interrupt as non-secure
        name: AUDIOSINK_TIMESTAMP
        offset: 0
        sw_access: rw
      name: NVIC_ITNS2
      offset: 648
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 0 (Comment: Priority level for
        external interrupts 0-3)'
      field:
      - defaultVal: 0
        doc: Configure the LSAD_MONITOR interrupt priority
        name: LSAD_MONITOR
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RTC_CLOCK interrupt priority
        name: RTC_CLOCK
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RTC_ALARM interrupt priority
        name: RTC_ALARM
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the WAKEUP interrupt priority
        name: WAKEUP
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR0
      offset: 768
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 1 (Comment: Priority level for
        external interrupts 4-7)'
      field:
      - defaultVal: 0
        doc: Configure the TIMER3 interrupt priority
        name: TIMER3
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the TIMER2 interrupt priority
        name: TIMER2
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the TIMER1 interrupt priority
        name: TIMER1
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the TIMER0 interrupt priority
        name: TIMER0
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR1
      offset: 772
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 2 (Comment: Priority level for
        external interrupts 8-11)'
      field:
      - defaultVal: 0
        doc: Configure the GPIO1 interrupt priority
        name: GPIO1
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the GPIO0 interrupt priority
        name: GPIO0
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the AUDIO interrupt priority
        name: AUDIO
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the WATCHDOG interrupt priority
        name: WATCHDOG
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR2
      offset: 776
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 3 (Comment: Priority level for
        external interrupts 12-15)'
      field:
      - defaultVal: 0
        doc: Configure the SPI0_TX interrupt priority
        name: SPI0_TX
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the SPI0_RX interrupt priority
        name: SPI0_RX
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the GPIO3 interrupt priority
        name: GPIO3
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the GPIO2 interrupt priority
        name: GPIO2
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR3
      offset: 780
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 4 (Comment: Priority level for
        external interrupts 16-19)'
      field:
      - defaultVal: 0
        doc: Configure the SPI1_COM interrupt priority
        name: SPI1_COM
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the SPI1_TX interrupt priority
        name: SPI1_TX
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the SPI1_RX interrupt priority
        name: SPI1_RX
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the SPI0_COM interrupt priority
        name: SPI0_COM
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR4
      offset: 784
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 5 (Comment: Priority level for
        external interrupts 20-23)'
      field:
      - defaultVal: 0
        doc: Configure the UART0_TX interrupt priority
        name: UART0_TX
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the UART0_RX interrupt priority
        name: UART0_RX
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the I3C0 interrupt priority
        name: I3C0
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the I2C0 interrupt priority
        name: I2C0
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR5
      offset: 788
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 6 (Comment: Priority level for
        external interrupts 24-27)'
      field:
      - defaultVal: 0
        doc: Configure the PCM0_RX_TX interrupt priority
        name: PCM0_RX_TX
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the UART_ERROR interrupt priority
        name: UART_ERROR
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the UART1_TX interrupt priority
        name: UART1_TX
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the UART1_RX interrupt priority
        name: UART1_RX
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR6
      offset: 792
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 7 (Comment: Priority level for
        external interrupts 28-31)'
      field:
      - defaultVal: 0
        doc: Configure the CC312 interrupt priority
        name: CC312
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the FPU interrupt priority
        name: FPU
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the NFMI interrupt priority
        name: NFMI
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the PCM0_ERROR interrupt priority
        name: PCM0_ERROR
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR7
      offset: 796
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 8 (Comment: Priority level for
        external interrupts 32-35)'
      field:
      - defaultVal: 0
        doc: Configure the DM_TIMESTAMP_TGT2 interrupt priority
        name: DM_TIMESTAMP_TGT2
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_TIMESTAMP_TGT1 interrupt priority
        name: DM_TIMESTAMP_TGT1
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_FINETGT interrupt priority
        name: DM_FINETGT
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_SW interrupt priority
        name: DM_SW
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR8
      offset: 800
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 9 (Comment: Priority level for
        external interrupts 36-39)'
      field:
      - defaultVal: 0
        doc: Configure the DM_FIFO interrupt priority
        name: DM_FIFO
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_CRYPT interrupt priority
        name: DM_CRYPT
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_HSLOT interrupt priority
        name: DM_HSLOT
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_TIMESTAMP_TGT3 interrupt priority
        name: DM_TIMESTAMP_TGT3
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR9
      offset: 804
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 10 (Comment: Priority level
        for external interrupts 40-43)'
      field:
      - defaultVal: 0
        doc: Configure the BT_ERROR interrupt priority
        name: BT_ERROR
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the BT_AUDIO interrupt priority
        name: BT_AUDIO
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_ERROR interrupt priority
        name: DM_ERROR
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DM_SLEEP interrupt priority
        name: DM_SLEEP
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR10
      offset: 808
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 11 (Comment: Priority level
        for external interrupts 44-47)'
      field:
      - defaultVal: 0
        doc: Configure the BB_IF_COEX_RX_TX interrupt priority
        name: BB_IF_COEX_RX_TX
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the BLE_ERROR interrupt priority
        name: BLE_ERROR
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the BLE_ISOTS interrupt priority
        name: BLE_ISOTS
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the BLE_HOP interrupt priority
        name: BLE_HOP
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR11
      offset: 812
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 12 (Comment: Priority level
        for external interrupts 48-51)'
      field:
      - defaultVal: 0
        doc: Configure the RF_RX_START interrupt priority
        name: RF_RX_START
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_TX_END interrupt priority
        name: RF_TX_END
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_TX_START interrupt priority
        name: RF_TX_START
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the BB_IF_COEX_IN_PROCESS interrupt priority
        name: BB_IF_COEX_IN_PROCESS
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR12
      offset: 816
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 13 (Comment: Priority level
        for external interrupts 52-55)'
      field:
      - defaultVal: 0
        doc: Configure the RF_RXPH_DATA interrupt priority
        name: RF_RXPH_DATA
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_TXPH_END interrupt priority
        name: RF_TXPH_END
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_TXPH_READ interrupt priority
        name: RF_TXPH_READ
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_RX_END interrupt priority
        name: RF_RX_END
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR13
      offset: 820
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 14 (Comment: Priority level
        for external interrupts 56-59)'
      field:
      - defaultVal: 0
        doc: Configure the NNA interrupt priority
        name: NNA
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the TOF interrupt priority
        name: TOF
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_SYNC_DETECT interrupt priority
        name: RF_SYNC_DETECT
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the RF_RXPH_END interrupt priority
        name: RF_RXPH_END
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR14
      offset: 824
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 15 (Comment: Priority level
        for external interrupts 60-63)'
      field:
      - defaultVal: 0
        doc: Configure the ASRC_ERROR interrupt priority
        name: ASRC_ERROR
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the ASRC_IN interrupt priority
        name: ASRC_IN
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the ASRC_OUT interrupt priority
        name: ASRC_OUT
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the ASRC_IDLE interrupt priority
        name: ASRC_IDLE
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR15
      offset: 828
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 16 (Comment: Priority level
        for external interrupts 64-67)'
      field:
      - defaultVal: 0
        doc: Configure the ACCESS_ERROR interrupt priority
        name: ACCESS_ERROR
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the AUDIOSINK_PERIOD interrupt priority
        name: AUDIOSINK_PERIOD
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the AUDIOSINK_PHASE interrupt priority
        name: AUDIOSINK_PHASE
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the AUDIOSINK_TIMESTAMP interrupt priority
        name: AUDIOSINK_TIMESTAMP
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR16
      offset: 832
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 17 (Comment: Priority level
        for external interrupts 68-71)'
      field:
      - defaultVal: 0
        doc: Configure the DMA3 interrupt priority
        name: DMA3
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA2 interrupt priority
        name: DMA2
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA1 interrupt priority
        name: DMA1
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA0 interrupt priority
        name: DMA0
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR17
      offset: 836
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 18 (Comment: Priority level
        for external interrupts 72-75)'
      field:
      - defaultVal: 0
        doc: Configure the DMA7 interrupt priority
        name: DMA7
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA6 interrupt priority
        name: DMA6
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA5 interrupt priority
        name: DMA5
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA4 interrupt priority
        name: DMA4
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR18
      offset: 840
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 19 (Comment: Priority level
        for external interrupts 76-79)'
      field:
      - defaultVal: 0
        doc: Configure the DMA11 interrupt priority
        name: DMA11
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA10 interrupt priority
        name: DMA10
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA9 interrupt priority
        name: DMA9
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DMA8 interrupt priority
        name: DMA8
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR19
      offset: 844
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 20 (Comment: Priority level
        for external interrupts 80-83)'
      field:
      - defaultVal: 0
        doc: Configure the DSP3 interrupt priority
        name: DSP3
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP2 interrupt priority
        name: DSP2
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP1 interrupt priority
        name: DSP1
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP0 interrupt priority
        name: DSP0
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR20
      offset: 848
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 21 (Comment: Priority level
        for external interrupts 84-87)'
      field:
      - defaultVal: 0
        doc: Configure the DSP7 interrupt priority
        name: DSP7
        offset: '31:29'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP6 interrupt priority
        name: DSP6
        offset: '23:21'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP5 interrupt priority
        name: DSP5
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the DSP4 interrupt priority
        name: DSP4
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR21
      offset: 852
      type: reg
    - doc: 'NVIC External Interrupt Priority Register 22 (Comment: Priority level
        for external interrupts 88-91)'
      field:
      - defaultVal: 0
        doc: Configure the MRAM_ECC interrupt priority
        name: MRAM_ECC
        offset: '15:13'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the MRAM_COPY interrupt priority
        name: MRAM_COPY
        offset: '7:5'
        sw_access: rw
      name: NVIC_IPR22
      offset: 856
      type: reg
    - type: define
      values:
      - doc: Enable the CC312 interrupt
        name: NVIC_CC312_INT_ENABLE
        value: 1
      - doc: Enable the FPU interrupt
        name: NVIC_FPU_INT_ENABLE
        value: 1
      - doc: Enable the NFMI interrupt
        name: NVIC_NFMI_INT_ENABLE
        value: 1
      - doc: Enable the PCM0_ERROR interrupt
        name: NVIC_PCM0_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the PCM0_RX_TX interrupt
        name: NVIC_PCM0_RX_TX_INT_ENABLE
        value: 1
      - doc: Enable the UART_ERROR interrupt
        name: NVIC_UART_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the UART1_TX interrupt
        name: NVIC_UART1_TX_INT_ENABLE
        value: 1
      - doc: Enable the UART1_RX interrupt
        name: NVIC_UART1_RX_INT_ENABLE
        value: 1
      - doc: Enable the UART0_TX interrupt
        name: NVIC_UART0_TX_INT_ENABLE
        value: 1
      - doc: Enable the UART0_RX interrupt
        name: NVIC_UART0_RX_INT_ENABLE
        value: 1
      - doc: Enable the I3C0 interrupt
        name: NVIC_I3C0_INT_ENABLE
        value: 1
      - doc: Enable the I2C0 interrupt
        name: NVIC_I2C0_INT_ENABLE
        value: 1
      - doc: Enable the SPI1_COM interrupt
        name: NVIC_SPI1_COM_INT_ENABLE
        value: 1
      - doc: Enable the SPI1_TX interrupt
        name: NVIC_SPI1_TX_INT_ENABLE
        value: 1
      - doc: Enable the SPI1_RX interrupt
        name: NVIC_SPI1_RX_INT_ENABLE
        value: 1
      - doc: Enable the SPI0_COM interrupt
        name: NVIC_SPI0_COM_INT_ENABLE
        value: 1
      - doc: Enable the SPI0_TX interrupt
        name: NVIC_SPI0_TX_INT_ENABLE
        value: 1
      - doc: Enable the SPI0_RX interrupt
        name: NVIC_SPI0_RX_INT_ENABLE
        value: 1
      - doc: Enable the GPIO3 interrupt
        name: NVIC_GPIO3_INT_ENABLE
        value: 1
      - doc: Enable the GPIO2 interrupt
        name: NVIC_GPIO2_INT_ENABLE
        value: 1
      - doc: Enable the GPIO1 interrupt
        name: NVIC_GPIO1_INT_ENABLE
        value: 1
      - doc: Enable the GPIO0 interrupt
        name: NVIC_GPIO0_INT_ENABLE
        value: 1
      - doc: Enable the AUDIO interrupt
        name: NVIC_AUDIO_INT_ENABLE
        value: 1
      - doc: Enable the WATCHDOG interrupt
        name: NVIC_WATCHDOG_INT_ENABLE
        value: 1
      - doc: Enable the TIMER3 interrupt
        name: NVIC_TIMER3_INT_ENABLE
        value: 1
      - doc: Enable the TIMER2 interrupt
        name: NVIC_TIMER2_INT_ENABLE
        value: 1
      - doc: Enable the TIMER1 interrupt
        name: NVIC_TIMER1_INT_ENABLE
        value: 1
      - doc: Enable the TIMER0 interrupt
        name: NVIC_TIMER0_INT_ENABLE
        value: 1
      - doc: Enable the LSAD_MONITOR interrupt
        name: NVIC_LSAD_MONITOR_INT_ENABLE
        value: 1
      - doc: Enable the RTC_CLOCK interrupt
        name: NVIC_RTC_CLOCK_INT_ENABLE
        value: 1
      - doc: Enable the RTC_ALARM interrupt
        name: NVIC_RTC_ALARM_INT_ENABLE
        value: 1
      - doc: Enable the WAKEUP interrupt
        name: NVIC_WAKEUP_INT_ENABLE
        value: 1
      - doc: Enable the ASRC_ERROR interrupt
        name: NVIC_ASRC_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the ASRC_IN interrupt
        name: NVIC_ASRC_IN_INT_ENABLE
        value: 1
      - doc: Enable the ASRC_OUT interrupt
        name: NVIC_ASRC_OUT_INT_ENABLE
        value: 1
      - doc: Enable the ASRC_IDLE interrupt
        name: NVIC_ASRC_IDLE_INT_ENABLE
        value: 1
      - doc: Enable the NNA interrupt
        name: NVIC_NNA_INT_ENABLE
        value: 1
      - doc: Enable the TOF interrupt
        name: NVIC_TOF_INT_ENABLE
        value: 1
      - doc: Enable the RF_SYNC_DETECT interrupt
        name: NVIC_RF_SYNC_DETECT_INT_ENABLE
        value: 1
      - doc: Enable the RF_RXPH_END interrupt
        name: NVIC_RF_RXPH_END_INT_ENABLE
        value: 1
      - doc: Enable the RF_RXPH_DATA interrupt
        name: NVIC_RF_RXPH_DATA_INT_ENABLE
        value: 1
      - doc: Enable the RF_TXPH_END interrupt
        name: NVIC_RF_TXPH_END_INT_ENABLE
        value: 1
      - doc: Enable the RF_TXPH_READ interrupt
        name: NVIC_RF_TXPH_READ_INT_ENABLE
        value: 1
      - doc: Enable the RF_RX_END interrupt
        name: NVIC_RF_RX_END_INT_ENABLE
        value: 1
      - doc: Enable the RF_RX_START interrupt
        name: NVIC_RF_RX_START_INT_ENABLE
        value: 1
      - doc: Enable the RF_TX_END interrupt
        name: NVIC_RF_TX_END_INT_ENABLE
        value: 1
      - doc: Enable the RF_TX_START interrupt
        name: NVIC_RF_TX_START_INT_ENABLE
        value: 1
      - doc: Enable the BB_IF_COEX_IN_PROCESS interrupt
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_ENABLE
        value: 1
      - doc: Enable the BB_IF_COEX_RX_TX interrupt
        name: NVIC_BB_IF_COEX_RX_TX_INT_ENABLE
        value: 1
      - doc: Enable the BLE_ERROR interrupt
        name: NVIC_BLE_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the BLE_ISOTS interrupt
        name: NVIC_BLE_ISOTS_INT_ENABLE
        value: 1
      - doc: Enable the BLE_HOP interrupt
        name: NVIC_BLE_HOP_INT_ENABLE
        value: 1
      - doc: Enable the BT_ERROR interrupt
        name: NVIC_BT_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the BT_AUDIO interrupt
        name: NVIC_BT_AUDIO_INT_ENABLE
        value: 1
      - doc: Enable the DM_ERROR interrupt
        name: NVIC_DM_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the DM_SLEEP interrupt
        name: NVIC_DM_SLEEP_INT_ENABLE
        value: 1
      - doc: Enable the DM_FIFO interrupt
        name: NVIC_DM_FIFO_INT_ENABLE
        value: 1
      - doc: Enable the DM_CRYPT interrupt
        name: NVIC_DM_CRYPT_INT_ENABLE
        value: 1
      - doc: Enable the DM_HSLOT interrupt
        name: NVIC_DM_HSLOT_INT_ENABLE
        value: 1
      - doc: Enable the DM_TIMESTAMP_TGT3 interrupt
        name: NVIC_DM_TIMESTAMP_TGT3_INT_ENABLE
        value: 1
      - doc: Enable the DM_TIMESTAMP_TGT2 interrupt
        name: NVIC_DM_TIMESTAMP_TGT2_INT_ENABLE
        value: 1
      - doc: Enable the DM_TIMESTAMP_TGT1 interrupt
        name: NVIC_DM_TIMESTAMP_TGT1_INT_ENABLE
        value: 1
      - doc: Enable the DM_FINETGT interrupt
        name: NVIC_DM_FINETGT_INT_ENABLE
        value: 1
      - doc: Enable the DM_SW interrupt
        name: NVIC_DM_SW_INT_ENABLE
        value: 1
      - doc: Enable the MRAM_ECC interrupt
        name: NVIC_MRAM_ECC_INT_ENABLE
        value: 1
      - doc: Enable the MRAM_COPY interrupt
        name: NVIC_MRAM_COPY_INT_ENABLE
        value: 1
      - doc: Enable the DSP7 interrupt
        name: NVIC_DSP7_INT_ENABLE
        value: 1
      - doc: Enable the DSP6 interrupt
        name: NVIC_DSP6_INT_ENABLE
        value: 1
      - doc: Enable the DSP5 interrupt
        name: NVIC_DSP5_INT_ENABLE
        value: 1
      - doc: Enable the DSP4 interrupt
        name: NVIC_DSP4_INT_ENABLE
        value: 1
      - doc: Enable the DSP3 interrupt
        name: NVIC_DSP3_INT_ENABLE
        value: 1
      - doc: Enable the DSP2 interrupt
        name: NVIC_DSP2_INT_ENABLE
        value: 1
      - doc: Enable the DSP1 interrupt
        name: NVIC_DSP1_INT_ENABLE
        value: 1
      - doc: Enable the DSP0 interrupt
        name: NVIC_DSP0_INT_ENABLE
        value: 1
      - doc: Enable the DMA11 interrupt
        name: NVIC_DMA11_INT_ENABLE
        value: 1
      - doc: Enable the DMA10 interrupt
        name: NVIC_DMA10_INT_ENABLE
        value: 1
      - doc: Enable the DMA9 interrupt
        name: NVIC_DMA9_INT_ENABLE
        value: 1
      - doc: Enable the DMA8 interrupt
        name: NVIC_DMA8_INT_ENABLE
        value: 1
      - doc: Enable the DMA7 interrupt
        name: NVIC_DMA7_INT_ENABLE
        value: 1
      - doc: Enable the DMA6 interrupt
        name: NVIC_DMA6_INT_ENABLE
        value: 1
      - doc: Enable the DMA5 interrupt
        name: NVIC_DMA5_INT_ENABLE
        value: 1
      - doc: Enable the DMA4 interrupt
        name: NVIC_DMA4_INT_ENABLE
        value: 1
      - doc: Enable the DMA3 interrupt
        name: NVIC_DMA3_INT_ENABLE
        value: 1
      - doc: Enable the DMA2 interrupt
        name: NVIC_DMA2_INT_ENABLE
        value: 1
      - doc: Enable the DMA1 interrupt
        name: NVIC_DMA1_INT_ENABLE
        value: 1
      - doc: Enable the DMA0 interrupt
        name: NVIC_DMA0_INT_ENABLE
        value: 1
      - doc: Enable the ACCESS_ERROR interrupt
        name: NVIC_ACCESS_ERROR_INT_ENABLE
        value: 1
      - doc: Enable the AUDIOSINK_PERIOD interrupt
        name: NVIC_AUDIOSINK_PERIOD_INT_ENABLE
        value: 1
      - doc: Enable the AUDIOSINK_PHASE interrupt
        name: NVIC_AUDIOSINK_PHASE_INT_ENABLE
        value: 1
      - doc: Enable the AUDIOSINK_TIMESTAMP interrupt
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_ENABLE
        value: 1
      - doc: Disable the CC312 interrupt
        name: NVIC_CC312_INT_DISABLE
        value: 1
      - doc: Disable the FPU interrupt
        name: NVIC_FPU_INT_DISABLE
        value: 1
      - doc: Disable the NFMI interrupt
        name: NVIC_NFMI_INT_DISABLE
        value: 1
      - doc: Disable the PCM0_ERROR interrupt
        name: NVIC_PCM0_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the PCM0_RX_TX interrupt
        name: NVIC_PCM0_RX_TX_INT_DISABLE
        value: 1
      - doc: Disable the UART_ERROR interrupt
        name: NVIC_UART_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the UART1_TX interrupt
        name: NVIC_UART1_TX_INT_DISABLE
        value: 1
      - doc: Disable the UART1_RX interrupt
        name: NVIC_UART1_RX_INT_DISABLE
        value: 1
      - doc: Disable the UART0_TX interrupt
        name: NVIC_UART0_TX_INT_DISABLE
        value: 1
      - doc: Disable the UART0_RX interrupt
        name: NVIC_UART0_RX_INT_DISABLE
        value: 1
      - doc: Disable the I3C0 interrupt
        name: NVIC_I3C0_INT_DISABLE
        value: 1
      - doc: Disable the I2C0 interrupt
        name: NVIC_I2C0_INT_DISABLE
        value: 1
      - doc: Disable the SPI1_COM interrupt
        name: NVIC_SPI1_COM_INT_DISABLE
        value: 1
      - doc: Disable the SPI1_TX interrupt
        name: NVIC_SPI1_TX_INT_DISABLE
        value: 1
      - doc: Disable the SPI1_RX interrupt
        name: NVIC_SPI1_RX_INT_DISABLE
        value: 1
      - doc: Disable the SPI0_COM interrupt
        name: NVIC_SPI0_COM_INT_DISABLE
        value: 1
      - doc: Disable the SPI0_TX interrupt
        name: NVIC_SPI0_TX_INT_DISABLE
        value: 1
      - doc: Disable the SPI0_RX interrupt
        name: NVIC_SPI0_RX_INT_DISABLE
        value: 1
      - doc: Disable the GPIO3 interrupt
        name: NVIC_GPIO3_INT_DISABLE
        value: 1
      - doc: Disable the GPIO2 interrupt
        name: NVIC_GPIO2_INT_DISABLE
        value: 1
      - doc: Disable the GPIO1 interrupt
        name: NVIC_GPIO1_INT_DISABLE
        value: 1
      - doc: Disable the GPIO0 interrupt
        name: NVIC_GPIO0_INT_DISABLE
        value: 1
      - doc: Disable the AUDIO interrupt
        name: NVIC_AUDIO_INT_DISABLE
        value: 1
      - doc: Disable the WATCHDOG interrupt
        name: NVIC_WATCHDOG_INT_DISABLE
        value: 1
      - doc: Disable the TIMER3 interrupt
        name: NVIC_TIMER3_INT_DISABLE
        value: 1
      - doc: Disable the TIMER2 interrupt
        name: NVIC_TIMER2_INT_DISABLE
        value: 1
      - doc: Disable the TIMER1 interrupt
        name: NVIC_TIMER1_INT_DISABLE
        value: 1
      - doc: Disable the TIMER0 interrupt
        name: NVIC_TIMER0_INT_DISABLE
        value: 1
      - doc: Disable the LSAD_MONITOR interrupt
        name: NVIC_LSAD_MONITOR_INT_DISABLE
        value: 1
      - doc: Disable the RTC_CLOCK interrupt
        name: NVIC_RTC_CLOCK_INT_DISABLE
        value: 1
      - doc: Disable the RTC_ALARM interrupt
        name: NVIC_RTC_ALARM_INT_DISABLE
        value: 1
      - doc: Disable the WAKEUP interrupt
        name: NVIC_WAKEUP_INT_DISABLE
        value: 1
      - doc: Disable the ASRC_ERROR interrupt
        name: NVIC_ASRC_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the ASRC_IN interrupt
        name: NVIC_ASRC_IN_INT_DISABLE
        value: 1
      - doc: Disable the ASRC_OUT interrupt
        name: NVIC_ASRC_OUT_INT_DISABLE
        value: 1
      - doc: Disable the ASRC_IDLE interrupt
        name: NVIC_ASRC_IDLE_INT_DISABLE
        value: 1
      - doc: Disable the NNA interrupt
        name: NVIC_NNA_INT_DISABLE
        value: 1
      - doc: Disable the TOF interrupt
        name: NVIC_TOF_INT_DISABLE
        value: 1
      - doc: Disable the RF_SYNC_DETECT interrupt
        name: NVIC_RF_SYNC_DETECT_INT_DISABLE
        value: 1
      - doc: Disable the RF_RXPH_END interrupt
        name: NVIC_RF_RXPH_END_INT_DISABLE
        value: 1
      - doc: Disable the RF_RXPH_DATA interrupt
        name: NVIC_RF_RXPH_DATA_INT_DISABLE
        value: 1
      - doc: Disable the RF_TXPH_END interrupt
        name: NVIC_RF_TXPH_END_INT_DISABLE
        value: 1
      - doc: Disable the RF_TXPH_READ interrupt
        name: NVIC_RF_TXPH_READ_INT_DISABLE
        value: 1
      - doc: Disable the RF_RX_END interrupt
        name: NVIC_RF_RX_END_INT_DISABLE
        value: 1
      - doc: Disable the RF_RX_START interrupt
        name: NVIC_RF_RX_START_INT_DISABLE
        value: 1
      - doc: Disable the RF_TX_END interrupt
        name: NVIC_RF_TX_END_INT_DISABLE
        value: 1
      - doc: Disable the RF_TX_START interrupt
        name: NVIC_RF_TX_START_INT_DISABLE
        value: 1
      - doc: Disable the BB_IF_COEX_IN_PROCESS interrupt
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_DISABLE
        value: 1
      - doc: Disable the BB_IF_COEX_RX_TX interrupt
        name: NVIC_BB_IF_COEX_RX_TX_INT_DISABLE
        value: 1
      - doc: Disable the BLE_ERROR interrupt
        name: NVIC_BLE_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the BLE_ISOTS interrupt
        name: NVIC_BLE_ISOTS_INT_DISABLE
        value: 1
      - doc: Disable the BLE_HOP interrupt
        name: NVIC_BLE_HOP_INT_DISABLE
        value: 1
      - doc: Disable the BT_ERROR interrupt
        name: NVIC_BT_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the BT_AUDIO interrupt
        name: NVIC_BT_AUDIO_INT_DISABLE
        value: 1
      - doc: Disable the DM_ERROR interrupt
        name: NVIC_DM_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the DM_SLEEP interrupt
        name: NVIC_DM_SLEEP_INT_DISABLE
        value: 1
      - doc: Disable the DM_FIFO interrupt
        name: NVIC_DM_FIFO_INT_DISABLE
        value: 1
      - doc: Disable the DM_CRYPT interrupt
        name: NVIC_DM_CRYPT_INT_DISABLE
        value: 1
      - doc: Disable the DM_HSLOT interrupt
        name: NVIC_DM_HSLOT_INT_DISABLE
        value: 1
      - doc: Disable the DM_TIMESTAMP_TGT3 interrupt
        name: NVIC_DM_TIMESTAMP_TGT3_INT_DISABLE
        value: 1
      - doc: Disable the DM_TIMESTAMP_TGT2 interrupt
        name: NVIC_DM_TIMESTAMP_TGT2_INT_DISABLE
        value: 1
      - doc: Disable the DM_TIMESTAMP_TGT1 interrupt
        name: NVIC_DM_TIMESTAMP_TGT1_INT_DISABLE
        value: 1
      - doc: Disable the DM_FINETGT interrupt
        name: NVIC_DM_FINETGT_INT_DISABLE
        value: 1
      - doc: Disable the DM_SW interrupt
        name: NVIC_DM_SW_INT_DISABLE
        value: 1
      - doc: Disable the MRAM_ECC interrupt
        name: NVIC_MRAM_ECC_INT_DISABLE
        value: 1
      - doc: Disable the MRAM_COPY interrupt
        name: NVIC_MRAM_COPY_INT_DISABLE
        value: 1
      - doc: Disable the DSP7 interrupt
        name: NVIC_DSP7_INT_DISABLE
        value: 1
      - doc: Disable the DSP6 interrupt
        name: NVIC_DSP6_INT_DISABLE
        value: 1
      - doc: Disable the DSP5 interrupt
        name: NVIC_DSP5_INT_DISABLE
        value: 1
      - doc: Disable the DSP4 interrupt
        name: NVIC_DSP4_INT_DISABLE
        value: 1
      - doc: Disable the DSP3 interrupt
        name: NVIC_DSP3_INT_DISABLE
        value: 1
      - doc: Disable the DSP2 interrupt
        name: NVIC_DSP2_INT_DISABLE
        value: 1
      - doc: Disable the DSP1 interrupt
        name: NVIC_DSP1_INT_DISABLE
        value: 1
      - doc: Disable the DSP0 interrupt
        name: NVIC_DSP0_INT_DISABLE
        value: 1
      - doc: Disable the DMA11 interrupt
        name: NVIC_DMA11_INT_DISABLE
        value: 1
      - doc: Disable the DMA10 interrupt
        name: NVIC_DMA10_INT_DISABLE
        value: 1
      - doc: Disable the DMA9 interrupt
        name: NVIC_DMA9_INT_DISABLE
        value: 1
      - doc: Disable the DMA8 interrupt
        name: NVIC_DMA8_INT_DISABLE
        value: 1
      - doc: Disable the DMA7 interrupt
        name: NVIC_DMA7_INT_DISABLE
        value: 1
      - doc: Disable the DMA6 interrupt
        name: NVIC_DMA6_INT_DISABLE
        value: 1
      - doc: Disable the DMA5 interrupt
        name: NVIC_DMA5_INT_DISABLE
        value: 1
      - doc: Disable the DMA4 interrupt
        name: NVIC_DMA4_INT_DISABLE
        value: 1
      - doc: Disable the DMA3 interrupt
        name: NVIC_DMA3_INT_DISABLE
        value: 1
      - doc: Disable the DMA2 interrupt
        name: NVIC_DMA2_INT_DISABLE
        value: 1
      - doc: Disable the DMA1 interrupt
        name: NVIC_DMA1_INT_DISABLE
        value: 1
      - doc: Disable the DMA0 interrupt
        name: NVIC_DMA0_INT_DISABLE
        value: 1
      - doc: Disable the ACCESS_ERROR interrupt
        name: NVIC_ACCESS_ERROR_INT_DISABLE
        value: 1
      - doc: Disable the AUDIOSINK_PERIOD interrupt
        name: NVIC_AUDIOSINK_PERIOD_INT_DISABLE
        value: 1
      - doc: Disable the AUDIOSINK_PHASE interrupt
        name: NVIC_AUDIOSINK_PHASE_INT_DISABLE
        value: 1
      - doc: Disable the AUDIOSINK_TIMESTAMP interrupt
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_DISABLE
        value: 1
      - doc: Set the CC312 interrupt pending
        name: NVIC_CC312_INT_SETPEND
        value: 1
      - doc: Set the FPU interrupt pending
        name: NVIC_FPU_INT_SETPEND
        value: 1
      - doc: Set the NFMI interrupt pending
        name: NVIC_NFMI_INT_SETPEND
        value: 1
      - doc: Set the PCM0_ERROR interrupt pending
        name: NVIC_PCM0_ERROR_INT_SETPEND
        value: 1
      - doc: Set the PCM0_RX_TX interrupt pending
        name: NVIC_PCM0_RX_TX_INT_SETPEND
        value: 1
      - doc: Set the UART_ERROR interrupt pending
        name: NVIC_UART_ERROR_INT_SETPEND
        value: 1
      - doc: Set the UART1_TX interrupt pending
        name: NVIC_UART1_TX_INT_SETPEND
        value: 1
      - doc: Set the UART1_RX interrupt pending
        name: NVIC_UART1_RX_INT_SETPEND
        value: 1
      - doc: Set the UART0_TX interrupt pending
        name: NVIC_UART0_TX_INT_SETPEND
        value: 1
      - doc: Set the UART0_RX interrupt pending
        name: NVIC_UART0_RX_INT_SETPEND
        value: 1
      - doc: Set the I3C0 interrupt pending
        name: NVIC_I3C0_INT_SETPEND
        value: 1
      - doc: Set the I2C0 interrupt pending
        name: NVIC_I2C0_INT_SETPEND
        value: 1
      - doc: Set the SPI1_COM interrupt pending
        name: NVIC_SPI1_COM_INT_SETPEND
        value: 1
      - doc: Set the SPI1_TX interrupt pending
        name: NVIC_SPI1_TX_INT_SETPEND
        value: 1
      - doc: Set the SPI1_RX interrupt pending
        name: NVIC_SPI1_RX_INT_SETPEND
        value: 1
      - doc: Set the SPI0_COM interrupt pending
        name: NVIC_SPI0_COM_INT_SETPEND
        value: 1
      - doc: Set the SPI0_TX interrupt pending
        name: NVIC_SPI0_TX_INT_SETPEND
        value: 1
      - doc: Set the SPI0_RX interrupt pending
        name: NVIC_SPI0_RX_INT_SETPEND
        value: 1
      - doc: Set the GPIO3 interrupt pending
        name: NVIC_GPIO3_INT_SETPEND
        value: 1
      - doc: Set the GPIO2 interrupt pending
        name: NVIC_GPIO2_INT_SETPEND
        value: 1
      - doc: Set the GPIO1 interrupt pending
        name: NVIC_GPIO1_INT_SETPEND
        value: 1
      - doc: Set the GPIO0 interrupt pending
        name: NVIC_GPIO0_INT_SETPEND
        value: 1
      - doc: Set the AUDIO interrupt pending
        name: NVIC_AUDIO_INT_SETPEND
        value: 1
      - doc: Set the WATCHDOG interrupt pending
        name: NVIC_WATCHDOG_INT_SETPEND
        value: 1
      - doc: Set the TIMER3 interrupt pending
        name: NVIC_TIMER3_INT_SETPEND
        value: 1
      - doc: Set the TIMER2 interrupt pending
        name: NVIC_TIMER2_INT_SETPEND
        value: 1
      - doc: Set the TIMER1 interrupt pending
        name: NVIC_TIMER1_INT_SETPEND
        value: 1
      - doc: Set the TIMER0 interrupt pending
        name: NVIC_TIMER0_INT_SETPEND
        value: 1
      - doc: Set the LSAD_MONITOR interrupt pending
        name: NVIC_LSAD_MONITOR_INT_SETPEND
        value: 1
      - doc: Set the RTC_CLOCK interrupt pending
        name: NVIC_RTC_CLOCK_INT_SETPEND
        value: 1
      - doc: Set the RTC_ALARM interrupt pending
        name: NVIC_RTC_ALARM_INT_SETPEND
        value: 1
      - doc: Set the WAKEUP interrupt pending
        name: NVIC_WAKEUP_INT_SETPEND
        value: 1
      - doc: Set the ASRC_ERROR interrupt pending
        name: NVIC_ASRC_ERROR_INT_SETPEND
        value: 1
      - doc: Set the ASRC_IN interrupt pending
        name: NVIC_ASRC_IN_INT_SETPEND
        value: 1
      - doc: Set the ASRC_OUT interrupt pending
        name: NVIC_ASRC_OUT_INT_SETPEND
        value: 1
      - doc: Set the ASRC_IDLE interrupt pending
        name: NVIC_ASRC_IDLE_INT_SETPEND
        value: 1
      - doc: Set the NNA interrupt pending
        name: NVIC_NNA_INT_SETPEND
        value: 1
      - doc: Set the TOF interrupt pending
        name: NVIC_TOF_INT_SETPEND
        value: 1
      - doc: Set the RF_SYNC_DETECT interrupt pending
        name: NVIC_RF_SYNC_DETECT_INT_SETPEND
        value: 1
      - doc: Set the RF_RXPH_END interrupt pending
        name: NVIC_RF_RXPH_END_INT_SETPEND
        value: 1
      - doc: Set the RF_RXPH_DATA interrupt pending
        name: NVIC_RF_RXPH_DATA_INT_SETPEND
        value: 1
      - doc: Set the RF_TXPH_END interrupt pending
        name: NVIC_RF_TXPH_END_INT_SETPEND
        value: 1
      - doc: Set the RF_TXPH_READ interrupt pending
        name: NVIC_RF_TXPH_READ_INT_SETPEND
        value: 1
      - doc: Set the RF_RX_END interrupt pending
        name: NVIC_RF_RX_END_INT_SETPEND
        value: 1
      - doc: Set the RF_RX_START interrupt pending
        name: NVIC_RF_RX_START_INT_SETPEND
        value: 1
      - doc: Set the RF_TX_END interrupt pending
        name: NVIC_RF_TX_END_INT_SETPEND
        value: 1
      - doc: Set the RF_TX_START interrupt pending
        name: NVIC_RF_TX_START_INT_SETPEND
        value: 1
      - doc: Set the BB_IF_COEX_IN_PROCESS interrupt pending
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_SETPEND
        value: 1
      - doc: Set the BB_IF_COEX_RX_TX interrupt pending
        name: NVIC_BB_IF_COEX_RX_TX_INT_SETPEND
        value: 1
      - doc: Set the BLE_ERROR interrupt pending
        name: NVIC_BLE_ERROR_INT_SETPEND
        value: 1
      - doc: Set the BLE_ISOTS interrupt pending
        name: NVIC_BLE_ISOTS_INT_SETPEND
        value: 1
      - doc: Set the BLE_HOP interrupt pending
        name: NVIC_BLE_HOP_INT_SETPEND
        value: 1
      - doc: Set the BT_ERROR interrupt pending
        name: NVIC_BT_ERROR_INT_SETPEND
        value: 1
      - doc: Set the BT_AUDIO interrupt pending
        name: NVIC_BT_AUDIO_INT_SETPEND
        value: 1
      - doc: Set the DM_ERROR interrupt pending
        name: NVIC_DM_ERROR_INT_SETPEND
        value: 1
      - doc: Set the DM_SLEEP interrupt pending
        name: NVIC_DM_SLEEP_INT_SETPEND
        value: 1
      - doc: Set the DM_FIFO interrupt pending
        name: NVIC_DM_FIFO_INT_SETPEND
        value: 1
      - doc: Set the DM_CRYPT interrupt pending
        name: NVIC_DM_CRYPT_INT_SETPEND
        value: 1
      - doc: Set the DM_HSLOT interrupt pending
        name: NVIC_DM_HSLOT_INT_SETPEND
        value: 1
      - doc: Set the DM_TIMESTAMP_TGT3 interrupt pending
        name: NVIC_DM_TIMESTAMP_TGT3_INT_SETPEND
        value: 1
      - doc: Set the DM_TIMESTAMP_TGT2 interrupt pending
        name: NVIC_DM_TIMESTAMP_TGT2_INT_SETPEND
        value: 1
      - doc: Set the DM_TIMESTAMP_TGT1 interrupt pending
        name: NVIC_DM_TIMESTAMP_TGT1_INT_SETPEND
        value: 1
      - doc: Set the DM_FINETGT interrupt pending
        name: NVIC_DM_FINETGT_INT_SETPEND
        value: 1
      - doc: Set the DM_SW interrupt pending
        name: NVIC_DM_SW_INT_SETPEND
        value: 1
      - doc: Set the MRAM_ECC interrupt pending
        name: NVIC_MRAM_ECC_INT_SETPEND
        value: 1
      - doc: Set the MRAM_COPY interrupt pending
        name: NVIC_MRAM_COPY_INT_SETPEND
        value: 1
      - doc: Set the DSP7 interrupt pending
        name: NVIC_DSP7_INT_SETPEND
        value: 1
      - doc: Set the DSP6 interrupt pending
        name: NVIC_DSP6_INT_SETPEND
        value: 1
      - doc: Set the DSP5 interrupt pending
        name: NVIC_DSP5_INT_SETPEND
        value: 1
      - doc: Set the DSP4 interrupt pending
        name: NVIC_DSP4_INT_SETPEND
        value: 1
      - doc: Set the DSP3 interrupt pending
        name: NVIC_DSP3_INT_SETPEND
        value: 1
      - doc: Set the DSP2 interrupt pending
        name: NVIC_DSP2_INT_SETPEND
        value: 1
      - doc: Set the DSP1 interrupt pending
        name: NVIC_DSP1_INT_SETPEND
        value: 1
      - doc: Set the DSP0 interrupt pending
        name: NVIC_DSP0_INT_SETPEND
        value: 1
      - doc: Set the DMA11 interrupt pending
        name: NVIC_DMA11_INT_SETPEND
        value: 1
      - doc: Set the DMA10 interrupt pending
        name: NVIC_DMA10_INT_SETPEND
        value: 1
      - doc: Set the DMA9 interrupt pending
        name: NVIC_DMA9_INT_SETPEND
        value: 1
      - doc: Set the DMA8 interrupt pending
        name: NVIC_DMA8_INT_SETPEND
        value: 1
      - doc: Set the DMA7 interrupt pending
        name: NVIC_DMA7_INT_SETPEND
        value: 1
      - doc: Set the DMA6 interrupt pending
        name: NVIC_DMA6_INT_SETPEND
        value: 1
      - doc: Set the DMA5 interrupt pending
        name: NVIC_DMA5_INT_SETPEND
        value: 1
      - doc: Set the DMA4 interrupt pending
        name: NVIC_DMA4_INT_SETPEND
        value: 1
      - doc: Set the DMA3 interrupt pending
        name: NVIC_DMA3_INT_SETPEND
        value: 1
      - doc: Set the DMA2 interrupt pending
        name: NVIC_DMA2_INT_SETPEND
        value: 1
      - doc: Set the DMA1 interrupt pending
        name: NVIC_DMA1_INT_SETPEND
        value: 1
      - doc: Set the DMA0 interrupt pending
        name: NVIC_DMA0_INT_SETPEND
        value: 1
      - doc: Set the ACCESS_ERROR interrupt pending
        name: NVIC_ACCESS_ERROR_INT_SETPEND
        value: 1
      - doc: Set the AUDIOSINK_PERIOD interrupt pending
        name: NVIC_AUDIOSINK_PERIOD_INT_SETPEND
        value: 1
      - doc: Set the AUDIOSINK_PHASE interrupt pending
        name: NVIC_AUDIOSINK_PHASE_INT_SETPEND
        value: 1
      - doc: Set the AUDIOSINK_TIMESTAMP interrupt pending
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_SETPEND
        value: 1
      - doc: Clear the NVIC_CC312_INT_CLRPEND interrupt status bit
        name: NVIC_CC312_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_FPU_INT_CLRPEND interrupt status bit
        name: NVIC_FPU_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_NFMI_INT_CLRPEND interrupt status bit
        name: NVIC_NFMI_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_PCM0_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_PCM0_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_PCM0_RX_TX_INT_CLRPEND interrupt status bit
        name: NVIC_PCM0_RX_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_UART_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_UART_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_UART1_TX_INT_CLRPEND interrupt status bit
        name: NVIC_UART1_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_UART1_RX_INT_CLRPEND interrupt status bit
        name: NVIC_UART1_RX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_UART0_TX_INT_CLRPEND interrupt status bit
        name: NVIC_UART0_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_UART0_RX_INT_CLRPEND interrupt status bit
        name: NVIC_UART0_RX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_I3C0_INT_CLRPEND interrupt status bit
        name: NVIC_I3C0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_I2C0_INT_CLRPEND interrupt status bit
        name: NVIC_I2C0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI1_COM_INT_CLRPEND interrupt status bit
        name: NVIC_SPI1_COM_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI1_TX_INT_CLRPEND interrupt status bit
        name: NVIC_SPI1_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI1_RX_INT_CLRPEND interrupt status bit
        name: NVIC_SPI1_RX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI0_COM_INT_CLRPEND interrupt status bit
        name: NVIC_SPI0_COM_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI0_TX_INT_CLRPEND interrupt status bit
        name: NVIC_SPI0_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_SPI0_RX_INT_CLRPEND interrupt status bit
        name: NVIC_SPI0_RX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_GPIO3_INT_CLRPEND interrupt status bit
        name: NVIC_GPIO3_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_GPIO2_INT_CLRPEND interrupt status bit
        name: NVIC_GPIO2_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_GPIO1_INT_CLRPEND interrupt status bit
        name: NVIC_GPIO1_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_GPIO0_INT_CLRPEND interrupt status bit
        name: NVIC_GPIO0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_AUDIO_INT_CLRPEND interrupt status bit
        name: NVIC_AUDIO_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_WATCHDOG_INT_CLRPEND interrupt status bit
        name: NVIC_WATCHDOG_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_TIMER3_INT_CLRPEND interrupt status bit
        name: NVIC_TIMER3_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_TIMER2_INT_CLRPEND interrupt status bit
        name: NVIC_TIMER2_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_TIMER1_INT_CLRPEND interrupt status bit
        name: NVIC_TIMER1_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_TIMER0_INT_CLRPEND interrupt status bit
        name: NVIC_TIMER0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_LSAD_MONITOR_INT_CLRPEND interrupt status bit
        name: NVIC_LSAD_MONITOR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RTC_CLOCK_INT_CLRPEND interrupt status bit
        name: NVIC_RTC_CLOCK_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RTC_ALARM_INT_CLRPEND interrupt status bit
        name: NVIC_RTC_ALARM_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_WAKEUP_INT_CLRPEND interrupt status bit
        name: NVIC_WAKEUP_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_ASRC_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_ASRC_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_ASRC_IN_INT_CLRPEND interrupt status bit
        name: NVIC_ASRC_IN_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_ASRC_OUT_INT_CLRPEND interrupt status bit
        name: NVIC_ASRC_OUT_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_ASRC_IDLE_INT_CLRPEND interrupt status bit
        name: NVIC_ASRC_IDLE_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_NNA_INT_CLRPEND interrupt status bit
        name: NVIC_NNA_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_TOF_INT_CLRPEND interrupt status bit
        name: NVIC_TOF_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_SYNC_DETECT_INT_CLRPEND interrupt status bit
        name: NVIC_RF_SYNC_DETECT_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_RXPH_END_INT_CLRPEND interrupt status bit
        name: NVIC_RF_RXPH_END_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_RXPH_DATA_INT_CLRPEND interrupt status bit
        name: NVIC_RF_RXPH_DATA_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_TXPH_END_INT_CLRPEND interrupt status bit
        name: NVIC_RF_TXPH_END_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_TXPH_READ_INT_CLRPEND interrupt status bit
        name: NVIC_RF_TXPH_READ_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_RX_END_INT_CLRPEND interrupt status bit
        name: NVIC_RF_RX_END_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_RX_START_INT_CLRPEND interrupt status bit
        name: NVIC_RF_RX_START_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_TX_END_INT_CLRPEND interrupt status bit
        name: NVIC_RF_TX_END_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_RF_TX_START_INT_CLRPEND interrupt status bit
        name: NVIC_RF_TX_START_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BB_IF_COEX_IN_PROCESS_INT_CLRPEND interrupt status bit
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BB_IF_COEX_RX_TX_INT_CLRPEND interrupt status bit
        name: NVIC_BB_IF_COEX_RX_TX_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BLE_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_BLE_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BLE_ISOTS_INT_CLRPEND interrupt status bit
        name: NVIC_BLE_ISOTS_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BLE_HOP_INT_CLRPEND interrupt status bit
        name: NVIC_BLE_HOP_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BT_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_BT_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_BT_AUDIO_INT_CLRPEND interrupt status bit
        name: NVIC_BT_AUDIO_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_DM_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_SLEEP_INT_CLRPEND interrupt status bit
        name: NVIC_DM_SLEEP_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_FIFO_INT_CLRPEND interrupt status bit
        name: NVIC_DM_FIFO_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_CRYPT_INT_CLRPEND interrupt status bit
        name: NVIC_DM_CRYPT_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_HSLOT_INT_CLRPEND interrupt status bit
        name: NVIC_DM_HSLOT_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_TIMESTAMP_TGT3_INT_CLRPEND interrupt status bit
        name: NVIC_DM_TIMESTAMP_TGT3_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_TIMESTAMP_TGT2_INT_CLRPEND interrupt status bit
        name: NVIC_DM_TIMESTAMP_TGT2_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_TIMESTAMP_TGT1_INT_CLRPEND interrupt status bit
        name: NVIC_DM_TIMESTAMP_TGT1_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_FINETGT_INT_CLRPEND interrupt status bit
        name: NVIC_DM_FINETGT_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DM_SW_INT_CLRPEND interrupt status bit
        name: NVIC_DM_SW_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_MRAM_ECC_INT_CLRPEND interrupt status bit
        name: NVIC_MRAM_ECC_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_MRAM_COPY_INT_CLRPEND interrupt status bit
        name: NVIC_MRAM_COPY_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP7_INT_CLRPEND interrupt status bit
        name: NVIC_DSP7_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP6_INT_CLRPEND interrupt status bit
        name: NVIC_DSP6_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP5_INT_CLRPEND interrupt status bit
        name: NVIC_DSP5_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP4_INT_CLRPEND interrupt status bit
        name: NVIC_DSP4_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP3_INT_CLRPEND interrupt status bit
        name: NVIC_DSP3_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP2_INT_CLRPEND interrupt status bit
        name: NVIC_DSP2_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP1_INT_CLRPEND interrupt status bit
        name: NVIC_DSP1_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DSP0_INT_CLRPEND interrupt status bit
        name: NVIC_DSP0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA11_INT_CLRPEND interrupt status bit
        name: NVIC_DMA11_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA10_INT_CLRPEND interrupt status bit
        name: NVIC_DMA10_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA9_INT_CLRPEND interrupt status bit
        name: NVIC_DMA9_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA8_INT_CLRPEND interrupt status bit
        name: NVIC_DMA8_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA7_INT_CLRPEND interrupt status bit
        name: NVIC_DMA7_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA6_INT_CLRPEND interrupt status bit
        name: NVIC_DMA6_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA5_INT_CLRPEND interrupt status bit
        name: NVIC_DMA5_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA4_INT_CLRPEND interrupt status bit
        name: NVIC_DMA4_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA3_INT_CLRPEND interrupt status bit
        name: NVIC_DMA3_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA2_INT_CLRPEND interrupt status bit
        name: NVIC_DMA2_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA1_INT_CLRPEND interrupt status bit
        name: NVIC_DMA1_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_DMA0_INT_CLRPEND interrupt status bit
        name: NVIC_DMA0_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_ACCESS_ERROR_INT_CLRPEND interrupt status bit
        name: NVIC_ACCESS_ERROR_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_AUDIOSINK_PERIOD_INT_CLRPEND interrupt status bit
        name: NVIC_AUDIOSINK_PERIOD_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_AUDIOSINK_PHASE_INT_CLRPEND interrupt status bit
        name: NVIC_AUDIOSINK_PHASE_INT_CLRPEND
        value: 1
      - doc: Clear the NVIC_AUDIOSINK_TIMESTAMP_INT_CLRPEND interrupt status bit
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_CLRPEND
        value: 1
      - doc: The NVIC_CC312_INT_ACTIVE interrupt is active
        name: NVIC_CC312_INT_ACTIVE
        value: 1
      - doc: The NVIC_FPU_INT_ACTIVE interrupt is active
        name: NVIC_FPU_INT_ACTIVE
        value: 1
      - doc: The NVIC_NFMI_INT_ACTIVE interrupt is active
        name: NVIC_NFMI_INT_ACTIVE
        value: 1
      - doc: The NVIC_PCM0_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_PCM0_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_PCM0_RX_TX_INT_ACTIVE interrupt is active
        name: NVIC_PCM0_RX_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_UART_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_UART_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_UART1_TX_INT_ACTIVE interrupt is active
        name: NVIC_UART1_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_UART1_RX_INT_ACTIVE interrupt is active
        name: NVIC_UART1_RX_INT_ACTIVE
        value: 1
      - doc: The NVIC_UART0_TX_INT_ACTIVE interrupt is active
        name: NVIC_UART0_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_UART0_RX_INT_ACTIVE interrupt is active
        name: NVIC_UART0_RX_INT_ACTIVE
        value: 1
      - doc: The NVIC_I3C0_INT_ACTIVE interrupt is active
        name: NVIC_I3C0_INT_ACTIVE
        value: 1
      - doc: The NVIC_I2C0_INT_ACTIVE interrupt is active
        name: NVIC_I2C0_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI1_COM_INT_ACTIVE interrupt is active
        name: NVIC_SPI1_COM_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI1_TX_INT_ACTIVE interrupt is active
        name: NVIC_SPI1_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI1_RX_INT_ACTIVE interrupt is active
        name: NVIC_SPI1_RX_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI0_COM_INT_ACTIVE interrupt is active
        name: NVIC_SPI0_COM_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI0_TX_INT_ACTIVE interrupt is active
        name: NVIC_SPI0_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_SPI0_RX_INT_ACTIVE interrupt is active
        name: NVIC_SPI0_RX_INT_ACTIVE
        value: 1
      - doc: The NVIC_GPIO3_INT_ACTIVE interrupt is active
        name: NVIC_GPIO3_INT_ACTIVE
        value: 1
      - doc: The NVIC_GPIO2_INT_ACTIVE interrupt is active
        name: NVIC_GPIO2_INT_ACTIVE
        value: 1
      - doc: The NVIC_GPIO1_INT_ACTIVE interrupt is active
        name: NVIC_GPIO1_INT_ACTIVE
        value: 1
      - doc: The NVIC_GPIO0_INT_ACTIVE interrupt is active
        name: NVIC_GPIO0_INT_ACTIVE
        value: 1
      - doc: The NVIC_AUDIO_INT_ACTIVE interrupt is active
        name: NVIC_AUDIO_INT_ACTIVE
        value: 1
      - doc: The NVIC_WATCHDOG_INT_ACTIVE interrupt is active
        name: NVIC_WATCHDOG_INT_ACTIVE
        value: 1
      - doc: The NVIC_TIMER3_INT_ACTIVE interrupt is active
        name: NVIC_TIMER3_INT_ACTIVE
        value: 1
      - doc: The NVIC_TIMER2_INT_ACTIVE interrupt is active
        name: NVIC_TIMER2_INT_ACTIVE
        value: 1
      - doc: The NVIC_TIMER1_INT_ACTIVE interrupt is active
        name: NVIC_TIMER1_INT_ACTIVE
        value: 1
      - doc: The NVIC_TIMER0_INT_ACTIVE interrupt is active
        name: NVIC_TIMER0_INT_ACTIVE
        value: 1
      - doc: The NVIC_LSAD_MONITOR_INT_ACTIVE interrupt is active
        name: NVIC_LSAD_MONITOR_INT_ACTIVE
        value: 1
      - doc: The NVIC_RTC_CLOCK_INT_ACTIVE interrupt is active
        name: NVIC_RTC_CLOCK_INT_ACTIVE
        value: 1
      - doc: The NVIC_RTC_ALARM_INT_ACTIVE interrupt is active
        name: NVIC_RTC_ALARM_INT_ACTIVE
        value: 1
      - doc: The NVIC_WAKEUP_INT_ACTIVE interrupt is active
        name: NVIC_WAKEUP_INT_ACTIVE
        value: 1
      - doc: The NVIC_ASRC_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_ASRC_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_ASRC_IN_INT_ACTIVE interrupt is active
        name: NVIC_ASRC_IN_INT_ACTIVE
        value: 1
      - doc: The NVIC_ASRC_OUT_INT_ACTIVE interrupt is active
        name: NVIC_ASRC_OUT_INT_ACTIVE
        value: 1
      - doc: The NVIC_ASRC_IDLE_INT_ACTIVE interrupt is active
        name: NVIC_ASRC_IDLE_INT_ACTIVE
        value: 1
      - doc: The NVIC_NNA_INT_ACTIVE interrupt is active
        name: NVIC_NNA_INT_ACTIVE
        value: 1
      - doc: The NVIC_TOF_INT_ACTIVE interrupt is active
        name: NVIC_TOF_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_SYNC_DETECT_INT_ACTIVE interrupt is active
        name: NVIC_RF_SYNC_DETECT_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_RXPH_END_INT_ACTIVE interrupt is active
        name: NVIC_RF_RXPH_END_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_RXPH_DATA_INT_ACTIVE interrupt is active
        name: NVIC_RF_RXPH_DATA_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_TXPH_END_INT_ACTIVE interrupt is active
        name: NVIC_RF_TXPH_END_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_TXPH_READ_INT_ACTIVE interrupt is active
        name: NVIC_RF_TXPH_READ_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_RX_END_INT_ACTIVE interrupt is active
        name: NVIC_RF_RX_END_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_RX_START_INT_ACTIVE interrupt is active
        name: NVIC_RF_RX_START_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_TX_END_INT_ACTIVE interrupt is active
        name: NVIC_RF_TX_END_INT_ACTIVE
        value: 1
      - doc: The NVIC_RF_TX_START_INT_ACTIVE interrupt is active
        name: NVIC_RF_TX_START_INT_ACTIVE
        value: 1
      - doc: The NVIC_BB_IF_COEX_IN_PROCESS_INT_ACTIVE interrupt is active
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_ACTIVE
        value: 1
      - doc: The NVIC_BB_IF_COEX_RX_TX_INT_ACTIVE interrupt is active
        name: NVIC_BB_IF_COEX_RX_TX_INT_ACTIVE
        value: 1
      - doc: The NVIC_BLE_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_BLE_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_BLE_ISOTS_INT_ACTIVE interrupt is active
        name: NVIC_BLE_ISOTS_INT_ACTIVE
        value: 1
      - doc: The NVIC_BLE_HOP_INT_ACTIVE interrupt is active
        name: NVIC_BLE_HOP_INT_ACTIVE
        value: 1
      - doc: The NVIC_BT_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_BT_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_BT_AUDIO_INT_ACTIVE interrupt is active
        name: NVIC_BT_AUDIO_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_DM_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_SLEEP_INT_ACTIVE interrupt is active
        name: NVIC_DM_SLEEP_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_FIFO_INT_ACTIVE interrupt is active
        name: NVIC_DM_FIFO_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_CRYPT_INT_ACTIVE interrupt is active
        name: NVIC_DM_CRYPT_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_HSLOT_INT_ACTIVE interrupt is active
        name: NVIC_DM_HSLOT_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT3_INT_ACTIVE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT3_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT2_INT_ACTIVE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT2_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT1_INT_ACTIVE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT1_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_FINETGT_INT_ACTIVE interrupt is active
        name: NVIC_DM_FINETGT_INT_ACTIVE
        value: 1
      - doc: The NVIC_DM_SW_INT_ACTIVE interrupt is active
        name: NVIC_DM_SW_INT_ACTIVE
        value: 1
      - doc: The NVIC_MRAM_ECC_INT_ACTIVE interrupt is active
        name: NVIC_MRAM_ECC_INT_ACTIVE
        value: 1
      - doc: The NVIC_MRAM_COPY_INT_ACTIVE interrupt is active
        name: NVIC_MRAM_COPY_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP7_INT_ACTIVE interrupt is active
        name: NVIC_DSP7_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP6_INT_ACTIVE interrupt is active
        name: NVIC_DSP6_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP5_INT_ACTIVE interrupt is active
        name: NVIC_DSP5_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP4_INT_ACTIVE interrupt is active
        name: NVIC_DSP4_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP3_INT_ACTIVE interrupt is active
        name: NVIC_DSP3_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP2_INT_ACTIVE interrupt is active
        name: NVIC_DSP2_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP1_INT_ACTIVE interrupt is active
        name: NVIC_DSP1_INT_ACTIVE
        value: 1
      - doc: The NVIC_DSP0_INT_ACTIVE interrupt is active
        name: NVIC_DSP0_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA11_INT_ACTIVE interrupt is active
        name: NVIC_DMA11_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA10_INT_ACTIVE interrupt is active
        name: NVIC_DMA10_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA9_INT_ACTIVE interrupt is active
        name: NVIC_DMA9_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA8_INT_ACTIVE interrupt is active
        name: NVIC_DMA8_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA7_INT_ACTIVE interrupt is active
        name: NVIC_DMA7_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA6_INT_ACTIVE interrupt is active
        name: NVIC_DMA6_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA5_INT_ACTIVE interrupt is active
        name: NVIC_DMA5_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA4_INT_ACTIVE interrupt is active
        name: NVIC_DMA4_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA3_INT_ACTIVE interrupt is active
        name: NVIC_DMA3_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA2_INT_ACTIVE interrupt is active
        name: NVIC_DMA2_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA1_INT_ACTIVE interrupt is active
        name: NVIC_DMA1_INT_ACTIVE
        value: 1
      - doc: The NVIC_DMA0_INT_ACTIVE interrupt is active
        name: NVIC_DMA0_INT_ACTIVE
        value: 1
      - doc: The NVIC_ACCESS_ERROR_INT_ACTIVE interrupt is active
        name: NVIC_ACCESS_ERROR_INT_ACTIVE
        value: 1
      - doc: The NVIC_AUDIOSINK_PERIOD_INT_ACTIVE interrupt is active
        name: NVIC_AUDIOSINK_PERIOD_INT_ACTIVE
        value: 1
      - doc: The NVIC_AUDIOSINK_PHASE_INT_ACTIVE interrupt is active
        name: NVIC_AUDIOSINK_PHASE_INT_ACTIVE
        value: 1
      - doc: The NVIC_AUDIOSINK_TIMESTAMP_INT_ACTIVE interrupt is active
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_ACTIVE
        value: 1
      - doc: The NVIC_CC312_INT_NON_SECURE interrupt is non-secure
        name: NVIC_CC312_INT_NON_SECURE
        value: 1
      - doc: The NVIC_FPU_INT_NON_SECURE interrupt is non-secure
        name: NVIC_FPU_INT_NON_SECURE
        value: 1
      - doc: The NVIC_NFMI_INT_NON_SECURE interrupt is non-secure
        name: NVIC_NFMI_INT_NON_SECURE
        value: 1
      - doc: The NVIC_PCM0_ERROR_INT_NON_SECURE interrupt is non-secure
        name: NVIC_PCM0_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_PCM0_RX_TX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_PCM0_RX_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_UART_ERROR_INT_NON_SECURE interrupt is non-secure
        name: NVIC_UART_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_UART1_TX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_UART1_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_UART1_RX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_UART1_RX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_UART0_TX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_UART0_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_UART0_RX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_UART0_RX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_I3C0_INT_NON_SECURE interrupt is non-secure
        name: NVIC_I3C0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_I2C0_INT_NON_SECURE interrupt is non-secure
        name: NVIC_I2C0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI1_COM_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI1_COM_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI1_TX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI1_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI1_RX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI1_RX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI0_COM_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI0_COM_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI0_TX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI0_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_SPI0_RX_INT_NON_SECURE interrupt is non-secure
        name: NVIC_SPI0_RX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_GPIO3_INT_NON_SECURE interrupt is non-secure
        name: NVIC_GPIO3_INT_NON_SECURE
        value: 1
      - doc: The NVIC_GPIO2_INT_NON_SECURE interrupt is non-secure
        name: NVIC_GPIO2_INT_NON_SECURE
        value: 1
      - doc: The NVIC_GPIO1_INT_NON_SECURE interrupt is non-secure
        name: NVIC_GPIO1_INT_NON_SECURE
        value: 1
      - doc: The NVIC_GPIO0_INT_NON_SECURE interrupt is non-secure
        name: NVIC_GPIO0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_AUDIO_INT_NON_SECURE interrupt is non-secure
        name: NVIC_AUDIO_INT_NON_SECURE
        value: 1
      - doc: The NVIC_WATCHDOG_INT_NON_SECURE interrupt is non-secure
        name: NVIC_WATCHDOG_INT_NON_SECURE
        value: 1
      - doc: The NVIC_TIMER3_INT_NON_SECURE interrupt is non-secure
        name: NVIC_TIMER3_INT_NON_SECURE
        value: 1
      - doc: The NVIC_TIMER2_INT_NON_SECURE interrupt is non-secure
        name: NVIC_TIMER2_INT_NON_SECURE
        value: 1
      - doc: The NVIC_TIMER1_INT_NON_SECURE interrupt is non-secure
        name: NVIC_TIMER1_INT_NON_SECURE
        value: 1
      - doc: The NVIC_TIMER0_INT_NON_SECURE interrupt is non-secure
        name: NVIC_TIMER0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_LSAD_MONITOR_INT_NON_SECURE interrupt is non-secure
        name: NVIC_LSAD_MONITOR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RTC_CLOCK_INT_NON_SECURE interrupt is non-secure
        name: NVIC_RTC_CLOCK_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RTC_ALARM_INT_NON_SECURE interrupt is non-secure
        name: NVIC_RTC_ALARM_INT_NON_SECURE
        value: 1
      - doc: The NVIC_WAKEUP_INT_NON_SECURE interrupt is non-secure
        name: NVIC_WAKEUP_INT_NON_SECURE
        value: 1
      - doc: The NVIC_ASRC_ERROR_INT_NON_SECURE interrupt is active
        name: NVIC_ASRC_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_ASRC_IN_INT_NON_SECURE interrupt is active
        name: NVIC_ASRC_IN_INT_NON_SECURE
        value: 1
      - doc: The NVIC_ASRC_OUT_INT_NON_SECURE interrupt is active
        name: NVIC_ASRC_OUT_INT_NON_SECURE
        value: 1
      - doc: The NVIC_ASRC_IDLE_INT_NON_SECURE interrupt is active
        name: NVIC_ASRC_IDLE_INT_NON_SECURE
        value: 1
      - doc: The NVIC_NNA_INT_NON_SECURE interrupt is active
        name: NVIC_NNA_INT_NON_SECURE
        value: 1
      - doc: The NVIC_TOF_INT_NON_SECURE interrupt is active
        name: NVIC_TOF_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_SYNC_DETECT_INT_NON_SECURE interrupt is active
        name: NVIC_RF_SYNC_DETECT_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_RXPH_END_INT_NON_SECURE interrupt is active
        name: NVIC_RF_RXPH_END_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_RXPH_DATA_INT_NON_SECURE interrupt is active
        name: NVIC_RF_RXPH_DATA_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_TXPH_END_INT_NON_SECURE interrupt is active
        name: NVIC_RF_TXPH_END_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_TXPH_READ_INT_NON_SECURE interrupt is active
        name: NVIC_RF_TXPH_READ_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_RX_END_INT_NON_SECURE interrupt is active
        name: NVIC_RF_RX_END_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_RX_START_INT_NON_SECURE interrupt is active
        name: NVIC_RF_RX_START_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_TX_END_INT_NON_SECURE interrupt is active
        name: NVIC_RF_TX_END_INT_NON_SECURE
        value: 1
      - doc: The NVIC_RF_TX_START_INT_NON_SECURE interrupt is active
        name: NVIC_RF_TX_START_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BB_IF_COEX_IN_PROCESS_INT_NON_SECURE interrupt is active
        name: NVIC_BB_IF_COEX_IN_PROCESS_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BB_IF_COEX_RX_TX_INT_NON_SECURE interrupt is active
        name: NVIC_BB_IF_COEX_RX_TX_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BLE_ERROR_INT_NON_SECURE interrupt is active
        name: NVIC_BLE_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BLE_ISOTS_INT_NON_SECURE interrupt is active
        name: NVIC_BLE_ISOTS_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BLE_HOP_INT_NON_SECURE interrupt is active
        name: NVIC_BLE_HOP_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BT_ERROR_INT_NON_SECURE interrupt is active
        name: NVIC_BT_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_BT_AUDIO_INT_NON_SECURE interrupt is active
        name: NVIC_BT_AUDIO_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_ERROR_INT_NON_SECURE interrupt is active
        name: NVIC_DM_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_SLEEP_INT_NON_SECURE interrupt is active
        name: NVIC_DM_SLEEP_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_FIFO_INT_NON_SECURE interrupt is active
        name: NVIC_DM_FIFO_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_CRYPT_INT_NON_SECURE interrupt is active
        name: NVIC_DM_CRYPT_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_HSLOT_INT_NON_SECURE interrupt is active
        name: NVIC_DM_HSLOT_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT3_INT_NON_SECURE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT3_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT2_INT_NON_SECURE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT2_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_TIMESTAMP_TGT1_INT_NON_SECURE interrupt is active
        name: NVIC_DM_TIMESTAMP_TGT1_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_FINETGT_INT_NON_SECURE interrupt is active
        name: NVIC_DM_FINETGT_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DM_SW_INT_NON_SECURE interrupt is active
        name: NVIC_DM_SW_INT_NON_SECURE
        value: 1
      - doc: The NVIC_MRAM_ECC_INT_NON_SECURE interrupt is active
        name: NVIC_MRAM_ECC_INT_NON_SECURE
        value: 1
      - doc: The NVIC_MRAM_COPY_INT_NON_SECURE interrupt is active
        name: NVIC_MRAM_COPY_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP7_INT_NON_SECURE interrupt is active
        name: NVIC_DSP7_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP6_INT_NON_SECURE interrupt is active
        name: NVIC_DSP6_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP5_INT_NON_SECURE interrupt is active
        name: NVIC_DSP5_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP4_INT_NON_SECURE interrupt is active
        name: NVIC_DSP4_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP3_INT_NON_SECURE interrupt is active
        name: NVIC_DSP3_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP2_INT_NON_SECURE interrupt is active
        name: NVIC_DSP2_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP1_INT_NON_SECURE interrupt is active
        name: NVIC_DSP1_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DSP0_INT_NON_SECURE interrupt is active
        name: NVIC_DSP0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA11_INT_NON_SECURE interrupt is active
        name: NVIC_DMA11_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA10_INT_NON_SECURE interrupt is active
        name: NVIC_DMA10_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA9_INT_NON_SECURE interrupt is active
        name: NVIC_DMA9_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA8_INT_NON_SECURE interrupt is active
        name: NVIC_DMA8_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA7_INT_NON_SECURE interrupt is active
        name: NVIC_DMA7_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA6_INT_NON_SECURE interrupt is active
        name: NVIC_DMA6_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA5_INT_NON_SECURE interrupt is active
        name: NVIC_DMA5_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA4_INT_NON_SECURE interrupt is active
        name: NVIC_DMA4_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA3_INT_NON_SECURE interrupt is active
        name: NVIC_DMA3_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA2_INT_NON_SECURE interrupt is active
        name: NVIC_DMA2_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA1_INT_NON_SECURE interrupt is active
        name: NVIC_DMA1_INT_NON_SECURE
        value: 1
      - doc: The NVIC_DMA0_INT_NON_SECURE interrupt is active
        name: NVIC_DMA0_INT_NON_SECURE
        value: 1
      - doc: The NVIC_ACCESS_ERROR_INT_NON_SECURE interrupt is active
        name: NVIC_ACCESS_ERROR_INT_NON_SECURE
        value: 1
      - doc: The NVIC_AUDIOSINK_PERIOD_INT_NON_SECURE interrupt is active
        name: NVIC_AUDIOSINK_PERIOD_INT_NON_SECURE
        value: 1
      - doc: The NVIC_AUDIOSINK_PHASE_INT_NON_SECURE interrupt is active
        name: NVIC_AUDIOSINK_PHASE_INT_NON_SECURE
        value: 1
      - doc: The NVIC_AUDIOSINK_TIMESTAMP_INT_NON_SECURE interrupt is active
        name: NVIC_AUDIOSINK_TIMESTAMP_INT_NON_SECURE
        value: 1
    offset: 3758153984
    type: block
  - doc: System Control Block
    name: SCB
    node:
    - doc: CPU ID Base Register
      field:
      - defaultVal: 65
        doc: Implementer code
        name: IMPLEMENTER
        offset: '31:24'
        sw_access: ro
      - defaultVal: 1
        doc: Implementation variant
        name: VARIANT
        offset: '23:20'
        sw_access: ro
      - defaultVal: 15
        doc: Architecture number
        name: ARCHITECTURE
        offset: '19:16'
        sw_access: ro
      - defaultVal: 3361
        doc: Part number
        name: PARTNO
        offset: '15:4'
        sw_access: ro
      - defaultVal: 0
        doc: Revision code
        name: REVISION
        offset: '3:0'
        sw_access: ro
      name: SCB_CPUID
      offset: 0
      type: reg
    - doc: Interrupt Control and State Register
      field:
      - defaultVal: 0
        doc: Sets the NMI exception pending
        name: PENDNMISET
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Pend NMI clear
        name: PENDNMICLR
        offset: 30
        sw_access: wo
      - defaultVal: 1
        doc: Write 1 to set pending status for PendSV exception. Read indicates PendSV
          pending status
        name: PENDSVSET
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: Write 1 to clear PendSV exception pending status
        name: PENDSVCLR
        offset: 27
        sw_access: wo
      - defaultVal: 1
        doc: Write 1 to set pending status for SYSTICK exception. Read value indicates
          SYSTICK pending status
        name: PENDSTSET
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Write 1 to clear SYSTICK exception pending status
        name: PENDSTCLR
        offset: 25
        sw_access: wo
      - defaultVal: 0
        doc: SysTick target non-secure (RAZ/WI from non-secure state)
        name: STTNS
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Indicates that a pending interrupt is going to be active in the next
          step
        name: ISRPREEMPT
        offset: 23
        sw_access: ro
      - defaultVal: 0
        doc: Indicates that an external interrupt is pending
        name: ISRPENDING
        offset: 22
        sw_access: ro
      - defaultVal: 0
        doc: Pending external interrupt number
        name: VECTPENDING
        offset: '20:12'
        sw_access: ro
      - defaultVal: 0
        doc: Set to 1 when the an exception handler is being run.
        name: RETTOBASE
        offset: 11
        sw_access: ro
      - defaultVal: 0
        doc: Number of current running interrupt service routine
        name: VECTACTIVE
        offset: '8:0'
        sw_access: ro
      name: SCB_ICSR
      offset: 4
      type: reg
    - doc: Vector Table Offset Register
      field:
      - defaultVal: 0
        doc: Table offset value in code or RAM region. Must be multiple of 128.
        name: TBLOFF
        offset: '31:7'
        sw_access: rw
      name: SCB_VTOR
      offset: 8
      type: reg
    - doc: Application Interrupt and Reset Control Register
      field:
      - defaultVal: 64005
        doc: Access key for writing this register. Must be set to 0x05FA to write
          the other register fields.
        name: VECTKEY
        offset: '31:16'
        sw_access: rw
      - defaultVal: 0
        doc: Indicates endianess for data.
        name: ENDIANESS
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Prioritize Secure exceptions
        name: PRIS
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: BusFault, HardFault and NMI non-secure enable.
        name: BFHFNMINS
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Priority group setting. Controls how many bits in the priority register
          are used for pre-empty priority vs. sub-priority.
        name: PRIGROUP
        offset: '10:8'
        sw_access: rw
      - defaultVal: 0
        doc: System reset request secure or non secure config
        name: SYSRESETREQ_S
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Requests a chip-level system reset
        name: SYSRESETREQ
        offset: 2
        sw_access: wo
      - defaultVal: 0
        doc: Clears all active exception state information
        name: VECTCLRACTIVE
        offset: 1
        sw_access: wo
      name: SCB_AIRCR
      offset: 12
      type: reg
    - doc: System Control Register
      field:
      - defaultVal: 0
        doc: Set to 1 to cause the WFE to wake up if a new interrupt is pended
        name: SEVONPEND
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Sleep deep secure state access
        name: SLEEPDEEPS
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Enable SLEEPDEEP output signal when entering sleep mode
        name: SLEEPDEEP
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Enable sleep on exit feature when returning from handler to thread mode
        name: SLEEPONEXIT
        offset: 1
        sw_access: rw
      name: SCB_SCR
      offset: 16
      type: reg
    - doc: Configuration Control Register
      field:
      - defaultVal: 0
        doc: Branch prediction enable
        name: BP
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Stack overflow in HardFauld and NMI ignore
        name: STKOFHFNMIGN
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Ignore data bus faults in hard fault and NMI exceptions
        name: BFHFNMIGN
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Trap on divide by zero
        name: DIV_0_TRP
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Trap on unaligned data access
        name: UNALIGN_TRP
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Allow user code to write to software trigger interrupt register
        name: USERSETMPEND
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: reserved
        name: RESERVED_AT_1
        offset: 0
        sw_access: ro
      name: SCB_CCR
      offset: 20
      type: reg
    - doc: System Handler Priority Register 1
      field:
      - defaultVal: 0
        doc: Configure the secure fault priority
        name: NVIC_SECURE_FAULT_PRIORITY
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the usage fault priority
        name: NVIC_USAGE_FAULT_PRIORITY
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the bus fault priority
        name: NVIC_BUS_FAULT_PRIORITY
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the memory fault priority
        name: NVIC_MEM_FAULT_PRIORITY
        offset: '7:0'
        sw_access: rw
      name: SCB_SHPR1
      offset: 24
      type: reg
    - doc: System Handler Priority Register 2
      field:
      - defaultVal: 0
        doc: Configure the SVCall priority
        name: NVIC_SVC_PRIORITY
        offset: '31:24'
        sw_access: rw
      name: SCB_SHPR2
      offset: 28
      type: reg
    - doc: System Handler Priority Register 3
      field:
      - defaultVal: 0
        doc: Configure the SysTick interrupt priority
        name: NVIC_SYSTICK_PRIORITY
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the PendSV priority
        name: NVIC_PENDSV_PRIORITY
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Configure the Debug Monitor priority
        name: NVIC_DBGMONITOR_PRIORITY
        offset: '7:0'
        sw_access: rw
      name: SCB_SHPR3
      offset: 32
      type: reg
    - doc: System Handler Control and State Register
      field:
      - defaultVal: 0
        doc: Hard fault exception pended state
        name: HARDFAULTPENDED
        offset: 21
        sw_access: ro
      - defaultVal: 0
        doc: Secure fault exception pended state
        name: SECUREFAULTPENDED
        offset: 20
        sw_access: ro
      - defaultVal: 0
        doc: Secure fault handler enable
        name: SECUREFAULTENA
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Usage fault handler enable
        name: USGFAULTENA
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Bus fault handler enable
        name: BUSFAULTENA
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Memory management fault handler enable
        name: MEMFAULTENA
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: SVCall is pending or was started and replaced by a higher priority exception
        name: SVCALLPENDED
        offset: 15
        sw_access: rw
      - defaultVal: 0
        doc: Bus fault is pending or was started and replaced by a higher priority
          exception
        name: BUSFAULTPENDED
        offset: 14
        sw_access: rw
      - defaultVal: 0
        doc: Memory management fault is pending or was started and replaced by a higher
          priority exception
        name: MEMFAULTPENDED
        offset: 13
        sw_access: rw
      - defaultVal: 0
        doc: Usage fault is pending or was started and replaced by a higher priority
          exception
        name: USGFAULTPENDED
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: SYSTICK exception handler is active
        name: SYSTICKACT
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: PendSV exception handler is active
        name: PENDSVACT
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Debug monitor exception handler is active
        name: MONITORACT
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: SVCall exception handler is active
        name: SVCALLACT
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: NMI exception hangler is active
        name: NMIACT
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Secure fault exception handler is active
        name: SFAULTACT
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Usage fault exception handler is active
        name: USGFAULTACT
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Bus fault exception handler is active
        name: BUSFAULTACT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Memory management fault exception handler is active
        name: MEMFAULTACT
        offset: 0
        sw_access: rw
      name: SCB_SHCSR
      offset: 36
      type: reg
    - doc: Configurable Fault Status Register
      field:
      - defaultVal: 0
        doc: Indicates divide by zero will take place
        name: DIVBYZERO
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Indicates unaligned access will take place
        name: UNALIGNED
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Stack overflow flag
        name: STKOF
        offset: 20
        sw_access: rw
      - defaultVal: 0
        doc: Attempt to execute a coprocessor instruction
        name: NOCP
        offset: 19
        sw_access: rw
      - defaultVal: 0
        doc: Attempt to do exception with bad value in EXC_RETURN number
        name: INVPC
        offset: 18
        sw_access: rw
      - defaultVal: 0
        doc: Attempt to switch to invalid (e.g. ARM) state
        name: INVSTATE
        offset: 17
        sw_access: rw
      - defaultVal: 0
        doc: Attempt to execute an undefined instruction
        name: UNDEFINSTR
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Indicates if bus fault address register is valid
        name: BFARVALID
        offset: 15
        sw_access: ro
      - defaultVal: 0
        doc: Lazy state preservation error
        name: LSPERR
        offset: 13
        sw_access: ro
      - defaultVal: 0
        doc: Indicates stacking error
        name: STKERR
        offset: 12
        sw_access: rw
      - defaultVal: 0
        doc: Indicates unstacking error
        name: UNSTKERR
        offset: 11
        sw_access: rw
      - defaultVal: 0
        doc: Indicates imprecise data access violation
        name: IMPRECISERR
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: Indicates precise data access violation
        name: PRECISERR
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Indicates instruction access violation
        name: IBUSERR
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Indicates if memory management fault address register is valid
        name: MMARVALID
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Inidicates if memory management lazy state preservation error flag
        name: MLSPERR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Indicates stacking error
        name: MSTKERR
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Indicates unstacking error
        name: MUNSTKERR
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Indicates data access violation
        name: DACCVIOL
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Indicates instruction access violation
        name: IACCVIOL
        offset: 0
        sw_access: rw
      name: SCB_CFSR
      offset: 40
      type: reg
    - doc: Hard Fault Status Register
      field:
      - defaultVal: 0
        doc: Indicates hard fault is triggered by debug event
        name: DEBUGEVT
        offset: 31
        sw_access: rw
      - defaultVal: 0
        doc: Indicates hard fault is taken because of a lower priority (e.g., bus,
          memory management or usage) fault
        name: FORCED
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: Indicates hard fault is taken due to failed vector fetch
        name: VECTBL
        offset: 1
        sw_access: rw
      name: SCB_HFSR
      offset: 44
      type: reg
    - doc: Debug Fault Status Register
      field:
      - defaultVal: 0
        doc: Indicates external debug request signal asserted
        name: EXTERNAL
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Indicates vector fetch occurred
        name: VCATCH
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Indicates DWT match occurred
        name: DWTTRAP
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Indicates BKPT instruction executed
        name: BKPT
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Indicates halt requested by NVIC
        name: HALTED
        offset: 0
        sw_access: rw
      name: SCB_DFSR
      offset: 48
      type: reg
    - doc: Memory Management Fault Address Register
      field:
      - defaultVal: 0
        doc: Memory Management address
        name: NVIC_MMAR
        offset: '31:0'
        sw_access: ro
      name: SCB_MMFAR
      offset: 52
      type: reg
    - doc: Bus Fault Address Register
      field:
      - defaultVal: 0
        doc: Bus Fault address
        name: NVIC_BFAR
        offset: '31:0'
        sw_access: ro
      name: SCB_BFAR
      offset: 56
      type: reg
    - doc: Non-Secure Access Control Register
      field:
      - defaultVal: 0
        doc: Enable non-secure access to the Floating-point extension
        name: CP11
        offset: 11
        sw_access: ro
      - defaultVal: 1
        doc: Enable non-secure access to the Floating-point Extension
        name: CP10
        offset: 10
        sw_access: rw
      name: SCB_NSACR
      offset: 140
      type: reg
    - type: define
      values:
      - doc: Set NMI exception to pending
        name: NMI_NOT_PENDING
        value: 0
      - doc: Sets the NMI exception pending
        name: NMI_SETPEND
        value: 1
      - doc: Pend NMI clear
        name: CLR_NMI_PENDING_STATUS
        value: 1
      - doc: Set PendSV exception to pending
        name: PENDSV_SETPEND
        value: 1
      - doc: Clear PendSV exception pending status
        name: PENDSV_CLRPEND
        value: 1
      - doc: Set SYSTICK exception to pending
        name: SYSTICK_SETPEND
        value: 1
      - doc: Clear SYSTICK exception pending status
        name: SYSTICK_CLRPEND
        value: 1
      - doc: SysTick target non-secure (RAZ/WI from non-secure state)
        name: SYSTICK_IS_SECURE
        value: 0
      - doc: SysTick target non-secure (RAZ/WI from non-secure state)
        name: SYSTICK_IS_NON_SECURE
        value: 1
      - doc: Unlocks the NVIC_APP_INT_CTRL register
        name: NVIC_VECTKEY_UNLOCK
        value: 1530
      - doc: Readback value when reading the VECTKEY field after unlocking
        name: NVIC_VECTKEY_UNLOCK_READBACK
        value: 64005
      - doc: Indicates core is configured for little endian data
        name: NVIC_LITTLE_ENDIAN
        value: 0
      - doc: Prioritize Secure exceptions
        name: IDENTICAL_PRIORITY
        value: 0
      - doc: Prioritize Secure exceptions
        name: NS_EXCEPTION_ARE_DEPRIORITIZED
        value: 1
      - doc: BusFault, HardFault and NMI non-secure enable.
        name: BFHFNMI_ARE_SECURE
        value: 0
      - doc: BusFault, HardFault and NMI non-secure enable.
        name: BFHFNMI_ARE_NONSECURE
        value: 1
      - doc: Indicates 4 bits for pre-emption priority and 0 bits for sub-priority
        name: NVIC_PRIGROUP_0_7
        value: 0
      - doc: Indicates 3 bits for pre-emption priority and 1 bit for sub-priority
        name: NVIC_PRIGROUP_4_0
        value: 3
      - doc: Indicates 2 bits for pre-emption priority and 2 bits for sub-priority
        name: NVIC_PRIGROUP_3_1
        value: 4
      - doc: Indicates 1 bit for pre-emption priority and 3 bits for sub-priority
        name: NVIC_PRIGROUP_2_2
        value: 5
      - doc: Indicates 0 bits for pre-emption priority and 4 bits for sub-priority
        name: NVIC_PRIGROUP_1_3
        value: 6
      - doc: Priority group setting. Controls how many bits in the priority register
          are used for pre-empty priority vs. sub-priority.
        name: NVIC_PRIGROUP_0_4
        value: 7
      - doc: System reset request secure or non secure config
        name: SYSRESETREQ_FOR_BOTH
        value: 0
      - doc: System reset request secure or non secure config
        name: SYSRESETREQ_FOR_SECURE_ONLY
        value: 1
      - doc: Requests a chjp-level system reset
        name: NVIC_SYSRESET
        value: 1
      - doc: Clears all active exception state information
        name: NVIC_CLEAR_ACTIVE_VECTORS
        value: 1
      - doc: Sleep deep secure state access
        name: SLEEPDEEP_FOR_BOTH
        value: 0
      - doc: Sleep deep secure state access
        name: SLEEPDEEP_FOR_SECURE_ONLY
        value: 1
      - doc: Disable SLEEPDEEP output signal when entering sleep mode
        name: NVIC_SLEEPDEEP_DISABLE
        value: 0
      - doc: Enable SLEEPDEEP output signal when entering sleep mode
        name: NVIC_SLEEPDEEP_ENABLE
        value: 1
      - doc: Disable sleep on exit feature
        name: NVIC_SLEEPONEXIT_DISABLE
        value: 0
      - doc: Enable sleep on exit feature
        name: NVIC_SLEEPONEXIT_ENABLE
        value: 1
      - doc: Branch prediction enable
        name: BP_DISABLED
        value: 0
      - doc: Branch prediction enable
        name: BP_ENABLED
        value: 1
      - doc: Stack overflow in HardFauld and NMI ignore
        name: STACK_FAULT_NOT_IGNORED
        value: 0
      - doc: Stack overflow in HardFauld and NMI ignore
        name: STACK_FAULT_IGNORED
        value: 1
      - doc: Disable ignoring of data bus faults in hard fault and NMI exception handlers.
          Bus faults in these handlers will cause lock-up
        name: NVIC_BFHFNMIGN_DISABLE
        value: 0
      - doc: Enable ignoring of data bus faults in hard fault and NMI exception handlers
        name: NVIC_BFHFNMIGN_ENABLE
        value: 1
      - doc: Disable trapping on divide by zero
        name: NVIC_DIV_0_TRP_DISABLE
        value: 0
      - doc: Enable trapping on divide by zero
        name: NVIC_DIV_0_TRP_ENABLE
        value: 1
      - doc: Disable trapping on unaligned data access
        name: NVIC_UNALIGN_TRP_DISABLE
        value: 0
      - doc: Enable trapping on unaligned data access
        name: NVIC_UNALIGN_TRP_ENABLE
        value: 1
      - doc: Disable user code access to software trigger interrupt register
        name: NVIC_USERSETMPEND_DISABLE
        value: 0
      - doc: Enable user code access to software trigger interrupt register
        name: NVIC_USERSETMPEND_ENABLE
        value: 1
      - doc: Hard fault exception pended state
        name: NVIC_HFAULT_NOT_PENDING
        value: 0
      - doc: Hard fault exception pended state
        name: NVIC_HFAULT_PENDING
        value: 1
      - doc: Secure fault exception pended state
        name: NVIC_SFAULT_NOT_PENDING
        value: 0
      - doc: Secure fault exception pended state
        name: NVIC_SFAULT_PENDING
        value: 1
      - doc: Disable usage fault handler
        name: NVIC_SFAULT_DISABLE
        value: 0
      - doc: Enable usage fault handler
        name: NVIC_SFAULT_ENABLE
        value: 1
      - doc: Disable usage fault handler
        name: NVIC_USGFAULT_DISABLE
        value: 0
      - doc: Enable usage fault handler
        name: NVIC_USGFAULT_ENABLE
        value: 1
      - doc: Disable bus fault handler
        name: NVIC_BUSFAULT_DISABLE
        value: 0
      - doc: Enable bus fault handler
        name: NVIC_BUSFAULT_ENABLE
        value: 1
      - doc: Disable memory management fault handler
        name: NVIC_MEMFAULT_DISABLE
        value: 0
      - doc: Enable memory management fault handler
        name: NVIC_MEMFAULT_ENABLE
        value: 1
      - doc: SVCall handler not pending
        name: NVIC_SVCALL_CLRPEND
        value: 0
      - doc: SVCall handler is pending
        name: NVIC_SVCALL_SETPEND
        value: 1
      - doc: Bus fault handler not pending
        name: NVIC_BUSFAULT_CLRPEND
        value: 0
      - doc: Bus fault handler is pending
        name: NVIC_BUSFAULT_SETPEND
        value: 1
      - doc: Memory management fault handler not pending
        name: NVIC_MEMFAULT_CLRPEND
        value: 0
      - doc: Memory management fault handler is pending
        name: NVIC_MEMFAULT_SETPEND
        value: 1
      - doc: Usagefault handler not pending
        name: NVIC_USGFAULT_CLRPEND
        value: 0
      - doc: Usage fault handler is pending
        name: NVIC_USGFAULT_SETPEND
        value: 1
      - doc: SysTick exception handler is active
        name: NVIC_SYSTICK_ACTIVE
        value: 1
      - doc: PendSV exception handler is active
        name: NVIC_PENDSV_ACTIVE
        value: 1
      - doc: Debug monitor exception handler is active
        name: NVIC_MONITOR_ACTIVE
        value: 1
      - doc: SVCall exception is active
        name: NVIC_SVCALL_ACTIVE
        value: 1
      - doc: NMI exception hangler is active
        name: NVIC_NMI_ACTIVE
        value: 1
      - doc: Secure fault exception handler is active
        name: NVIC_SFAULT_ACTIVE
        value: 1
      - doc: Usage fault exception handler is active
        name: NVIC_USGFAULT_ACTIVE
        value: 1
      - doc: Bus fault exception handler is active
        name: NVIC_BUSFAULT_ACTIVE
        value: 1
      - doc: Memory management fault exception handler is active
        name: NVIC_MEMFAULT_ACTIVE
        value: 1
      - doc: Non-secure access to the Floating-point Extension generate a NOCP UsageFault
        name: NS_ACCESS_TO_FPE_UF
        value: 0
      - doc: Non-secure access to the Floating-point Extension permitted
        name: NS_ACCESS_TO_FPE_ALLOW
        value: 1
    offset: 3758157056
    type: block
  - doc: Memory Protection Unit
    name: MPU
    node:
    - doc: Indicates how many regions the MPU for the selected security state supports
      field:
      - defaultVal: 4
        doc: Number of regions
        name: NBR_OF_REGION
        offset: '15:8'
        sw_access: ro
      name: MPU_TYPE
      offset: 0
      type: reg
    - doc: MPU control register
      field:
      - defaultVal: 0
        doc: Privileged default enable
        name: PRIVDEFENA
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Hard fault and NMI enable
        name: HFNMIENA
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the MPU
        name: ENABLE
        offset: 0
        sw_access: rw
      name: MPU_CTRL
      offset: 4
      type: reg
    - doc: MPU Region Number Register
      field:
      - defaultVal: 0
        doc: Region number
        name: REGION
        offset: '7:0'
        sw_access: ro
      name: MPU_RNR
      offset: 8
      type: reg
    - doc: MPU Region Base Address Register
      field:
      - defaultVal: 0
        doc: Base address
        name: BASE
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Shareability
        name: SH
        offset: '4:3'
        sw_access: rw
      - defaultVal: 0
        doc: Access permissions
        name: AP
        offset: '2:1'
        property:
        - name: u_internal_notes
          value: Read/write by privileged code only
        sw_access: rw
      - defaultVal: 0
        doc: Execute never
        name: XN
        offset: 0
        property:
        - name: u_internal_notes
          value: Execution only permitted if read permitted
        sw_access: rw
      name: MPU_RBAR
      offset: 12
      type: reg
    - doc: MPU Region Limit Address Register
      field:
      - defaultVal: 0
        doc: Limit address
        name: LIMIT
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Attribute index
        name: ATTRINDX
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: Region enable
        name: EN
        offset: 0
        sw_access: rw
      name: MPU_RLAR
      offset: 16
      type: reg
    - doc: MPU Region 1 Base Address Register
      field:
      - defaultVal: 0
        doc: Base address
        name: BASE
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Shareability
        name: SH
        offset: '4:3'
        sw_access: rw
      - defaultVal: 0
        doc: Access permissions
        name: AP
        offset: '2:1'
        sw_access: rw
      - defaultVal: 0
        doc: Execute never
        name: XN
        offset: 0
        sw_access: rw
      name: MPU_RBAR1
      offset: 20
      type: reg
    - doc: MPU Region 1 Limit Address Register
      field:
      - defaultVal: 0
        doc: Limit address
        name: LIMIT
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Attribute index
        name: ATTRINDX
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: Region enable
        name: EN
        offset: 0
        sw_access: rw
      name: MPU_RLAR1
      offset: 24
      type: reg
    - doc: MPU Region 2 Base Address Register
      field:
      - defaultVal: 0
        doc: Base address
        name: BASE
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Shareability
        name: SH
        offset: '4:3'
        sw_access: rw
      - defaultVal: 0
        doc: Access permissions
        name: AP
        offset: '2:1'
        sw_access: rw
      - defaultVal: 0
        doc: Execute never
        name: XN
        offset: 0
        sw_access: rw
      name: MPU_RBAR2
      offset: 28
      type: reg
    - doc: MPU Region 2 Limit Address Register
      field:
      - defaultVal: 0
        doc: Limit address
        name: LIMIT
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Attribute index
        name: ATTRINDX
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: Region enable
        name: EN
        offset: 0
        sw_access: rw
      name: MPU_RLAR2
      offset: 32
      type: reg
    - doc: MPU Region 3 Base Address Register
      field:
      - defaultVal: 0
        doc: Base address
        name: BASE
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Shareability
        name: SH
        offset: '4:3'
        sw_access: rw
      - defaultVal: 0
        doc: Access permissions
        name: AP
        offset: '2:1'
        sw_access: rw
      - defaultVal: 0
        doc: Execute never
        name: XN
        offset: 0
        sw_access: rw
      name: MPU_RBAR3
      offset: 36
      type: reg
    - doc: MPU Region 3 Limit Address Register
      field:
      - defaultVal: 0
        doc: Limit address
        name: LIMIT
        offset: '31:5'
        sw_access: rw
      - defaultVal: 0
        doc: Attribute index
        name: ATTRINDX
        offset: '3:1'
        sw_access: rw
      - defaultVal: 0
        doc: Region enable
        name: EN
        offset: 0
        sw_access: rw
      name: MPU_RLAR3
      offset: 40
      type: reg
    - doc: MPU Memoryattribute Indirection Register 0
      field:
      - defaultVal: 0
        doc: Memory attribute encoding for MPU regions 3
        name: REGION3
        offset: '31:24'
        sw_access: rw
      - defaultVal: 0
        doc: Memory attribute encoding for MPU regions 2
        name: REGION2
        offset: '23:16'
        sw_access: rw
      - defaultVal: 0
        doc: Memory attribute encoding for MPU regions 1
        name: REGION1
        offset: '15:8'
        sw_access: rw
      - defaultVal: 0
        doc: Memory attribute encoding for MPU regions 0
        name: REGION0
        offset: '7:0'
        sw_access: rw
      name: MPU_MAIR0
      offset: 48
      type: reg
    - type: define
      values:
      - doc: Privileged default enable
        name: DEFAULT_MEM_MAP_DISABLED
        value: 0
      - doc: Privileged default enable
        name: DEFAULT_MEM_MAP_ENABLED
        value: 1
      - doc: Hard fault and NMI enable
        name: MPU_DISABLED_FOR_HF_NMI
        value: 0
      - doc: Hard fault and NMI enable
        name: MPU_ENABLED_FOR_HF_NMI
        value: 1
      - doc: Enable the MPU
        name: MPU_DISABLED
        value: 0
      - doc: Enable the MPU
        name: MPU_ENABLED
        value: 1
      - doc: Shareability
        name: NON_SHAREABLE
        value: 0
      - doc: Shareability
        name: OUTER_SHAREABLE
        value: 2
      - doc: Shareability
        name: INNER_SHAREABLE
        value: 3
      - doc: Access permissions
        name: RW_PRIVILEGED_CODE_ONLY
        value: 0
      - doc: Access permissions
        name: RW_PRIVILEGED_LEVEL
        value: 1
      - doc: Access permissions
        name: R_PRIVILEGED_CODE_ONLY
        value: 2
      - doc: Access permissions
        name: R_PRIVILEGED_LEVEL
        value: 3
      - doc: Execute never
        name: EXEC_PERMITED
        value: 0
      - doc: Execute never
        name: EXEC_NOT_PERMITTED
        value: 1
      - doc: Region enable
        name: REGION_DISABLED
        value: 0
      - doc: Region enable
        name: REGION_ENABLED
        value: 1
    offset: 3758157200
    type: block
  - doc: Security Attribution Unit
    name: SAU
    node:
    - doc: SAU Control Register
      field:
      - defaultVal: 0
        doc: All non-secure
        name: ALLNS
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Enable the SAU
        name: ENABLE
        offset: 0
        sw_access: rw
      name: SAU_CTRL
      offset: 0
      type: reg
    - doc: SAU Type Register
      field:
      - defaultVal: 4
        doc: Number of region implemented by the SAU
        name: NBR_OF_REGION
        offset: '7:0'
        sw_access: ro
      name: SAU_TYPE
      offset: 4
      type: reg
    - doc: SAU Region Number Register
      field:
      - defaultVal: 0
        doc: Selects the region currently accessed by SAU_RBAR and SAU_RLAR
        name: SEL_REGION
        offset: '7:0'
        sw_access: rw
      name: SAU_RNR
      offset: 8
      type: reg
    - doc: SAU Region Base Address Register
      field:
      - defaultVal: 0
        doc: Base address
        name: BASE_ADDRESS
        offset: '31:5'
        sw_access: rw
      name: SAU_RBAR
      offset: 12
      type: reg
    - doc: SAU Region Limit Address Register
      field:
      - defaultVal: 0
        doc: Limit address
        name: LIMIT_ADDRESS
        offset: '31:5'
        sw_access: rw
      name: SAU_RLAR
      offset: 16
      type: reg
    - doc: Secure Fault Status Register
      field:
      - defaultVal: 0
        doc: Lazy state error flag
        name: LSERR
        offset: 7
        sw_access: ro
      - defaultVal: 0
        doc: Secure fault address valid
        name: SFARVALID
        offset: 6
        sw_access: ro
      - defaultVal: 0
        doc: Lazy state preservation error flag
        name: LSPERR
        offset: 5
        sw_access: ro
      - defaultVal: 0
        doc: Invalid transition flag
        name: INVTRAN
        offset: 4
        sw_access: ro
      - defaultVal: 0
        doc: Attribution unit violation flag
        name: AUVIOL
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Invalid exception return flag
        name: INVER
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Invalid integrity signature flag
        name: INVIS
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Invalid entry point
        name: INVEP
        offset: 0
        sw_access: ro
      name: SAU_SFSR
      offset: 20
      type: reg
    - doc: Secure Fault Address Register
      field:
      - defaultVal: 0
        doc: Address
        name: ADDRESS
        offset: '31:0'
        sw_access: ro
      name: SAU_SFAR
      offset: 24
      type: reg
    - type: define
      values:
      - doc: All non-secure
        name: MEM_AS_SECURE
        value: 0
      - doc: All non-secure
        name: MEM_AS_NON_SECURE
        value: 1
      - doc: Enable the SAU
        name: SAU_DISABLED
        value: 0
      - doc: Enable the SAU
        name: SAU_ENABLED
        value: 1
      - doc: Number of region implemented by the SAU
        name: FOUR_SAU_REGIONS
        value: 4
    offset: 3758157264
    type: block
  - doc: Debug Control Block
    name: DEBUG
    node:
    - doc: Debug Halting Control and Status Register
      field:
      - defaultVal: 0
        doc: Debug key must be written to this field in order to write the rest of
          the register
        hw_access: ro
        name: DBGKEY
        offset: '31:16'
        property:
        - name: u_internal_notes
          value: Key to unlock DEBUGHALT_CTRL register
        sw_access: wo
      - defaultVal: 0
        doc: Restart sticky status
        hw_access: wo
        name: S_RESART_S
        offset: 26
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Core has been reset or is being rest. Bit is cleared on read.
        hw_access: wo
        name: S_RESET_ST
        offset: 25
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Retire sticky status
        hw_access: wo
        name: S_RETIRE_ST
        offset: 24
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Secure debug enable. Indicates whether Secure invasive debug is allowed
        hw_access: wo
        name: S_SDE
        offset: 20
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Indicates if core is in lockup state
        hw_access: wo
        name: S_LOCKUP
        offset: 19
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Indicates if core is in sleep mode
        hw_access: wo
        name: S_SLEEP
        offset: 18
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Indicates is core is halted
        hw_access: wo
        name: S_HALT
        offset: 17
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Indicates register read/write operation is completed
        hw_access: wo
        name: S_REGRDY
        offset: 16
        property:
        - name: rwpair
          value: DBGKEY
        sw_access: ro
      - defaultVal: 0
        doc: Set to break a stalled memory access
        name: C_SNAPSTALL
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Mask interrupts while stepping
        name: C_MASKINTS
        offset: 3
        sw_access: rw
      - defaultVal: 0
        doc: Single step the processor
        name: C_STEP
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Halt the processor
        name: C_HALT
        offset: 1
        sw_access: rw
      - defaultVal: 1
        doc: Enable halt mode debugging
        name: C_DEBUGEN
        offset: 0
        sw_access: rw
      name: DEBUG_DHCSR
      offset: 0
      type: reg
    - doc: Debug Core Register Selector Register
      field:
      - defaultVal: 0
        doc: Indicates direction of register transfer
        name: REGWNR
        offset: 16
        sw_access: wo
      - defaultVal: 0
        doc: Indicates register to be accessed
        name: REGSEL
        offset: '6:0'
        sw_access: wo
      name: DEBUG_DCRSR
      offset: 4
      type: reg
    - doc: Debug Core Register Data Register
      field:
      - defaultVal: 0
        doc: Register read/write data for debugging
        name: DEBUG_REGDATA
        offset: '31:0'
        sw_access: rw
      name: DEBUG_DCRDR
      offset: 8
      type: reg
    - doc: Debug Exception and Monitor Control Register
      field:
      - defaultVal: 0
        name: DEBUG_DEMCR
        offset: '31:0'
        sw_access: rw
      name: DEBUG_DEMCR
      offset: 12
      type: reg
    - doc: Debug Authentication Control Regiser
      field:
      - defaultVal: 0
        doc: Internal Secure non-invasive debug enable
        name: INTSPNIDEN
        offset: 3
        sw_access: ro
      - defaultVal: 0
        doc: Secure non-invasive debug enable select
        name: SPNIDENSEL
        offset: 2
        sw_access: ro
      - defaultVal: 0
        doc: Internal Secure invasive debug enable
        name: INTSPIDEN
        offset: 1
        sw_access: ro
      - defaultVal: 0
        doc: Secure invasive debug enable select
        name: SPIDENSEL
        offset: 0
        sw_access: ro
      name: DEBUG_DAUTHCTRL
      offset: 20
      type: reg
    - doc: Debug Security Control and Status Register
      field:
      - defaultVal: 0
        doc: CDS write-enable key
        name: CDSKEY
        offset: 17
        sw_access: wo
      - defaultVal: 0
        doc: Current domain secure
        name: CDS
        offset: 16
        sw_access: rw
      - defaultVal: 0
        doc: Secure banked register select
        name: SBRSEL
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Secure banked register select enable
        name: SBRSELEN
        offset: 0
        sw_access: rw
      name: DEBUG_DSCSR
      offset: 24
      type: reg
    - type: define
      values:
      - doc: DEBUG_HALT_KEY
        name: DEBUG_HALT_KEY
        value: 41055
      - doc: Indicates register read
        name: REGWNR_READ
        value: 0
      - doc: Indicates register write
        name: REGWNR_WRITE
        value: 1
      - doc: Select R0
        name: REGSEL_R0
        value: 0
      - doc: Select R1
        name: REGSEL_R1
        value: 1
      - doc: Select R2
        name: REGSEL_R2
        value: 2
      - doc: Select R3
        name: REGSEL_R3
        value: 3
      - doc: Select R4
        name: REGSEL_R4
        value: 4
      - doc: Select R5
        name: REGSEL_R5
        value: 5
      - doc: Select R6
        name: REGSEL_R6
        value: 6
      - doc: Select R7
        name: REGSEL_R7
        value: 7
      - doc: Select R8
        name: REGSEL_R8
        value: 8
      - doc: Select R9
        name: REGSEL_R9
        value: 9
      - doc: Select R10
        name: REGSEL_R10
        value: 10
      - doc: Select R11
        name: REGSEL_R11
        value: 11
      - doc: Select R12
        name: REGSEL_R12
        value: 12
      - doc: Select current stack pointer
        name: REGSEL_SP
        value: 13
      - doc: Select LR
        name: REGSEL_LR
        value: 14
      - doc: Select Debug Return Address
        name: REGSEL_DRA
        value: 15
      - doc: Select xPSR/flags
        name: REGSEL_XPSR
        value: 16
      - doc: Select main stack pointer
        name: REGSEL_MSP
        value: 17
      - doc: Select process stack pointer
        name: REGSEL_PSP
        value: 18
      - doc: Access other registers including control, FAULTMASK, BASEPRI and PRIMASK
        name: REGSEL_SPECREG
        value: 20
      - doc: Select non-secure main stack pointer
        name: REGSEL_MSP_NS
        value: 24
      - doc: Select non-secure process stack pointer
        name: REGSEL_PSP_NS
        value: 25
      - doc: Select secure main stack pointer
        name: REGSEL_MPS_S
        value: 26
      - doc: Select secure process stack pointer
        name: REGSEL_PSP_S
        value: 27
      - doc: Select secure main stack limit
        name: REGSEL_MSPLIM_S
        value: 28
      - doc: Select secure process stack limit
        name: REGSEL_PSPLIM_S
        value: 29
      - doc: Select non-secure main stack limit
        name: REGSEL_MSPLIM_NS
        value: 30
      - doc: Select non-secure process stack limit
        name: REGSEL_PSPLIM_NS
        value: 31
      - doc: Select Floating Point register
        name: REGSEL_FPSCR
        value: 33
      - doc: Access other registers including control, FAULTMASK, BASEPRI and PRIMASK
          when S_SDE = 1
        name: REGSEL_SPECREG_S
        value: 34
      - doc: Select Floating point register S0
        name: REGSEL_S0
        value: 64
      - doc: Select Floating point register S1
        name: REGSEL_S1
        value: 65
      - doc: Select Floating point register S2
        name: REGSEL_S2
        value: 66
      - doc: Select Floating point register S3
        name: REGSEL_S3
        value: 67
      - doc: Select Floating point register S4
        name: REGSEL_S4
        value: 68
      - doc: Select Floating point register S5
        name: REGSEL_S5
        value: 69
      - doc: Select Floating point register S6
        name: REGSEL_S6
        value: 70
      - doc: Select Floating point register S7
        name: REGSEL_S7
        value: 71
      - doc: Select Floating point register S8
        name: REGSEL_S8
        value: 72
      - doc: Select Floating point register S9
        name: REGSEL_S9
        value: 73
      - doc: Select Floating point register S10
        name: REGSEL_S10
        value: 74
      - doc: Select Floating point register S11
        name: REGSEL_S11
        value: 75
      - doc: Select Floating point register S12
        name: REGSEL_S12
        value: 76
      - doc: Select Floating point register S13
        name: REGSEL_S13
        value: 77
      - doc: Select Floating point register S14
        name: REGSEL_S14
        value: 78
      - doc: Select Floating point register S15
        name: REGSEL_S15
        value: 79
      - doc: Select Floating point register S16
        name: REGSEL_S16
        value: 80
      - doc: Select Floating point register S17
        name: REGSEL_S17
        value: 81
      - doc: Select Floating point register S18
        name: REGSEL_S18
        value: 82
      - doc: Select Floating point register S19
        name: REGSEL_S19
        value: 83
      - doc: Select Floating point register S20
        name: REGSEL_S20
        value: 84
      - doc: Select Floating point register S21
        name: REGSEL_S21
        value: 85
      - doc: Select Floating point register S22
        name: REGSEL_S22
        value: 86
      - doc: Select Floating point register S23
        name: REGSEL_S23
        value: 87
      - doc: Select Floating point register S24
        name: REGSEL_S24
        value: 88
      - doc: Select Floating point register S25
        name: REGSEL_S25
        value: 89
      - doc: Select Floating point register S26
        name: REGSEL_S26
        value: 90
      - doc: Select Floating point register S27
        name: REGSEL_S27
        value: 91
      - doc: Select Floating point register S28
        name: REGSEL_S28
        value: 92
      - doc: Select Floating point register S29
        name: REGSEL_S29
        value: 93
      - doc: Select Floating point register S30
        name: REGSEL_S30
        value: 94
      - doc: Select Floating point register S31
        name: REGSEL_S31
        value: 95
      - doc: Concurrent write to CDS not ignored
        name: CDS_NOT_IGNORED
        value: 0
      - doc: Concurrent write to CDS ignored
        name: CDS_IGNORED
        value: 1
      - doc: Current domain secure
        name: PE_IS_IN_NON_SECURE
        value: 0
      - doc: Current domain secure
        name: PE_IS_IN_SECURE
        value: 1
    offset: 3758157296
    type: block
  - doc: Software Interrupt Generation
    name: SIG
    node:
    - doc: Software Triggered Interrupt Register
      field:
      - defaultVal: 0
        doc: Indicates the interrupt to be pended
        name: INTID
        offset: '8:0'
        sw_access: wo
      name: SIG_STIR
      offset: 0
      type: reg
    offset: 3758157568
    type: block
  - doc: Floating-Point Extension
    name: FPE
    node:
    - doc: Floating-Point Context Control Register
      field:
      - defaultVal: 1
        doc: When this bit is set to 1, execution of a floating-point instruction
          sets the CONTROL.FPCA bit to 1
        name: ASPEN
        offset: 31
        sw_access: rw
      - defaultVal: 1
        doc: Enable lazy contect save of FP state
        name: LSPEN
        offset: 30
        sw_access: rw
      - defaultVal: 0
        doc: This bit controls whether the LSPEN bit is writable from the Non-secure
          state
        name: LSPENS
        offset: 29
        sw_access: rw
      - defaultVal: 0
        doc: Clear floating point caller saved register on exception return
        name: CLRONRET
        offset: 28
        sw_access: rw
      - defaultVal: 0
        doc: CLRONRET secure only
        name: CLRONRETS
        offset: 27
        sw_access: rw
      - defaultVal: 0
        doc: Threat FP registers as Secure enable
        name: TS
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the Usage Fault exeption
          to pending.
        name: UFRDY
        offset: 10
        sw_access: rw
      - defaultVal: 0
        doc: This bit is banked between the Security states and indicates whether
          the floating-point context violates the stack pointer limit that was active
          when lazy state preservation was activated.
        name: SPLIMVIOL
        offset: 9
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the debug monitor execption
          to pending.
        name: MONRDY
        offset: 8
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the secure fault exception
          to pending.
        name: SFRDY
        offset: 7
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the bus fault exception to
          pending.
        name: BRDY
        offset: 6
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the Mem Manage exception
          to pending.
        name: MMRDY
        offset: 5
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether the software executing when the processor allocated
          the floating-point stack frame was able to set the Hard fault exception
          to pending.
        name: HFRDY
        offset: 4
        sw_access: rw
      - defaultVal: 0
        doc: Indicates the processor mode when it allocated the floating-point stack
          frame.
        name: THREAD
        offset: 3
        sw_access: rw
      - defaultVal: 1
        doc: Security status of the floating-point context
        name: S
        offset: 2
        sw_access: rw
      - defaultVal: 0
        doc: Indicates the privilege level of the software executing when the processor
          allocated the floating-point stack frame
        name: USER
        offset: 1
        sw_access: rw
      - defaultVal: 0
        doc: Indicates whether lazy preservation of the floating-point state is active.
        name: LSPACT
        offset: 0
        sw_access: rw
      name: FPE_FPCCR
      offset: 0
      type: reg
    - doc: Floating-Point Context Address Register
      field:
      - defaultVal: 0
        doc: The location of the unpopulated floating-point register space allocated
          on an exception stack frame.
        name: ADDRESS
        offset: '31:3'
        sw_access: rw
      name: FPE_FPCAR
      offset: 4
      type: reg
    - doc: Floating-Point Default Status Control Register
      field:
      - defaultVal: 0
        doc: Alternative half-precision.
        name: AHP
        offset: 26
        sw_access: rw
      - defaultVal: 0
        doc: Default NaN
        name: DN
        offset: 25
        sw_access: rw
      - defaultVal: 0
        doc: Flush-to-zero
        name: FZ
        offset: 24
        sw_access: rw
      - defaultVal: 0
        doc: Rounding mode
        name: RMODE
        offset: '23:22'
        sw_access: rw
      name: FPE_FPDSCR
      offset: 8
      type: reg
    - doc: Media and VFP Feature Register 0
      field:
      - defaultVal: 1
        doc: All rounding modes supported
        name: FPROUND
        offset: '31:28'
        sw_access: rw
      - defaultVal: 1
        doc: Floating-point square root
        name: FPSQRT
        offset: '23:20'
        sw_access: rw
      - defaultVal: 1
        doc: Floating-point divide
        name: FPDIVIDE
        offset: '19:16'
        sw_access: rw
      - defaultVal: 2
        doc: Floating-point double-precision
        name: FPDP
        offset: '11:8'
        sw_access: rw
      - defaultVal: 2
        doc: Floating-point single-precision
        name: FPSP
        offset: '7:4'
        sw_access: rw
      - defaultVal: 1
        doc: SIMD registers. Indicates size of floating-point extension register file.
          (15*64 bit registers)
        name: SIMDREG
        offset: '3:0'
        sw_access: rw
      name: FPE_MVFR0
      offset: 12
      type: reg
    - doc: Media and VFP Feature Register 1
      field:
      - defaultVal: 1
        doc: Fused multiply accumulate
        name: FMAC
        offset: '31:28'
        sw_access: rw
      - defaultVal: 1
        doc: Floating-point half-precision
        name: FPHP
        offset: '27:24'
        sw_access: rw
      - defaultVal: 1
        doc: Floating-point default NaN
        name: FPDNAN
        offset: '7:4'
        sw_access: rw
      - defaultVal: 1
        doc: Floating-point flush-to-zero
        name: FPFTZ
        offset: '3:0'
        sw_access: rw
      name: FPE_MVFR1
      offset: 16
      type: reg
    - doc: Media and VFP Feature Register 2
      field:
      - defaultVal: 4
        doc: Floating-point miscellaneous
        name: FPMISC
        offset: '7:4'
        sw_access: rw
      name: FPE_MVFR2
      offset: 20
      type: reg
    offset: 3758157620
    type: block
  type: chip
