read -sv run_verilog_mid/adder_32b_9_93_1859c482c4f0d57ee9cbcdadb70e6e18.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_1859c482c4f0d57ee9cbcdadb70e6e18_yosys.v
