Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:37:51 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_route_timing_summary.rpt
| Design       : mcml
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 356 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.730   -75766.828                  10215                33563        0.089        0.000                      0                33563        3.950        0.000                       0                 17418  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -25.730   -75766.828                  10215                33190        0.089        0.000                      0                33190        3.950        0.000                       0                 17418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.093        0.000                      0                  373        1.249        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :        10215  Failing Endpoints,  Worst Slack      -25.730ns,  Total Violation   -75766.831ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.730ns  (required time - arrival time)
  Source:                 u_calc/dropSpin/scattererReflector/squareRoot1_6/one__3_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        35.691ns  (logic 19.098ns (53.509%)  route 16.593ns (46.491%))
  Logic Levels:           95  (CARRY4=68 DSP48E1=2 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.704     0.704    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk
    SLICE_X50Y72         FDRE                                         r  u_calc/dropSpin/scattererReflector/squareRoot1_6/one__3_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.361     1.065 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/one__3_q_reg[4]/Q
                         net (fo=35, routed)          0.453     1.518    u_calc/dropSpin/scattererReflector/squareRoot1_6/one__3_q__0[4]
    SLICE_X51Y72         LUT2 (Prop_lut2_I1_O)        0.202     1.720 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_504__0/O
                         net (fo=1, routed)           0.000     1.720    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_504__0_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.115 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_493__0/CO[3]
                         net (fo=1, routed)           0.000     2.115    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_493__0_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.204 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_474__0/CO[3]
                         net (fo=1, routed)           0.000     2.204    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_474__0_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.293 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_473__0/CO[3]
                         net (fo=1, routed)           0.007     2.300    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_473__0_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.389 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_434__0/CO[3]
                         net (fo=1, routed)           0.000     2.389    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_434__0_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.478 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_433__0/CO[3]
                         net (fo=1, routed)           0.000     2.478    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_433__0_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.567 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_376__0/CO[3]
                         net (fo=1, routed)           0.000     2.567    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_376__0_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.656 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_375__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_375__0_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.745 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_316__0/CO[3]
                         net (fo=1, routed)           0.000     2.745    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_316__0_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.834 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_315__0/CO[3]
                         net (fo=1, routed)           0.000     2.834    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_315__0_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.923 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_256__0/CO[3]
                         net (fo=1, routed)           0.000     2.923    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_256__0_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.012 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_255__0/CO[3]
                         net (fo=1, routed)           0.000     3.012    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_255__0_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.101 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_199__0/CO[3]
                         net (fo=1, routed)           0.000     3.101    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_199__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.190 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_198__0/CO[3]
                         net (fo=1, routed)           0.000     3.190    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_198__0_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.424 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_150__0/O[3]
                         net (fo=2, routed)           0.504     3.928    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__42[59]
    SLICE_X52Y83         LUT4 (Prop_lut4_I0_O)        0.234     4.162 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_99__0/O
                         net (fo=1, routed)           0.000     4.162    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_99__0_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.574 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_41__0/CO[3]
                         net (fo=352, routed)         1.296     5.870    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_41__0_n_0
    SLICE_X61Y72         LUT3 (Prop_lut3_I1_O)        0.097     5.967 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[2]_i_21/O
                         net (fo=1, routed)           0.000     5.967    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[2]_i_21_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.362 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[2]_i_10_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.451 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.451    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_8__0_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.540 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.007     6.548    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[10]_i_8_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.637 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.637    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[15]_i_5_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.871 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[19]_i_5/O[3]
                         net (fo=7, routed)           0.716     7.586    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[19]_i_5_n_4
    SLICE_X57Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.422     8.008 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_419__0/CO[3]
                         net (fo=1, routed)           0.000     8.008    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_419__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.097 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_418__0/CO[3]
                         net (fo=1, routed)           0.000     8.097    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_418__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.327 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_361__0/O[1]
                         net (fo=2, routed)           0.507     8.835    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__52[25]
    SLICE_X60Y74         LUT6 (Prop_lut6_I0_O)        0.225     9.060 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_295__0/O
                         net (fo=1, routed)           0.763     9.823    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_295__0_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.215 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    10.215    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_231__0_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.304 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_178__0/CO[3]
                         net (fo=1, routed)           0.000    10.304    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_178__0_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.393 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_125__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.482 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_77__0/CO[3]
                         net (fo=1, routed)           0.000    10.482    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_77__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.571 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_39__0/CO[3]
                         net (fo=127, routed)         1.362    11.933    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_39__0_n_0
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.097    12.030 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0/O
                         net (fo=1, routed)           0.000    12.030    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.425 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_5__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.514 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.514    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_5__0_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.603 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.603    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_5__0_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.692 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.692    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_5__0_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.781 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.781    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_5__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.870 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.870    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_5__0_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.959 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_5__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.048 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.048    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_5__0_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.137 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[35]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[35]_i_5__0_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.367 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[39]_i_5__0/O[1]
                         net (fo=6, routed)           0.712    14.079    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[39]_i_5__0_n_6
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637    14.716 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    14.716    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_225__0_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.805 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_174__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_174__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.894 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_173__0/CO[3]
                         net (fo=1, routed)           0.000    14.894    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_173__0_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.983 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_122__0/CO[3]
                         net (fo=1, routed)           0.000    14.983    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_122__0_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.072 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    15.072    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_121__0_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    15.253 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_69__0/O[2]
                         net (fo=2, routed)           0.676    15.930    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__62[58]
    SLICE_X60Y84         LUT4 (Prop_lut4_I3_O)        0.230    16.160 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_36__0/O
                         net (fo=1, routed)           0.000    16.160    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_36__0_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.572 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_5__0/CO[3]
                         net (fo=317, routed)         0.968    17.540    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__7_q_reg[63]_i_5__0_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.097    17.637 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0/O
                         net (fo=1, routed)           0.000    17.637    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    18.016 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.016    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[3]_i_2__0_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.108 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.108    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[7]_i_2__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.200 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.200    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[11]_i_2__0_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.292 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.007    18.299    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[15]_i_2__0_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.391 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.391    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[19]_i_2__0_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.483 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.483    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[23]_i_2__0_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.575 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    18.575    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[27]_i_2__0_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    18.812 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[31]_i_2__0/O[3]
                         net (fo=7, routed)           0.432    19.244    u_calc/dropSpin/scattererReflector/squareRoot1_6/res__6[31]
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.222    19.466 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_43/O
                         net (fo=1, routed)           0.312    19.778    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_43_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.097    19.875 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_21/O
                         net (fo=1, routed)           0.282    20.156    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_21_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.097    20.253 f  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6/O
                         net (fo=1, routed)           0.428    20.682    u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.097    20.779 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=51, routed)          0.663    21.441    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/res[31]
    SLICE_X86Y79         LUT3 (Prop_lut3_I1_O)        0.102    21.543 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_261/O
                         net (fo=1, routed)           0.381    21.924    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[58]
    SLICE_X89Y78         LUT5 (Prop_lut5_I3_O)        0.250    22.174 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_244_rewire/O
                         net (fo=1, routed)           0.407    22.582    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_244_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I5_O)        0.097    22.679 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173_rewire/O
                         net (fo=1, routed)           0.201    22.880    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173_n_0
    SLICE_X87Y80         LUT6 (Prop_lut6_I5_O)        0.097    22.977 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_75/O
                         net (fo=33, routed)          0.298    23.275    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14
    SLICE_X89Y81         LUT4 (Prop_lut4_I3_O)        0.097    23.372 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_63__4/O
                         net (fo=4, routed)           0.428    23.800    u_calc/dropSpin/photon35/op1_36_2_scatterer[4]
    SLICE_X89Y83         LUT3 (Prop_lut3_I0_O)        0.097    23.897 r  u_calc/dropSpin/photon35/c_tmp1_i_66/O
                         net (fo=1, routed)           0.000    23.897    u_calc/dropSpin/photon35/c_tmp1_i_66_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.292 r  u_calc/dropSpin/photon35/c_tmp1_i_38__3/CO[3]
                         net (fo=1, routed)           0.000    24.292    u_calc/dropSpin/photon35/c_tmp1_i_38__3_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.381 r  u_calc/dropSpin/photon35/c_tmp1_i_37__4/CO[3]
                         net (fo=1, routed)           0.000    24.381    u_calc/dropSpin/photon35/c_tmp1_i_37__4_n_0
    SLICE_X89Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    24.611 r  u_calc/dropSpin/photon35/c_tmp1_i_36__4/O[1]
                         net (fo=1, routed)           0.476    25.087    u_calc/dropSpin/photon35/c_tmp1_i_36__4_n_6
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.225    25.312 r  u_calc/dropSpin/photon35/c_tmp1_i_18__0/O
                         net (fo=2, routed)           0.591    25.903    u_calc/dropSpin/scattererReflector/multiplier2_36/A[14]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.838    28.741 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.743    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__1_n_106
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    29.850 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__2/P[0]
                         net (fo=2, routed)           0.617    30.467    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__2_n_105
    SLICE_X93Y78         LUT2 (Prop_lut2_I0_O)        0.097    30.564 r  u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    30.564    u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.976 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.976    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry_n_0
    SLICE_X93Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    31.206 f  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.511    31.717    u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0_n_6
    SLICE_X90Y78         LUT1 (Prop_lut1_I0_O)        0.225    31.942 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7/O
                         net (fo=1, routed)           0.000    31.942    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    32.321 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.321    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[9]_i_3_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.413 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.413    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[13]_i_3_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.505 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.505    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.597 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.597    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3_n_0
    SLICE_X90Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.689 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.689    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3_n_0
    SLICE_X90Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.781 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.781    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3_n_0
    SLICE_X90Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.873 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.873    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.965 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.965    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.057 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.057    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[27]_i_3_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.214 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[30]_i_6/O[0]
                         net (fo=2, routed)           0.593    33.807    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[30]_i_6_n_7
    SLICE_X93Y77         LUT6 (Prop_lut6_I0_O)        0.209    34.016 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_9/O
                         net (fo=2, routed)           0.407    34.423    u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[57]
    SLICE_X93Y77         LUT3 (Prop_lut3_I0_O)        0.097    34.520 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_rewire/O
                         net (fo=1, routed)           0.393    34.912    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0
    SLICE_X92Y78         LUT6 (Prop_lut6_I5_O)        0.097    35.009 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_rewire/O
                         net (fo=1, routed)           0.221    35.230    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_n_0
    SLICE_X92Y78         LUT6 (Prop_lut6_I1_O)        0.097    35.327 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6/O
                         net (fo=31, routed)          0.971    36.298    u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0
    SLICE_X89Y76         LUT5 (Prop_lut5_I3_O)        0.097    36.395 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[0]_i_1/O
                         net (fo=1, routed)           0.000    36.395    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[30]_0[0]
    SLICE_X89Y76         FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=17418, unset)        0.669    10.669    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk
    SLICE_X89Y76         FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)        0.032    10.665    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -36.395    
  -------------------------------------------------------------------
                         slack                                -25.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uz__29_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__57_reg[7]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.057%)  route 0.152ns (51.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.411     0.411    u_calc/boundaryChecker/clk
    SLICE_X19Y39         FDRE                                         r  u_calc/boundaryChecker/r_uz__29_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  u_calc/boundaryChecker/r_uz__29_reg[7]/Q
                         net (fo=2, routed)           0.152     0.704    u_calc/boundaryChecker/r_uz__29[7]
    SLICE_X18Y39         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__57_reg[7]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.432     0.432    u_calc/boundaryChecker/clk
    SLICE_X18Y39         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__57_reg[7]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    u_calc/boundaryChecker/r_uz__57_reg[7]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X4Y51  u_calc/dropSpin/absorb/x2_P_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.050         5.000       3.950      SLICE_X4Y26  absorptionMatrix/dpram1/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.050         5.000       3.950      SLICE_X4Y26  absorptionMatrix/dpram1/ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/rand_u1/r_s2_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.341ns (5.211%)  route 6.203ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.704     0.704    clk
    SLICE_X7Y33          FDRE                                         r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.341     1.045 f  reset_calculator_reg/Q
                         net (fo=4681, routed)        6.203     7.248    u_calc/rand_u1/r_s1_reg[1]_0
    SLICE_X24Y23         FDCE                                         f  u_calc/rand_u1/r_s2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=17418, unset)        0.669    10.669    u_calc/rand_u1/clk
    SLICE_X24Y23         FDCE                                         r  u_calc/rand_u1/r_s2_reg[25]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X24Y23         FDCE (Recov_fdce_C_CLR)     -0.293    10.340    u_calc/rand_u1/r_s2_reg[25]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  3.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc/rand_u1/r_s2_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.141ns (11.964%)  route 1.037ns (88.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.411     0.411    clk
    SLICE_X7Y33          FDRE                                         r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.552 f  reset_calculator_reg/Q
                         net (fo=4681, routed)        1.037     1.589    u_calc/rand_u1/r_s1_reg[1]_0
    SLICE_X17Y26         FDCE                                         f  u_calc/rand_u1/r_s2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=17418, unset)        0.432     0.432    u_calc/rand_u1/clk
    SLICE_X17Y26         FDCE                                         r  u_calc/rand_u1/r_s2_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.340    u_calc/rand_u1/r_s2_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  1.249    





