// 1Ô∏è‚É£ Processor 0 reads from address 984DE132 ‚Üí Should be EXCLUSIVE (E)
0 984DE132

// 2Ô∏è‚É£ Another processor (simulated via snooping) reads the same address ‚Üí Should force SHARED (S)
0 984DE132

// 3Ô∏è‚É£ A third processor reads the same address ‚Üí Should remain SHARED (S)
0 984DE132

// 4Ô∏è‚É£ Processor 0 writes to an address that is shared ‚Üí Should cause invalidation on other caches
1 984DE132

// 5Ô∏è‚É£ Another processor reads the same address again ‚Üí Should fetch from memory (or L2)
0 984DE132

// 6Ô∏è‚É£ Processor 0 reads a new address (fresh cache load) ‚Üí Should be EXCLUSIVE (E)
0 116DE12F

// 7Ô∏è‚É£ Another processor reads the same address ‚Üí Should become SHARED (S)
0 116DE12F

// 8Ô∏è‚É£ Processor 0 writes to a shared line ‚Üí Should invalidate all other caches
1 116DE12F

// 9Ô∏è‚É£ Test case for invalidation (Case 3)
3 100DE101

// üîü Another processor requests Read-for-Ownership (RFO) on a shared line ‚Üí Should invalidate
4 116DE12F

// 1Ô∏è‚É£1Ô∏è‚É£ Processor 0 writes to an already modified cache line ‚Üí Should remain MODIFIED (M)
1 116DE12F

// 1Ô∏è‚É£2Ô∏è‚É£ Print cache state after these operations
9 116DE12F

// 1Ô∏è‚É£4Ô∏è‚É£ Print cache state after reset
9 00000000