---
title:          "A 33.6â€“136.2-TOPS/W Nonlinear Analog Computing-in-Memory Macro for Multi-Bit LSTM Accelerator in 65-nm CMOS"
date:           2025-12-12 
selected:       False
pub:            "IEEE Journal of Solid-State Circuits (JSSC)"
# pub_pre:        "Submitted to "
# pub_post:       'Under review.'
# pub_last:       ' <span class="badge badge-pill badge-publication badge-success">Spotlight</span>'
pub_date:       "2025"

cover: /assets/images/covers/space.png
authors:
  - Junyi Yang
  - Xinyu Luo
  - Ye Ke
  - Zheng Wang
  - Hongyang Shang
  - Shuai Dong
  - Zhengnan Fu
  - Xiaofeng Yang
  - Hongjie Liu
  - Arindam Basu
links:
  Paper: https://doi.org/10.1109/jssc.2025.3638445
---
