v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42200 49300 1 0 0 vcc-1.sym
N 42700 49100 42400 49100 4
N 42400 49100 42400 49300 4
C 42700 47300 1 0 0 header10-2.sym
{
T 42700 49300 5 10 0 1 0 0 1
device=HEADER10
T 43300 49400 5 10 1 1 0 0 1
refdes=J201
T 42700 47300 5 10 0 1 0 0 1
footprint=HEADER10_1
}
C 44700 46800 1 0 0 rpack5-2.sym
{
T 44795 50300 5 10 0 0 0 0 1
device=rpack5-2
T 45595 49300 5 10 1 1 0 0 1
refdes=RP201
T 44795 49900 5 10 0 0 0 0 1
footprint=SIP10
}
N 44100 49100 44700 49100 4
N 44100 48700 44200 48700 4
N 44200 48700 44200 48800 4
N 44200 48800 44700 48800 4
N 44700 48500 44300 48500 4
N 44300 48500 44300 48300 4
N 44300 48300 44100 48300 4
N 44100 47900 44400 47900 4
N 44400 47900 44400 48200 4
N 44400 48200 44700 48200 4
N 44500 47200 44500 47900 4
N 44500 47900 44700 47900 4
C 45500 46900 1 0 0 resistor-1.sym
{
T 45800 47300 5 10 0 0 0 0 1
device=RESISTOR
T 45700 47200 5 10 1 1 0 0 1
refdes=R201
T 45500 46900 5 10 0 1 0 0 1
footprint=R025
}
C 45500 46400 1 0 0 resistor-1.sym
{
T 45800 46800 5 10 0 0 0 0 1
device=RESISTOR
T 45700 46700 5 10 1 1 0 0 1
refdes=R202
T 45500 46400 5 10 0 1 0 0 1
footprint=R025
}
C 45500 45900 1 0 0 resistor-1.sym
{
T 45800 46300 5 10 0 0 0 0 1
device=RESISTOR
T 45700 46200 5 10 1 1 0 0 1
refdes=R203
T 45500 45900 5 10 0 1 0 0 1
footprint=R025
}
N 42700 47500 42500 47500 4
N 42500 47500 42500 47200 4
N 42500 47200 44500 47200 4
N 45500 47000 42400 47000 4
N 42400 47000 42400 47900 4
N 42400 47900 42700 47900 4
N 42700 48300 42300 48300 4
N 42300 48300 42300 46500 4
N 42300 46500 45500 46500 4
N 45500 46000 42200 46000 4
N 42200 46000 42200 48700 4
N 42200 48700 42700 48700 4
U 46600 49800 46600 46200 10 0
C 46400 49100 1 0 0 busripper-1.sym
{
T 46400 49500 5 8 0 0 0 0 1
device=none
T 46400 49100 5 10 0 1 0 0 1
net=disp1-1:1
}
C 46400 48800 1 0 0 busripper-1.sym
{
T 46400 49200 5 8 0 0 0 0 1
device=none
T 46400 48800 5 10 0 1 0 0 1
net=disp1-2:1
}
C 46400 48500 1 0 0 busripper-1.sym
{
T 46400 48900 5 8 0 0 0 0 1
device=none
T 46400 48500 5 10 0 1 0 0 1
net=disp1-3:1
}
C 46400 48200 1 0 0 busripper-1.sym
{
T 46400 48600 5 8 0 0 0 0 1
device=none
T 46400 48200 5 10 0 1 0 0 1
net=disp1-4:1
}
C 46400 47900 1 0 0 busripper-1.sym
{
T 46400 48300 5 8 0 0 0 0 1
device=none
T 46400 47900 5 10 0 1 0 0 1
net=disp1-5:1
}
C 46400 47000 1 0 0 busripper-1.sym
{
T 46400 47400 5 8 0 0 0 0 1
device=none
T 46400 47000 5 10 0 1 0 0 1
net=disp1-6:1
}
C 46400 46500 1 0 0 busripper-1.sym
{
T 46400 46900 5 8 0 0 0 0 1
device=none
T 46400 46500 5 10 0 1 0 0 1
net=disp1-7:1
}
C 46400 46000 1 0 0 busripper-1.sym
{
T 46400 46400 5 8 0 0 0 0 1
device=none
T 46400 46000 5 10 0 1 0 0 1
net=disp1-8:1
}
