[{"origin":"https://github.com/NVIDIA/TensorRT","visit":19,"date":"2022-12-01T19:54:31.710269+00:00","status":"full","snapshot":"3b629c4bba13efe68eae04001699c85d3fdd1bb7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/19/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/3b629c4bba13efe68eae04001699c85d3fdd1bb7/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":18,"date":"2022-11-13T13:52:19.894642+00:00","status":"full","snapshot":"0af6712f54f93ab53dfacc3b35b1a7f14fbc9114","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/18/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0af6712f54f93ab53dfacc3b35b1a7f14fbc9114/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":17,"date":"2022-11-07T20:22:47.473744+00:00","status":"full","snapshot":"352702cf5fa5ce0a373a6d08663cc28dcbc03fbd","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/17/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/352702cf5fa5ce0a373a6d08663cc28dcbc03fbd/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":16,"date":"2022-10-10T01:04:19.807488+00:00","status":"full","snapshot":"0f169cf37c5b2eae14eed9c55df03407a7dd0f10","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/16/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0f169cf37c5b2eae14eed9c55df03407a7dd0f10/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":15,"date":"2022-08-28T13:37:43.379698+00:00","status":"full","snapshot":"7cf59898429e7ebb8bfd1f66e654094c28164406","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/15/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/7cf59898429e7ebb8bfd1f66e654094c28164406/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":14,"date":"2022-07-21T03:49:23.130433+00:00","status":"full","snapshot":"e404f0df277f9dd542c35401b5dd9057f043afb2","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/14/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/e404f0df277f9dd542c35401b5dd9057f043afb2/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":13,"date":"2022-06-22T01:17:46.721994+00:00","status":"full","snapshot":"6987614074248c33b6153a0a13fdda0c0ded031a","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/13/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/6987614074248c33b6153a0a13fdda0c0ded031a/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":12,"date":"2022-05-04T03:21:38.801978+00:00","status":"full","snapshot":"6f0eeeaa39283e97467e72993d7753533da251b7","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/12/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/6f0eeeaa39283e97467e72993d7753533da251b7/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":11,"date":"2022-03-13T12:42:57.841938+00:00","status":"full","snapshot":"eb002a65dabb3c375f8d74b98744de2fde3a8572","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/11/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/eb002a65dabb3c375f8d74b98744de2fde3a8572/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":10,"date":"2022-01-27T13:46:21.728790+00:00","status":"full","snapshot":"00b5bf0b56af2a0daf13eca8a0ab86f819716840","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/10/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/00b5bf0b56af2a0daf13eca8a0ab86f819716840/"}]
[{"origin":"https://github.com/NVIDIA/TensorRT","visit":9,"date":"2021-12-25T03:23:40.962549+00:00","status":"full","snapshot":"f27aba62da43873a84b565b7a1efdcad993b9bce","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/9/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/f27aba62da43873a84b565b7a1efdcad993b9bce/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":8,"date":"2021-12-19T14:20:59.586567+00:00","status":"full","snapshot":"7eacd1a3aab3a66e40d333cb9e20f28eba79d824","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/8/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/7eacd1a3aab3a66e40d333cb9e20f28eba79d824/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":7,"date":"2021-11-21T19:06:08.072082+00:00","status":"full","snapshot":"5f76b839478730dd9ccd989ddfd3d4fd066dcf98","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5f76b839478730dd9ccd989ddfd3d4fd066dcf98/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":6,"date":"2021-10-25T12:58:30.867604+00:00","status":"full","snapshot":"7ba1910915ef150a4a7e0c2e74ef60b675c921f6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/7ba1910915ef150a4a7e0c2e74ef60b675c921f6/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":5,"date":"2021-08-18T07:45:50.088701+00:00","status":"full","snapshot":"023507c7acb36e4c1b6b4ec52d75c91530b67fff","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/023507c7acb36e4c1b6b4ec52d75c91530b67fff/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":4,"date":"2021-07-24T07:33:12.499575+00:00","status":"full","snapshot":"5b6c0c0c27583aff0a03b76ba1eaa2e6896a40f2","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5b6c0c0c27583aff0a03b76ba1eaa2e6896a40f2/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":3,"date":"2021-06-24T08:21:43.086461+00:00","status":"full","snapshot":"34357bbf60ad911b8739b9d1f1d0e361e400eeec","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/34357bbf60ad911b8739b9d1f1d0e361e400eeec/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":2,"date":"2020-11-07T07:49:38.369266+00:00","status":"full","snapshot":"39be71418a89e0e12228beb684390f17d4c2423c","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/39be71418a89e0e12228beb684390f17d4c2423c/"},{"origin":"https://github.com/NVIDIA/TensorRT","visit":1,"date":"2020-05-18T21:20:17.135074+00:00","status":"full","snapshot":"ca8b4493c591f94d6fcd8bd890fb85b2b970fec9","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NVIDIA/TensorRT/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/ca8b4493c591f94d6fcd8bd890fb85b2b970fec9/"}]
