// Seed: 3630348703
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input tri id_8,
    output wor id_9,
    input wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wire id_13,
    input wor id_14,
    output supply1 id_15
    , id_35,
    input wand id_16,
    input wire id_17,
    input tri0 id_18,
    input tri id_19,
    input wire id_20,
    input tri id_21,
    input wire id_22,
    input tri0 id_23,
    output supply0 id_24,
    input wire id_25,
    input wor id_26,
    input wor id_27,
    input supply0 id_28,
    output supply0 id_29,
    input supply1 id_30,
    output supply1 id_31,
    input wire id_32,
    output tri0 id_33
);
  assign module_1.id_7 = 0;
  wire id_36;
  initial assume (id_0 == 1);
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2
);
  wire id_4;
  tri id_5 = ~(1), id_6, id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_6,
      id_0,
      id_8,
      id_6,
      id_8,
      id_1,
      id_2,
      id_0,
      id_8,
      id_8,
      id_7,
      id_5,
      id_7,
      id_1,
      id_5,
      id_8,
      id_8,
      id_5,
      id_5,
      id_0,
      id_5,
      id_6,
      id_7,
      id_7,
      id_5
  );
endmodule
