fifo_generator_uart.v,verilog,xil_defaultlib,../../../../Sampler_Pmod_AD1.gen/sources_1/ip/fifo_generator_uart/sim/fifo_generator_uart.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
