#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  2 17:27:42 2021
# Process ID: 30324
# Current directory: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12476 D:\two-ticks\verilog\dual-port-sync-RAM\xilinx-project\dual-port-sync-ram.xpr
# Log file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/vivado.log
# Journal file: D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/two-ticks/verilog/dual-port-sync-RAM/xilinx-project/dual-port-sync-ram.xpr
update_compile_order -fileset sources_1
launch_simulation
source dual_port_ram_tb.tcl
close_sim
launch_simulation
source dual_port_ram_tb.tcl
close_sim
launch_simulation
source dual_port_ram_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source dual_port_ram_tb.tcl
close_sim
launch_simulation
source dual_port_ram_tb.tcl
close_sim
