
NUCLEO-L152RE-LSM6DSO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b868  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001338  0800b9a8  0800b9a8  0000c9a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cce0  0800cce0  0000e1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cce0  0800cce0  0000dce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cce8  0800cce8  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cce8  0800cce8  0000dce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ccec  0800ccec  0000dcec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ccf0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010f4  200001ec  0800cedc  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012e0  0800cedc  0000e2e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017cbc  00000000  00000000  0000e215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e21  00000000  00000000  00025ed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  00027cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001136  00000000  00000000  00029318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ac9  00000000  00000000  0002a44e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000141c7  00000000  00000000  00041f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093b54  00000000  00000000  000560de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000087  00000000  00000000  000e9c32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007aa0  00000000  00000000  000e9cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000f175c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	0800b990 	.word	0x0800b990

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	0800b990 	.word	0x0800b990

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <__aeabi_drsub>:
 80001a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001a8:	e002      	b.n	80001b0 <__adddf3>
 80001aa:	bf00      	nop

080001ac <__aeabi_dsub>:
 80001ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001b0 <__adddf3>:
 80001b0:	b530      	push	{r4, r5, lr}
 80001b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ba:	ea94 0f05 	teq	r4, r5
 80001be:	bf08      	it	eq
 80001c0:	ea90 0f02 	teqeq	r0, r2
 80001c4:	bf1f      	itttt	ne
 80001c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001d6:	f000 80e2 	beq.w	800039e <__adddf3+0x1ee>
 80001da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001e2:	bfb8      	it	lt
 80001e4:	426d      	neglt	r5, r5
 80001e6:	dd0c      	ble.n	8000202 <__adddf3+0x52>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	ea82 0000 	eor.w	r0, r2, r0
 80001f6:	ea83 0101 	eor.w	r1, r3, r1
 80001fa:	ea80 0202 	eor.w	r2, r0, r2
 80001fe:	ea81 0303 	eor.w	r3, r1, r3
 8000202:	2d36      	cmp	r5, #54	@ 0x36
 8000204:	bf88      	it	hi
 8000206:	bd30      	pophi	{r4, r5, pc}
 8000208:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800020c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000210:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x70>
 800021a:	4240      	negs	r0, r0
 800021c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000220:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000224:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800022c:	d002      	beq.n	8000234 <__adddf3+0x84>
 800022e:	4252      	negs	r2, r2
 8000230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000234:	ea94 0f05 	teq	r4, r5
 8000238:	f000 80a7 	beq.w	800038a <__adddf3+0x1da>
 800023c:	f1a4 0401 	sub.w	r4, r4, #1
 8000240:	f1d5 0e20 	rsbs	lr, r5, #32
 8000244:	db0d      	blt.n	8000262 <__adddf3+0xb2>
 8000246:	fa02 fc0e 	lsl.w	ip, r2, lr
 800024a:	fa22 f205 	lsr.w	r2, r2, r5
 800024e:	1880      	adds	r0, r0, r2
 8000250:	f141 0100 	adc.w	r1, r1, #0
 8000254:	fa03 f20e 	lsl.w	r2, r3, lr
 8000258:	1880      	adds	r0, r0, r2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	4159      	adcs	r1, r3
 8000260:	e00e      	b.n	8000280 <__adddf3+0xd0>
 8000262:	f1a5 0520 	sub.w	r5, r5, #32
 8000266:	f10e 0e20 	add.w	lr, lr, #32
 800026a:	2a01      	cmp	r2, #1
 800026c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000270:	bf28      	it	cs
 8000272:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000276:	fa43 f305 	asr.w	r3, r3, r5
 800027a:	18c0      	adds	r0, r0, r3
 800027c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000280:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000284:	d507      	bpl.n	8000296 <__adddf3+0xe6>
 8000286:	f04f 0e00 	mov.w	lr, #0
 800028a:	f1dc 0c00 	rsbs	ip, ip, #0
 800028e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000292:	eb6e 0101 	sbc.w	r1, lr, r1
 8000296:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800029a:	d31b      	bcc.n	80002d4 <__adddf3+0x124>
 800029c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002a0:	d30c      	bcc.n	80002bc <__adddf3+0x10c>
 80002a2:	0849      	lsrs	r1, r1, #1
 80002a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002ac:	f104 0401 	add.w	r4, r4, #1
 80002b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002b8:	f080 809a 	bcs.w	80003f0 <__adddf3+0x240>
 80002bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002c0:	bf08      	it	eq
 80002c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002c6:	f150 0000 	adcs.w	r0, r0, #0
 80002ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ce:	ea41 0105 	orr.w	r1, r1, r5
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002d8:	4140      	adcs	r0, r0
 80002da:	eb41 0101 	adc.w	r1, r1, r1
 80002de:	3c01      	subs	r4, #1
 80002e0:	bf28      	it	cs
 80002e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002e6:	d2e9      	bcs.n	80002bc <__adddf3+0x10c>
 80002e8:	f091 0f00 	teq	r1, #0
 80002ec:	bf04      	itt	eq
 80002ee:	4601      	moveq	r1, r0
 80002f0:	2000      	moveq	r0, #0
 80002f2:	fab1 f381 	clz	r3, r1
 80002f6:	bf08      	it	eq
 80002f8:	3320      	addeq	r3, #32
 80002fa:	f1a3 030b 	sub.w	r3, r3, #11
 80002fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000302:	da0c      	bge.n	800031e <__adddf3+0x16e>
 8000304:	320c      	adds	r2, #12
 8000306:	dd08      	ble.n	800031a <__adddf3+0x16a>
 8000308:	f102 0c14 	add.w	ip, r2, #20
 800030c:	f1c2 020c 	rsb	r2, r2, #12
 8000310:	fa01 f00c 	lsl.w	r0, r1, ip
 8000314:	fa21 f102 	lsr.w	r1, r1, r2
 8000318:	e00c      	b.n	8000334 <__adddf3+0x184>
 800031a:	f102 0214 	add.w	r2, r2, #20
 800031e:	bfd8      	it	le
 8000320:	f1c2 0c20 	rsble	ip, r2, #32
 8000324:	fa01 f102 	lsl.w	r1, r1, r2
 8000328:	fa20 fc0c 	lsr.w	ip, r0, ip
 800032c:	bfdc      	itt	le
 800032e:	ea41 010c 	orrle.w	r1, r1, ip
 8000332:	4090      	lslle	r0, r2
 8000334:	1ae4      	subs	r4, r4, r3
 8000336:	bfa2      	ittt	ge
 8000338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800033c:	4329      	orrge	r1, r5
 800033e:	bd30      	popge	{r4, r5, pc}
 8000340:	ea6f 0404 	mvn.w	r4, r4
 8000344:	3c1f      	subs	r4, #31
 8000346:	da1c      	bge.n	8000382 <__adddf3+0x1d2>
 8000348:	340c      	adds	r4, #12
 800034a:	dc0e      	bgt.n	800036a <__adddf3+0x1ba>
 800034c:	f104 0414 	add.w	r4, r4, #20
 8000350:	f1c4 0220 	rsb	r2, r4, #32
 8000354:	fa20 f004 	lsr.w	r0, r0, r4
 8000358:	fa01 f302 	lsl.w	r3, r1, r2
 800035c:	ea40 0003 	orr.w	r0, r0, r3
 8000360:	fa21 f304 	lsr.w	r3, r1, r4
 8000364:	ea45 0103 	orr.w	r1, r5, r3
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f1c4 040c 	rsb	r4, r4, #12
 800036e:	f1c4 0220 	rsb	r2, r4, #32
 8000372:	fa20 f002 	lsr.w	r0, r0, r2
 8000376:	fa01 f304 	lsl.w	r3, r1, r4
 800037a:	ea40 0003 	orr.w	r0, r0, r3
 800037e:	4629      	mov	r1, r5
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	fa21 f004 	lsr.w	r0, r1, r4
 8000386:	4629      	mov	r1, r5
 8000388:	bd30      	pop	{r4, r5, pc}
 800038a:	f094 0f00 	teq	r4, #0
 800038e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000392:	bf06      	itte	eq
 8000394:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000398:	3401      	addeq	r4, #1
 800039a:	3d01      	subne	r5, #1
 800039c:	e74e      	b.n	800023c <__adddf3+0x8c>
 800039e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003a2:	bf18      	it	ne
 80003a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a8:	d029      	beq.n	80003fe <__adddf3+0x24e>
 80003aa:	ea94 0f05 	teq	r4, r5
 80003ae:	bf08      	it	eq
 80003b0:	ea90 0f02 	teqeq	r0, r2
 80003b4:	d005      	beq.n	80003c2 <__adddf3+0x212>
 80003b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ba:	bf04      	itt	eq
 80003bc:	4619      	moveq	r1, r3
 80003be:	4610      	moveq	r0, r2
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	ea91 0f03 	teq	r1, r3
 80003c6:	bf1e      	ittt	ne
 80003c8:	2100      	movne	r1, #0
 80003ca:	2000      	movne	r0, #0
 80003cc:	bd30      	popne	{r4, r5, pc}
 80003ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003d2:	d105      	bne.n	80003e0 <__adddf3+0x230>
 80003d4:	0040      	lsls	r0, r0, #1
 80003d6:	4149      	adcs	r1, r1
 80003d8:	bf28      	it	cs
 80003da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003e4:	bf3c      	itt	cc
 80003e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ea:	bd30      	popcc	{r4, r5, pc}
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003f8:	f04f 0000 	mov.w	r0, #0
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf1a      	itte	ne
 8000404:	4619      	movne	r1, r3
 8000406:	4610      	movne	r0, r2
 8000408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800040c:	bf1c      	itt	ne
 800040e:	460b      	movne	r3, r1
 8000410:	4602      	movne	r2, r0
 8000412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000416:	bf06      	itte	eq
 8000418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800041c:	ea91 0f03 	teqeq	r1, r3
 8000420:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	bf00      	nop

08000428 <__aeabi_ui2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800043c:	f04f 0500 	mov.w	r5, #0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e750      	b.n	80002e8 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_i2d>:
 8000448:	f090 0f00 	teq	r0, #0
 800044c:	bf04      	itt	eq
 800044e:	2100      	moveq	r1, #0
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000458:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800045c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000460:	bf48      	it	mi
 8000462:	4240      	negmi	r0, r0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e73e      	b.n	80002e8 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_f2d>:
 800046c:	0042      	lsls	r2, r0, #1
 800046e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800047a:	bf1f      	itttt	ne
 800047c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000480:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000484:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000488:	4770      	bxne	lr
 800048a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800048e:	bf08      	it	eq
 8000490:	4770      	bxeq	lr
 8000492:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000496:	bf04      	itt	eq
 8000498:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	e71c      	b.n	80002e8 <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_ul2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f04f 0500 	mov.w	r5, #0
 80004be:	e00a      	b.n	80004d6 <__aeabi_l2d+0x16>

080004c0 <__aeabi_l2d>:
 80004c0:	ea50 0201 	orrs.w	r2, r0, r1
 80004c4:	bf08      	it	eq
 80004c6:	4770      	bxeq	lr
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ce:	d502      	bpl.n	80004d6 <__aeabi_l2d+0x16>
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004e2:	f43f aed8 	beq.w	8000296 <__adddf3+0xe6>
 80004e6:	f04f 0203 	mov.w	r2, #3
 80004ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ee:	bf18      	it	ne
 80004f0:	3203      	addne	r2, #3
 80004f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004f6:	bf18      	it	ne
 80004f8:	3203      	addne	r2, #3
 80004fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004fe:	f1c2 0320 	rsb	r3, r2, #32
 8000502:	fa00 fc03 	lsl.w	ip, r0, r3
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 fe03 	lsl.w	lr, r1, r3
 800050e:	ea40 000e 	orr.w	r0, r0, lr
 8000512:	fa21 f102 	lsr.w	r1, r1, r2
 8000516:	4414      	add	r4, r2
 8000518:	e6bd      	b.n	8000296 <__adddf3+0xe6>
 800051a:	bf00      	nop

0800051c <__aeabi_dmul>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000522:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800052a:	bf1d      	ittte	ne
 800052c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000530:	ea94 0f0c 	teqne	r4, ip
 8000534:	ea95 0f0c 	teqne	r5, ip
 8000538:	f000 f8de 	bleq	80006f8 <__aeabi_dmul+0x1dc>
 800053c:	442c      	add	r4, r5
 800053e:	ea81 0603 	eor.w	r6, r1, r3
 8000542:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000546:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800054a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800054e:	bf18      	it	ne
 8000550:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000554:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000558:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800055c:	d038      	beq.n	80005d0 <__aeabi_dmul+0xb4>
 800055e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	fbe1 e502 	umlal	lr, r5, r1, r2
 800056a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800056e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000572:	f04f 0600 	mov.w	r6, #0
 8000576:	fbe1 5603 	umlal	r5, r6, r1, r3
 800057a:	f09c 0f00 	teq	ip, #0
 800057e:	bf18      	it	ne
 8000580:	f04e 0e01 	orrne.w	lr, lr, #1
 8000584:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000588:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800058c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000590:	d204      	bcs.n	800059c <__aeabi_dmul+0x80>
 8000592:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000596:	416d      	adcs	r5, r5
 8000598:	eb46 0606 	adc.w	r6, r6, r6
 800059c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005b0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005b4:	bf88      	it	hi
 80005b6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ba:	d81e      	bhi.n	80005fa <__aeabi_dmul+0xde>
 80005bc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005c0:	bf08      	it	eq
 80005c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005c6:	f150 0000 	adcs.w	r0, r0, #0
 80005ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005d4:	ea46 0101 	orr.w	r1, r6, r1
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	ea81 0103 	eor.w	r1, r1, r3
 80005e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005e4:	bfc2      	ittt	gt
 80005e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	popgt	{r4, r5, r6, pc}
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005f4:	f04f 0e00 	mov.w	lr, #0
 80005f8:	3c01      	subs	r4, #1
 80005fa:	f300 80ab 	bgt.w	8000754 <__aeabi_dmul+0x238>
 80005fe:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000602:	bfde      	ittt	le
 8000604:	2000      	movle	r0, #0
 8000606:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800060a:	bd70      	pople	{r4, r5, r6, pc}
 800060c:	f1c4 0400 	rsb	r4, r4, #0
 8000610:	3c20      	subs	r4, #32
 8000612:	da35      	bge.n	8000680 <__aeabi_dmul+0x164>
 8000614:	340c      	adds	r4, #12
 8000616:	dc1b      	bgt.n	8000650 <__aeabi_dmul+0x134>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f305 	lsl.w	r3, r0, r5
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f205 	lsl.w	r2, r1, r5
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	fa21 f604 	lsr.w	r6, r1, r4
 8000640:	eb42 0106 	adc.w	r1, r2, r6
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 040c 	rsb	r4, r4, #12
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f304 	lsl.w	r3, r0, r4
 800065c:	fa20 f005 	lsr.w	r0, r0, r5
 8000660:	fa01 f204 	lsl.w	r2, r1, r4
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	f141 0100 	adc.w	r1, r1, #0
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f205 	lsl.w	r2, r0, r5
 8000688:	ea4e 0e02 	orr.w	lr, lr, r2
 800068c:	fa20 f304 	lsr.w	r3, r0, r4
 8000690:	fa01 f205 	lsl.w	r2, r1, r5
 8000694:	ea43 0302 	orr.w	r3, r3, r2
 8000698:	fa21 f004 	lsr.w	r0, r1, r4
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	fa21 f204 	lsr.w	r2, r1, r4
 80006a4:	ea20 0002 	bic.w	r0, r0, r2
 80006a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f094 0f00 	teq	r4, #0
 80006bc:	d10f      	bne.n	80006de <__aeabi_dmul+0x1c2>
 80006be:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006c2:	0040      	lsls	r0, r0, #1
 80006c4:	eb41 0101 	adc.w	r1, r1, r1
 80006c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3c01      	subeq	r4, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1a6>
 80006d2:	ea41 0106 	orr.w	r1, r1, r6
 80006d6:	f095 0f00 	teq	r5, #0
 80006da:	bf18      	it	ne
 80006dc:	4770      	bxne	lr
 80006de:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006e2:	0052      	lsls	r2, r2, #1
 80006e4:	eb43 0303 	adc.w	r3, r3, r3
 80006e8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3d01      	subeq	r5, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1c6>
 80006f2:	ea43 0306 	orr.w	r3, r3, r6
 80006f6:	4770      	bx	lr
 80006f8:	ea94 0f0c 	teq	r4, ip
 80006fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000700:	bf18      	it	ne
 8000702:	ea95 0f0c 	teqne	r5, ip
 8000706:	d00c      	beq.n	8000722 <__aeabi_dmul+0x206>
 8000708:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070c:	bf18      	it	ne
 800070e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000712:	d1d1      	bne.n	80006b8 <__aeabi_dmul+0x19c>
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000726:	bf06      	itte	eq
 8000728:	4610      	moveq	r0, r2
 800072a:	4619      	moveq	r1, r3
 800072c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000730:	d019      	beq.n	8000766 <__aeabi_dmul+0x24a>
 8000732:	ea94 0f0c 	teq	r4, ip
 8000736:	d102      	bne.n	800073e <__aeabi_dmul+0x222>
 8000738:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800073c:	d113      	bne.n	8000766 <__aeabi_dmul+0x24a>
 800073e:	ea95 0f0c 	teq	r5, ip
 8000742:	d105      	bne.n	8000750 <__aeabi_dmul+0x234>
 8000744:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000748:	bf1c      	itt	ne
 800074a:	4610      	movne	r0, r2
 800074c:	4619      	movne	r1, r3
 800074e:	d10a      	bne.n	8000766 <__aeabi_dmul+0x24a>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800076a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800076e:	bd70      	pop	{r4, r5, r6, pc}

08000770 <__aeabi_ddiv>:
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000776:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800077a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800077e:	bf1d      	ittte	ne
 8000780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000784:	ea94 0f0c 	teqne	r4, ip
 8000788:	ea95 0f0c 	teqne	r5, ip
 800078c:	f000 f8a7 	bleq	80008de <__aeabi_ddiv+0x16e>
 8000790:	eba4 0405 	sub.w	r4, r4, r5
 8000794:	ea81 0e03 	eor.w	lr, r1, r3
 8000798:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800079c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007a0:	f000 8088 	beq.w	80008b4 <__aeabi_ddiv+0x144>
 80007a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007c4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007c8:	429d      	cmp	r5, r3
 80007ca:	bf08      	it	eq
 80007cc:	4296      	cmpeq	r6, r2
 80007ce:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007d2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007d6:	d202      	bcs.n	80007de <__aeabi_ddiv+0x6e>
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	1ab6      	subs	r6, r6, r2
 80007e0:	eb65 0503 	sbc.w	r5, r5, r3
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ee:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 000c 	orrcs.w	r0, r0, ip
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800084c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000850:	d018      	beq.n	8000884 <__aeabi_ddiv+0x114>
 8000852:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000856:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800085a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800085e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000862:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000866:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800086a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800086e:	d1c0      	bne.n	80007f2 <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	d10b      	bne.n	800088e <__aeabi_ddiv+0x11e>
 8000876:	ea41 0100 	orr.w	r1, r1, r0
 800087a:	f04f 0000 	mov.w	r0, #0
 800087e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000882:	e7b6      	b.n	80007f2 <__aeabi_ddiv+0x82>
 8000884:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000888:	bf04      	itt	eq
 800088a:	4301      	orreq	r1, r0
 800088c:	2000      	moveq	r0, #0
 800088e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000892:	bf88      	it	hi
 8000894:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000898:	f63f aeaf 	bhi.w	80005fa <__aeabi_dmul+0xde>
 800089c:	ebb5 0c03 	subs.w	ip, r5, r3
 80008a0:	bf04      	itt	eq
 80008a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008aa:	f150 0000 	adcs.w	r0, r0, #0
 80008ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008c0:	bfc2      	ittt	gt
 80008c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ca:	bd70      	popgt	{r4, r5, r6, pc}
 80008cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008d0:	f04f 0e00 	mov.w	lr, #0
 80008d4:	3c01      	subs	r4, #1
 80008d6:	e690      	b.n	80005fa <__aeabi_dmul+0xde>
 80008d8:	ea45 0e06 	orr.w	lr, r5, r6
 80008dc:	e68d      	b.n	80005fa <__aeabi_dmul+0xde>
 80008de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008e2:	ea94 0f0c 	teq	r4, ip
 80008e6:	bf08      	it	eq
 80008e8:	ea95 0f0c 	teqeq	r5, ip
 80008ec:	f43f af3b 	beq.w	8000766 <__aeabi_dmul+0x24a>
 80008f0:	ea94 0f0c 	teq	r4, ip
 80008f4:	d10a      	bne.n	800090c <__aeabi_ddiv+0x19c>
 80008f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008fa:	f47f af34 	bne.w	8000766 <__aeabi_dmul+0x24a>
 80008fe:	ea95 0f0c 	teq	r5, ip
 8000902:	f47f af25 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e72c      	b.n	8000766 <__aeabi_dmul+0x24a>
 800090c:	ea95 0f0c 	teq	r5, ip
 8000910:	d106      	bne.n	8000920 <__aeabi_ddiv+0x1b0>
 8000912:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000916:	f43f aefd 	beq.w	8000714 <__aeabi_dmul+0x1f8>
 800091a:	4610      	mov	r0, r2
 800091c:	4619      	mov	r1, r3
 800091e:	e722      	b.n	8000766 <__aeabi_dmul+0x24a>
 8000920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092a:	f47f aec5 	bne.w	80006b8 <__aeabi_dmul+0x19c>
 800092e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000932:	f47f af0d 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000936:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800093a:	f47f aeeb 	bne.w	8000714 <__aeabi_dmul+0x1f8>
 800093e:	e712      	b.n	8000766 <__aeabi_dmul+0x24a>

08000940 <__gedf2>:
 8000940:	f04f 3cff 	mov.w	ip, #4294967295
 8000944:	e006      	b.n	8000954 <__cmpdf2+0x4>
 8000946:	bf00      	nop

08000948 <__ledf2>:
 8000948:	f04f 0c01 	mov.w	ip, #1
 800094c:	e002      	b.n	8000954 <__cmpdf2+0x4>
 800094e:	bf00      	nop

08000950 <__cmpdf2>:
 8000950:	f04f 0c01 	mov.w	ip, #1
 8000954:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800096a:	d01b      	beq.n	80009a4 <__cmpdf2+0x54>
 800096c:	b001      	add	sp, #4
 800096e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000972:	bf0c      	ite	eq
 8000974:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000978:	ea91 0f03 	teqne	r1, r3
 800097c:	bf02      	ittt	eq
 800097e:	ea90 0f02 	teqeq	r0, r2
 8000982:	2000      	moveq	r0, #0
 8000984:	4770      	bxeq	lr
 8000986:	f110 0f00 	cmn.w	r0, #0
 800098a:	ea91 0f03 	teq	r1, r3
 800098e:	bf58      	it	pl
 8000990:	4299      	cmppl	r1, r3
 8000992:	bf08      	it	eq
 8000994:	4290      	cmpeq	r0, r2
 8000996:	bf2c      	ite	cs
 8000998:	17d8      	asrcs	r0, r3, #31
 800099a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800099e:	f040 0001 	orr.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d102      	bne.n	80009b4 <__cmpdf2+0x64>
 80009ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009b2:	d107      	bne.n	80009c4 <__cmpdf2+0x74>
 80009b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	d1d6      	bne.n	800096c <__cmpdf2+0x1c>
 80009be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009c2:	d0d3      	beq.n	800096c <__cmpdf2+0x1c>
 80009c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_cdrcmple>:
 80009cc:	4684      	mov	ip, r0
 80009ce:	4610      	mov	r0, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	468c      	mov	ip, r1
 80009d4:	4619      	mov	r1, r3
 80009d6:	4663      	mov	r3, ip
 80009d8:	e000      	b.n	80009dc <__aeabi_cdcmpeq>
 80009da:	bf00      	nop

080009dc <__aeabi_cdcmpeq>:
 80009dc:	b501      	push	{r0, lr}
 80009de:	f7ff ffb7 	bl	8000950 <__cmpdf2>
 80009e2:	2800      	cmp	r0, #0
 80009e4:	bf48      	it	mi
 80009e6:	f110 0f00 	cmnmi.w	r0, #0
 80009ea:	bd01      	pop	{r0, pc}

080009ec <__aeabi_dcmpeq>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff fff4 	bl	80009dc <__aeabi_cdcmpeq>
 80009f4:	bf0c      	ite	eq
 80009f6:	2001      	moveq	r0, #1
 80009f8:	2000      	movne	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmplt>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffea 	bl	80009dc <__aeabi_cdcmpeq>
 8000a08:	bf34      	ite	cc
 8000a0a:	2001      	movcc	r0, #1
 8000a0c:	2000      	movcs	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmple>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffe0 	bl	80009dc <__aeabi_cdcmpeq>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpge>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffce 	bl	80009cc <__aeabi_cdrcmple>
 8000a30:	bf94      	ite	ls
 8000a32:	2001      	movls	r0, #1
 8000a34:	2000      	movhi	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpgt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffc4 	bl	80009cc <__aeabi_cdrcmple>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmpun>:
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x10>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d10a      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d102      	bne.n	8000a70 <__aeabi_dcmpun+0x20>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0001 	mov.w	r0, #1
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2uiz>:
 8000acc:	004a      	lsls	r2, r1, #1
 8000ace:	d211      	bcs.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ad4:	d211      	bcs.n	8000afa <__aeabi_d2uiz+0x2e>
 8000ad6:	d50d      	bpl.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d40e      	bmi.n	8000b00 <__aeabi_d2uiz+0x34>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_d2uiz+0x3a>
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	4770      	bx	lr

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_frsub>:
 8000bac:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bb0:	e002      	b.n	8000bb8 <__addsf3>
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_fsub>:
 8000bb4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb8 <__addsf3>:
 8000bb8:	0042      	lsls	r2, r0, #1
 8000bba:	bf1f      	itttt	ne
 8000bbc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc0:	ea92 0f03 	teqne	r2, r3
 8000bc4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bcc:	d06a      	beq.n	8000ca4 <__addsf3+0xec>
 8000bce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd6:	bfc1      	itttt	gt
 8000bd8:	18d2      	addgt	r2, r2, r3
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	4048      	eorgt	r0, r1
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	bfb8      	it	lt
 8000be2:	425b      	neglt	r3, r3
 8000be4:	2b19      	cmp	r3, #25
 8000be6:	bf88      	it	hi
 8000be8:	4770      	bxhi	lr
 8000bea:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bf6:	bf18      	it	ne
 8000bf8:	4240      	negne	r0, r0
 8000bfa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bfe:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c02:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4249      	negne	r1, r1
 8000c0a:	ea92 0f03 	teq	r2, r3
 8000c0e:	d03f      	beq.n	8000c90 <__addsf3+0xd8>
 8000c10:	f1a2 0201 	sub.w	r2, r2, #1
 8000c14:	fa41 fc03 	asr.w	ip, r1, r3
 8000c18:	eb10 000c 	adds.w	r0, r0, ip
 8000c1c:	f1c3 0320 	rsb	r3, r3, #32
 8000c20:	fa01 f103 	lsl.w	r1, r1, r3
 8000c24:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__addsf3+0x78>
 8000c2a:	4249      	negs	r1, r1
 8000c2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c30:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c34:	d313      	bcc.n	8000c5e <__addsf3+0xa6>
 8000c36:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c3a:	d306      	bcc.n	8000c4a <__addsf3+0x92>
 8000c3c:	0840      	lsrs	r0, r0, #1
 8000c3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c42:	f102 0201 	add.w	r2, r2, #1
 8000c46:	2afe      	cmp	r2, #254	@ 0xfe
 8000c48:	d251      	bcs.n	8000cee <__addsf3+0x136>
 8000c4a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c52:	bf08      	it	eq
 8000c54:	f020 0001 	biceq.w	r0, r0, #1
 8000c58:	ea40 0003 	orr.w	r0, r0, r3
 8000c5c:	4770      	bx	lr
 8000c5e:	0049      	lsls	r1, r1, #1
 8000c60:	eb40 0000 	adc.w	r0, r0, r0
 8000c64:	3a01      	subs	r2, #1
 8000c66:	bf28      	it	cs
 8000c68:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c6c:	d2ed      	bcs.n	8000c4a <__addsf3+0x92>
 8000c6e:	fab0 fc80 	clz	ip, r0
 8000c72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c76:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7e:	bfaa      	itet	ge
 8000c80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c84:	4252      	neglt	r2, r2
 8000c86:	4318      	orrge	r0, r3
 8000c88:	bfbc      	itt	lt
 8000c8a:	40d0      	lsrlt	r0, r2
 8000c8c:	4318      	orrlt	r0, r3
 8000c8e:	4770      	bx	lr
 8000c90:	f092 0f00 	teq	r2, #0
 8000c94:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c98:	bf06      	itte	eq
 8000c9a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c9e:	3201      	addeq	r2, #1
 8000ca0:	3b01      	subne	r3, #1
 8000ca2:	e7b5      	b.n	8000c10 <__addsf3+0x58>
 8000ca4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cac:	bf18      	it	ne
 8000cae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb2:	d021      	beq.n	8000cf8 <__addsf3+0x140>
 8000cb4:	ea92 0f03 	teq	r2, r3
 8000cb8:	d004      	beq.n	8000cc4 <__addsf3+0x10c>
 8000cba:	f092 0f00 	teq	r2, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea90 0f01 	teq	r0, r1
 8000cc8:	bf1c      	itt	ne
 8000cca:	2000      	movne	r0, #0
 8000ccc:	4770      	bxne	lr
 8000cce:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cd2:	d104      	bne.n	8000cde <__addsf3+0x126>
 8000cd4:	0040      	lsls	r0, r0, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ce2:	bf3c      	itt	cc
 8000ce4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce8:	4770      	bxcc	lr
 8000cea:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cee:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf6:	4770      	bx	lr
 8000cf8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cfc:	bf16      	itet	ne
 8000cfe:	4608      	movne	r0, r1
 8000d00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d04:	4601      	movne	r1, r0
 8000d06:	0242      	lsls	r2, r0, #9
 8000d08:	bf06      	itte	eq
 8000d0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0e:	ea90 0f01 	teqeq	r0, r1
 8000d12:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_ui2f>:
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	e004      	b.n	8000d28 <__aeabi_i2f+0x8>
 8000d1e:	bf00      	nop

08000d20 <__aeabi_i2f>:
 8000d20:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d24:	bf48      	it	mi
 8000d26:	4240      	negmi	r0, r0
 8000d28:	ea5f 0c00 	movs.w	ip, r0
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d34:	4601      	mov	r1, r0
 8000d36:	f04f 0000 	mov.w	r0, #0
 8000d3a:	e01c      	b.n	8000d76 <__aeabi_l2f+0x2a>

08000d3c <__aeabi_ul2f>:
 8000d3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d40:	bf08      	it	eq
 8000d42:	4770      	bxeq	lr
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e00a      	b.n	8000d60 <__aeabi_l2f+0x14>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_l2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d58:	d502      	bpl.n	8000d60 <__aeabi_l2f+0x14>
 8000d5a:	4240      	negs	r0, r0
 8000d5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d60:	ea5f 0c01 	movs.w	ip, r1
 8000d64:	bf02      	ittt	eq
 8000d66:	4684      	moveq	ip, r0
 8000d68:	4601      	moveq	r1, r0
 8000d6a:	2000      	moveq	r0, #0
 8000d6c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d70:	bf08      	it	eq
 8000d72:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d76:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d7a:	fabc f28c 	clz	r2, ip
 8000d7e:	3a08      	subs	r2, #8
 8000d80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d84:	db10      	blt.n	8000da8 <__aeabi_l2f+0x5c>
 8000d86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d90:	f1c2 0220 	rsb	r2, r2, #32
 8000d94:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d98:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9c:	eb43 0002 	adc.w	r0, r3, r2
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f102 0220 	add.w	r2, r2, #32
 8000dac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db0:	f1c2 0220 	rsb	r2, r2, #32
 8000db4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dbc:	eb43 0002 	adc.w	r0, r3, r2
 8000dc0:	bf08      	it	eq
 8000dc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_fmul>:
 8000dc8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd0:	bf1e      	ittt	ne
 8000dd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd6:	ea92 0f0c 	teqne	r2, ip
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d06f      	beq.n	8000ec0 <__aeabi_fmul+0xf8>
 8000de0:	441a      	add	r2, r3
 8000de2:	ea80 0c01 	eor.w	ip, r0, r1
 8000de6:	0240      	lsls	r0, r0, #9
 8000de8:	bf18      	it	ne
 8000dea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dee:	d01e      	beq.n	8000e2e <__aeabi_fmul+0x66>
 8000df0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000df4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000e00:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e04:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e08:	bf3e      	ittt	cc
 8000e0a:	0049      	lslcc	r1, r1, #1
 8000e0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e10:	005b      	lslcc	r3, r3, #1
 8000e12:	ea40 0001 	orr.w	r0, r0, r1
 8000e16:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e1a:	2afd      	cmp	r2, #253	@ 0xfd
 8000e1c:	d81d      	bhi.n	8000e5a <__aeabi_fmul+0x92>
 8000e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e26:	bf08      	it	eq
 8000e28:	f020 0001 	biceq.w	r0, r0, #1
 8000e2c:	4770      	bx	lr
 8000e2e:	f090 0f00 	teq	r0, #0
 8000e32:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e36:	bf08      	it	eq
 8000e38:	0249      	lsleq	r1, r1, #9
 8000e3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e42:	3a7f      	subs	r2, #127	@ 0x7f
 8000e44:	bfc2      	ittt	gt
 8000e46:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4e:	4770      	bxgt	lr
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	3a01      	subs	r2, #1
 8000e5a:	dc5d      	bgt.n	8000f18 <__aeabi_fmul+0x150>
 8000e5c:	f112 0f19 	cmn.w	r2, #25
 8000e60:	bfdc      	itt	le
 8000e62:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e66:	4770      	bxle	lr
 8000e68:	f1c2 0200 	rsb	r2, r2, #0
 8000e6c:	0041      	lsls	r1, r0, #1
 8000e6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e72:	f1c2 0220 	rsb	r2, r2, #32
 8000e76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7e:	f140 0000 	adc.w	r0, r0, #0
 8000e82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e86:	bf08      	it	eq
 8000e88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e8c:	4770      	bx	lr
 8000e8e:	f092 0f00 	teq	r2, #0
 8000e92:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e96:	bf02      	ittt	eq
 8000e98:	0040      	lsleq	r0, r0, #1
 8000e9a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e9e:	3a01      	subeq	r2, #1
 8000ea0:	d0f9      	beq.n	8000e96 <__aeabi_fmul+0xce>
 8000ea2:	ea40 000c 	orr.w	r0, r0, ip
 8000ea6:	f093 0f00 	teq	r3, #0
 8000eaa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0049      	lsleq	r1, r1, #1
 8000eb2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eb6:	3b01      	subeq	r3, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fmul+0xe6>
 8000eba:	ea41 010c 	orr.w	r1, r1, ip
 8000ebe:	e78f      	b.n	8000de0 <__aeabi_fmul+0x18>
 8000ec0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec4:	ea92 0f0c 	teq	r2, ip
 8000ec8:	bf18      	it	ne
 8000eca:	ea93 0f0c 	teqne	r3, ip
 8000ece:	d00a      	beq.n	8000ee6 <__aeabi_fmul+0x11e>
 8000ed0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ed4:	bf18      	it	ne
 8000ed6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000eda:	d1d8      	bne.n	8000e8e <__aeabi_fmul+0xc6>
 8000edc:	ea80 0001 	eor.w	r0, r0, r1
 8000ee0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ee4:	4770      	bx	lr
 8000ee6:	f090 0f00 	teq	r0, #0
 8000eea:	bf17      	itett	ne
 8000eec:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ef0:	4608      	moveq	r0, r1
 8000ef2:	f091 0f00 	teqne	r1, #0
 8000ef6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000efa:	d014      	beq.n	8000f26 <__aeabi_fmul+0x15e>
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d101      	bne.n	8000f06 <__aeabi_fmul+0x13e>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	d10f      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f06:	ea93 0f0c 	teq	r3, ip
 8000f0a:	d103      	bne.n	8000f14 <__aeabi_fmul+0x14c>
 8000f0c:	024b      	lsls	r3, r1, #9
 8000f0e:	bf18      	it	ne
 8000f10:	4608      	movne	r0, r1
 8000f12:	d108      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f14:	ea80 0001 	eor.w	r0, r0, r1
 8000f18:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f24:	4770      	bx	lr
 8000f26:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f2a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f2e:	4770      	bx	lr

08000f30 <__aeabi_fdiv>:
 8000f30:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f38:	bf1e      	ittt	ne
 8000f3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3e:	ea92 0f0c 	teqne	r2, ip
 8000f42:	ea93 0f0c 	teqne	r3, ip
 8000f46:	d069      	beq.n	800101c <__aeabi_fdiv+0xec>
 8000f48:	eba2 0203 	sub.w	r2, r2, r3
 8000f4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f56:	d037      	beq.n	8000fc8 <__aeabi_fdiv+0x98>
 8000f58:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f64:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f68:	428b      	cmp	r3, r1
 8000f6a:	bf38      	it	cc
 8000f6c:	005b      	lslcc	r3, r3, #1
 8000f6e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f72:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f76:	428b      	cmp	r3, r1
 8000f78:	bf24      	itt	cs
 8000f7a:	1a5b      	subcs	r3, r3, r1
 8000f7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f84:	bf24      	itt	cs
 8000f86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f92:	bf24      	itt	cs
 8000f94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa0:	bf24      	itt	cs
 8000fa2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	bf18      	it	ne
 8000fae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb2:	d1e0      	bne.n	8000f76 <__aeabi_fdiv+0x46>
 8000fb4:	2afd      	cmp	r2, #253	@ 0xfd
 8000fb6:	f63f af50 	bhi.w	8000e5a <__aeabi_fmul+0x92>
 8000fba:	428b      	cmp	r3, r1
 8000fbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc0:	bf08      	it	eq
 8000fc2:	f020 0001 	biceq.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd0:	327f      	adds	r2, #127	@ 0x7f
 8000fd2:	bfc2      	ittt	gt
 8000fd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fdc:	4770      	bxgt	lr
 8000fde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	3a01      	subs	r2, #1
 8000fe8:	e737      	b.n	8000e5a <__aeabi_fmul+0x92>
 8000fea:	f092 0f00 	teq	r2, #0
 8000fee:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ff2:	bf02      	ittt	eq
 8000ff4:	0040      	lsleq	r0, r0, #1
 8000ff6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ffa:	3a01      	subeq	r2, #1
 8000ffc:	d0f9      	beq.n	8000ff2 <__aeabi_fdiv+0xc2>
 8000ffe:	ea40 000c 	orr.w	r0, r0, ip
 8001002:	f093 0f00 	teq	r3, #0
 8001006:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800100a:	bf02      	ittt	eq
 800100c:	0049      	lsleq	r1, r1, #1
 800100e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001012:	3b01      	subeq	r3, #1
 8001014:	d0f9      	beq.n	800100a <__aeabi_fdiv+0xda>
 8001016:	ea41 010c 	orr.w	r1, r1, ip
 800101a:	e795      	b.n	8000f48 <__aeabi_fdiv+0x18>
 800101c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001020:	ea92 0f0c 	teq	r2, ip
 8001024:	d108      	bne.n	8001038 <__aeabi_fdiv+0x108>
 8001026:	0242      	lsls	r2, r0, #9
 8001028:	f47f af7d 	bne.w	8000f26 <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	f47f af70 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 8001034:	4608      	mov	r0, r1
 8001036:	e776      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001038:	ea93 0f0c 	teq	r3, ip
 800103c:	d104      	bne.n	8001048 <__aeabi_fdiv+0x118>
 800103e:	024b      	lsls	r3, r1, #9
 8001040:	f43f af4c 	beq.w	8000edc <__aeabi_fmul+0x114>
 8001044:	4608      	mov	r0, r1
 8001046:	e76e      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001048:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800104c:	bf18      	it	ne
 800104e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001052:	d1ca      	bne.n	8000fea <__aeabi_fdiv+0xba>
 8001054:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001058:	f47f af5c 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 800105c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001060:	f47f af3c 	bne.w	8000edc <__aeabi_fmul+0x114>
 8001064:	e75f      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001066:	bf00      	nop

08001068 <__gesf2>:
 8001068:	f04f 3cff 	mov.w	ip, #4294967295
 800106c:	e006      	b.n	800107c <__cmpsf2+0x4>
 800106e:	bf00      	nop

08001070 <__lesf2>:
 8001070:	f04f 0c01 	mov.w	ip, #1
 8001074:	e002      	b.n	800107c <__cmpsf2+0x4>
 8001076:	bf00      	nop

08001078 <__cmpsf2>:
 8001078:	f04f 0c01 	mov.w	ip, #1
 800107c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001080:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001084:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	bf18      	it	ne
 800108e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001092:	d011      	beq.n	80010b8 <__cmpsf2+0x40>
 8001094:	b001      	add	sp, #4
 8001096:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800109a:	bf18      	it	ne
 800109c:	ea90 0f01 	teqne	r0, r1
 80010a0:	bf58      	it	pl
 80010a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010a6:	bf88      	it	hi
 80010a8:	17c8      	asrhi	r0, r1, #31
 80010aa:	bf38      	it	cc
 80010ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b0:	bf18      	it	ne
 80010b2:	f040 0001 	orrne.w	r0, r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__cmpsf2+0x4c>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d105      	bne.n	80010d0 <__cmpsf2+0x58>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d1e4      	bne.n	8001094 <__cmpsf2+0x1c>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d0e1      	beq.n	8001094 <__cmpsf2+0x1c>
 80010d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <__aeabi_cfrcmple>:
 80010d8:	4684      	mov	ip, r0
 80010da:	4608      	mov	r0, r1
 80010dc:	4661      	mov	r1, ip
 80010de:	e7ff      	b.n	80010e0 <__aeabi_cfcmpeq>

080010e0 <__aeabi_cfcmpeq>:
 80010e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010e2:	f7ff ffc9 	bl	8001078 <__cmpsf2>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	bf48      	it	mi
 80010ea:	f110 0f00 	cmnmi.w	r0, #0
 80010ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f0 <__aeabi_fcmpeq>:
 80010f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f4:	f7ff fff4 	bl	80010e0 <__aeabi_cfcmpeq>
 80010f8:	bf0c      	ite	eq
 80010fa:	2001      	moveq	r0, #1
 80010fc:	2000      	movne	r0, #0
 80010fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001102:	bf00      	nop

08001104 <__aeabi_fcmplt>:
 8001104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001108:	f7ff ffea 	bl	80010e0 <__aeabi_cfcmpeq>
 800110c:	bf34      	ite	cc
 800110e:	2001      	movcc	r0, #1
 8001110:	2000      	movcs	r0, #0
 8001112:	f85d fb08 	ldr.w	pc, [sp], #8
 8001116:	bf00      	nop

08001118 <__aeabi_fcmple>:
 8001118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800111c:	f7ff ffe0 	bl	80010e0 <__aeabi_cfcmpeq>
 8001120:	bf94      	ite	ls
 8001122:	2001      	movls	r0, #1
 8001124:	2000      	movhi	r0, #0
 8001126:	f85d fb08 	ldr.w	pc, [sp], #8
 800112a:	bf00      	nop

0800112c <__aeabi_fcmpge>:
 800112c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001130:	f7ff ffd2 	bl	80010d8 <__aeabi_cfrcmple>
 8001134:	bf94      	ite	ls
 8001136:	2001      	movls	r0, #1
 8001138:	2000      	movhi	r0, #0
 800113a:	f85d fb08 	ldr.w	pc, [sp], #8
 800113e:	bf00      	nop

08001140 <__aeabi_fcmpgt>:
 8001140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001144:	f7ff ffc8 	bl	80010d8 <__aeabi_cfrcmple>
 8001148:	bf34      	ite	cc
 800114a:	2001      	movcc	r0, #1
 800114c:	2000      	movcs	r0, #0
 800114e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001152:	bf00      	nop

08001154 <__aeabi_f2iz>:
 8001154:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001158:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800115c:	d30f      	bcc.n	800117e <__aeabi_f2iz+0x2a>
 800115e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001162:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001166:	d90d      	bls.n	8001184 <__aeabi_f2iz+0x30>
 8001168:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800116c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001170:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001174:	fa23 f002 	lsr.w	r0, r3, r2
 8001178:	bf18      	it	ne
 800117a:	4240      	negne	r0, r0
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2iz+0x3a>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d105      	bne.n	800119a <__aeabi_f2iz+0x46>
 800118e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001192:	bf08      	it	eq
 8001194:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001198:	4770      	bx	lr
 800119a:	f04f 0000 	mov.w	r0, #0
 800119e:	4770      	bx	lr

080011a0 <__aeabi_uldivmod>:
 80011a0:	b953      	cbnz	r3, 80011b8 <__aeabi_uldivmod+0x18>
 80011a2:	b94a      	cbnz	r2, 80011b8 <__aeabi_uldivmod+0x18>
 80011a4:	2900      	cmp	r1, #0
 80011a6:	bf08      	it	eq
 80011a8:	2800      	cmpeq	r0, #0
 80011aa:	bf1c      	itt	ne
 80011ac:	f04f 31ff 	movne.w	r1, #4294967295
 80011b0:	f04f 30ff 	movne.w	r0, #4294967295
 80011b4:	f000 b9c2 	b.w	800153c <__aeabi_idiv0>
 80011b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011c0:	f000 f83c 	bl	800123c <__udivmoddi4>
 80011c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011cc:	b004      	add	sp, #16
 80011ce:	4770      	bx	lr

080011d0 <__aeabi_d2lz>:
 80011d0:	b538      	push	{r3, r4, r5, lr}
 80011d2:	2200      	movs	r2, #0
 80011d4:	2300      	movs	r3, #0
 80011d6:	4604      	mov	r4, r0
 80011d8:	460d      	mov	r5, r1
 80011da:	f7ff fc11 	bl	8000a00 <__aeabi_dcmplt>
 80011de:	b928      	cbnz	r0, 80011ec <__aeabi_d2lz+0x1c>
 80011e0:	4620      	mov	r0, r4
 80011e2:	4629      	mov	r1, r5
 80011e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011e8:	f000 b80a 	b.w	8001200 <__aeabi_d2ulz>
 80011ec:	4620      	mov	r0, r4
 80011ee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80011f2:	f000 f805 	bl	8001200 <__aeabi_d2ulz>
 80011f6:	4240      	negs	r0, r0
 80011f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011fc:	bd38      	pop	{r3, r4, r5, pc}
 80011fe:	bf00      	nop

08001200 <__aeabi_d2ulz>:
 8001200:	b5d0      	push	{r4, r6, r7, lr}
 8001202:	2200      	movs	r2, #0
 8001204:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <__aeabi_d2ulz+0x34>)
 8001206:	4606      	mov	r6, r0
 8001208:	460f      	mov	r7, r1
 800120a:	f7ff f987 	bl	800051c <__aeabi_dmul>
 800120e:	f7ff fc5d 	bl	8000acc <__aeabi_d2uiz>
 8001212:	4604      	mov	r4, r0
 8001214:	f7ff f908 	bl	8000428 <__aeabi_ui2d>
 8001218:	2200      	movs	r2, #0
 800121a:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <__aeabi_d2ulz+0x38>)
 800121c:	f7ff f97e 	bl	800051c <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4630      	mov	r0, r6
 8001226:	4639      	mov	r1, r7
 8001228:	f7fe ffc0 	bl	80001ac <__aeabi_dsub>
 800122c:	f7ff fc4e 	bl	8000acc <__aeabi_d2uiz>
 8001230:	4621      	mov	r1, r4
 8001232:	bdd0      	pop	{r4, r6, r7, pc}
 8001234:	3df00000 	.word	0x3df00000
 8001238:	41f00000 	.word	0x41f00000

0800123c <__udivmoddi4>:
 800123c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001240:	9d08      	ldr	r5, [sp, #32]
 8001242:	468e      	mov	lr, r1
 8001244:	4604      	mov	r4, r0
 8001246:	4688      	mov	r8, r1
 8001248:	2b00      	cmp	r3, #0
 800124a:	d14a      	bne.n	80012e2 <__udivmoddi4+0xa6>
 800124c:	428a      	cmp	r2, r1
 800124e:	4617      	mov	r7, r2
 8001250:	d962      	bls.n	8001318 <__udivmoddi4+0xdc>
 8001252:	fab2 f682 	clz	r6, r2
 8001256:	b14e      	cbz	r6, 800126c <__udivmoddi4+0x30>
 8001258:	f1c6 0320 	rsb	r3, r6, #32
 800125c:	fa01 f806 	lsl.w	r8, r1, r6
 8001260:	fa20 f303 	lsr.w	r3, r0, r3
 8001264:	40b7      	lsls	r7, r6
 8001266:	ea43 0808 	orr.w	r8, r3, r8
 800126a:	40b4      	lsls	r4, r6
 800126c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001270:	fbb8 f1fe 	udiv	r1, r8, lr
 8001274:	fa1f fc87 	uxth.w	ip, r7
 8001278:	fb0e 8811 	mls	r8, lr, r1, r8
 800127c:	fb01 f20c 	mul.w	r2, r1, ip
 8001280:	0c23      	lsrs	r3, r4, #16
 8001282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001286:	429a      	cmp	r2, r3
 8001288:	d909      	bls.n	800129e <__udivmoddi4+0x62>
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001290:	f080 80eb 	bcs.w	800146a <__udivmoddi4+0x22e>
 8001294:	429a      	cmp	r2, r3
 8001296:	f240 80e8 	bls.w	800146a <__udivmoddi4+0x22e>
 800129a:	3902      	subs	r1, #2
 800129c:	443b      	add	r3, r7
 800129e:	1a9a      	subs	r2, r3, r2
 80012a0:	fbb2 f0fe 	udiv	r0, r2, lr
 80012a4:	fb0e 2210 	mls	r2, lr, r0, r2
 80012a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80012ac:	b2a3      	uxth	r3, r4
 80012ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012b2:	459c      	cmp	ip, r3
 80012b4:	d909      	bls.n	80012ca <__udivmoddi4+0x8e>
 80012b6:	18fb      	adds	r3, r7, r3
 80012b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80012bc:	f080 80d7 	bcs.w	800146e <__udivmoddi4+0x232>
 80012c0:	459c      	cmp	ip, r3
 80012c2:	f240 80d4 	bls.w	800146e <__udivmoddi4+0x232>
 80012c6:	443b      	add	r3, r7
 80012c8:	3802      	subs	r0, #2
 80012ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80012ce:	2100      	movs	r1, #0
 80012d0:	eba3 030c 	sub.w	r3, r3, ip
 80012d4:	b11d      	cbz	r5, 80012de <__udivmoddi4+0xa2>
 80012d6:	2200      	movs	r2, #0
 80012d8:	40f3      	lsrs	r3, r6
 80012da:	e9c5 3200 	strd	r3, r2, [r5]
 80012de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e2:	428b      	cmp	r3, r1
 80012e4:	d905      	bls.n	80012f2 <__udivmoddi4+0xb6>
 80012e6:	b10d      	cbz	r5, 80012ec <__udivmoddi4+0xb0>
 80012e8:	e9c5 0100 	strd	r0, r1, [r5]
 80012ec:	2100      	movs	r1, #0
 80012ee:	4608      	mov	r0, r1
 80012f0:	e7f5      	b.n	80012de <__udivmoddi4+0xa2>
 80012f2:	fab3 f183 	clz	r1, r3
 80012f6:	2900      	cmp	r1, #0
 80012f8:	d146      	bne.n	8001388 <__udivmoddi4+0x14c>
 80012fa:	4573      	cmp	r3, lr
 80012fc:	d302      	bcc.n	8001304 <__udivmoddi4+0xc8>
 80012fe:	4282      	cmp	r2, r0
 8001300:	f200 8108 	bhi.w	8001514 <__udivmoddi4+0x2d8>
 8001304:	1a84      	subs	r4, r0, r2
 8001306:	eb6e 0203 	sbc.w	r2, lr, r3
 800130a:	2001      	movs	r0, #1
 800130c:	4690      	mov	r8, r2
 800130e:	2d00      	cmp	r5, #0
 8001310:	d0e5      	beq.n	80012de <__udivmoddi4+0xa2>
 8001312:	e9c5 4800 	strd	r4, r8, [r5]
 8001316:	e7e2      	b.n	80012de <__udivmoddi4+0xa2>
 8001318:	2a00      	cmp	r2, #0
 800131a:	f000 8091 	beq.w	8001440 <__udivmoddi4+0x204>
 800131e:	fab2 f682 	clz	r6, r2
 8001322:	2e00      	cmp	r6, #0
 8001324:	f040 80a5 	bne.w	8001472 <__udivmoddi4+0x236>
 8001328:	1a8a      	subs	r2, r1, r2
 800132a:	2101      	movs	r1, #1
 800132c:	0c03      	lsrs	r3, r0, #16
 800132e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001332:	b280      	uxth	r0, r0
 8001334:	b2bc      	uxth	r4, r7
 8001336:	fbb2 fcfe 	udiv	ip, r2, lr
 800133a:	fb0e 221c 	mls	r2, lr, ip, r2
 800133e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001342:	fb04 f20c 	mul.w	r2, r4, ip
 8001346:	429a      	cmp	r2, r3
 8001348:	d907      	bls.n	800135a <__udivmoddi4+0x11e>
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001350:	d202      	bcs.n	8001358 <__udivmoddi4+0x11c>
 8001352:	429a      	cmp	r2, r3
 8001354:	f200 80e3 	bhi.w	800151e <__udivmoddi4+0x2e2>
 8001358:	46c4      	mov	ip, r8
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001360:	fb0e 3312 	mls	r3, lr, r2, r3
 8001364:	fb02 f404 	mul.w	r4, r2, r4
 8001368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800136c:	429c      	cmp	r4, r3
 800136e:	d907      	bls.n	8001380 <__udivmoddi4+0x144>
 8001370:	18fb      	adds	r3, r7, r3
 8001372:	f102 30ff 	add.w	r0, r2, #4294967295
 8001376:	d202      	bcs.n	800137e <__udivmoddi4+0x142>
 8001378:	429c      	cmp	r4, r3
 800137a:	f200 80cd 	bhi.w	8001518 <__udivmoddi4+0x2dc>
 800137e:	4602      	mov	r2, r0
 8001380:	1b1b      	subs	r3, r3, r4
 8001382:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001386:	e7a5      	b.n	80012d4 <__udivmoddi4+0x98>
 8001388:	f1c1 0620 	rsb	r6, r1, #32
 800138c:	408b      	lsls	r3, r1
 800138e:	fa22 f706 	lsr.w	r7, r2, r6
 8001392:	431f      	orrs	r7, r3
 8001394:	fa2e fa06 	lsr.w	sl, lr, r6
 8001398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800139c:	fbba f8f9 	udiv	r8, sl, r9
 80013a0:	fa0e fe01 	lsl.w	lr, lr, r1
 80013a4:	fa20 f306 	lsr.w	r3, r0, r6
 80013a8:	fb09 aa18 	mls	sl, r9, r8, sl
 80013ac:	fa1f fc87 	uxth.w	ip, r7
 80013b0:	ea43 030e 	orr.w	r3, r3, lr
 80013b4:	fa00 fe01 	lsl.w	lr, r0, r1
 80013b8:	fb08 f00c 	mul.w	r0, r8, ip
 80013bc:	0c1c      	lsrs	r4, r3, #16
 80013be:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013c2:	42a0      	cmp	r0, r4
 80013c4:	fa02 f201 	lsl.w	r2, r2, r1
 80013c8:	d90a      	bls.n	80013e0 <__udivmoddi4+0x1a4>
 80013ca:	193c      	adds	r4, r7, r4
 80013cc:	f108 3aff 	add.w	sl, r8, #4294967295
 80013d0:	f080 809e 	bcs.w	8001510 <__udivmoddi4+0x2d4>
 80013d4:	42a0      	cmp	r0, r4
 80013d6:	f240 809b 	bls.w	8001510 <__udivmoddi4+0x2d4>
 80013da:	f1a8 0802 	sub.w	r8, r8, #2
 80013de:	443c      	add	r4, r7
 80013e0:	1a24      	subs	r4, r4, r0
 80013e2:	b298      	uxth	r0, r3
 80013e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80013e8:	fb09 4413 	mls	r4, r9, r3, r4
 80013ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80013f0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80013f4:	45a4      	cmp	ip, r4
 80013f6:	d909      	bls.n	800140c <__udivmoddi4+0x1d0>
 80013f8:	193c      	adds	r4, r7, r4
 80013fa:	f103 30ff 	add.w	r0, r3, #4294967295
 80013fe:	f080 8085 	bcs.w	800150c <__udivmoddi4+0x2d0>
 8001402:	45a4      	cmp	ip, r4
 8001404:	f240 8082 	bls.w	800150c <__udivmoddi4+0x2d0>
 8001408:	3b02      	subs	r3, #2
 800140a:	443c      	add	r4, r7
 800140c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001410:	eba4 040c 	sub.w	r4, r4, ip
 8001414:	fba0 8c02 	umull	r8, ip, r0, r2
 8001418:	4564      	cmp	r4, ip
 800141a:	4643      	mov	r3, r8
 800141c:	46e1      	mov	r9, ip
 800141e:	d364      	bcc.n	80014ea <__udivmoddi4+0x2ae>
 8001420:	d061      	beq.n	80014e6 <__udivmoddi4+0x2aa>
 8001422:	b15d      	cbz	r5, 800143c <__udivmoddi4+0x200>
 8001424:	ebbe 0203 	subs.w	r2, lr, r3
 8001428:	eb64 0409 	sbc.w	r4, r4, r9
 800142c:	fa04 f606 	lsl.w	r6, r4, r6
 8001430:	fa22 f301 	lsr.w	r3, r2, r1
 8001434:	431e      	orrs	r6, r3
 8001436:	40cc      	lsrs	r4, r1
 8001438:	e9c5 6400 	strd	r6, r4, [r5]
 800143c:	2100      	movs	r1, #0
 800143e:	e74e      	b.n	80012de <__udivmoddi4+0xa2>
 8001440:	fbb1 fcf2 	udiv	ip, r1, r2
 8001444:	0c01      	lsrs	r1, r0, #16
 8001446:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800144a:	b280      	uxth	r0, r0
 800144c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001450:	463b      	mov	r3, r7
 8001452:	fbb1 f1f7 	udiv	r1, r1, r7
 8001456:	4638      	mov	r0, r7
 8001458:	463c      	mov	r4, r7
 800145a:	46b8      	mov	r8, r7
 800145c:	46be      	mov	lr, r7
 800145e:	2620      	movs	r6, #32
 8001460:	eba2 0208 	sub.w	r2, r2, r8
 8001464:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001468:	e765      	b.n	8001336 <__udivmoddi4+0xfa>
 800146a:	4601      	mov	r1, r0
 800146c:	e717      	b.n	800129e <__udivmoddi4+0x62>
 800146e:	4610      	mov	r0, r2
 8001470:	e72b      	b.n	80012ca <__udivmoddi4+0x8e>
 8001472:	f1c6 0120 	rsb	r1, r6, #32
 8001476:	fa2e fc01 	lsr.w	ip, lr, r1
 800147a:	40b7      	lsls	r7, r6
 800147c:	fa0e fe06 	lsl.w	lr, lr, r6
 8001480:	fa20 f101 	lsr.w	r1, r0, r1
 8001484:	ea41 010e 	orr.w	r1, r1, lr
 8001488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800148c:	fbbc f8fe 	udiv	r8, ip, lr
 8001490:	b2bc      	uxth	r4, r7
 8001492:	fb0e cc18 	mls	ip, lr, r8, ip
 8001496:	fb08 f904 	mul.w	r9, r8, r4
 800149a:	0c0a      	lsrs	r2, r1, #16
 800149c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80014a0:	40b0      	lsls	r0, r6
 80014a2:	4591      	cmp	r9, r2
 80014a4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80014a8:	b280      	uxth	r0, r0
 80014aa:	d93e      	bls.n	800152a <__udivmoddi4+0x2ee>
 80014ac:	18ba      	adds	r2, r7, r2
 80014ae:	f108 3cff 	add.w	ip, r8, #4294967295
 80014b2:	d201      	bcs.n	80014b8 <__udivmoddi4+0x27c>
 80014b4:	4591      	cmp	r9, r2
 80014b6:	d81f      	bhi.n	80014f8 <__udivmoddi4+0x2bc>
 80014b8:	eba2 0209 	sub.w	r2, r2, r9
 80014bc:	fbb2 f9fe 	udiv	r9, r2, lr
 80014c0:	fb09 f804 	mul.w	r8, r9, r4
 80014c4:	fb0e 2a19 	mls	sl, lr, r9, r2
 80014c8:	b28a      	uxth	r2, r1
 80014ca:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80014ce:	4542      	cmp	r2, r8
 80014d0:	d229      	bcs.n	8001526 <__udivmoddi4+0x2ea>
 80014d2:	18ba      	adds	r2, r7, r2
 80014d4:	f109 31ff 	add.w	r1, r9, #4294967295
 80014d8:	d2c2      	bcs.n	8001460 <__udivmoddi4+0x224>
 80014da:	4542      	cmp	r2, r8
 80014dc:	d2c0      	bcs.n	8001460 <__udivmoddi4+0x224>
 80014de:	f1a9 0102 	sub.w	r1, r9, #2
 80014e2:	443a      	add	r2, r7
 80014e4:	e7bc      	b.n	8001460 <__udivmoddi4+0x224>
 80014e6:	45c6      	cmp	lr, r8
 80014e8:	d29b      	bcs.n	8001422 <__udivmoddi4+0x1e6>
 80014ea:	ebb8 0302 	subs.w	r3, r8, r2
 80014ee:	eb6c 0c07 	sbc.w	ip, ip, r7
 80014f2:	3801      	subs	r0, #1
 80014f4:	46e1      	mov	r9, ip
 80014f6:	e794      	b.n	8001422 <__udivmoddi4+0x1e6>
 80014f8:	eba7 0909 	sub.w	r9, r7, r9
 80014fc:	444a      	add	r2, r9
 80014fe:	fbb2 f9fe 	udiv	r9, r2, lr
 8001502:	f1a8 0c02 	sub.w	ip, r8, #2
 8001506:	fb09 f804 	mul.w	r8, r9, r4
 800150a:	e7db      	b.n	80014c4 <__udivmoddi4+0x288>
 800150c:	4603      	mov	r3, r0
 800150e:	e77d      	b.n	800140c <__udivmoddi4+0x1d0>
 8001510:	46d0      	mov	r8, sl
 8001512:	e765      	b.n	80013e0 <__udivmoddi4+0x1a4>
 8001514:	4608      	mov	r0, r1
 8001516:	e6fa      	b.n	800130e <__udivmoddi4+0xd2>
 8001518:	443b      	add	r3, r7
 800151a:	3a02      	subs	r2, #2
 800151c:	e730      	b.n	8001380 <__udivmoddi4+0x144>
 800151e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001522:	443b      	add	r3, r7
 8001524:	e719      	b.n	800135a <__udivmoddi4+0x11e>
 8001526:	4649      	mov	r1, r9
 8001528:	e79a      	b.n	8001460 <__udivmoddi4+0x224>
 800152a:	eba2 0209 	sub.w	r2, r2, r9
 800152e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001532:	46c4      	mov	ip, r8
 8001534:	fb09 f804 	mul.w	r8, r9, r4
 8001538:	e7c4      	b.n	80014c4 <__udivmoddi4+0x288>
 800153a:	bf00      	nop

0800153c <__aeabi_idiv0>:
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* Initialize mems driver interface */
  dev_ctx.write_reg = platform_write;
 8001546:	4b4a      	ldr	r3, [pc, #296]	@ (8001670 <main+0x130>)
 8001548:	4a4a      	ldr	r2, [pc, #296]	@ (8001674 <main+0x134>)
 800154a:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 800154c:	4b48      	ldr	r3, [pc, #288]	@ (8001670 <main+0x130>)
 800154e:	4a4a      	ldr	r2, [pc, #296]	@ (8001678 <main+0x138>)
 8001550:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &hi2c1;
 8001552:	4b47      	ldr	r3, [pc, #284]	@ (8001670 <main+0x130>)
 8001554:	4a49      	ldr	r2, [pc, #292]	@ (800167c <main+0x13c>)
 8001556:	60da      	str	r2, [r3, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001558:	f000 fd67 	bl	800202a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155c:	f000 f8aa 	bl	80016b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  iks01a3_i2c_stuck_quirk();
 8001560:	f000 faf2 	bl	8001b48 <iks01a3_i2c_stuck_quirk>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001564:	f000 f982 	bl	800186c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001568:	f000 f8f2 	bl	8001750 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800156c:	f000 f954 	bl	8001818 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001570:	f000 f91c 	bl	80017ac <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  lsm6dso_initialize();
 8001574:	f000 fa66 	bl	8001a44 <lsm6dso_initialize>
  if (NEAI_MODE) {
    neai_state = neai_classification_init(knowledge);
 8001578:	4841      	ldr	r0, [pc, #260]	@ (8001680 <main+0x140>)
 800157a:	f004 faef 	bl	8005b5c <neai_classification_init>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	4b40      	ldr	r3, [pc, #256]	@ (8001684 <main+0x144>)
 8001584:	701a      	strb	r2, [r3, #0]
    printf("Initialize NEAI library. NEAI init return: %d.\n",  neai_state);
 8001586:	4b3f      	ldr	r3, [pc, #252]	@ (8001684 <main+0x144>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	4619      	mov	r1, r3
 800158c:	483e      	ldr	r0, [pc, #248]	@ (8001688 <main+0x148>)
 800158e:	f006 f90d 	bl	80077ac <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (drdy) {
 8001592:	4b3e      	ldr	r3, [pc, #248]	@ (800168c <main+0x14c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0fa      	beq.n	8001592 <main+0x52>
		  /* Reset data ready condition */
		  drdy = 0;
 800159c:	4b3b      	ldr	r3, [pc, #236]	@ (800168c <main+0x14c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
		  /* Read acceleration data */
		  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80015a2:	2206      	movs	r2, #6
 80015a4:	2100      	movs	r1, #0
 80015a6:	483a      	ldr	r0, [pc, #232]	@ (8001690 <main+0x150>)
 80015a8:	f006 fa6a 	bl	8007a80 <memset>
		  lsm6dso_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80015ac:	4938      	ldr	r1, [pc, #224]	@ (8001690 <main+0x150>)
 80015ae:	4830      	ldr	r0, [pc, #192]	@ (8001670 <main+0x130>)
 80015b0:	f003 fb2a 	bl	8004c08 <lsm6dso_acceleration_raw_get>
		  for (uint8_t i = 0; i < AXIS; i++) {
 80015b4:	2300      	movs	r3, #0
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	e015      	b.n	80015e6 <main+0xa6>
			  neai_buffer[(AXIS * drdy_counter) + i] = lsm6dso_convert_accel_data_to_mg(data_raw_acceleration[i]);
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4a34      	ldr	r2, [pc, #208]	@ (8001690 <main+0x150>)
 80015be:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80015c2:	4b34      	ldr	r3, [pc, #208]	@ (8001694 <main+0x154>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	4613      	mov	r3, r2
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	441a      	add	r2, r3
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	18d4      	adds	r4, r2, r3
 80015d2:	4608      	mov	r0, r1
 80015d4:	f000 faa4 	bl	8001b20 <lsm6dso_convert_accel_data_to_mg>
 80015d8:	4603      	mov	r3, r0
 80015da:	4a2f      	ldr	r2, [pc, #188]	@ (8001698 <main+0x158>)
 80015dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		  for (uint8_t i = 0; i < AXIS; i++) {
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	3301      	adds	r3, #1
 80015e4:	71fb      	strb	r3, [r7, #7]
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d9e6      	bls.n	80015ba <main+0x7a>
		  }
		  drdy_counter++;
 80015ec:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <main+0x154>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	3301      	adds	r3, #1
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <main+0x154>)
 80015f6:	801a      	strh	r2, [r3, #0]
		  if (drdy_counter >= SAMPLES) {
 80015f8:	4b26      	ldr	r3, [pc, #152]	@ (8001694 <main+0x154>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80015fe:	d9c8      	bls.n	8001592 <main+0x52>
			  /* Set Output Data Rate */
			  lsm6dso_xl_data_rate_set(&dev_ctx, LSM6DSO_XL_ODR_OFF);
 8001600:	2100      	movs	r1, #0
 8001602:	481b      	ldr	r0, [pc, #108]	@ (8001670 <main+0x130>)
 8001604:	f003 fa06 	bl	8004a14 <lsm6dso_xl_data_rate_set>
#if (NEAI_MODE)
			  neai_state = neai_classification(neai_buffer, class_output_buffer, &id_class);
 8001608:	4a24      	ldr	r2, [pc, #144]	@ (800169c <main+0x15c>)
 800160a:	4925      	ldr	r1, [pc, #148]	@ (80016a0 <main+0x160>)
 800160c:	4822      	ldr	r0, [pc, #136]	@ (8001698 <main+0x158>)
 800160e:	f004 fb77 	bl	8005d00 <neai_classification>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <main+0x144>)
 8001618:	701a      	strb	r2, [r3, #0]
			  printf("Class: %s. NEAI classification return: %d.\r\n", id2class[id_class], neai_state);
 800161a:	4b20      	ldr	r3, [pc, #128]	@ (800169c <main+0x15c>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	461a      	mov	r2, r3
 8001620:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <main+0x164>)
 8001622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <main+0x144>)
 8001628:	7812      	ldrb	r2, [r2, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	481e      	ldr	r0, [pc, #120]	@ (80016a8 <main+0x168>)
 800162e:	f006 f8bd 	bl	80077ac <iprintf>

			  if (!strcmp(id2class[id_class], "static")) {
 8001632:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <main+0x15c>)
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <main+0x164>)
 800163a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800163e:	491b      	ldr	r1, [pc, #108]	@ (80016ac <main+0x16c>)
 8001640:	4618      	mov	r0, r3
 8001642:	f7fe fd9d 	bl	8000180 <strcmp>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <main+0x112>
				  printf("test\r\n");
 800164c:	4818      	ldr	r0, [pc, #96]	@ (80016b0 <main+0x170>)
 800164e:	f006 f915 	bl	800787c <puts>
				  printf("%.3f ", neai_buffer[i]);
			  }
			  printf("\r\n");
#endif
			  /* Reset drdy_counter in order to get a new buffer */
			  drdy_counter = 0;
 8001652:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <main+0x154>)
 8001654:	2200      	movs	r2, #0
 8001656:	801a      	strh	r2, [r3, #0]
			  /* Clean neai buffer */
			  memset(neai_buffer, 0x00, AXIS * SAMPLES * sizeof(float));
 8001658:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800165c:	2100      	movs	r1, #0
 800165e:	480e      	ldr	r0, [pc, #56]	@ (8001698 <main+0x158>)
 8001660:	f006 fa0e 	bl	8007a80 <memset>
			  /* Set Output Data Rate */
			  lsm6dso_xl_data_rate_set(&dev_ctx, ACCELEROMETER_ODR);
 8001664:	2106      	movs	r1, #6
 8001666:	4802      	ldr	r0, [pc, #8]	@ (8001670 <main+0x130>)
 8001668:	f003 f9d4 	bl	8004a14 <lsm6dso_xl_data_rate_set>
	  if (drdy) {
 800166c:	e791      	b.n	8001592 <main+0x52>
 800166e:	bf00      	nop
 8001670:	2000090c 	.word	0x2000090c
 8001674:	080019d1 	.word	0x080019d1
 8001678:	08001a0b 	.word	0x08001a0b
 800167c:	20000208 	.word	0x20000208
 8001680:	0800ba70 	.word	0x0800ba70
 8001684:	20000304 	.word	0x20000304
 8001688:	0800b9dc 	.word	0x0800b9dc
 800168c:	20000308 	.word	0x20000308
 8001690:	200002fc 	.word	0x200002fc
 8001694:	2000030a 	.word	0x2000030a
 8001698:	2000030c 	.word	0x2000030c
 800169c:	20000306 	.word	0x20000306
 80016a0:	2000091c 	.word	0x2000091c
 80016a4:	20000000 	.word	0x20000000
 80016a8:	0800ba0c 	.word	0x0800ba0c
 80016ac:	0800b9cc 	.word	0x0800b9cc
 80016b0:	0800ba3c 	.word	0x0800ba3c

080016b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b092      	sub	sp, #72	@ 0x48
 80016b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	2234      	movs	r2, #52	@ 0x34
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f006 f9dc 	bl	8007a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c8:	463b      	mov	r3, r7
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
 80016d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d6:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <SystemClock_Config+0x98>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80016de:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <SystemClock_Config+0x98>)
 80016e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016e4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e6:	2302      	movs	r3, #2
 80016e8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ea:	2301      	movs	r3, #1
 80016ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ee:	2310      	movs	r3, #16
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f2:	2302      	movs	r3, #2
 80016f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016f6:	2300      	movs	r3, #0
 80016f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80016fa:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80016fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001700:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001704:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4618      	mov	r0, r3
 800170c:	f002 f810 	bl	8003730 <HAL_RCC_OscConfig>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001716:	f000 fa67 	bl	8001be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800171a:	230f      	movs	r3, #15
 800171c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171e:	2303      	movs	r3, #3
 8001720:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800172e:	463b      	mov	r3, r7
 8001730:	2101      	movs	r1, #1
 8001732:	4618      	mov	r0, r3
 8001734:	f002 fb2c 	bl	8003d90 <HAL_RCC_ClockConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800173e:	f000 fa53 	bl	8001be8 <Error_Handler>
  }
}
 8001742:	bf00      	nop
 8001744:	3748      	adds	r7, #72	@ 0x48
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40007000 	.word	0x40007000

08001750 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001754:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001756:	4a14      	ldr	r2, [pc, #80]	@ (80017a8 <MX_I2C1_Init+0x58>)
 8001758:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400;
 800175a:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <MX_I2C1_Init+0x54>)
 800175c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001760:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001762:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <MX_I2C1_Init+0x54>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800176e:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001770:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001774:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001776:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001778:	2200      	movs	r2, #0
 800177a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800177c:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <MX_I2C1_Init+0x54>)
 800177e:	2200      	movs	r2, #0
 8001780:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001782:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001784:	2200      	movs	r2, #0
 8001786:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <MX_I2C1_Init+0x54>)
 800178a:	2200      	movs	r2, #0
 800178c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001790:	f000 ffaa 	bl	80026e8 <HAL_I2C_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800179a:	f000 fa25 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000208 	.word	0x20000208
 80017a8:	40005400 	.word	0x40005400

080017ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017b2:	4a18      	ldr	r2, [pc, #96]	@ (8001814 <MX_SPI1_Init+0x68>)
 80017b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017b6:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017c4:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017de:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ea:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017f0:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017f6:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017f8:	220a      	movs	r2, #10
 80017fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017fc:	4804      	ldr	r0, [pc, #16]	@ (8001810 <MX_SPI1_Init+0x64>)
 80017fe:	f002 fd8d 	bl	800431c <HAL_SPI_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001808:	f000 f9ee 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	2000025c 	.word	0x2000025c
 8001814:	40013000 	.word	0x40013000

08001818 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800181c:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 800181e:	4a12      	ldr	r2, [pc, #72]	@ (8001868 <MX_USART2_UART_Init+0x50>)
 8001820:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001822:	4b10      	ldr	r3, [pc, #64]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 8001824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001828:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0b      	ldr	r3, [pc, #44]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b09      	ldr	r3, [pc, #36]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_USART2_UART_Init+0x4c>)
 8001850:	f002 fded 	bl	800442e <HAL_UART_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800185a:	f000 f9c5 	bl	8001be8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002b4 	.word	0x200002b4
 8001868:	40004400 	.word	0x40004400

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 030c 	add.w	r3, r7, #12
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001882:	4b3a      	ldr	r3, [pc, #232]	@ (800196c <MX_GPIO_Init+0x100>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	4a39      	ldr	r2, [pc, #228]	@ (800196c <MX_GPIO_Init+0x100>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	61d3      	str	r3, [r2, #28]
 800188e:	4b37      	ldr	r3, [pc, #220]	@ (800196c <MX_GPIO_Init+0x100>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189a:	4b34      	ldr	r3, [pc, #208]	@ (800196c <MX_GPIO_Init+0x100>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	4a33      	ldr	r2, [pc, #204]	@ (800196c <MX_GPIO_Init+0x100>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	61d3      	str	r3, [r2, #28]
 80018a6:	4b31      	ldr	r3, [pc, #196]	@ (800196c <MX_GPIO_Init+0x100>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <MX_GPIO_Init+0x100>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	4a2d      	ldr	r2, [pc, #180]	@ (800196c <MX_GPIO_Init+0x100>)
 80018b8:	f043 0302 	orr.w	r3, r3, #2
 80018bc:	61d3      	str	r3, [r2, #28]
 80018be:	4b2b      	ldr	r3, [pc, #172]	@ (800196c <MX_GPIO_Init+0x100>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	603b      	str	r3, [r7, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L0_Pin|L1_Pin|L2_Pin|L3_Pin
 80018ca:	2200      	movs	r2, #0
 80018cc:	f64f 4106 	movw	r1, #64518	@ 0xfc06
 80018d0:	4827      	ldr	r0, [pc, #156]	@ (8001970 <MX_GPIO_Init+0x104>)
 80018d2:	f000 fed9 	bl	8002688 <HAL_GPIO_WritePin>
                          |L4_Pin|L5_Pin|L6_Pin|L7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018dc:	4825      	ldr	r0, [pc, #148]	@ (8001974 <MX_GPIO_Init+0x108>)
 80018de:	f000 fed3 	bl	8002688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	4619      	mov	r1, r3
 80018f8:	481f      	ldr	r0, [pc, #124]	@ (8001978 <MX_GPIO_Init+0x10c>)
 80018fa:	f000 fd35 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pins : L0_Pin L1_Pin L2_Pin L3_Pin
                           L4_Pin L5_Pin L6_Pin L7_Pin */
  GPIO_InitStruct.Pin = L0_Pin|L1_Pin|L2_Pin|L3_Pin
 80018fe:	f64f 4306 	movw	r3, #64518	@ 0xfc06
 8001902:	60fb      	str	r3, [r7, #12]
                          |L4_Pin|L5_Pin|L6_Pin|L7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001904:	2301      	movs	r3, #1
 8001906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	4619      	mov	r1, r3
 8001916:	4816      	ldr	r0, [pc, #88]	@ (8001970 <MX_GPIO_Init+0x104>)
 8001918:	f000 fd26 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800191c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001920:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001922:	2301      	movs	r3, #1
 8001924:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001926:	2301      	movs	r3, #1
 8001928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800192e:	f107 030c 	add.w	r3, r7, #12
 8001932:	4619      	mov	r1, r3
 8001934:	480f      	ldr	r0, [pc, #60]	@ (8001974 <MX_GPIO_Init+0x108>)
 8001936:	f000 fd17 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_ACC_INT_Pin */
  GPIO_InitStruct.Pin = GYRO_ACC_INT_Pin;
 800193a:	2320      	movs	r3, #32
 800193c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800193e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001942:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_ACC_INT_GPIO_Port, &GPIO_InitStruct);
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	4619      	mov	r1, r3
 800194e:	4808      	ldr	r0, [pc, #32]	@ (8001970 <MX_GPIO_Init+0x104>)
 8001950:	f000 fd0a 	bl	8002368 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001954:	2200      	movs	r2, #0
 8001956:	2100      	movs	r1, #0
 8001958:	2017      	movs	r0, #23
 800195a:	f000 fcce 	bl	80022fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800195e:	2017      	movs	r0, #23
 8001960:	f000 fce7 	bl	8002332 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001964:	bf00      	nop
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800
 8001970:	40020400 	.word	0x40020400
 8001974:	40020000 	.word	0x40020000
 8001978:	40020800 	.word	0x40020800

0800197c <__io_putchar>:
  * @brief  Redirecting stdout to USART2 which is connected on the STLINK port
  * @retval
  * @param
  */
int __io_putchar(int ch)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 uint8_t c[1];
 c[0] = ch & 0x00FF;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	733b      	strb	r3, [r7, #12]
 HAL_UART_Transmit(&huart2, &*c, 1, 10);
 800198a:	f107 010c 	add.w	r1, r7, #12
 800198e:	230a      	movs	r3, #10
 8001990:	2201      	movs	r2, #1
 8001992:	4804      	ldr	r0, [pc, #16]	@ (80019a4 <__io_putchar+0x28>)
 8001994:	f002 fd9b 	bl	80044ce <HAL_UART_Transmit>
 return ch;
 8001998:	687b      	ldr	r3, [r7, #4]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200002b4 	.word	0x200002b4

080019a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin) {
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	2b20      	cmp	r3, #32
 80019b6:	d103      	bne.n	80019c0 <HAL_GPIO_EXTI_Callback+0x18>
  case GYRO_ACC_INT_Pin:
    drdy = 1;
 80019b8:	4b04      	ldr	r3, [pc, #16]	@ (80019cc <HAL_GPIO_EXTI_Callback+0x24>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]
    break;
 80019be:	bf00      	nop
  }
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000308 	.word	0x20000308

080019d0 <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af04      	add	r7, sp, #16
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	607a      	str	r2, [r7, #4]
 80019da:	461a      	mov	r2, r3
 80019dc:	460b      	mov	r3, r1
 80019de:	72fb      	strb	r3, [r7, #11]
 80019e0:	4613      	mov	r3, r2
 80019e2:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSO_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80019e4:	7afb      	ldrb	r3, [r7, #11]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ec:	9302      	str	r3, [sp, #8]
 80019ee:	893b      	ldrh	r3, [r7, #8]
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2301      	movs	r3, #1
 80019f8:	21d7      	movs	r1, #215	@ 0xd7
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f000 ffb8 	bl	8002970 <HAL_I2C_Mem_Write>
  return 0;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b088      	sub	sp, #32
 8001a0e:	af04      	add	r7, sp, #16
 8001a10:	60f8      	str	r0, [r7, #12]
 8001a12:	607a      	str	r2, [r7, #4]
 8001a14:	461a      	mov	r2, r3
 8001a16:	460b      	mov	r3, r1
 8001a18:	72fb      	strb	r3, [r7, #11]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSO_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8001a1e:	7afb      	ldrb	r3, [r7, #11]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	9302      	str	r3, [sp, #8]
 8001a28:	893b      	ldrh	r3, [r7, #8]
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2301      	movs	r3, #1
 8001a32:	21d7      	movs	r1, #215	@ 0xd7
 8001a34:	68f8      	ldr	r0, [r7, #12]
 8001a36:	f001 f895 	bl	8002b64 <HAL_I2C_Mem_Read>
  return 0;
 8001a3a:	2300      	movs	r3, #0
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3710      	adds	r7, #16
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <lsm6dso_initialize>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize()
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  lsm6dso_initialize_basics();
 8001a48:	f000 f80e 	bl	8001a68 <lsm6dso_initialize_basics>
#ifdef ACCELEROMETER
  /* Accelelerometer configuration */
  lsm6dso_xl_data_rate_set(&dev_ctx, ACCELEROMETER_ODR);
 8001a4c:	2106      	movs	r1, #6
 8001a4e:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <lsm6dso_initialize+0x20>)
 8001a50:	f002 ffe0 	bl	8004a14 <lsm6dso_xl_data_rate_set>
  lsm6dso_xl_full_scale_set(&dev_ctx, ACCELEROMETER_FS);
 8001a54:	2102      	movs	r1, #2
 8001a56:	4803      	ldr	r0, [pc, #12]	@ (8001a64 <lsm6dso_initialize+0x20>)
 8001a58:	f002 ffb6 	bl	80049c8 <lsm6dso_xl_full_scale_set>
#else
  /* Gyroscope configuration */
  lsm6dso_gy_data_rate_set(&dev_ctx, GYROSCOPE_ODR);
  lsm6dso_gy_full_scale_set(&dev_ctx, GYROSCOPE_FS);
#endif
  lsm6dso_initialize_fifo();
 8001a5c:	f000 f82c 	bl	8001ab8 <lsm6dso_initialize_fifo>
}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	2000090c 	.word	0x2000090c

08001a68 <lsm6dso_initialize_basics>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize_basics()
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* Check device ID */
  whoamI = 0;
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <lsm6dso_initialize_basics+0x44>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]

  do {
    HAL_Delay(20);
 8001a72:	2014      	movs	r0, #20
 8001a74:	f000 fb48 	bl	8002108 <HAL_Delay>
    lsm6dso_device_id_get(&dev_ctx, &whoamI);
 8001a78:	490c      	ldr	r1, [pc, #48]	@ (8001aac <lsm6dso_initialize_basics+0x44>)
 8001a7a:	480d      	ldr	r0, [pc, #52]	@ (8001ab0 <lsm6dso_initialize_basics+0x48>)
 8001a7c:	f003 f929 	bl	8004cd2 <lsm6dso_device_id_get>
  } while(whoamI != LSM6DSO_ID);
 8001a80:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <lsm6dso_initialize_basics+0x44>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b6c      	cmp	r3, #108	@ 0x6c
 8001a86:	d1f4      	bne.n	8001a72 <lsm6dso_initialize_basics+0xa>

  /* Restore default configuration */
  lsm6dso_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8001a88:	2101      	movs	r1, #1
 8001a8a:	4809      	ldr	r0, [pc, #36]	@ (8001ab0 <lsm6dso_initialize_basics+0x48>)
 8001a8c:	f003 f932 	bl	8004cf4 <lsm6dso_reset_set>

  do {
    lsm6dso_reset_get(&dev_ctx, &rst);
 8001a90:	4908      	ldr	r1, [pc, #32]	@ (8001ab4 <lsm6dso_initialize_basics+0x4c>)
 8001a92:	4807      	ldr	r0, [pc, #28]	@ (8001ab0 <lsm6dso_initialize_basics+0x48>)
 8001a94:	f003 f954 	bl	8004d40 <lsm6dso_reset_get>
  } while (rst);
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <lsm6dso_initialize_basics+0x4c>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f7      	bne.n	8001a90 <lsm6dso_initialize_basics+0x28>

  /* Disable I3C interface */
  lsm6dso_i3c_disable_set(&dev_ctx, LSM6DSO_I3C_DISABLE);
 8001aa0:	2180      	movs	r1, #128	@ 0x80
 8001aa2:	4803      	ldr	r0, [pc, #12]	@ (8001ab0 <lsm6dso_initialize_basics+0x48>)
 8001aa4:	f003 f965 	bl	8004d72 <lsm6dso_i3c_disable_set>
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000302 	.word	0x20000302
 8001ab0:	2000090c 	.word	0x2000090c
 8001ab4:	20000303 	.word	0x20000303

08001ab8 <lsm6dso_initialize_fifo>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize_fifo()
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
#ifdef ACCELEROMETER
  /* Batch odr config */
  lsm6dso_fifo_xl_batch_set(&dev_ctx, ACCELEROMETER_ODR);
 8001abe:	2106      	movs	r1, #6
 8001ac0:	4815      	ldr	r0, [pc, #84]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001ac2:	f003 f9d6 	bl	8004e72 <lsm6dso_fifo_xl_batch_set>
  lsm6dso_fifo_gy_batch_set(&dev_ctx, 0);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4813      	ldr	r0, [pc, #76]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001aca:	f003 f9f8 	bl	8004ebe <lsm6dso_fifo_gy_batch_set>
  /* Batch odr config */
  lsm6dso_fifo_xl_batch_set(&dev_ctx, 0);
  lsm6dso_fifo_gy_batch_set(&dev_ctx, GYROSCOPE_ODR);
#endif
  /* FIFO MODE */
  lsm6dso_fifo_mode_set(&dev_ctx, LSM6DSO_FIFO_MODE);
 8001ace:	2101      	movs	r1, #1
 8001ad0:	4811      	ldr	r0, [pc, #68]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001ad2:	f003 fa1a 	bl	8004f0a <lsm6dso_fifo_mode_set>
  /* Watermark config */
  if (SAMPLES <= MAX_FIFO_SIZE) {
    lsm6dso_fifo_watermark_set(&dev_ctx, (uint16_t) SAMPLES);
 8001ad6:	2180      	movs	r1, #128	@ 0x80
 8001ad8:	480f      	ldr	r0, [pc, #60]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001ada:	f003 f992 	bl	8004e02 <lsm6dso_fifo_watermark_set>
  }
  else {
    lsm6dso_fifo_watermark_set(&dev_ctx, (uint16_t) MAX_FIFO_SIZE);
  }
  /* Need to enable interrupt pin when wtm is reached */
  uint8_t ctrl = 0x08;
 8001ade:	2308      	movs	r3, #8
 8001ae0:	71fb      	strb	r3, [r7, #7]
  lsm6dso_write_reg(&dev_ctx, LSM6DSO_INT1_CTRL, (uint8_t *) &ctrl, 1);
 8001ae2:	1dfa      	adds	r2, r7, #7
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	210d      	movs	r1, #13
 8001ae8:	480b      	ldr	r0, [pc, #44]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001aea:	f002 ff39 	bl	8004960 <lsm6dso_write_reg>

  /* Configuration de l'interrupt DATA_READY sur INT1 */
  lsm6dso_pin_int1_route_t int1_route = {0};
 8001aee:	463b      	mov	r3, r7
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	809a      	strh	r2, [r3, #4]
  int1_route.drdy_xl = 1;  // Active l'interrupt data-ready pour l'acclromtre
 8001af6:	783b      	ldrb	r3, [r7, #0]
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	703b      	strb	r3, [r7, #0]
  lsm6dso_pin_int1_route_set(&dev_ctx, int1_route);
 8001afe:	463b      	mov	r3, r7
 8001b00:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001b04:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <lsm6dso_initialize_fifo+0x60>)
 8001b06:	f003 fa95 	bl	8005034 <lsm6dso_pin_int1_route_set>

  printf("Interrupt DATA_READY configuree sur INT1\n");
 8001b0a:	4804      	ldr	r0, [pc, #16]	@ (8001b1c <lsm6dso_initialize_fifo+0x64>)
 8001b0c:	f005 feb6 	bl	800787c <puts>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000090c 	.word	0x2000090c
 8001b1c:	0800ba44 	.word	0x0800ba44

08001b20 <lsm6dso_convert_accel_data_to_mg>:
 *
 * @return The converted value in milli-G' (mg)
 *
 */
static float lsm6dso_convert_accel_data_to_mg(int16_t accel_raw_data)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
  float accel_data_mg = 0.0;
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
  {
  case LSM6DSO_2g:
    accel_data_mg = lsm6dso_from_fs2_to_mg(accel_raw_data);
    break;
  case LSM6DSO_4g:
    accel_data_mg = lsm6dso_from_fs4_to_mg(accel_raw_data);
 8001b30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f002 ff31 	bl	800499c <lsm6dso_from_fs4_to_mg>
 8001b3a:	60f8      	str	r0, [r7, #12]
    break;
 8001b3c:	bf00      	nop
  default:
    accel_data_mg = 0.0;
    break;
  }
#endif
  return accel_data_mg;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <iks01a3_i2c_stuck_quirk>:
 *
 * As a workaround we simply configure the SCL pin as a GPIO and send a burst
 * of pulses to bring the sensor back to an idle state.
 */
static void iks01a3_i2c_stuck_quirk(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b088      	sub	sp, #32
 8001b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4e:	f107 0308 	add.w	r3, r7, #8
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
 8001b5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5e:	4b20      	ldr	r3, [pc, #128]	@ (8001be0 <iks01a3_i2c_stuck_quirk+0x98>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	4a1f      	ldr	r2, [pc, #124]	@ (8001be0 <iks01a3_i2c_stuck_quirk+0x98>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	61d3      	str	r3, [r2, #28]
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001be0 <iks01a3_i2c_stuck_quirk+0x98>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

  /* Configure SCL as a GPIO */
  GPIO_InitStruct.Pin = SCL_PIN;
 8001b76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SCL_PORT, &GPIO_InitStruct);
 8001b8c:	f107 0308 	add.w	r3, r7, #8
 8001b90:	4619      	mov	r1, r3
 8001b92:	4814      	ldr	r0, [pc, #80]	@ (8001be4 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001b94:	f000 fbe8 	bl	8002368 <HAL_GPIO_Init>

  /* Send a burst of pulses on SCL */
  int pulses = 20;
 8001b98:	2314      	movs	r3, #20
 8001b9a:	61fb      	str	r3, [r7, #28]
  do {
    HAL_Delay(1);
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f000 fab3 	bl	8002108 <HAL_Delay>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ba8:	480e      	ldr	r0, [pc, #56]	@ (8001be4 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001baa:	f000 fd6d 	bl	8002688 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f000 faaa 	bl	8002108 <HAL_Delay>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bba:	480a      	ldr	r0, [pc, #40]	@ (8001be4 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001bbc:	f000 fd64 	bl	8002688 <HAL_GPIO_WritePin>
  } while (pulses--);
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	1e5a      	subs	r2, r3, #1
 8001bc4:	61fa      	str	r2, [r7, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1e8      	bne.n	8001b9c <iks01a3_i2c_stuck_quirk+0x54>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001bca:	4b05      	ldr	r3, [pc, #20]	@ (8001be0 <iks01a3_i2c_stuck_quirk+0x98>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <iks01a3_i2c_stuck_quirk+0x98>)
 8001bd0:	f023 0302 	bic.w	r3, r3, #2
 8001bd4:	61d3      	str	r3, [r2, #28]
}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40020400 	.word	0x40020400

08001be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bec:	b672      	cpsid	i
}
 8001bee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <Error_Handler+0x8>

08001bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001bfa:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfe:	4a14      	ldr	r2, [pc, #80]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c04:	6253      	str	r3, [r2, #36]	@ 0x24
 8001c06:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c12:	4b0f      	ldr	r3, [pc, #60]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	4a0e      	ldr	r2, [pc, #56]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6213      	str	r3, [r2, #32]
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c2a:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2e:	4a08      	ldr	r2, [pc, #32]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c34:	6253      	str	r3, [r2, #36]	@ 0x24
 8001c36:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <HAL_MspInit+0x5c>)
 8001c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c42:	2007      	movs	r0, #7
 8001c44:	f000 fb4e 	bl	80022e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800

08001c54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	@ 0x28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a17      	ldr	r2, [pc, #92]	@ (8001cd0 <HAL_I2C_MspInit+0x7c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d128      	bne.n	8001cc8 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c76:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	4a16      	ldr	r2, [pc, #88]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001c7c:	f043 0302 	orr.w	r3, r3, #2
 8001c80:	61d3      	str	r3, [r2, #28]
 8001c82:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c94:	2312      	movs	r3, #18
 8001c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480b      	ldr	r0, [pc, #44]	@ (8001cd8 <HAL_I2C_MspInit+0x84>)
 8001cac:	f000 fb5c 	bl	8002368 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb0:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb4:	4a07      	ldr	r2, [pc, #28]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001cb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cba:	6253      	str	r3, [r2, #36]	@ 0x24
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_I2C_MspInit+0x80>)
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cc8:	bf00      	nop
 8001cca:	3728      	adds	r7, #40	@ 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40005400 	.word	0x40005400
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020400 	.word	0x40020400

08001cdc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	@ 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a17      	ldr	r2, [pc, #92]	@ (8001d58 <HAL_SPI_MspInit+0x7c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d127      	bne.n	8001d4e <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	4a16      	ldr	r2, [pc, #88]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d08:	6213      	str	r3, [r2, #32]
 8001d0a:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	4a10      	ldr	r2, [pc, #64]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	61d3      	str	r3, [r2, #28]
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <HAL_SPI_MspInit+0x80>)
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 8001d2e:	23e0      	movs	r3, #224	@ 0xe0
 8001d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d3e:	2305      	movs	r3, #5
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	4619      	mov	r1, r3
 8001d48:	4805      	ldr	r0, [pc, #20]	@ (8001d60 <HAL_SPI_MspInit+0x84>)
 8001d4a:	f000 fb0d 	bl	8002368 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d4e:	bf00      	nop
 8001d50:	3728      	adds	r7, #40	@ 0x28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40013000 	.word	0x40013000
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40020000 	.word	0x40020000

08001d64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	@ 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a17      	ldr	r2, [pc, #92]	@ (8001de0 <HAL_UART_MspInit+0x7c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d127      	bne.n	8001dd6 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d86:	4b17      	ldr	r3, [pc, #92]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	4a16      	ldr	r2, [pc, #88]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001d8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d90:	6253      	str	r3, [r2, #36]	@ 0x24
 8001d92:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	4a10      	ldr	r2, [pc, #64]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	61d3      	str	r3, [r2, #28]
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_UART_MspInit+0x80>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001db6:	230c      	movs	r3, #12
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dc6:	2307      	movs	r3, #7
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4805      	ldr	r0, [pc, #20]	@ (8001de8 <HAL_UART_MspInit+0x84>)
 8001dd2:	f000 fac9 	bl	8002368 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dd6:	bf00      	nop
 8001dd8:	3728      	adds	r7, #40	@ 0x28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40004400 	.word	0x40004400
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40020000 	.word	0x40020000

08001dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <NMI_Handler+0x4>

08001df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df8:	bf00      	nop
 8001dfa:	e7fd      	b.n	8001df8 <HardFault_Handler+0x4>

08001dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <MemManage_Handler+0x4>

08001e04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <BusFault_Handler+0x4>

08001e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <UsageFault_Handler+0x4>

08001e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr

08001e2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr

08001e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e3c:	f000 f948 	bl	80020d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GYRO_ACC_INT_Pin);
 8001e48:	2020      	movs	r0, #32
 8001e4a:	f000 fc35 	bl	80026b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0
  return 1;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <_kill>:

int _kill(int pid, int sig)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e6a:	f005 fe5b 	bl	8007b24 <__errno>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2216      	movs	r2, #22
 8001e72:	601a      	str	r2, [r3, #0]
  return -1;
 8001e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <_exit>:

void _exit (int status)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff ffe7 	bl	8001e60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e92:	bf00      	nop
 8001e94:	e7fd      	b.n	8001e92 <_exit+0x12>

08001e96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	60f8      	str	r0, [r7, #12]
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	e00a      	b.n	8001ebe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ea8:	f3af 8000 	nop.w
 8001eac:	4601      	mov	r1, r0
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	1c5a      	adds	r2, r3, #1
 8001eb2:	60ba      	str	r2, [r7, #8]
 8001eb4:	b2ca      	uxtb	r2, r1
 8001eb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	697a      	ldr	r2, [r7, #20]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dbf0      	blt.n	8001ea8 <_read+0x12>
  }

  return len;
 8001ec6:	687b      	ldr	r3, [r7, #4]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	e009      	b.n	8001ef6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	60ba      	str	r2, [r7, #8]
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fd46 	bl	800197c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	dbf1      	blt.n	8001ee2 <_write+0x12>
  }
  return len;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_close>:

int _close(int file)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
 8001f26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f2e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <_isatty>:

int _isatty(int file)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f44:	2301      	movs	r3, #1
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f70:	4a14      	ldr	r2, [pc, #80]	@ (8001fc4 <_sbrk+0x5c>)
 8001f72:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <_sbrk+0x60>)
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f7c:	4b13      	ldr	r3, [pc, #76]	@ (8001fcc <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f84:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <_sbrk+0x64>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	@ (8001fd0 <_sbrk+0x68>)
 8001f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d207      	bcs.n	8001fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f98:	f005 fdc4 	bl	8007b24 <__errno>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	e009      	b.n	8001fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <_sbrk+0x64>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fae:	4b07      	ldr	r3, [pc, #28]	@ (8001fcc <_sbrk+0x64>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4a05      	ldr	r2, [pc, #20]	@ (8001fcc <_sbrk+0x64>)
 8001fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20014000 	.word	0x20014000
 8001fc8:	00000400 	.word	0x00000400
 8001fcc:	20000928 	.word	0x20000928
 8001fd0:	200012e0 	.word	0x200012e0

08001fd4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fe0:	f7ff fff8 	bl	8001fd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fe4:	480b      	ldr	r0, [pc, #44]	@ (8002014 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fe6:	490c      	ldr	r1, [pc, #48]	@ (8002018 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800201c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fec:	e002      	b.n	8001ff4 <LoopCopyDataInit>

08001fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff2:	3304      	adds	r3, #4

08001ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff8:	d3f9      	bcc.n	8001fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffa:	4a09      	ldr	r2, [pc, #36]	@ (8002020 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ffc:	4c09      	ldr	r4, [pc, #36]	@ (8002024 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002000:	e001      	b.n	8002006 <LoopFillZerobss>

08002002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002004:	3204      	adds	r2, #4

08002006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002008:	d3fb      	bcc.n	8002002 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800200a:	f005 fd91 	bl	8007b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800200e:	f7ff fa97 	bl	8001540 <main>
  bx lr
 8002012:	4770      	bx	lr
  ldr r0, =_sdata
 8002014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002018:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800201c:	0800ccf0 	.word	0x0800ccf0
  ldr r2, =_sbss
 8002020:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002024:	200012e0 	.word	0x200012e0

08002028 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002028:	e7fe      	b.n	8002028 <ADC1_IRQHandler>

0800202a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 f955 	bl	80022e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f80e 	bl	800205c <HAL_InitTick>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	e001      	b.n	8002050 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800204c:	f7ff fdd2 	bl	8001bf4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002050:	79fb      	ldrb	r3, [r7, #7]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002068:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <HAL_InitTick+0x68>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d022      	beq.n	80020b6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002070:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <HAL_InitTick+0x6c>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <HAL_InitTick+0x68>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800207c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	4618      	mov	r0, r3
 8002086:	f000 f962 	bl	800234e <HAL_SYSTICK_Config>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10f      	bne.n	80020b0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b0f      	cmp	r3, #15
 8002094:	d809      	bhi.n	80020aa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002096:	2200      	movs	r2, #0
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	f04f 30ff 	mov.w	r0, #4294967295
 800209e:	f000 f92c 	bl	80022fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a2:	4a0a      	ldr	r2, [pc, #40]	@ (80020cc <HAL_InitTick+0x70>)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6013      	str	r3, [r2, #0]
 80020a8:	e007      	b.n	80020ba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	73fb      	strb	r3, [r7, #15]
 80020ae:	e004      	b.n	80020ba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
 80020b4:	e001      	b.n	80020ba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	2000001c 	.word	0x2000001c
 80020c8:	20000014 	.word	0x20000014
 80020cc:	20000018 	.word	0x20000018

080020d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d4:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <HAL_IncTick+0x1c>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <HAL_IncTick+0x20>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	4a03      	ldr	r2, [pc, #12]	@ (80020ec <HAL_IncTick+0x1c>)
 80020e0:	6013      	str	r3, [r2, #0]
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	2000092c 	.word	0x2000092c
 80020f0:	2000001c 	.word	0x2000001c

080020f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return uwTick;
 80020f8:	4b02      	ldr	r3, [pc, #8]	@ (8002104 <HAL_GetTick+0x10>)
 80020fa:	681b      	ldr	r3, [r3, #0]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr
 8002104:	2000092c 	.word	0x2000092c

08002108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff fff0 	bl	80020f4 <HAL_GetTick>
 8002114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002120:	d004      	beq.n	800212c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002122:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_Delay+0x40>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800212c:	bf00      	nop
 800212e:	f7ff ffe1 	bl	80020f4 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	429a      	cmp	r2, r3
 800213c:	d8f7      	bhi.n	800212e <HAL_Delay+0x26>
  {
  }
}
 800213e:	bf00      	nop
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	2000001c 	.word	0x2000001c

0800214c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800215c:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <__NVIC_SetPriorityGrouping+0x44>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002168:	4013      	ands	r3, r2
 800216a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002174:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800217c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800217e:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <__NVIC_SetPriorityGrouping+0x44>)
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	60d3      	str	r3, [r2, #12]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002198:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <__NVIC_GetPriorityGrouping+0x18>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	0a1b      	lsrs	r3, r3, #8
 800219e:	f003 0307 	and.w	r3, r3, #7
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	db0b      	blt.n	80021da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	f003 021f 	and.w	r2, r3, #31
 80021c8:	4906      	ldr	r1, [pc, #24]	@ (80021e4 <__NVIC_EnableIRQ+0x34>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	095b      	lsrs	r3, r3, #5
 80021d0:	2001      	movs	r0, #1
 80021d2:	fa00 f202 	lsl.w	r2, r0, r2
 80021d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	e000e100 	.word	0xe000e100

080021e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	6039      	str	r1, [r7, #0]
 80021f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	db0a      	blt.n	8002212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	490c      	ldr	r1, [pc, #48]	@ (8002234 <__NVIC_SetPriority+0x4c>)
 8002202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002206:	0112      	lsls	r2, r2, #4
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	440b      	add	r3, r1
 800220c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002210:	e00a      	b.n	8002228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	b2da      	uxtb	r2, r3
 8002216:	4908      	ldr	r1, [pc, #32]	@ (8002238 <__NVIC_SetPriority+0x50>)
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	3b04      	subs	r3, #4
 8002220:	0112      	lsls	r2, r2, #4
 8002222:	b2d2      	uxtb	r2, r2
 8002224:	440b      	add	r3, r1
 8002226:	761a      	strb	r2, [r3, #24]
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	e000e100 	.word	0xe000e100
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800223c:	b480      	push	{r7}
 800223e:	b089      	sub	sp, #36	@ 0x24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f1c3 0307 	rsb	r3, r3, #7
 8002256:	2b04      	cmp	r3, #4
 8002258:	bf28      	it	cs
 800225a:	2304      	movcs	r3, #4
 800225c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	3304      	adds	r3, #4
 8002262:	2b06      	cmp	r3, #6
 8002264:	d902      	bls.n	800226c <NVIC_EncodePriority+0x30>
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3b03      	subs	r3, #3
 800226a:	e000      	b.n	800226e <NVIC_EncodePriority+0x32>
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	f04f 32ff 	mov.w	r2, #4294967295
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	43da      	mvns	r2, r3
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	401a      	ands	r2, r3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002284:	f04f 31ff 	mov.w	r1, #4294967295
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	fa01 f303 	lsl.w	r3, r1, r3
 800228e:	43d9      	mvns	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	4313      	orrs	r3, r2
         );
}
 8002296:	4618      	mov	r0, r3
 8002298:	3724      	adds	r7, #36	@ 0x24
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr

080022a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022b0:	d301      	bcc.n	80022b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022b2:	2301      	movs	r3, #1
 80022b4:	e00f      	b.n	80022d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022b6:	4a0a      	ldr	r2, [pc, #40]	@ (80022e0 <SysTick_Config+0x40>)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022be:	210f      	movs	r1, #15
 80022c0:	f04f 30ff 	mov.w	r0, #4294967295
 80022c4:	f7ff ff90 	bl	80021e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c8:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <SysTick_Config+0x40>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ce:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <SysTick_Config+0x40>)
 80022d0:	2207      	movs	r2, #7
 80022d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	e000e010 	.word	0xe000e010

080022e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7ff ff2d 	bl	800214c <__NVIC_SetPriorityGrouping>
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	4603      	mov	r3, r0
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800230c:	f7ff ff42 	bl	8002194 <__NVIC_GetPriorityGrouping>
 8002310:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	6978      	ldr	r0, [r7, #20]
 8002318:	f7ff ff90 	bl	800223c <NVIC_EncodePriority>
 800231c:	4602      	mov	r2, r0
 800231e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002322:	4611      	mov	r1, r2
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff ff5f 	bl	80021e8 <__NVIC_SetPriority>
}
 800232a:	bf00      	nop
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	4603      	mov	r3, r0
 800233a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff35 	bl	80021b0 <__NVIC_EnableIRQ>
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff ffa2 	bl	80022a0 <SysTick_Config>
 800235c:	4603      	mov	r3, r0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800237e:	e160      	b.n	8002642 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	2101      	movs	r1, #1
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	fa01 f303 	lsl.w	r3, r1, r3
 800238c:	4013      	ands	r3, r2
 800238e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	f000 8152 	beq.w	800263c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f003 0303 	and.w	r3, r3, #3
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d005      	beq.n	80023b0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d130      	bne.n	8002412 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	2203      	movs	r2, #3
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80023e6:	2201      	movs	r2, #1
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43db      	mvns	r3, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	091b      	lsrs	r3, r3, #4
 80023fc:	f003 0201 	and.w	r2, r3, #1
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	2b03      	cmp	r3, #3
 800241c:	d017      	beq.n	800244e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	2203      	movs	r2, #3
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4013      	ands	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4313      	orrs	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d123      	bne.n	80024a2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	08da      	lsrs	r2, r3, #3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3208      	adds	r2, #8
 8002462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002466:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	220f      	movs	r2, #15
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	691a      	ldr	r2, [r3, #16]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	08da      	lsrs	r2, r3, #3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3208      	adds	r2, #8
 800249c:	6939      	ldr	r1, [r7, #16]
 800249e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	2203      	movs	r2, #3
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0203 	and.w	r2, r3, #3
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 80ac 	beq.w	800263c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002660 <HAL_GPIO_Init+0x2f8>)
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	4a5d      	ldr	r2, [pc, #372]	@ (8002660 <HAL_GPIO_Init+0x2f8>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6213      	str	r3, [r2, #32]
 80024f0:	4b5b      	ldr	r3, [pc, #364]	@ (8002660 <HAL_GPIO_Init+0x2f8>)
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80024fc:	4a59      	ldr	r2, [pc, #356]	@ (8002664 <HAL_GPIO_Init+0x2fc>)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	3302      	adds	r3, #2
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002508:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	220f      	movs	r2, #15
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a51      	ldr	r2, [pc, #324]	@ (8002668 <HAL_GPIO_Init+0x300>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d025      	beq.n	8002574 <HAL_GPIO_Init+0x20c>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a50      	ldr	r2, [pc, #320]	@ (800266c <HAL_GPIO_Init+0x304>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d01f      	beq.n	8002570 <HAL_GPIO_Init+0x208>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a4f      	ldr	r2, [pc, #316]	@ (8002670 <HAL_GPIO_Init+0x308>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d019      	beq.n	800256c <HAL_GPIO_Init+0x204>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a4e      	ldr	r2, [pc, #312]	@ (8002674 <HAL_GPIO_Init+0x30c>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d013      	beq.n	8002568 <HAL_GPIO_Init+0x200>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a4d      	ldr	r2, [pc, #308]	@ (8002678 <HAL_GPIO_Init+0x310>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d00d      	beq.n	8002564 <HAL_GPIO_Init+0x1fc>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a4c      	ldr	r2, [pc, #304]	@ (800267c <HAL_GPIO_Init+0x314>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d007      	beq.n	8002560 <HAL_GPIO_Init+0x1f8>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a4b      	ldr	r2, [pc, #300]	@ (8002680 <HAL_GPIO_Init+0x318>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d101      	bne.n	800255c <HAL_GPIO_Init+0x1f4>
 8002558:	2306      	movs	r3, #6
 800255a:	e00c      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 800255c:	2307      	movs	r3, #7
 800255e:	e00a      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 8002560:	2305      	movs	r3, #5
 8002562:	e008      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 8002564:	2304      	movs	r3, #4
 8002566:	e006      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 8002568:	2303      	movs	r3, #3
 800256a:	e004      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 800256c:	2302      	movs	r3, #2
 800256e:	e002      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 8002570:	2301      	movs	r3, #1
 8002572:	e000      	b.n	8002576 <HAL_GPIO_Init+0x20e>
 8002574:	2300      	movs	r3, #0
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	f002 0203 	and.w	r2, r2, #3
 800257c:	0092      	lsls	r2, r2, #2
 800257e:	4093      	lsls	r3, r2
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4313      	orrs	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002586:	4937      	ldr	r1, [pc, #220]	@ (8002664 <HAL_GPIO_Init+0x2fc>)
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	089b      	lsrs	r3, r3, #2
 800258c:	3302      	adds	r3, #2
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002594:	4b3b      	ldr	r3, [pc, #236]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43db      	mvns	r3, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025b8:	4a32      	ldr	r2, [pc, #200]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025be:	4b31      	ldr	r3, [pc, #196]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4013      	ands	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025e2:	4a28      	ldr	r2, [pc, #160]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025e8:	4b26      	ldr	r3, [pc, #152]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800260c:	4a1d      	ldr	r2, [pc, #116]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002612:	4b1c      	ldr	r3, [pc, #112]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	43db      	mvns	r3, r3
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002636:	4a13      	ldr	r2, [pc, #76]	@ (8002684 <HAL_GPIO_Init+0x31c>)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	3301      	adds	r3, #1
 8002640:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	fa22 f303 	lsr.w	r3, r2, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	f47f ae97 	bne.w	8002380 <HAL_GPIO_Init+0x18>
  }
}
 8002652:	bf00      	nop
 8002654:	bf00      	nop
 8002656:	371c      	adds	r7, #28
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800
 8002664:	40010000 	.word	0x40010000
 8002668:	40020000 	.word	0x40020000
 800266c:	40020400 	.word	0x40020400
 8002670:	40020800 	.word	0x40020800
 8002674:	40020c00 	.word	0x40020c00
 8002678:	40021000 	.word	0x40021000
 800267c:	40021400 	.word	0x40021400
 8002680:	40021800 	.word	0x40021800
 8002684:	40010400 	.word	0x40010400

08002688 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	807b      	strh	r3, [r7, #2]
 8002694:	4613      	mov	r3, r2
 8002696:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002698:	787b      	ldrb	r3, [r7, #1]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800269e:	887a      	ldrh	r2, [r7, #2]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80026a4:	e003      	b.n	80026ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80026a6:	887b      	ldrh	r3, [r7, #2]
 80026a8:	041a      	lsls	r2, r3, #16
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	619a      	str	r2, [r3, #24]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026c2:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026c4:	695a      	ldr	r2, [r3, #20]
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	4013      	ands	r3, r2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d006      	beq.n	80026dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026d0:	88fb      	ldrh	r3, [r7, #6]
 80026d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff f966 	bl	80019a8 <HAL_GPIO_EXTI_Callback>
  }
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40010400 	.word	0x40010400

080026e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e12b      	b.n	8002952 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff faa0 	bl	8001c54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2224      	movs	r2, #36	@ 0x24
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800273a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800274a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800274c:	f001 fd5e 	bl	800420c <HAL_RCC_GetPCLK1Freq>
 8002750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	4a81      	ldr	r2, [pc, #516]	@ (800295c <HAL_I2C_Init+0x274>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d807      	bhi.n	800276c <HAL_I2C_Init+0x84>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4a80      	ldr	r2, [pc, #512]	@ (8002960 <HAL_I2C_Init+0x278>)
 8002760:	4293      	cmp	r3, r2
 8002762:	bf94      	ite	ls
 8002764:	2301      	movls	r3, #1
 8002766:	2300      	movhi	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	e006      	b.n	800277a <HAL_I2C_Init+0x92>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4a7d      	ldr	r2, [pc, #500]	@ (8002964 <HAL_I2C_Init+0x27c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	bf94      	ite	ls
 8002774:	2301      	movls	r3, #1
 8002776:	2300      	movhi	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e0e7      	b.n	8002952 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4a78      	ldr	r2, [pc, #480]	@ (8002968 <HAL_I2C_Init+0x280>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	0c9b      	lsrs	r3, r3, #18
 800278c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	430a      	orrs	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a6a      	ldr	r2, [pc, #424]	@ (800295c <HAL_I2C_Init+0x274>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d802      	bhi.n	80027bc <HAL_I2C_Init+0xd4>
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	3301      	adds	r3, #1
 80027ba:	e009      	b.n	80027d0 <HAL_I2C_Init+0xe8>
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	4a69      	ldr	r2, [pc, #420]	@ (800296c <HAL_I2C_Init+0x284>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	099b      	lsrs	r3, r3, #6
 80027ce:	3301      	adds	r3, #1
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	495c      	ldr	r1, [pc, #368]	@ (800295c <HAL_I2C_Init+0x274>)
 80027ec:	428b      	cmp	r3, r1
 80027ee:	d819      	bhi.n	8002824 <HAL_I2C_Init+0x13c>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	1e59      	subs	r1, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80027fe:	1c59      	adds	r1, r3, #1
 8002800:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002804:	400b      	ands	r3, r1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00a      	beq.n	8002820 <HAL_I2C_Init+0x138>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1e59      	subs	r1, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fbb1 f3f3 	udiv	r3, r1, r3
 8002818:	3301      	adds	r3, #1
 800281a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281e:	e051      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 8002820:	2304      	movs	r3, #4
 8002822:	e04f      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d111      	bne.n	8002850 <HAL_I2C_Init+0x168>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	1e58      	subs	r0, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6859      	ldr	r1, [r3, #4]
 8002834:	460b      	mov	r3, r1
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	440b      	add	r3, r1
 800283a:	fbb0 f3f3 	udiv	r3, r0, r3
 800283e:	3301      	adds	r3, #1
 8002840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	e012      	b.n	8002876 <HAL_I2C_Init+0x18e>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	1e58      	subs	r0, r3, #1
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	0099      	lsls	r1, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	fbb0 f3f3 	udiv	r3, r0, r3
 8002866:	3301      	adds	r3, #1
 8002868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800286c:	2b00      	cmp	r3, #0
 800286e:	bf0c      	ite	eq
 8002870:	2301      	moveq	r3, #1
 8002872:	2300      	movne	r3, #0
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_I2C_Init+0x196>
 800287a:	2301      	movs	r3, #1
 800287c:	e022      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10e      	bne.n	80028a4 <HAL_I2C_Init+0x1bc>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1e58      	subs	r0, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6859      	ldr	r1, [r3, #4]
 800288e:	460b      	mov	r3, r1
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	440b      	add	r3, r1
 8002894:	fbb0 f3f3 	udiv	r3, r0, r3
 8002898:	3301      	adds	r3, #1
 800289a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800289e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028a2:	e00f      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1e58      	subs	r0, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6859      	ldr	r1, [r3, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	0099      	lsls	r1, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ba:	3301      	adds	r3, #1
 80028bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	6809      	ldr	r1, [r1, #0]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69da      	ldr	r2, [r3, #28]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6911      	ldr	r1, [r2, #16]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	68d2      	ldr	r2, [r2, #12]
 80028fe:	4311      	orrs	r1, r2
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	430b      	orrs	r3, r1
 8002906:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	000186a0 	.word	0x000186a0
 8002960:	001e847f 	.word	0x001e847f
 8002964:	003d08ff 	.word	0x003d08ff
 8002968:	431bde83 	.word	0x431bde83
 800296c:	10624dd3 	.word	0x10624dd3

08002970 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	4608      	mov	r0, r1
 800297a:	4611      	mov	r1, r2
 800297c:	461a      	mov	r2, r3
 800297e:	4603      	mov	r3, r0
 8002980:	817b      	strh	r3, [r7, #10]
 8002982:	460b      	mov	r3, r1
 8002984:	813b      	strh	r3, [r7, #8]
 8002986:	4613      	mov	r3, r2
 8002988:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800298a:	f7ff fbb3 	bl	80020f4 <HAL_GetTick>
 800298e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b20      	cmp	r3, #32
 800299a:	f040 80d9 	bne.w	8002b50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2319      	movs	r3, #25
 80029a4:	2201      	movs	r2, #1
 80029a6:	496d      	ldr	r1, [pc, #436]	@ (8002b5c <HAL_I2C_Mem_Write+0x1ec>)
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 fc8b 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80029b4:	2302      	movs	r3, #2
 80029b6:	e0cc      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <HAL_I2C_Mem_Write+0x56>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e0c5      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d007      	beq.n	80029ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0201 	orr.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2221      	movs	r2, #33	@ 0x21
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2240      	movs	r2, #64	@ 0x40
 8002a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6a3a      	ldr	r2, [r7, #32]
 8002a16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4a4d      	ldr	r2, [pc, #308]	@ (8002b60 <HAL_I2C_Mem_Write+0x1f0>)
 8002a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a2e:	88f8      	ldrh	r0, [r7, #6]
 8002a30:	893a      	ldrh	r2, [r7, #8]
 8002a32:	8979      	ldrh	r1, [r7, #10]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	9301      	str	r3, [sp, #4]
 8002a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f000 fac2 	bl	8002fc8 <I2C_RequestMemoryWrite>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d052      	beq.n	8002af0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e081      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 fd50 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00d      	beq.n	8002a7a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d107      	bne.n	8002a76 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e06b      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8a:	1c5a      	adds	r2, r3, #1
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a94:	3b01      	subs	r3, #1
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b04      	cmp	r3, #4
 8002ab6:	d11b      	bne.n	8002af0 <HAL_I2C_Mem_Write+0x180>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d017      	beq.n	8002af0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	781a      	ldrb	r2, [r3, #0]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad0:	1c5a      	adds	r2, r3, #1
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ada:	3b01      	subs	r3, #1
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1aa      	bne.n	8002a4e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 fd43 	bl	8003588 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00d      	beq.n	8002b24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d107      	bne.n	8002b20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e016      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	e000      	b.n	8002b52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002b50:	2302      	movs	r3, #2
  }
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	00100002 	.word	0x00100002
 8002b60:	ffff0000 	.word	0xffff0000

08002b64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08c      	sub	sp, #48	@ 0x30
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	4608      	mov	r0, r1
 8002b6e:	4611      	mov	r1, r2
 8002b70:	461a      	mov	r2, r3
 8002b72:	4603      	mov	r3, r0
 8002b74:	817b      	strh	r3, [r7, #10]
 8002b76:	460b      	mov	r3, r1
 8002b78:	813b      	strh	r3, [r7, #8]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b7e:	f7ff fab9 	bl	80020f4 <HAL_GetTick>
 8002b82:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b20      	cmp	r3, #32
 8002b8e:	f040 8214 	bne.w	8002fba <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	2319      	movs	r3, #25
 8002b98:	2201      	movs	r2, #1
 8002b9a:	497b      	ldr	r1, [pc, #492]	@ (8002d88 <HAL_I2C_Mem_Read+0x224>)
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 fb91 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e207      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d101      	bne.n	8002bba <HAL_I2C_Mem_Read+0x56>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e200      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d007      	beq.n	8002be0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0201 	orr.w	r2, r2, #1
 8002bde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2222      	movs	r2, #34	@ 0x22
 8002bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2240      	movs	r2, #64	@ 0x40
 8002bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002d8c <HAL_I2C_Mem_Read+0x228>)
 8002c20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c22:	88f8      	ldrh	r0, [r7, #6]
 8002c24:	893a      	ldrh	r2, [r7, #8]
 8002c26:	8979      	ldrh	r1, [r7, #10]
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	4603      	mov	r3, r0
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 fa5e 	bl	80030f4 <I2C_RequestMemoryRead>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e1bc      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d113      	bne.n	8002c72 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	623b      	str	r3, [r7, #32]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	623b      	str	r3, [r7, #32]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	623b      	str	r3, [r7, #32]
 8002c5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e190      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d11b      	bne.n	8002cb2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	61fb      	str	r3, [r7, #28]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	61fb      	str	r3, [r7, #28]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	61fb      	str	r3, [r7, #28]
 8002c9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	e170      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d11b      	bne.n	8002cf2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61bb      	str	r3, [r7, #24]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	61bb      	str	r3, [r7, #24]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	61bb      	str	r3, [r7, #24]
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	e150      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	617b      	str	r3, [r7, #20]
 8002d06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002d08:	e144      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	f200 80f1 	bhi.w	8002ef6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d123      	bne.n	8002d64 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d1e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 fc79 	bl	8003618 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e145      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691a      	ldr	r2, [r3, #16]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d62:	e117      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d14e      	bne.n	8002e0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d72:	2200      	movs	r2, #0
 8002d74:	4906      	ldr	r1, [pc, #24]	@ (8002d90 <HAL_I2C_Mem_Read+0x22c>)
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 faa4 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e11a      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
 8002d86:	bf00      	nop
 8002d88:	00100002 	.word	0x00100002
 8002d8c:	ffff0000 	.word	0xffff0000
 8002d90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	691a      	ldr	r2, [r3, #16]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df2:	3b01      	subs	r3, #1
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e08:	e0c4      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e10:	2200      	movs	r2, #0
 8002e12:	496c      	ldr	r1, [pc, #432]	@ (8002fc4 <HAL_I2C_Mem_Read+0x460>)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fa55 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e0cb      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e50:	3b01      	subs	r3, #1
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	4955      	ldr	r1, [pc, #340]	@ (8002fc4 <HAL_I2C_Mem_Read+0x460>)
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 fa27 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e09d      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	691a      	ldr	r2, [r3, #16]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	3b01      	subs	r3, #1
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ef4:	e04e      	b.n	8002f94 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ef8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fb8c 	bl	8003618 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e058      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	b2d2      	uxtb	r2, r2
 8002f16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d124      	bne.n	8002f94 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d107      	bne.n	8002f62 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f60:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6c:	b2d2      	uxtb	r2, r2
 8002f6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f47f aeb6 	bne.w	8002d0a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	e000      	b.n	8002fbc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002fba:	2302      	movs	r3, #2
  }
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3728      	adds	r7, #40	@ 0x28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	00010004 	.word	0x00010004

08002fc8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b088      	sub	sp, #32
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	817b      	strh	r3, [r7, #10]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	813b      	strh	r3, [r7, #8]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ff0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	6a3b      	ldr	r3, [r7, #32]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 f960 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00d      	beq.n	8003026 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003014:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003018:	d103      	bne.n	8003022 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003020:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e05f      	b.n	80030e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003026:	897b      	ldrh	r3, [r7, #10]
 8003028:	b2db      	uxtb	r3, r3
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003034:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003038:	6a3a      	ldr	r2, [r7, #32]
 800303a:	492d      	ldr	r1, [pc, #180]	@ (80030f0 <I2C_RequestMemoryWrite+0x128>)
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f9bb 	bl	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e04c      	b.n	80030e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003064:	6a39      	ldr	r1, [r7, #32]
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fa46 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00d      	beq.n	800308e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	2b04      	cmp	r3, #4
 8003078:	d107      	bne.n	800308a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003088:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e02b      	b.n	80030e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d105      	bne.n	80030a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003094:	893b      	ldrh	r3, [r7, #8]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	611a      	str	r2, [r3, #16]
 800309e:	e021      	b.n	80030e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80030a0:	893b      	ldrh	r3, [r7, #8]
 80030a2:	0a1b      	lsrs	r3, r3, #8
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b0:	6a39      	ldr	r1, [r7, #32]
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 fa20 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d107      	bne.n	80030d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e005      	b.n	80030e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030da:	893b      	ldrh	r3, [r7, #8]
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	00010002 	.word	0x00010002

080030f4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af02      	add	r7, sp, #8
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	4608      	mov	r0, r1
 80030fe:	4611      	mov	r1, r2
 8003100:	461a      	mov	r2, r3
 8003102:	4603      	mov	r3, r0
 8003104:	817b      	strh	r3, [r7, #10]
 8003106:	460b      	mov	r3, r1
 8003108:	813b      	strh	r3, [r7, #8]
 800310a:	4613      	mov	r3, r2
 800310c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800311c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800312c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	9300      	str	r3, [sp, #0]
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	2200      	movs	r2, #0
 8003136:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 f8c2 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00d      	beq.n	8003162 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003154:	d103      	bne.n	800315e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800315c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e0aa      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003162:	897b      	ldrh	r3, [r7, #10]
 8003164:	b2db      	uxtb	r3, r3
 8003166:	461a      	mov	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003170:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	6a3a      	ldr	r2, [r7, #32]
 8003176:	4952      	ldr	r1, [pc, #328]	@ (80032c0 <I2C_RequestMemoryRead+0x1cc>)
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 f91d 	bl	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e097      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800319e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a0:	6a39      	ldr	r1, [r7, #32]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f9a8 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00d      	beq.n	80031ca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	d107      	bne.n	80031c6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e076      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d105      	bne.n	80031dc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031d0:	893b      	ldrh	r3, [r7, #8]
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	611a      	str	r2, [r3, #16]
 80031da:	e021      	b.n	8003220 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031dc:	893b      	ldrh	r3, [r7, #8]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ec:	6a39      	ldr	r1, [r7, #32]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f982 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00d      	beq.n	8003216 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d107      	bne.n	8003212 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003210:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e050      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003216:	893b      	ldrh	r3, [r7, #8]
 8003218:	b2da      	uxtb	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003222:	6a39      	ldr	r1, [r7, #32]
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f000 f967 	bl	80034f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00d      	beq.n	800324c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	2b04      	cmp	r3, #4
 8003236:	d107      	bne.n	8003248 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003246:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e035      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800325a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800325c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	2200      	movs	r2, #0
 8003264:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 f82b 	bl	80032c4 <I2C_WaitOnFlagUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00d      	beq.n	8003290 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800327e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003282:	d103      	bne.n	800328c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800328a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e013      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003290:	897b      	ldrh	r3, [r7, #10]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	f043 0301 	orr.w	r3, r3, #1
 8003298:	b2da      	uxtb	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	6a3a      	ldr	r2, [r7, #32]
 80032a4:	4906      	ldr	r1, [pc, #24]	@ (80032c0 <I2C_RequestMemoryRead+0x1cc>)
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f886 	bl	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	00010002 	.word	0x00010002

080032c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	603b      	str	r3, [r7, #0]
 80032d0:	4613      	mov	r3, r2
 80032d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032d4:	e048      	b.n	8003368 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032dc:	d044      	beq.n	8003368 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032de:	f7fe ff09 	bl	80020f4 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d302      	bcc.n	80032f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d139      	bne.n	8003368 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	0c1b      	lsrs	r3, r3, #16
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d10d      	bne.n	800331a <I2C_WaitOnFlagUntilTimeout+0x56>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	43da      	mvns	r2, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	4013      	ands	r3, r2
 800330a:	b29b      	uxth	r3, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	bf0c      	ite	eq
 8003310:	2301      	moveq	r3, #1
 8003312:	2300      	movne	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	461a      	mov	r2, r3
 8003318:	e00c      	b.n	8003334 <I2C_WaitOnFlagUntilTimeout+0x70>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	43da      	mvns	r2, r3
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	4013      	ands	r3, r2
 8003326:	b29b      	uxth	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	461a      	mov	r2, r3
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	429a      	cmp	r2, r3
 8003338:	d116      	bne.n	8003368 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	f043 0220 	orr.w	r2, r3, #32
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e023      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	0c1b      	lsrs	r3, r3, #16
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d10d      	bne.n	800338e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	43da      	mvns	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	4013      	ands	r3, r2
 800337e:	b29b      	uxth	r3, r3
 8003380:	2b00      	cmp	r3, #0
 8003382:	bf0c      	ite	eq
 8003384:	2301      	moveq	r3, #1
 8003386:	2300      	movne	r3, #0
 8003388:	b2db      	uxtb	r3, r3
 800338a:	461a      	mov	r2, r3
 800338c:	e00c      	b.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	43da      	mvns	r2, r3
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	4013      	ands	r3, r2
 800339a:	b29b      	uxth	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf0c      	ite	eq
 80033a0:	2301      	moveq	r3, #1
 80033a2:	2300      	movne	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d093      	beq.n	80032d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	607a      	str	r2, [r7, #4]
 80033c4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033c6:	e071      	b.n	80034ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033d6:	d123      	bne.n	8003420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	f043 0204 	orr.w	r2, r3, #4
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e067      	b.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003426:	d041      	beq.n	80034ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003428:	f7fe fe64 	bl	80020f4 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	429a      	cmp	r2, r3
 8003436:	d302      	bcc.n	800343e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d136      	bne.n	80034ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	0c1b      	lsrs	r3, r3, #16
 8003442:	b2db      	uxtb	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d10c      	bne.n	8003462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	43da      	mvns	r2, r3
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4013      	ands	r3, r2
 8003454:	b29b      	uxth	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	bf14      	ite	ne
 800345a:	2301      	movne	r3, #1
 800345c:	2300      	moveq	r3, #0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	e00b      	b.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	43da      	mvns	r2, r3
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	4013      	ands	r3, r2
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	bf14      	ite	ne
 8003474:	2301      	movne	r3, #1
 8003476:	2300      	moveq	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d016      	beq.n	80034ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	f043 0220 	orr.w	r2, r3, #32
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e021      	b.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	0c1b      	lsrs	r3, r3, #16
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d10c      	bne.n	80034d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	43da      	mvns	r2, r3
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	4013      	ands	r3, r2
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bf14      	ite	ne
 80034c8:	2301      	movne	r3, #1
 80034ca:	2300      	moveq	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	e00b      	b.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	43da      	mvns	r2, r3
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf14      	ite	ne
 80034e2:	2301      	movne	r3, #1
 80034e4:	2300      	moveq	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f47f af6d 	bne.w	80033c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003504:	e034      	b.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 f8e3 	bl	80036d2 <I2C_IsAcknowledgeFailed>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e034      	b.n	8003580 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351c:	d028      	beq.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800351e:	f7fe fde9 	bl	80020f4 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	68ba      	ldr	r2, [r7, #8]
 800352a:	429a      	cmp	r2, r3
 800352c:	d302      	bcc.n	8003534 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d11d      	bne.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800353e:	2b80      	cmp	r3, #128	@ 0x80
 8003540:	d016      	beq.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	f043 0220 	orr.w	r2, r3, #32
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e007      	b.n	8003580 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b80      	cmp	r3, #128	@ 0x80
 800357c:	d1c3      	bne.n	8003506 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3710      	adds	r7, #16
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003594:	e034      	b.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f89b 	bl	80036d2 <I2C_IsAcknowledgeFailed>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e034      	b.n	8003610 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ac:	d028      	beq.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ae:	f7fe fda1 	bl	80020f4 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d302      	bcc.n	80035c4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d11d      	bne.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d016      	beq.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	f043 0220 	orr.w	r2, r3, #32
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e007      	b.n	8003610 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b04      	cmp	r3, #4
 800360c:	d1c3      	bne.n	8003596 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003624:	e049      	b.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	f003 0310 	and.w	r3, r3, #16
 8003630:	2b10      	cmp	r3, #16
 8003632:	d119      	bne.n	8003668 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0210 	mvn.w	r2, #16
 800363c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e030      	b.n	80036ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003668:	f7fe fd44 	bl	80020f4 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	429a      	cmp	r2, r3
 8003676:	d302      	bcc.n	800367e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d11d      	bne.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003688:	2b40      	cmp	r3, #64	@ 0x40
 800368a:	d016      	beq.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2220      	movs	r2, #32
 8003696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	f043 0220 	orr.w	r2, r3, #32
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e007      	b.n	80036ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c4:	2b40      	cmp	r3, #64	@ 0x40
 80036c6:	d1ae      	bne.n	8003626 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036d2:	b480      	push	{r7}
 80036d4:	b083      	sub	sp, #12
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036e8:	d11b      	bne.n	8003722 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2220      	movs	r2, #32
 80036fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	f043 0204 	orr.w	r2, r3, #4
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr
	...

08003730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e31d      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003742:	4b94      	ldr	r3, [pc, #592]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800374c:	4b91      	ldr	r3, [pc, #580]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003754:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b00      	cmp	r3, #0
 8003760:	d07b      	beq.n	800385a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d006      	beq.n	8003776 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d10f      	bne.n	800378e <HAL_RCC_OscConfig+0x5e>
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003774:	d10b      	bne.n	800378e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003776:	4b87      	ldr	r3, [pc, #540]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d06a      	beq.n	8003858 <HAL_RCC_OscConfig+0x128>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d166      	bne.n	8003858 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e2f7      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d106      	bne.n	80037a4 <HAL_RCC_OscConfig+0x74>
 8003796:	4b7f      	ldr	r3, [pc, #508]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a7e      	ldr	r2, [pc, #504]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800379c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	e02d      	b.n	8003800 <HAL_RCC_OscConfig+0xd0>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10c      	bne.n	80037c6 <HAL_RCC_OscConfig+0x96>
 80037ac:	4b79      	ldr	r3, [pc, #484]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a78      	ldr	r2, [pc, #480]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b76      	ldr	r3, [pc, #472]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a75      	ldr	r2, [pc, #468]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c2:	6013      	str	r3, [r2, #0]
 80037c4:	e01c      	b.n	8003800 <HAL_RCC_OscConfig+0xd0>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b05      	cmp	r3, #5
 80037cc:	d10c      	bne.n	80037e8 <HAL_RCC_OscConfig+0xb8>
 80037ce:	4b71      	ldr	r3, [pc, #452]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a70      	ldr	r2, [pc, #448]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037d8:	6013      	str	r3, [r2, #0]
 80037da:	4b6e      	ldr	r3, [pc, #440]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a6d      	ldr	r2, [pc, #436]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	e00b      	b.n	8003800 <HAL_RCC_OscConfig+0xd0>
 80037e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a69      	ldr	r2, [pc, #420]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	4b67      	ldr	r3, [pc, #412]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a66      	ldr	r2, [pc, #408]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80037fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d013      	beq.n	8003830 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003808:	f7fe fc74 	bl	80020f4 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003810:	f7fe fc70 	bl	80020f4 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b64      	cmp	r3, #100	@ 0x64
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e2ad      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003822:	4b5c      	ldr	r3, [pc, #368]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0xe0>
 800382e:	e014      	b.n	800385a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003830:	f7fe fc60 	bl	80020f4 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003838:	f7fe fc5c 	bl	80020f4 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b64      	cmp	r3, #100	@ 0x64
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e299      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800384a:	4b52      	ldr	r3, [pc, #328]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1f0      	bne.n	8003838 <HAL_RCC_OscConfig+0x108>
 8003856:	e000      	b.n	800385a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d05a      	beq.n	800391c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d005      	beq.n	8003878 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	2b0c      	cmp	r3, #12
 8003870:	d119      	bne.n	80038a6 <HAL_RCC_OscConfig+0x176>
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d116      	bne.n	80038a6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003878:	4b46      	ldr	r3, [pc, #280]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d005      	beq.n	8003890 <HAL_RCC_OscConfig+0x160>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d001      	beq.n	8003890 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e276      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b40      	ldr	r3, [pc, #256]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	493d      	ldr	r1, [pc, #244]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a4:	e03a      	b.n	800391c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d020      	beq.n	80038f0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003998 <HAL_RCC_OscConfig+0x268>)
 80038b0:	2201      	movs	r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b4:	f7fe fc1e 	bl	80020f4 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038bc:	f7fe fc1a 	bl	80020f4 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e257      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038ce:	4b31      	ldr	r3, [pc, #196]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038da:	4b2e      	ldr	r3, [pc, #184]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	021b      	lsls	r3, r3, #8
 80038e8:	492a      	ldr	r1, [pc, #168]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	604b      	str	r3, [r1, #4]
 80038ee:	e015      	b.n	800391c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038f0:	4b29      	ldr	r3, [pc, #164]	@ (8003998 <HAL_RCC_OscConfig+0x268>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f6:	f7fe fbfd 	bl	80020f4 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038fe:	f7fe fbf9 	bl	80020f4 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e236      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003910:	4b20      	ldr	r3, [pc, #128]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1f0      	bne.n	80038fe <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0310 	and.w	r3, r3, #16
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 80b8 	beq.w	8003a9a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d170      	bne.n	8003a12 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003930:	4b18      	ldr	r3, [pc, #96]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_OscConfig+0x218>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e21a      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a1a      	ldr	r2, [r3, #32]
 800394c:	4b11      	ldr	r3, [pc, #68]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003954:	429a      	cmp	r2, r3
 8003956:	d921      	bls.n	800399c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fc7d 	bl	800425c <RCC_SetFlashLatencyFromMSIRange>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e208      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800396c:	4b09      	ldr	r3, [pc, #36]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4906      	ldr	r1, [pc, #24]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800397a:	4313      	orrs	r3, r2
 800397c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800397e:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	061b      	lsls	r3, r3, #24
 800398c:	4901      	ldr	r1, [pc, #4]	@ (8003994 <HAL_RCC_OscConfig+0x264>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
 8003992:	e020      	b.n	80039d6 <HAL_RCC_OscConfig+0x2a6>
 8003994:	40023800 	.word	0x40023800
 8003998:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800399c:	4b99      	ldr	r3, [pc, #612]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4996      	ldr	r1, [pc, #600]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039ae:	4b95      	ldr	r3, [pc, #596]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	061b      	lsls	r3, r3, #24
 80039bc:	4991      	ldr	r1, [pc, #580]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fc48 	bl	800425c <RCC_SetFlashLatencyFromMSIRange>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e1d3      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	0b5b      	lsrs	r3, r3, #13
 80039dc:	3301      	adds	r3, #1
 80039de:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80039e6:	4a87      	ldr	r2, [pc, #540]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 80039e8:	6892      	ldr	r2, [r2, #8]
 80039ea:	0912      	lsrs	r2, r2, #4
 80039ec:	f002 020f 	and.w	r2, r2, #15
 80039f0:	4985      	ldr	r1, [pc, #532]	@ (8003c08 <HAL_RCC_OscConfig+0x4d8>)
 80039f2:	5c8a      	ldrb	r2, [r1, r2]
 80039f4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80039f6:	4a85      	ldr	r2, [pc, #532]	@ (8003c0c <HAL_RCC_OscConfig+0x4dc>)
 80039f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039fa:	4b85      	ldr	r3, [pc, #532]	@ (8003c10 <HAL_RCC_OscConfig+0x4e0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7fe fb2c 	bl	800205c <HAL_InitTick>
 8003a04:	4603      	mov	r3, r0
 8003a06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d045      	beq.n	8003a9a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003a0e:	7bfb      	ldrb	r3, [r7, #15]
 8003a10:	e1b5      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d029      	beq.n	8003a6e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a1a:	4b7e      	ldr	r3, [pc, #504]	@ (8003c14 <HAL_RCC_OscConfig+0x4e4>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a20:	f7fe fb68 	bl	80020f4 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a28:	f7fe fb64 	bl	80020f4 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e1a1      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a3a:	4b72      	ldr	r3, [pc, #456]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a46:	4b6f      	ldr	r3, [pc, #444]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	496c      	ldr	r1, [pc, #432]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a58:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	061b      	lsls	r3, r3, #24
 8003a66:	4967      	ldr	r1, [pc, #412]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]
 8003a6c:	e015      	b.n	8003a9a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a6e:	4b69      	ldr	r3, [pc, #420]	@ (8003c14 <HAL_RCC_OscConfig+0x4e4>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a74:	f7fe fb3e 	bl	80020f4 <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a7c:	f7fe fb3a 	bl	80020f4 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e177      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003a8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d030      	beq.n	8003b08 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d016      	beq.n	8003adc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aae:	4b5a      	ldr	r3, [pc, #360]	@ (8003c18 <HAL_RCC_OscConfig+0x4e8>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab4:	f7fe fb1e 	bl	80020f4 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003abc:	f7fe fb1a 	bl	80020f4 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e157      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ace:	4b4d      	ldr	r3, [pc, #308]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCC_OscConfig+0x38c>
 8003ada:	e015      	b.n	8003b08 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003adc:	4b4e      	ldr	r3, [pc, #312]	@ (8003c18 <HAL_RCC_OscConfig+0x4e8>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae2:	f7fe fb07 	bl	80020f4 <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aea:	f7fe fb03 	bl	80020f4 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e140      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003afc:	4b41      	ldr	r3, [pc, #260]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1f0      	bne.n	8003aea <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 80b5 	beq.w	8003c80 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b16:	2300      	movs	r3, #0
 8003b18:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10d      	bne.n	8003b42 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b26:	4b37      	ldr	r3, [pc, #220]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2a:	4a36      	ldr	r2, [pc, #216]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b30:	6253      	str	r3, [r2, #36]	@ 0x24
 8003b32:	4b34      	ldr	r3, [pc, #208]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3a:	60bb      	str	r3, [r7, #8]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b42:	4b36      	ldr	r3, [pc, #216]	@ (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d118      	bne.n	8003b80 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b4e:	4b33      	ldr	r3, [pc, #204]	@ (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a32      	ldr	r2, [pc, #200]	@ (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b5a:	f7fe facb 	bl	80020f4 <HAL_GetTick>
 8003b5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	e008      	b.n	8003b74 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b62:	f7fe fac7 	bl	80020f4 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b64      	cmp	r3, #100	@ 0x64
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e104      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b74:	4b29      	ldr	r3, [pc, #164]	@ (8003c1c <HAL_RCC_OscConfig+0x4ec>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d0f0      	beq.n	8003b62 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d106      	bne.n	8003b96 <HAL_RCC_OscConfig+0x466>
 8003b88:	4b1e      	ldr	r3, [pc, #120]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003b8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b92:	6353      	str	r3, [r2, #52]	@ 0x34
 8003b94:	e02d      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4c2>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x488>
 8003b9e:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba2:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ba8:	6353      	str	r3, [r2, #52]	@ 0x34
 8003baa:	4b16      	ldr	r3, [pc, #88]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bae:	4a15      	ldr	r2, [pc, #84]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bb4:	6353      	str	r3, [r2, #52]	@ 0x34
 8003bb6:	e01c      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4c2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2b05      	cmp	r3, #5
 8003bbe:	d10c      	bne.n	8003bda <HAL_RCC_OscConfig+0x4aa>
 8003bc0:	4b10      	ldr	r3, [pc, #64]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bca:	6353      	str	r3, [r2, #52]	@ 0x34
 8003bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd6:	6353      	str	r3, [r2, #52]	@ 0x34
 8003bd8:	e00b      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4c2>
 8003bda:	4b0a      	ldr	r3, [pc, #40]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bde:	4a09      	ldr	r2, [pc, #36]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003be0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003be4:	6353      	str	r3, [r2, #52]	@ 0x34
 8003be6:	4b07      	ldr	r3, [pc, #28]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bea:	4a06      	ldr	r2, [pc, #24]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003bec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bf0:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d024      	beq.n	8003c44 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bfa:	f7fe fa7b 	bl	80020f4 <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c00:	e019      	b.n	8003c36 <HAL_RCC_OscConfig+0x506>
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800
 8003c08:	0800c868 	.word	0x0800c868
 8003c0c:	20000014 	.word	0x20000014
 8003c10:	20000018 	.word	0x20000018
 8003c14:	42470020 	.word	0x42470020
 8003c18:	42470680 	.word	0x42470680
 8003c1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c20:	f7fe fa68 	bl	80020f4 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e0a3      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c36:	4b54      	ldr	r3, [pc, #336]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0ee      	beq.n	8003c20 <HAL_RCC_OscConfig+0x4f0>
 8003c42:	e014      	b.n	8003c6e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c44:	f7fe fa56 	bl	80020f4 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c4a:	e00a      	b.n	8003c62 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c4c:	f7fe fa52 	bl	80020f4 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e08d      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c62:	4b49      	ldr	r3, [pc, #292]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1ee      	bne.n	8003c4c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c6e:	7ffb      	ldrb	r3, [r7, #31]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d105      	bne.n	8003c80 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c74:	4b44      	ldr	r3, [pc, #272]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	4a43      	ldr	r2, [pc, #268]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d079      	beq.n	8003d7c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	2b0c      	cmp	r3, #12
 8003c8c:	d056      	beq.n	8003d3c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d13b      	bne.n	8003d0e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c96:	4b3d      	ldr	r3, [pc, #244]	@ (8003d8c <HAL_RCC_OscConfig+0x65c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe fa2a 	bl	80020f4 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fe fa26 	bl	80020f4 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e063      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cb6:	4b34      	ldr	r3, [pc, #208]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc2:	4b31      	ldr	r3, [pc, #196]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd2:	4319      	orrs	r1, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	492b      	ldr	r1, [pc, #172]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8003d8c <HAL_RCC_OscConfig+0x65c>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce6:	f7fe fa05 	bl	80020f4 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cee:	f7fe fa01 	bl	80020f4 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e03e      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d00:	4b21      	ldr	r3, [pc, #132]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0x5be>
 8003d0c:	e036      	b.n	8003d7c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8003d8c <HAL_RCC_OscConfig+0x65c>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d14:	f7fe f9ee 	bl	80020f4 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d1c:	f7fe f9ea 	bl	80020f4 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e027      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d2e:	4b16      	ldr	r3, [pc, #88]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x5ec>
 8003d3a:	e01f      	b.n	8003d7c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d101      	bne.n	8003d48 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e01a      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d48:	4b0f      	ldr	r3, [pc, #60]	@ (8003d88 <HAL_RCC_OscConfig+0x658>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d10d      	bne.n	8003d78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d106      	bne.n	8003d78 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	42470060 	.word	0x42470060

08003d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e11a      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003da4:	4b8f      	ldr	r3, [pc, #572]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d919      	bls.n	8003de6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d105      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x34>
 8003db8:	4b8a      	ldr	r3, [pc, #552]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a89      	ldr	r2, [pc, #548]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003dbe:	f043 0304 	orr.w	r3, r3, #4
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	4b87      	ldr	r3, [pc, #540]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f023 0201 	bic.w	r2, r3, #1
 8003dcc:	4985      	ldr	r1, [pc, #532]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd4:	4b83      	ldr	r3, [pc, #524]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d001      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e0f9      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d008      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df2:	4b7d      	ldr	r3, [pc, #500]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	497a      	ldr	r1, [pc, #488]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 808e 	beq.w	8003f2e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d107      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e1a:	4b73      	ldr	r3, [pc, #460]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d121      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e0d7      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	2b03      	cmp	r3, #3
 8003e30:	d107      	bne.n	8003e42 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e32:	4b6d      	ldr	r3, [pc, #436]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d115      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e0cb      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e4a:	4b67      	ldr	r3, [pc, #412]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e0bf      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003e5a:	4b63      	ldr	r3, [pc, #396]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e0b7      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e6a:	4b5f      	ldr	r3, [pc, #380]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f023 0203 	bic.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	495c      	ldr	r1, [pc, #368]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e7c:	f7fe f93a 	bl	80020f4 <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d112      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e8c:	f7fe f932 	bl	80020f4 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e09b      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ea2:	4b51      	ldr	r3, [pc, #324]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d1ee      	bne.n	8003e8c <HAL_RCC_ClockConfig+0xfc>
 8003eae:	e03e      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d112      	bne.n	8003ede <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eb8:	e00a      	b.n	8003ed0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eba:	f7fe f91b 	bl	80020f4 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e084      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ed0:	4b45      	ldr	r3, [pc, #276]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 030c 	and.w	r3, r3, #12
 8003ed8:	2b0c      	cmp	r3, #12
 8003eda:	d1ee      	bne.n	8003eba <HAL_RCC_ClockConfig+0x12a>
 8003edc:	e027      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d11d      	bne.n	8003f22 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ee6:	e00a      	b.n	8003efe <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee8:	f7fe f904 	bl	80020f4 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e06d      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003efe:	4b3a      	ldr	r3, [pc, #232]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d1ee      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0x158>
 8003f0a:	e010      	b.n	8003f2e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f0c:	f7fe f8f2 	bl	80020f4 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e05b      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f22:	4b31      	ldr	r3, [pc, #196]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f003 030c 	and.w	r3, r3, #12
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1ee      	bne.n	8003f0c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f2e:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d219      	bcs.n	8003f70 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d105      	bne.n	8003f4e <HAL_RCC_ClockConfig+0x1be>
 8003f42:	4b28      	ldr	r3, [pc, #160]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a27      	ldr	r2, [pc, #156]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f48:	f043 0304 	orr.w	r3, r3, #4
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 0201 	bic.w	r2, r3, #1
 8003f56:	4923      	ldr	r1, [pc, #140]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b21      	ldr	r3, [pc, #132]	@ (8003fe4 <HAL_RCC_ClockConfig+0x254>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e034      	b.n	8003fda <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4917      	ldr	r1, [pc, #92]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d009      	beq.n	8003fae <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9a:	4b13      	ldr	r3, [pc, #76]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	490f      	ldr	r1, [pc, #60]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fae:	f000 f823 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe8 <HAL_RCC_ClockConfig+0x258>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	091b      	lsrs	r3, r3, #4
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	490b      	ldr	r1, [pc, #44]	@ (8003fec <HAL_RCC_ClockConfig+0x25c>)
 8003fc0:	5ccb      	ldrb	r3, [r1, r3]
 8003fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff0 <HAL_RCC_ClockConfig+0x260>)
 8003fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fca:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff4 <HAL_RCC_ClockConfig+0x264>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe f844 	bl	800205c <HAL_InitTick>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fd8:	7afb      	ldrb	r3, [r7, #11]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023c00 	.word	0x40023c00
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	0800c868 	.word	0x0800c868
 8003ff0:	20000014 	.word	0x20000014
 8003ff4:	20000018 	.word	0x20000018

08003ff8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ffc:	b092      	sub	sp, #72	@ 0x48
 8003ffe:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004000:	4b79      	ldr	r3, [pc, #484]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004008:	f003 030c 	and.w	r3, r3, #12
 800400c:	2b0c      	cmp	r3, #12
 800400e:	d00d      	beq.n	800402c <HAL_RCC_GetSysClockFreq+0x34>
 8004010:	2b0c      	cmp	r3, #12
 8004012:	f200 80d5 	bhi.w	80041c0 <HAL_RCC_GetSysClockFreq+0x1c8>
 8004016:	2b04      	cmp	r3, #4
 8004018:	d002      	beq.n	8004020 <HAL_RCC_GetSysClockFreq+0x28>
 800401a:	2b08      	cmp	r3, #8
 800401c:	d003      	beq.n	8004026 <HAL_RCC_GetSysClockFreq+0x2e>
 800401e:	e0cf      	b.n	80041c0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004020:	4b72      	ldr	r3, [pc, #456]	@ (80041ec <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004022:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004024:	e0da      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004026:	4b72      	ldr	r3, [pc, #456]	@ (80041f0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004028:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800402a:	e0d7      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800402c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800402e:	0c9b      	lsrs	r3, r3, #18
 8004030:	f003 020f 	and.w	r2, r3, #15
 8004034:	4b6f      	ldr	r3, [pc, #444]	@ (80041f4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004036:	5c9b      	ldrb	r3, [r3, r2]
 8004038:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800403a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800403c:	0d9b      	lsrs	r3, r3, #22
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	3301      	adds	r3, #1
 8004044:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004046:	4b68      	ldr	r3, [pc, #416]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d05d      	beq.n	800410e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004054:	2200      	movs	r2, #0
 8004056:	4618      	mov	r0, r3
 8004058:	4611      	mov	r1, r2
 800405a:	4604      	mov	r4, r0
 800405c:	460d      	mov	r5, r1
 800405e:	4622      	mov	r2, r4
 8004060:	462b      	mov	r3, r5
 8004062:	f04f 0000 	mov.w	r0, #0
 8004066:	f04f 0100 	mov.w	r1, #0
 800406a:	0159      	lsls	r1, r3, #5
 800406c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004070:	0150      	lsls	r0, r2, #5
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4621      	mov	r1, r4
 8004078:	1a51      	subs	r1, r2, r1
 800407a:	6139      	str	r1, [r7, #16]
 800407c:	4629      	mov	r1, r5
 800407e:	eb63 0301 	sbc.w	r3, r3, r1
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	f04f 0200 	mov.w	r2, #0
 8004088:	f04f 0300 	mov.w	r3, #0
 800408c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004090:	4659      	mov	r1, fp
 8004092:	018b      	lsls	r3, r1, #6
 8004094:	4651      	mov	r1, sl
 8004096:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800409a:	4651      	mov	r1, sl
 800409c:	018a      	lsls	r2, r1, #6
 800409e:	46d4      	mov	ip, sl
 80040a0:	ebb2 080c 	subs.w	r8, r2, ip
 80040a4:	4659      	mov	r1, fp
 80040a6:	eb63 0901 	sbc.w	r9, r3, r1
 80040aa:	f04f 0200 	mov.w	r2, #0
 80040ae:	f04f 0300 	mov.w	r3, #0
 80040b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040be:	4690      	mov	r8, r2
 80040c0:	4699      	mov	r9, r3
 80040c2:	4623      	mov	r3, r4
 80040c4:	eb18 0303 	adds.w	r3, r8, r3
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	462b      	mov	r3, r5
 80040cc:	eb49 0303 	adc.w	r3, r9, r3
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	f04f 0200 	mov.w	r2, #0
 80040d6:	f04f 0300 	mov.w	r3, #0
 80040da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040de:	4629      	mov	r1, r5
 80040e0:	024b      	lsls	r3, r1, #9
 80040e2:	4620      	mov	r0, r4
 80040e4:	4629      	mov	r1, r5
 80040e6:	4604      	mov	r4, r0
 80040e8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80040ec:	4601      	mov	r1, r0
 80040ee:	024a      	lsls	r2, r1, #9
 80040f0:	4610      	mov	r0, r2
 80040f2:	4619      	mov	r1, r3
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	2200      	movs	r2, #0
 80040f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004100:	f7fd f84e 	bl	80011a0 <__aeabi_uldivmod>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	4613      	mov	r3, r2
 800410a:	647b      	str	r3, [r7, #68]	@ 0x44
 800410c:	e055      	b.n	80041ba <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800410e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004110:	2200      	movs	r2, #0
 8004112:	623b      	str	r3, [r7, #32]
 8004114:	627a      	str	r2, [r7, #36]	@ 0x24
 8004116:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800411a:	4642      	mov	r2, r8
 800411c:	464b      	mov	r3, r9
 800411e:	f04f 0000 	mov.w	r0, #0
 8004122:	f04f 0100 	mov.w	r1, #0
 8004126:	0159      	lsls	r1, r3, #5
 8004128:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800412c:	0150      	lsls	r0, r2, #5
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	46c4      	mov	ip, r8
 8004134:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004138:	4640      	mov	r0, r8
 800413a:	4649      	mov	r1, r9
 800413c:	468c      	mov	ip, r1
 800413e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800414e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004152:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004156:	ebb2 040a 	subs.w	r4, r2, sl
 800415a:	eb63 050b 	sbc.w	r5, r3, fp
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	00eb      	lsls	r3, r5, #3
 8004168:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800416c:	00e2      	lsls	r2, r4, #3
 800416e:	4614      	mov	r4, r2
 8004170:	461d      	mov	r5, r3
 8004172:	4603      	mov	r3, r0
 8004174:	18e3      	adds	r3, r4, r3
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	460b      	mov	r3, r1
 800417a:	eb45 0303 	adc.w	r3, r5, r3
 800417e:	607b      	str	r3, [r7, #4]
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	f04f 0300 	mov.w	r3, #0
 8004188:	e9d7 4500 	ldrd	r4, r5, [r7]
 800418c:	4629      	mov	r1, r5
 800418e:	028b      	lsls	r3, r1, #10
 8004190:	4620      	mov	r0, r4
 8004192:	4629      	mov	r1, r5
 8004194:	4604      	mov	r4, r0
 8004196:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800419a:	4601      	mov	r1, r0
 800419c:	028a      	lsls	r2, r1, #10
 800419e:	4610      	mov	r0, r2
 80041a0:	4619      	mov	r1, r3
 80041a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a4:	2200      	movs	r2, #0
 80041a6:	61bb      	str	r3, [r7, #24]
 80041a8:	61fa      	str	r2, [r7, #28]
 80041aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041ae:	f7fc fff7 	bl	80011a0 <__aeabi_uldivmod>
 80041b2:	4602      	mov	r2, r0
 80041b4:	460b      	mov	r3, r1
 80041b6:	4613      	mov	r3, r2
 80041b8:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 80041ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041bc:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80041be:	e00d      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80041c0:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	0b5b      	lsrs	r3, r3, #13
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80041cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ce:	3301      	adds	r3, #1
 80041d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80041da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3748      	adds	r7, #72	@ 0x48
 80041e2:	46bd      	mov	sp, r7
 80041e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041e8:	40023800 	.word	0x40023800
 80041ec:	00f42400 	.word	0x00f42400
 80041f0:	007a1200 	.word	0x007a1200
 80041f4:	0800c85c 	.word	0x0800c85c

080041f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041fc:	4b02      	ldr	r3, [pc, #8]	@ (8004208 <HAL_RCC_GetHCLKFreq+0x10>)
 80041fe:	681b      	ldr	r3, [r3, #0]
}
 8004200:	4618      	mov	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr
 8004208:	20000014 	.word	0x20000014

0800420c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004210:	f7ff fff2 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	0a1b      	lsrs	r3, r3, #8
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	4903      	ldr	r1, [pc, #12]	@ (8004230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004222:	5ccb      	ldrb	r3, [r1, r3]
 8004224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004228:	4618      	mov	r0, r3
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40023800 	.word	0x40023800
 8004230:	0800c878 	.word	0x0800c878

08004234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004238:	f7ff ffde 	bl	80041f8 <HAL_RCC_GetHCLKFreq>
 800423c:	4602      	mov	r2, r0
 800423e:	4b05      	ldr	r3, [pc, #20]	@ (8004254 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	0adb      	lsrs	r3, r3, #11
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	4903      	ldr	r1, [pc, #12]	@ (8004258 <HAL_RCC_GetPCLK2Freq+0x24>)
 800424a:	5ccb      	ldrb	r3, [r1, r3]
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004250:	4618      	mov	r0, r3
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40023800 	.word	0x40023800
 8004258:	0800c878 	.word	0x0800c878

0800425c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004268:	4b29      	ldr	r3, [pc, #164]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d12c      	bne.n	80042ce <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004274:	4b26      	ldr	r3, [pc, #152]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004278:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d005      	beq.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004280:	4b24      	ldr	r3, [pc, #144]	@ (8004314 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	e016      	b.n	80042ba <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428c:	4b20      	ldr	r3, [pc, #128]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	4a1f      	ldr	r2, [pc, #124]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004296:	6253      	str	r3, [r2, #36]	@ 0x24
 8004298:	4b1d      	ldr	r3, [pc, #116]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800429a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80042a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004314 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80042ac:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ae:	4b18      	ldr	r3, [pc, #96]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	4a17      	ldr	r2, [pc, #92]	@ (8004310 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80042b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042b8:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80042c0:	d105      	bne.n	80042ce <RCC_SetFlashLatencyFromMSIRange+0x72>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80042c8:	d101      	bne.n	80042ce <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80042ca:	2301      	movs	r3, #1
 80042cc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d105      	bne.n	80042e0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80042d4:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042da:	f043 0304 	orr.w	r3, r3, #4
 80042de:	6013      	str	r3, [r2, #0]
 80042e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f023 0201 	bic.w	r2, r3, #1
 80042e8:	490b      	ldr	r1, [pc, #44]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042f0:	4b09      	ldr	r3, [pc, #36]	@ (8004318 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d001      	beq.n	8004302 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e000      	b.n	8004304 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	371c      	adds	r7, #28
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	40007000 	.word	0x40007000
 8004318:	40023c00 	.word	0x40023c00

0800431c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e07b      	b.n	8004426 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004332:	2b00      	cmp	r3, #0
 8004334:	d108      	bne.n	8004348 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800433e:	d009      	beq.n	8004354 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	61da      	str	r2, [r3, #28]
 8004346:	e005      	b.n	8004354 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fd fcb4 	bl	8001cdc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800438a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800439c:	431a      	orrs	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043d8:	ea42 0103 	orr.w	r1, r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	0c1b      	lsrs	r3, r3, #16
 80043f2:	f003 0104 	and.w	r1, r3, #4
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	f003 0210 	and.w	r2, r3, #16
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004414:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b082      	sub	sp, #8
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e042      	b.n	80044c6 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d106      	bne.n	800445a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f7fd fc85 	bl	8001d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2224      	movs	r2, #36	@ 0x24
 800445e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004470:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f972 	bl	800475c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691a      	ldr	r2, [r3, #16]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004486:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	695a      	ldr	r2, [r3, #20]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004496:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68da      	ldr	r2, [r3, #12]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044a6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b08a      	sub	sp, #40	@ 0x28
 80044d2:	af02      	add	r7, sp, #8
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	603b      	str	r3, [r7, #0]
 80044da:	4613      	mov	r3, r2
 80044dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d175      	bne.n	80045da <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <HAL_UART_Transmit+0x2c>
 80044f4:	88fb      	ldrh	r3, [r7, #6]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e06e      	b.n	80045dc <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2221      	movs	r2, #33	@ 0x21
 8004508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800450c:	f7fd fdf2 	bl	80020f4 <HAL_GetTick>
 8004510:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	88fa      	ldrh	r2, [r7, #6]
 8004516:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	88fa      	ldrh	r2, [r7, #6]
 800451c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004526:	d108      	bne.n	800453a <HAL_UART_Transmit+0x6c>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d104      	bne.n	800453a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004530:	2300      	movs	r3, #0
 8004532:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	e003      	b.n	8004542 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800453e:	2300      	movs	r3, #0
 8004540:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004542:	e02e      	b.n	80045a2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	2200      	movs	r2, #0
 800454c:	2180      	movs	r1, #128	@ 0x80
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f000 f848 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e03a      	b.n	80045dc <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10b      	bne.n	8004584 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800457a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	3302      	adds	r3, #2
 8004580:	61bb      	str	r3, [r7, #24]
 8004582:	e007      	b.n	8004594 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	781a      	ldrb	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	3301      	adds	r3, #1
 8004592:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1cb      	bne.n	8004544 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2200      	movs	r2, #0
 80045b4:	2140      	movs	r1, #64	@ 0x40
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 f814 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d005      	beq.n	80045ce <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e006      	b.n	80045dc <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e000      	b.n	80045dc <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045da:	2302      	movs	r3, #2
  }
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3720      	adds	r7, #32
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045f4:	e03b      	b.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d037      	beq.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fd fd79 	bl	80020f4 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	6a3a      	ldr	r2, [r7, #32]
 800460a:	429a      	cmp	r2, r3
 800460c:	d302      	bcc.n	8004614 <UART_WaitOnFlagUntilTimeout+0x30>
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e03a      	b.n	800468e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b00      	cmp	r3, #0
 8004624:	d023      	beq.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b80      	cmp	r3, #128	@ 0x80
 800462a:	d020      	beq.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	2b40      	cmp	r3, #64	@ 0x40
 8004630:	d01d      	beq.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0308 	and.w	r3, r3, #8
 800463c:	2b08      	cmp	r3, #8
 800463e:	d116      	bne.n	800466e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	617b      	str	r3, [r7, #20]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 f81d 	bl	8004696 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2208      	movs	r2, #8
 8004660:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e00f      	b.n	800468e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4013      	ands	r3, r2
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	429a      	cmp	r2, r3
 800467c:	bf0c      	ite	eq
 800467e:	2301      	moveq	r3, #1
 8004680:	2300      	movne	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	429a      	cmp	r2, r3
 800468a:	d0b4      	beq.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004696:	b480      	push	{r7}
 8004698:	b095      	sub	sp, #84	@ 0x54
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	330c      	adds	r3, #12
 80046a4:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a8:	e853 3f00 	ldrex	r3, [r3]
 80046ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	330c      	adds	r3, #12
 80046bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046be:	643a      	str	r2, [r7, #64]	@ 0x40
 80046c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046c6:	e841 2300 	strex	r3, r2, [r1]
 80046ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1e5      	bne.n	800469e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3314      	adds	r3, #20
 80046d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046da:	6a3b      	ldr	r3, [r7, #32]
 80046dc:	e853 3f00 	ldrex	r3, [r3]
 80046e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	f023 0301 	bic.w	r3, r3, #1
 80046e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	3314      	adds	r3, #20
 80046f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046fa:	e841 2300 	strex	r3, r2, [r1]
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1e5      	bne.n	80046d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470a:	2b01      	cmp	r3, #1
 800470c:	d119      	bne.n	8004742 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	330c      	adds	r3, #12
 8004714:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	e853 3f00 	ldrex	r3, [r3]
 800471c:	60bb      	str	r3, [r7, #8]
   return(result);
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f023 0310 	bic.w	r3, r3, #16
 8004724:	647b      	str	r3, [r7, #68]	@ 0x44
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	330c      	adds	r3, #12
 800472c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800472e:	61ba      	str	r2, [r7, #24]
 8004730:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004732:	6979      	ldr	r1, [r7, #20]
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	e841 2300 	strex	r3, r2, [r1]
 800473a:	613b      	str	r3, [r7, #16]
   return(result);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1e5      	bne.n	800470e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004750:	bf00      	nop
 8004752:	3754      	adds	r7, #84	@ 0x54
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr
	...

0800475c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	69db      	ldr	r3, [r3, #28]
 800478e:	4313      	orrs	r3, r2
 8004790:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800479c:	f023 030c 	bic.w	r3, r3, #12
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6812      	ldr	r2, [r2, #0]
 80047a4:	68b9      	ldr	r1, [r7, #8]
 80047a6:	430b      	orrs	r3, r1
 80047a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699a      	ldr	r2, [r3, #24]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a55      	ldr	r2, [pc, #340]	@ (800491c <UART_SetConfig+0x1c0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d103      	bne.n	80047d2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80047ca:	f7ff fd33 	bl	8004234 <HAL_RCC_GetPCLK2Freq>
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	e002      	b.n	80047d8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80047d2:	f7ff fd1b 	bl	800420c <HAL_RCC_GetPCLK1Freq>
 80047d6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047e0:	d14c      	bne.n	800487c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	4613      	mov	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4413      	add	r3, r2
 80047ea:	009a      	lsls	r2, r3, #2
 80047ec:	441a      	add	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	4a49      	ldr	r2, [pc, #292]	@ (8004920 <UART_SetConfig+0x1c4>)
 80047fa:	fba2 2303 	umull	r2, r3, r2, r3
 80047fe:	095b      	lsrs	r3, r3, #5
 8004800:	0119      	lsls	r1, r3, #4
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	4613      	mov	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	009a      	lsls	r2, r3, #2
 800480c:	441a      	add	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fbb2 f2f3 	udiv	r2, r2, r3
 8004818:	4b41      	ldr	r3, [pc, #260]	@ (8004920 <UART_SetConfig+0x1c4>)
 800481a:	fba3 0302 	umull	r0, r3, r3, r2
 800481e:	095b      	lsrs	r3, r3, #5
 8004820:	2064      	movs	r0, #100	@ 0x64
 8004822:	fb00 f303 	mul.w	r3, r0, r3
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	3332      	adds	r3, #50	@ 0x32
 800482c:	4a3c      	ldr	r2, [pc, #240]	@ (8004920 <UART_SetConfig+0x1c4>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800483a:	4419      	add	r1, r3
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4613      	mov	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	009a      	lsls	r2, r3, #2
 8004846:	441a      	add	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004852:	4b33      	ldr	r3, [pc, #204]	@ (8004920 <UART_SetConfig+0x1c4>)
 8004854:	fba3 0302 	umull	r0, r3, r3, r2
 8004858:	095b      	lsrs	r3, r3, #5
 800485a:	2064      	movs	r0, #100	@ 0x64
 800485c:	fb00 f303 	mul.w	r3, r0, r3
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	3332      	adds	r3, #50	@ 0x32
 8004866:	4a2e      	ldr	r2, [pc, #184]	@ (8004920 <UART_SetConfig+0x1c4>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	095b      	lsrs	r3, r3, #5
 800486e:	f003 0207 	and.w	r2, r3, #7
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	440a      	add	r2, r1
 8004878:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800487a:	e04a      	b.n	8004912 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	009a      	lsls	r2, r3, #2
 8004886:	441a      	add	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004892:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <UART_SetConfig+0x1c4>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	095b      	lsrs	r3, r3, #5
 800489a:	0119      	lsls	r1, r3, #4
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	009a      	lsls	r2, r3, #2
 80048a6:	441a      	add	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80048b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004920 <UART_SetConfig+0x1c4>)
 80048b4:	fba3 0302 	umull	r0, r3, r3, r2
 80048b8:	095b      	lsrs	r3, r3, #5
 80048ba:	2064      	movs	r0, #100	@ 0x64
 80048bc:	fb00 f303 	mul.w	r3, r0, r3
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	011b      	lsls	r3, r3, #4
 80048c4:	3332      	adds	r3, #50	@ 0x32
 80048c6:	4a16      	ldr	r2, [pc, #88]	@ (8004920 <UART_SetConfig+0x1c4>)
 80048c8:	fba2 2303 	umull	r2, r3, r2, r3
 80048cc:	095b      	lsrs	r3, r3, #5
 80048ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048d2:	4419      	add	r1, r3
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4613      	mov	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	4413      	add	r3, r2
 80048dc:	009a      	lsls	r2, r3, #2
 80048de:	441a      	add	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80048ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004920 <UART_SetConfig+0x1c4>)
 80048ec:	fba3 0302 	umull	r0, r3, r3, r2
 80048f0:	095b      	lsrs	r3, r3, #5
 80048f2:	2064      	movs	r0, #100	@ 0x64
 80048f4:	fb00 f303 	mul.w	r3, r0, r3
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	3332      	adds	r3, #50	@ 0x32
 80048fe:	4a08      	ldr	r2, [pc, #32]	@ (8004920 <UART_SetConfig+0x1c4>)
 8004900:	fba2 2303 	umull	r2, r3, r2, r3
 8004904:	095b      	lsrs	r3, r3, #5
 8004906:	f003 020f 	and.w	r2, r3, #15
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	440a      	add	r2, r1
 8004910:	609a      	str	r2, [r3, #8]
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40013800 	.word	0x40013800
 8004920:	51eb851f 	.word	0x51eb851f

08004924 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8004924:	b590      	push	{r4, r7, lr}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	461a      	mov	r2, r3
 8004930:	460b      	mov	r3, r1
 8004932:	72fb      	strb	r3, [r7, #11]
 8004934:	4613      	mov	r3, r2
 8004936:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d102      	bne.n	8004944 <lsm6dso_read_reg+0x20>
 800493e:	f04f 33ff 	mov.w	r3, #4294967295
 8004942:	e009      	b.n	8004958 <lsm6dso_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	685c      	ldr	r4, [r3, #4]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	68d8      	ldr	r0, [r3, #12]
 800494c:	893b      	ldrh	r3, [r7, #8]
 800494e:	7af9      	ldrb	r1, [r7, #11]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	47a0      	blx	r4
 8004954:	6178      	str	r0, [r7, #20]

  return ret;
 8004956:	697b      	ldr	r3, [r7, #20]
}
 8004958:	4618      	mov	r0, r3
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	bd90      	pop	{r4, r7, pc}

08004960 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004960:	b590      	push	{r4, r7, lr}
 8004962:	b087      	sub	sp, #28
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	607a      	str	r2, [r7, #4]
 800496a:	461a      	mov	r2, r3
 800496c:	460b      	mov	r3, r1
 800496e:	72fb      	strb	r3, [r7, #11]
 8004970:	4613      	mov	r3, r2
 8004972:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d102      	bne.n	8004980 <lsm6dso_write_reg+0x20>
 800497a:	f04f 33ff 	mov.w	r3, #4294967295
 800497e:	e009      	b.n	8004994 <lsm6dso_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681c      	ldr	r4, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	68d8      	ldr	r0, [r3, #12]
 8004988:	893b      	ldrh	r3, [r7, #8]
 800498a:	7af9      	ldrb	r1, [r7, #11]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	47a0      	blx	r4
 8004990:	6178      	str	r0, [r7, #20]

  return ret;
 8004992:	697b      	ldr	r3, [r7, #20]
}
 8004994:	4618      	mov	r0, r3
 8004996:	371c      	adds	r7, #28
 8004998:	46bd      	mov	sp, r7
 800499a:	bd90      	pop	{r4, r7, pc}

0800499c <lsm6dso_from_fs4_to_mg>:
{
  return ((float_t)lsb) * 0.061f;
}

float_t lsm6dso_from_fs4_to_mg(int16_t lsb)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	4603      	mov	r3, r0
 80049a4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb) * 0.122f;
 80049a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fc f9b8 	bl	8000d20 <__aeabi_i2f>
 80049b0:	4603      	mov	r3, r0
 80049b2:	4904      	ldr	r1, [pc, #16]	@ (80049c4 <lsm6dso_from_fs4_to_mg+0x28>)
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fc fa07 	bl	8000dc8 <__aeabi_fmul>
 80049ba:	4603      	mov	r3, r0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	3df9db23 	.word	0x3df9db23

080049c8 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	460b      	mov	r3, r1
 80049d2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80049d4:	f107 0208 	add.w	r2, r7, #8
 80049d8:	2301      	movs	r3, #1
 80049da:	2110      	movs	r1, #16
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f7ff ffa1 	bl	8004924 <lsm6dso_read_reg>
 80049e2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10f      	bne.n	8004a0a <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 80049ea:	78fb      	ldrb	r3, [r7, #3]
 80049ec:	f003 0303 	and.w	r3, r3, #3
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	7a3b      	ldrb	r3, [r7, #8]
 80049f4:	f362 0383 	bfi	r3, r2, #2, #2
 80049f8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80049fa:	f107 0208 	add.w	r2, r7, #8
 80049fe:	2301      	movs	r3, #1
 8004a00:	2110      	movs	r1, #16
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff ffac 	bl	8004960 <lsm6dso_write_reg>
 8004a08:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8004a20:	78fb      	ldrb	r3, [r7, #3]
 8004a22:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8004a24:	f107 030c 	add.w	r3, r7, #12
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fa93 	bl	8004f56 <lsm6dso_fsm_enable_get>
 8004a30:	6138      	str	r0, [r7, #16]
  if (ret != 0) { return ret; }
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <lsm6dso_xl_data_rate_set+0x28>
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	e0e0      	b.n	8004bfe <lsm6dso_xl_data_rate_set+0x1ea>

  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004a3c:	7b3b      	ldrb	r3, [r7, #12]
 8004a3e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a42:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 8004a44:	7b3b      	ldrb	r3, [r7, #12]
 8004a46:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004a4a:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 8004a50:	7b3b      	ldrb	r3, [r7, #12]
 8004a52:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004a56:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8004a5c:	7b3b      	ldrb	r3, [r7, #12]
 8004a5e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004a62:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 8004a64:	4313      	orrs	r3, r2
 8004a66:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8004a68:	7b3b      	ldrb	r3, [r7, #12]
 8004a6a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004a6e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 8004a70:	4313      	orrs	r3, r2
 8004a72:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8004a74:	7b3b      	ldrb	r3, [r7, #12]
 8004a76:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004a7a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8004a80:	7b3b      	ldrb	r3, [r7, #12]
 8004a82:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004a86:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8004a8c:	7b3b      	ldrb	r3, [r7, #12]
 8004a8e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004a92:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8004a94:	4313      	orrs	r3, r2
 8004a96:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 8004a98:	7b7b      	ldrb	r3, [r7, #13]
 8004a9a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a9e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8004aa4:	7b7b      	ldrb	r3, [r7, #13]
 8004aa6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004aaa:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 8004aac:	4313      	orrs	r3, r2
 8004aae:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8004ab0:	7b7b      	ldrb	r3, [r7, #13]
 8004ab2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004ab6:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 8004abc:	7b7b      	ldrb	r3, [r7, #13]
 8004abe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004ac2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 8004ac8:	7b7b      	ldrb	r3, [r7, #13]
 8004aca:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004ace:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8004ad4:	7b7b      	ldrb	r3, [r7, #13]
 8004ad6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004ada:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 8004adc:	4313      	orrs	r3, r2
 8004ade:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8004ae0:	7b7b      	ldrb	r3, [r7, #13]
 8004ae2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004ae6:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004aec:	7b7b      	ldrb	r3, [r7, #13]
 8004aee:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004af2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8004af4:	4313      	orrs	r3, r2
 8004af6:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	d164      	bne.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
  {
    ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8004afc:	f107 030b 	add.w	r3, r7, #11
 8004b00:	4619      	mov	r1, r3
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fa48 	bl	8004f98 <lsm6dso_fsm_data_rate_get>
 8004b08:	6138      	str	r0, [r7, #16]
    if (ret != 0) { return ret; }
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <lsm6dso_xl_data_rate_set+0x100>
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	e074      	b.n	8004bfe <lsm6dso_xl_data_rate_set+0x1ea>

    switch (fsm_odr)
 8004b14:	7afb      	ldrb	r3, [r7, #11]
 8004b16:	2b03      	cmp	r3, #3
 8004b18:	d852      	bhi.n	8004bc0 <lsm6dso_xl_data_rate_set+0x1ac>
 8004b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b20 <lsm6dso_xl_data_rate_set+0x10c>)
 8004b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b20:	08004b31 	.word	0x08004b31
 8004b24:	08004b43 	.word	0x08004b43
 8004b28:	08004b61 	.word	0x08004b61
 8004b2c:	08004b8b 	.word	0x08004b8b
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        if (val == LSM6DSO_XL_ODR_OFF)
 8004b30:	78fb      	ldrb	r3, [r7, #3]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d102      	bne.n	8004b3c <lsm6dso_xl_data_rate_set+0x128>
        {
          odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8004b36:	2301      	movs	r3, #1
 8004b38:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8004b3a:	e044      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	75fb      	strb	r3, [r7, #23]
        break;
 8004b40:	e041      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_26Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8004b42:	78fb      	ldrb	r3, [r7, #3]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <lsm6dso_xl_data_rate_set+0x13a>
        {
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8004b4c:	e03b      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004b4e:	78fb      	ldrb	r3, [r7, #3]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d102      	bne.n	8004b5a <lsm6dso_xl_data_rate_set+0x146>
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 8004b54:	2302      	movs	r3, #2
 8004b56:	75fb      	strb	r3, [r7, #23]
        break;
 8004b58:	e035      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	75fb      	strb	r3, [r7, #23]
        break;
 8004b5e:	e032      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_52Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d102      	bne.n	8004b6c <lsm6dso_xl_data_rate_set+0x158>
        {
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004b66:	2303      	movs	r3, #3
 8004b68:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8004b6a:	e02c      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004b6c:	78fb      	ldrb	r3, [r7, #3]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d102      	bne.n	8004b78 <lsm6dso_xl_data_rate_set+0x164>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004b72:	2303      	movs	r3, #3
 8004b74:	75fb      	strb	r3, [r7, #23]
        break;
 8004b76:	e026      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 8004b78:	78fb      	ldrb	r3, [r7, #3]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d102      	bne.n	8004b84 <lsm6dso_xl_data_rate_set+0x170>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	75fb      	strb	r3, [r7, #23]
        break;
 8004b82:	e020      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	75fb      	strb	r3, [r7, #23]
        break;
 8004b88:	e01d      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_104Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 8004b8a:	78fb      	ldrb	r3, [r7, #3]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d102      	bne.n	8004b96 <lsm6dso_xl_data_rate_set+0x182>
        {
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004b90:	2304      	movs	r3, #4
 8004b92:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8004b94:	e017      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8004b96:	78fb      	ldrb	r3, [r7, #3]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d102      	bne.n	8004ba2 <lsm6dso_xl_data_rate_set+0x18e>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004b9c:	2304      	movs	r3, #4
 8004b9e:	75fb      	strb	r3, [r7, #23]
        break;
 8004ba0:	e011      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 8004ba2:	78fb      	ldrb	r3, [r7, #3]
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d102      	bne.n	8004bae <lsm6dso_xl_data_rate_set+0x19a>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004ba8:	2304      	movs	r3, #4
 8004baa:	75fb      	strb	r3, [r7, #23]
        break;
 8004bac:	e00b      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_52Hz)
 8004bae:	78fb      	ldrb	r3, [r7, #3]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d102      	bne.n	8004bba <lsm6dso_xl_data_rate_set+0x1a6>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8004bb4:	2304      	movs	r3, #4
 8004bb6:	75fb      	strb	r3, [r7, #23]
        break;
 8004bb8:	e005      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	75fb      	strb	r3, [r7, #23]
        break;
 8004bbe:	e002      	b.n	8004bc6 <lsm6dso_xl_data_rate_set+0x1b2>

      default:
        odr_xl = val;
 8004bc0:	78fb      	ldrb	r3, [r7, #3]
 8004bc2:	75fb      	strb	r3, [r7, #23]
        break;
 8004bc4:	bf00      	nop
    }
  }

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004bc6:	f107 0208 	add.w	r2, r7, #8
 8004bca:	2301      	movs	r3, #1
 8004bcc:	2110      	movs	r1, #16
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7ff fea8 	bl	8004924 <lsm6dso_read_reg>
 8004bd4:	6138      	str	r0, [r7, #16]
  reg.odr_xl = (uint8_t) odr_xl;
 8004bd6:	7dfb      	ldrb	r3, [r7, #23]
 8004bd8:	f003 030f 	and.w	r3, r3, #15
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	7a3b      	ldrb	r3, [r7, #8]
 8004be0:	f362 1307 	bfi	r3, r2, #4, #4
 8004be4:	723b      	strb	r3, [r7, #8]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8004be6:	f107 0208 	add.w	r2, r7, #8
 8004bea:	2301      	movs	r3, #1
 8004bec:	2110      	movs	r1, #16
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff feb6 	bl	8004960 <lsm6dso_write_reg>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]

  return ret;
 8004bfc:	693b      	ldr	r3, [r7, #16]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop

08004c08 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8004c12:	f107 020c 	add.w	r2, r7, #12
 8004c16:	2306      	movs	r3, #6
 8004c18:	2128      	movs	r1, #40	@ 0x28
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7ff fe82 	bl	8004924 <lsm6dso_read_reg>
 8004c20:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004c22:	7b7b      	ldrb	r3, [r7, #13]
 8004c24:	b21a      	sxth	r2, r3
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	021b      	lsls	r3, r3, #8
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	7b3a      	ldrb	r2, [r7, #12]
 8004c38:	4413      	add	r3, r2
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	b21a      	sxth	r2, r3
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004c42:	7bfa      	ldrb	r2, [r7, #15]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	3302      	adds	r3, #2
 8004c48:	b212      	sxth	r2, r2
 8004c4a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	3302      	adds	r3, #2
 8004c50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	7bba      	ldrb	r2, [r7, #14]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	3302      	adds	r3, #2
 8004c64:	b212      	sxth	r2, r2
 8004c66:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004c68:	7c7a      	ldrb	r2, [r7, #17]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	3304      	adds	r3, #4
 8004c6e:	b212      	sxth	r2, r2
 8004c70:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	3304      	adds	r3, #4
 8004c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	021b      	lsls	r3, r3, #8
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	7c3a      	ldrb	r2, [r7, #16]
 8004c82:	4413      	add	r3, r2
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	b212      	sxth	r2, r2
 8004c8c:	801a      	strh	r2, [r3, #0]

  return ret;
 8004c8e:	697b      	ldr	r3, [r7, #20]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <lsm6dso_mem_bank_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(const stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg = {0};
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	723b      	strb	r3, [r7, #8]
  int32_t ret;

  /*  no need to read it first as the pther bits are reserved and must be zero */
  reg.reg_access = (uint8_t)val;
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	7a3b      	ldrb	r3, [r7, #8]
 8004cb2:	f362 1387 	bfi	r3, r2, #6, #2
 8004cb6:	723b      	strb	r3, [r7, #8]
  ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8004cb8:	f107 0208 	add.w	r2, r7, #8
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7ff fe4d 	bl	8004960 <lsm6dso_write_reg>
 8004cc6:	60f8      	str	r0, [r7, #12]

  return ret;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b084      	sub	sp, #16
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
 8004cda:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8004cdc:	2301      	movs	r3, #1
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	210f      	movs	r1, #15
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7ff fe1e 	bl	8004924 <lsm6dso_read_reg>
 8004ce8:	60f8      	str	r0, [r7, #12]

  return ret;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <lsm6dso_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004d00:	f107 0208 	add.w	r2, r7, #8
 8004d04:	2301      	movs	r3, #1
 8004d06:	2112      	movs	r1, #18
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f7ff fe0b 	bl	8004924 <lsm6dso_read_reg>
 8004d0e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10f      	bne.n	8004d36 <lsm6dso_reset_set+0x42>
  {
    reg.sw_reset = val;
 8004d16:	78fb      	ldrb	r3, [r7, #3]
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	7a3b      	ldrb	r3, [r7, #8]
 8004d20:	f362 0300 	bfi	r3, r2, #0, #1
 8004d24:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004d26:	f107 0208 	add.w	r2, r7, #8
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	2112      	movs	r1, #18
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fe16 	bl	8004960 <lsm6dso_write_reg>
 8004d34:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004d36:	68fb      	ldr	r3, [r7, #12]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <lsm6dso_reset_get>:
  * @param  val      Get the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004d4a:	f107 0208 	add.w	r2, r7, #8
 8004d4e:	2301      	movs	r3, #1
 8004d50:	2112      	movs	r1, #18
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff fde6 	bl	8004924 <lsm6dso_read_reg>
 8004d58:	60f8      	str	r0, [r7, #12]
  *val = reg.sw_reset;
 8004d5a:	7a3b      	ldrb	r3, [r7, #8]
 8004d5c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	461a      	mov	r2, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	701a      	strb	r2, [r3, #0]

  return ret;
 8004d68:	68fb      	ldr	r3, [r7, #12]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(const stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b086      	sub	sp, #24
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8004d7e:	f107 020c 	add.w	r2, r7, #12
 8004d82:	2301      	movs	r3, #1
 8004d84:	2118      	movs	r1, #24
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff fdcc 	bl	8004924 <lsm6dso_read_reg>
 8004d8c:	6178      	str	r0, [r7, #20]
  ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8004d8e:	78fb      	ldrb	r3, [r7, #3]
 8004d90:	09db      	lsrs	r3, r3, #7
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	b2da      	uxtb	r2, r3
 8004d9a:	7b3b      	ldrb	r3, [r7, #12]
 8004d9c:	f362 0341 	bfi	r3, r2, #1, #1
 8004da0:	733b      	strb	r3, [r7, #12]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8004da2:	f107 020c 	add.w	r2, r7, #12
 8004da6:	2301      	movs	r3, #1
 8004da8:	2118      	movs	r1, #24
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7ff fdd8 	bl	8004960 <lsm6dso_write_reg>
 8004db0:	4602      	mov	r2, r0
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	4413      	add	r3, r2
 8004db6:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <lsm6dso_i3c_disable_set+0x50>
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	e01b      	b.n	8004dfa <lsm6dso_i3c_disable_set+0x88>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 8004dc2:	f107 0210 	add.w	r2, r7, #16
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	2162      	movs	r1, #98	@ 0x62
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff fdaa 	bl	8004924 <lsm6dso_read_reg>
 8004dd0:	6178      	str	r0, [r7, #20]
  i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8004dd2:	78fb      	ldrb	r3, [r7, #3]
 8004dd4:	f003 0303 	and.w	r3, r3, #3
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	7c3b      	ldrb	r3, [r7, #16]
 8004ddc:	f362 03c4 	bfi	r3, r2, #3, #2
 8004de0:	743b      	strb	r3, [r7, #16]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 8004de2:	f107 0210 	add.w	r2, r7, #16
 8004de6:	2301      	movs	r3, #1
 8004de8:	2162      	movs	r1, #98	@ 0x62
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7ff fdb8 	bl	8004960 <lsm6dso_write_reg>
 8004df0:	4602      	mov	r2, r0
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	4413      	add	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]

  return ret;
 8004df8:	697b      	ldr	r3, [r7, #20]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3718      	adds	r7, #24
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <lsm6dso_fifo_watermark_set>:
  * @param  val      change the values of wtm in reg FIFO_CTRL1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_watermark_set(const stmdev_ctx_t *ctx, uint16_t val)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b086      	sub	sp, #24
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	807b      	strh	r3, [r7, #2]
  lsm6dso_fifo_ctrl1_t fifo_ctrl1;
  lsm6dso_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
 8004e0e:	f107 020c 	add.w	r2, r7, #12
 8004e12:	2301      	movs	r3, #1
 8004e14:	2108      	movs	r1, #8
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7ff fd84 	bl	8004924 <lsm6dso_read_reg>
 8004e1c:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <lsm6dso_fifo_watermark_set+0x26>
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	e020      	b.n	8004e6a <lsm6dso_fifo_watermark_set+0x68>

  fifo_ctrl1.wtm = 0x00FFU & (uint8_t)val;
 8004e28:	887b      	ldrh	r3, [r7, #2]
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	743b      	strb	r3, [r7, #16]
  fifo_ctrl2.wtm = (uint8_t)((0x0100U & val) >> 8);
 8004e2e:	887b      	ldrh	r3, [r7, #2]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	7b3b      	ldrb	r3, [r7, #12]
 8004e3c:	f362 0300 	bfi	r3, r2, #0, #1
 8004e40:	733b      	strb	r3, [r7, #12]

  ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 8004e42:	f107 0210 	add.w	r2, r7, #16
 8004e46:	2301      	movs	r3, #1
 8004e48:	2107      	movs	r1, #7
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7ff fd88 	bl	8004960 <lsm6dso_write_reg>
 8004e50:	6178      	str	r0, [r7, #20]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
 8004e52:	f107 020c 	add.w	r2, r7, #12
 8004e56:	2301      	movs	r3, #1
 8004e58:	2108      	movs	r1, #8
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7ff fd80 	bl	8004960 <lsm6dso_write_reg>
 8004e60:	4602      	mov	r2, r0
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4413      	add	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

  return ret;
 8004e68:	697b      	ldr	r3, [r7, #20]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <lsm6dso_fifo_xl_batch_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_xl_batch_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_bdr_xl_t val)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b084      	sub	sp, #16
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl3_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8004e7e:	f107 0208 	add.w	r2, r7, #8
 8004e82:	2301      	movs	r3, #1
 8004e84:	2109      	movs	r1, #9
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7ff fd4c 	bl	8004924 <lsm6dso_read_reg>
 8004e8c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d10f      	bne.n	8004eb4 <lsm6dso_fifo_xl_batch_set+0x42>
  {
    reg.bdr_xl = (uint8_t)val;
 8004e94:	78fb      	ldrb	r3, [r7, #3]
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	7a3b      	ldrb	r3, [r7, #8]
 8004e9e:	f362 0303 	bfi	r3, r2, #0, #4
 8004ea2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8004ea4:	f107 0208 	add.w	r2, r7, #8
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	2109      	movs	r1, #9
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7ff fd57 	bl	8004960 <lsm6dso_write_reg>
 8004eb2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <lsm6dso_fifo_gy_batch_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_gy_batch_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_bdr_gy_t val)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl3_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8004eca:	f107 0208 	add.w	r2, r7, #8
 8004ece:	2301      	movs	r3, #1
 8004ed0:	2109      	movs	r1, #9
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7ff fd26 	bl	8004924 <lsm6dso_read_reg>
 8004ed8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d10f      	bne.n	8004f00 <lsm6dso_fifo_gy_batch_set+0x42>
  {
    reg.bdr_gy = (uint8_t)val;
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	f003 030f 	and.w	r3, r3, #15
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	7a3b      	ldrb	r3, [r7, #8]
 8004eea:	f362 1307 	bfi	r3, r2, #4, #4
 8004eee:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8004ef0:	f107 0208 	add.w	r2, r7, #8
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	2109      	movs	r1, #9
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f7ff fd31 	bl	8004960 <lsm6dso_write_reg>
 8004efe:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004f00:	68fb      	ldr	r3, [r7, #12]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(const stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
 8004f12:	460b      	mov	r3, r1
 8004f14:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8004f16:	f107 0208 	add.w	r2, r7, #8
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	210a      	movs	r1, #10
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7ff fd00 	bl	8004924 <lsm6dso_read_reg>
 8004f24:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d10f      	bne.n	8004f4c <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 8004f2c:	78fb      	ldrb	r3, [r7, #3]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	7a3b      	ldrb	r3, [r7, #8]
 8004f36:	f362 0302 	bfi	r3, r2, #0, #3
 8004f3a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8004f3c:	f107 0208 	add.w	r2, r7, #8
 8004f40:	2301      	movs	r3, #1
 8004f42:	210a      	movs	r1, #10
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f7ff fd0b 	bl	8004960 <lsm6dso_write_reg>
 8004f4a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(const stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8004f60:	2102      	movs	r1, #2
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7ff fe98 	bl	8004c98 <lsm6dso_mem_bank_set>
 8004f68:	60f8      	str	r0, [r7, #12]
  ret += lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	683a      	ldr	r2, [r7, #0]
 8004f6e:	2146      	movs	r1, #70	@ 0x46
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7ff fcd7 	bl	8004924 <lsm6dso_read_reg>
 8004f76:	4602      	mov	r2, r0
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8004f7e:	2100      	movs	r1, #0
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff fe89 	bl	8004c98 <lsm6dso_mem_bank_set>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]

  return ret;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8004fa2:	2102      	movs	r1, #2
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f7ff fe77 	bl	8004c98 <lsm6dso_mem_bank_set>
 8004faa:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <lsm6dso_fsm_data_rate_get+0x1e>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	e03a      	b.n	800502c <lsm6dso_fsm_data_rate_get+0x94>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B, (uint8_t *)&reg, 1);
 8004fb6:	f107 0208 	add.w	r2, r7, #8
 8004fba:	2301      	movs	r3, #1
 8004fbc:	215f      	movs	r1, #95	@ 0x5f
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7ff fcb0 	bl	8004924 <lsm6dso_read_reg>
 8004fc4:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { goto exit; }
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d125      	bne.n	8005018 <lsm6dso_fsm_data_rate_get+0x80>

  switch (reg.fsm_odr)
 8004fcc:	7a3b      	ldrb	r3, [r7, #8]
 8004fce:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b03      	cmp	r3, #3
 8004fd6:	d81b      	bhi.n	8005010 <lsm6dso_fsm_data_rate_get+0x78>
 8004fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe0 <lsm6dso_fsm_data_rate_get+0x48>)
 8004fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fde:	bf00      	nop
 8004fe0:	08004ff1 	.word	0x08004ff1
 8004fe4:	08004ff9 	.word	0x08004ff9
 8004fe8:	08005001 	.word	0x08005001
 8004fec:	08005009 	.word	0x08005009
  {
    case LSM6DSO_ODR_FSM_12Hz5:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	701a      	strb	r2, [r3, #0]
      break;
 8004ff6:	e010      	b.n	800501a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_26Hz:
      *val = LSM6DSO_ODR_FSM_26Hz;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	701a      	strb	r2, [r3, #0]
      break;
 8004ffe:	e00c      	b.n	800501a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_52Hz:
      *val = LSM6DSO_ODR_FSM_52Hz;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2202      	movs	r2, #2
 8005004:	701a      	strb	r2, [r3, #0]
      break;
 8005006:	e008      	b.n	800501a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_104Hz:
      *val = LSM6DSO_ODR_FSM_104Hz;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2203      	movs	r2, #3
 800500c:	701a      	strb	r2, [r3, #0]
      break;
 800500e:	e004      	b.n	800501a <lsm6dso_fsm_data_rate_get+0x82>

    default:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2200      	movs	r2, #0
 8005014:	701a      	strb	r2, [r3, #0]
      break;
 8005016:	e000      	b.n	800501a <lsm6dso_fsm_data_rate_get+0x82>
  if (ret != 0) { goto exit; }
 8005018:	bf00      	nop
  }

exit:
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800501a:	2100      	movs	r1, #0
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7ff fe3b 	bl	8004c98 <lsm6dso_mem_bank_set>
 8005022:	4602      	mov	r2, r0
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4413      	add	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  return ret;
 800502a:	68fb      	ldr	r3, [r7, #12]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <lsm6dso_pin_int1_route_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                   lsm6dso_pin_int1_route_t val)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b090      	sub	sp, #64	@ 0x40
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	1d3b      	adds	r3, r7, #4
 800503e:	e883 0006 	stmia.w	r3, {r1, r2}
  lsm6dso_pin_int2_route_t  pin_int2_route;
  lsm6dso_emb_func_int1_t   emb_func_int1;
  lsm6dso_fsm_int1_a_t      fsm_int1_a;
  lsm6dso_fsm_int1_b_t      fsm_int1_b;
  lsm6dso_int1_ctrl_t       int1_ctrl = {0};
 8005042:	2300      	movs	r3, #0
 8005044:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  lsm6dso_md1_cfg_t         md1_cfg;
  lsm6dso_ctrl4_c_t         ctrl4_c;
  int32_t                    ret;

  /* INT1_CTRL */
  int1_ctrl.int1_drdy_xl   = val.drdy_xl;
 8005048:	793b      	ldrb	r3, [r7, #4]
 800504a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800504e:	b2da      	uxtb	r2, r3
 8005050:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005054:	f362 0300 	bfi	r3, r2, #0, #1
 8005058:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_drdy_g    = val.drdy_g;
 800505c:	793b      	ldrb	r3, [r7, #4]
 800505e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005062:	b2da      	uxtb	r2, r3
 8005064:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005068:	f362 0341 	bfi	r3, r2, #1, #1
 800506c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_boot      = val.boot;
 8005070:	793b      	ldrb	r3, [r7, #4]
 8005072:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005076:	b2da      	uxtb	r2, r3
 8005078:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800507c:	f362 0382 	bfi	r3, r2, #2, #1
 8005080:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_th   = val.fifo_th;
 8005084:	793b      	ldrb	r3, [r7, #4]
 8005086:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800508a:	b2da      	uxtb	r2, r3
 800508c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005090:	f362 03c3 	bfi	r3, r2, #3, #1
 8005094:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_ovr  = val.fifo_ovr;
 8005098:	793b      	ldrb	r3, [r7, #4]
 800509a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800509e:	b2da      	uxtb	r2, r3
 80050a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050a4:	f362 1304 	bfi	r3, r2, #4, #1
 80050a8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_full = val.fifo_full;
 80050ac:	793b      	ldrb	r3, [r7, #4]
 80050ae:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80050b2:	b2da      	uxtb	r2, r3
 80050b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050b8:	f362 1345 	bfi	r3, r2, #5, #1
 80050bc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_cnt_bdr   = val.fifo_bdr;
 80050c0:	793b      	ldrb	r3, [r7, #4]
 80050c2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050cc:	f362 1386 	bfi	r3, r2, #6, #1
 80050d0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.den_drdy_flag  = val.den_flag;
 80050d4:	797b      	ldrb	r3, [r7, #5]
 80050d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80050e0:	f362 13c7 	bfi	r3, r2, #7, #1
 80050e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  ret = lsm6dso_write_reg(ctx, LSM6DSO_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80050e8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80050ec:	2301      	movs	r3, #1
 80050ee:	210d      	movs	r1, #13
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f7ff fc35 	bl	8004960 <lsm6dso_write_reg>
 80050f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 80050f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <lsm6dso_pin_int1_route_set+0xce>
 80050fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005100:	e33a      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  /* DRDY for temperature and/or timestamp */
  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005102:	f107 0210 	add.w	r2, r7, #16
 8005106:	2301      	movs	r3, #1
 8005108:	2113      	movs	r1, #19
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f7ff fc0a 	bl	8004924 <lsm6dso_read_reg>
 8005110:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8005112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <lsm6dso_pin_int1_route_set+0xe8>
 8005118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800511a:	e32d      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  if ((val.drdy_temp | val.timestamp) != PROPERTY_DISABLE)
 800511c:	793b      	ldrb	r3, [r7, #4]
 800511e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005122:	b2da      	uxtb	r2, r3
 8005124:	797b      	ldrb	r3, [r7, #5]
 8005126:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800512a:	b2db      	uxtb	r3, r3
 800512c:	4313      	orrs	r3, r2
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <lsm6dso_pin_int1_route_set+0x10a>
  {
    ctrl4_c.int2_on_int1 = PROPERTY_ENABLE;
 8005134:	7c3b      	ldrb	r3, [r7, #16]
 8005136:	f043 0320 	orr.w	r3, r3, #32
 800513a:	743b      	strb	r3, [r7, #16]
 800513c:	e003      	b.n	8005146 <lsm6dso_pin_int1_route_set+0x112>
  }
  else
  {
    ctrl4_c.int2_on_int1 = PROPERTY_DISABLE;
 800513e:	7c3b      	ldrb	r3, [r7, #16]
 8005140:	f023 0320 	bic.w	r3, r3, #32
 8005144:	743b      	strb	r3, [r7, #16]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005146:	f107 0210 	add.w	r2, r7, #16
 800514a:	2301      	movs	r3, #1
 800514c:	2113      	movs	r1, #19
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff fc06 	bl	8004960 <lsm6dso_write_reg>
 8005154:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8005156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <lsm6dso_pin_int1_route_set+0x12c>
 800515c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800515e:	e30b      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
 8005160:	f107 0220 	add.w	r2, r7, #32
 8005164:	2301      	movs	r3, #1
 8005166:	210e      	movs	r1, #14
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f7ff fbdb 	bl	8004924 <lsm6dso_read_reg>
 800516e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  int2_ctrl.int2_drdy_temp = val.drdy_temp;
 8005170:	793b      	ldrb	r3, [r7, #4]
 8005172:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005176:	b2da      	uxtb	r2, r3
 8005178:	f897 3020 	ldrb.w	r3, [r7, #32]
 800517c:	f362 0382 	bfi	r3, r2, #2, #1
 8005180:	f887 3020 	strb.w	r3, [r7, #32]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
 8005184:	f107 0220 	add.w	r2, r7, #32
 8005188:	2301      	movs	r3, #1
 800518a:	210e      	movs	r1, #14
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f7ff fbe7 	bl	8004960 <lsm6dso_write_reg>
 8005192:	4602      	mov	r2, r0
 8005194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005196:	4413      	add	r3, r2
 8005198:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 800519a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <lsm6dso_pin_int1_route_set+0x170>
 80051a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051a2:	e2e9      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80051a4:	f107 0218 	add.w	r2, r7, #24
 80051a8:	2301      	movs	r3, #1
 80051aa:	215f      	movs	r1, #95	@ 0x5f
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f7ff fbb9 	bl	8004924 <lsm6dso_read_reg>
 80051b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  md2_cfg.int2_timestamp = val.timestamp;
 80051b4:	797b      	ldrb	r3, [r7, #5]
 80051b6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80051ba:	b2da      	uxtb	r2, r3
 80051bc:	7e3b      	ldrb	r3, [r7, #24]
 80051be:	f362 0300 	bfi	r3, r2, #0, #1
 80051c2:	763b      	strb	r3, [r7, #24]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80051c4:	f107 0218 	add.w	r2, r7, #24
 80051c8:	2301      	movs	r3, #1
 80051ca:	215f      	movs	r1, #95	@ 0x5f
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f7ff fbc7 	bl	8004960 <lsm6dso_write_reg>
 80051d2:	4602      	mov	r2, r0
 80051d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051d6:	4413      	add	r3, r2
 80051d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 80051da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <lsm6dso_pin_int1_route_set+0x1b0>
 80051e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051e2:	e2c9      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  /* emmbedded and FSM events */
  emb_func_int1.not_used_01 = 0;
 80051e4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80051e8:	f023 0307 	bic.w	r3, r3, #7
 80051ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_step_detector = val.step_detector;
 80051f0:	79bb      	ldrb	r3, [r7, #6]
 80051f2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80051f6:	b2da      	uxtb	r2, r3
 80051f8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80051fc:	f362 03c3 	bfi	r3, r2, #3, #1
 8005200:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_tilt          = val.tilt;
 8005204:	79bb      	ldrb	r3, [r7, #6]
 8005206:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800520a:	b2da      	uxtb	r2, r3
 800520c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005210:	f362 1304 	bfi	r3, r2, #4, #1
 8005214:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_sig_mot       = val.sig_mot;
 8005218:	79bb      	ldrb	r3, [r7, #6]
 800521a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800521e:	b2da      	uxtb	r2, r3
 8005220:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005224:	f362 1345 	bfi	r3, r2, #5, #1
 8005228:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.not_used_02 = 0;
 800522c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005230:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005234:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_fsm_lc        = val.fsm_lc;
 8005238:	79bb      	ldrb	r3, [r7, #6]
 800523a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800523e:	b2da      	uxtb	r2, r3
 8005240:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005244:	f362 13c7 	bfi	r3, r2, #7, #1
 8005248:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  fsm_int1_a.int1_fsm1 = val.fsm1;
 800524c:	79bb      	ldrb	r3, [r7, #6]
 800524e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005252:	b2da      	uxtb	r2, r3
 8005254:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005258:	f362 0300 	bfi	r3, r2, #0, #1
 800525c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm2 = val.fsm2;
 8005260:	79bb      	ldrb	r3, [r7, #6]
 8005262:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005266:	b2da      	uxtb	r2, r3
 8005268:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800526c:	f362 0341 	bfi	r3, r2, #1, #1
 8005270:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm3 = val.fsm3;
 8005274:	79bb      	ldrb	r3, [r7, #6]
 8005276:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800527a:	b2da      	uxtb	r2, r3
 800527c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005280:	f362 0382 	bfi	r3, r2, #2, #1
 8005284:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm4 = val.fsm4;
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800528e:	b2da      	uxtb	r2, r3
 8005290:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005294:	f362 03c3 	bfi	r3, r2, #3, #1
 8005298:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm5 = val.fsm5;
 800529c:	79fb      	ldrb	r3, [r7, #7]
 800529e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052a8:	f362 1304 	bfi	r3, r2, #4, #1
 80052ac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm6 = val.fsm6;
 80052b0:	79fb      	ldrb	r3, [r7, #7]
 80052b2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052bc:	f362 1345 	bfi	r3, r2, #5, #1
 80052c0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm7 = val.fsm7;
 80052c4:	79fb      	ldrb	r3, [r7, #7]
 80052c6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80052ca:	b2da      	uxtb	r2, r3
 80052cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052d0:	f362 1386 	bfi	r3, r2, #6, #1
 80052d4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm8 = val.fsm8;
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80052de:	b2da      	uxtb	r2, r3
 80052e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80052e4:	f362 13c7 	bfi	r3, r2, #7, #1
 80052e8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_b.int1_fsm9  = val.fsm9 ;
 80052ec:	79fb      	ldrb	r3, [r7, #7]
 80052ee:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80052f2:	b2da      	uxtb	r2, r3
 80052f4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80052f8:	f362 0300 	bfi	r3, r2, #0, #1
 80052fc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm10 = val.fsm10;
 8005300:	79fb      	ldrb	r3, [r7, #7]
 8005302:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005306:	b2da      	uxtb	r2, r3
 8005308:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800530c:	f362 0341 	bfi	r3, r2, #1, #1
 8005310:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm11 = val.fsm11;
 8005314:	79fb      	ldrb	r3, [r7, #7]
 8005316:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800531a:	b2da      	uxtb	r2, r3
 800531c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005320:	f362 0382 	bfi	r3, r2, #2, #1
 8005324:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm12 = val.fsm12;
 8005328:	7a3b      	ldrb	r3, [r7, #8]
 800532a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800532e:	b2da      	uxtb	r2, r3
 8005330:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005334:	f362 03c3 	bfi	r3, r2, #3, #1
 8005338:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm13 = val.fsm13;
 800533c:	7a3b      	ldrb	r3, [r7, #8]
 800533e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005342:	b2da      	uxtb	r2, r3
 8005344:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005348:	f362 1304 	bfi	r3, r2, #4, #1
 800534c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm14 = val.fsm14;
 8005350:	7a3b      	ldrb	r3, [r7, #8]
 8005352:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005356:	b2da      	uxtb	r2, r3
 8005358:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800535c:	f362 1345 	bfi	r3, r2, #5, #1
 8005360:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm15 = val.fsm15;
 8005364:	7a3b      	ldrb	r3, [r7, #8]
 8005366:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800536a:	b2da      	uxtb	r2, r3
 800536c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005370:	f362 1386 	bfi	r3, r2, #6, #1
 8005374:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm16 = val.fsm16;
 8005378:	7a3b      	ldrb	r3, [r7, #8]
 800537a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800537e:	b2da      	uxtb	r2, r3
 8005380:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005384:	f362 13c7 	bfi	r3, r2, #7, #1
 8005388:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800538c:	2102      	movs	r1, #2
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7ff fc82 	bl	8004c98 <lsm6dso_mem_bank_set>
 8005394:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8005396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <lsm6dso_pin_int1_route_set+0x36c>
 800539c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800539e:	e1eb      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_write_reg(ctx, LSM6DSO_EMB_FUNC_INT1, (uint8_t *)&emb_func_int1, 1);
 80053a0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80053a4:	2301      	movs	r3, #1
 80053a6:	210a      	movs	r1, #10
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f7ff fad9 	bl	8004960 <lsm6dso_write_reg>
 80053ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FSM_INT1_A, (uint8_t *)&fsm_int1_a, 1);
 80053b0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80053b4:	2301      	movs	r3, #1
 80053b6:	210b      	movs	r1, #11
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f7ff fad1 	bl	8004960 <lsm6dso_write_reg>
 80053be:	4602      	mov	r2, r0
 80053c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053c2:	4413      	add	r3, r2
 80053c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FSM_INT1_B, (uint8_t *)&fsm_int1_b, 1);
 80053c6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80053ca:	2301      	movs	r3, #1
 80053cc:	210c      	movs	r1, #12
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f7ff fac6 	bl	8004960 <lsm6dso_write_reg>
 80053d4:	4602      	mov	r2, r0
 80053d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053d8:	4413      	add	r3, r2
 80053da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80053dc:	2100      	movs	r1, #0
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f7ff fc5a 	bl	8004c98 <lsm6dso_mem_bank_set>
 80053e4:	4602      	mov	r2, r0
 80053e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e8:	4413      	add	r3, r2
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 80053ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <lsm6dso_pin_int1_route_set+0x3c2>
 80053f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053f4:	e1c0      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  /* MD1_CFG */
  md1_cfg.int1_shub         = val.sh_endop;
 80053f6:	797b      	ldrb	r3, [r7, #5]
 80053f8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	7d3b      	ldrb	r3, [r7, #20]
 8005400:	f362 0300 	bfi	r3, r2, #0, #1
 8005404:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_6d           = val.six_d;
 8005406:	797b      	ldrb	r3, [r7, #5]
 8005408:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800540c:	b2da      	uxtb	r2, r3
 800540e:	7d3b      	ldrb	r3, [r7, #20]
 8005410:	f362 0382 	bfi	r3, r2, #2, #1
 8005414:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_double_tap   = val.double_tap;
 8005416:	797b      	ldrb	r3, [r7, #5]
 8005418:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800541c:	b2da      	uxtb	r2, r3
 800541e:	7d3b      	ldrb	r3, [r7, #20]
 8005420:	f362 03c3 	bfi	r3, r2, #3, #1
 8005424:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_ff           = val.free_fall;
 8005426:	797b      	ldrb	r3, [r7, #5]
 8005428:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800542c:	b2da      	uxtb	r2, r3
 800542e:	7d3b      	ldrb	r3, [r7, #20]
 8005430:	f362 1304 	bfi	r3, r2, #4, #1
 8005434:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_wu           = val.wake_up;
 8005436:	797b      	ldrb	r3, [r7, #5]
 8005438:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800543c:	b2da      	uxtb	r2, r3
 800543e:	7d3b      	ldrb	r3, [r7, #20]
 8005440:	f362 1345 	bfi	r3, r2, #5, #1
 8005444:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_single_tap   = val.single_tap;
 8005446:	797b      	ldrb	r3, [r7, #5]
 8005448:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800544c:	b2da      	uxtb	r2, r3
 800544e:	7d3b      	ldrb	r3, [r7, #20]
 8005450:	f362 1386 	bfi	r3, r2, #6, #1
 8005454:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_sleep_change = val.sleep_change;
 8005456:	79bb      	ldrb	r3, [r7, #6]
 8005458:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800545c:	b2da      	uxtb	r2, r3
 800545e:	7d3b      	ldrb	r3, [r7, #20]
 8005460:	f362 13c7 	bfi	r3, r2, #7, #1
 8005464:	753b      	strb	r3, [r7, #20]

  if ((emb_func_int1.int1_fsm_lc
 8005466:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800546a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800546e:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_sig_mot
 8005470:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005474:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005478:	b2db      	uxtb	r3, r3
 800547a:	4313      	orrs	r3, r2
 800547c:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_step_detector
 800547e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005482:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005486:	b2db      	uxtb	r3, r3
 8005488:	4313      	orrs	r3, r2
 800548a:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_tilt
 800548c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005490:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005494:	b2db      	uxtb	r3, r3
 8005496:	4313      	orrs	r3, r2
 8005498:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm1
 800549a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800549e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	4313      	orrs	r3, r2
 80054a6:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm2
 80054a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	4313      	orrs	r3, r2
 80054b4:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm3
 80054b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	4313      	orrs	r3, r2
 80054c2:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm4
 80054c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054c8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	4313      	orrs	r3, r2
 80054d0:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm5
 80054d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054d6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	4313      	orrs	r3, r2
 80054de:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm6
 80054e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054e4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	4313      	orrs	r3, r2
 80054ec:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm7
 80054ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80054f2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	4313      	orrs	r3, r2
 80054fa:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm8
 80054fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005500:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	4313      	orrs	r3, r2
 8005508:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm9
 800550a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800550e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	4313      	orrs	r3, r2
 8005516:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm10
 8005518:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800551c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005520:	b2db      	uxtb	r3, r3
 8005522:	4313      	orrs	r3, r2
 8005524:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm11
 8005526:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800552a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800552e:	b2db      	uxtb	r3, r3
 8005530:	4313      	orrs	r3, r2
 8005532:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm12
 8005534:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005538:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800553c:	b2db      	uxtb	r3, r3
 800553e:	4313      	orrs	r3, r2
 8005540:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm13
 8005542:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005546:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800554a:	b2db      	uxtb	r3, r3
 800554c:	4313      	orrs	r3, r2
 800554e:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm14
 8005550:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005554:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005558:	b2db      	uxtb	r3, r3
 800555a:	4313      	orrs	r3, r2
 800555c:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm15
 800555e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005562:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005566:	b2db      	uxtb	r3, r3
 8005568:	4313      	orrs	r3, r2
 800556a:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm16) != PROPERTY_DISABLE)
 800556c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005570:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005574:	b2db      	uxtb	r3, r3
 8005576:	4313      	orrs	r3, r2
 8005578:	b2db      	uxtb	r3, r3
  if ((emb_func_int1.int1_fsm_lc
 800557a:	2b00      	cmp	r3, #0
 800557c:	d004      	beq.n	8005588 <lsm6dso_pin_int1_route_set+0x554>
  {
    md1_cfg.int1_emb_func = PROPERTY_ENABLE;
 800557e:	7d3b      	ldrb	r3, [r7, #20]
 8005580:	f043 0302 	orr.w	r3, r3, #2
 8005584:	753b      	strb	r3, [r7, #20]
 8005586:	e003      	b.n	8005590 <lsm6dso_pin_int1_route_set+0x55c>
  }
  else
  {
    md1_cfg.int1_emb_func = PROPERTY_DISABLE;
 8005588:	7d3b      	ldrb	r3, [r7, #20]
 800558a:	f023 0302 	bic.w	r3, r3, #2
 800558e:	753b      	strb	r3, [r7, #20]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8005590:	f107 0214 	add.w	r2, r7, #20
 8005594:	2301      	movs	r3, #1
 8005596:	215e      	movs	r1, #94	@ 0x5e
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f7ff f9e1 	bl	8004960 <lsm6dso_write_reg>
 800559e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 80055a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <lsm6dso_pin_int1_route_set+0x576>
 80055a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a8:	e0e6      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  /* set interrupts_enable = 1 in TAP_CFG2 if it is the case */
  ret = lsm6dso_read_reg(ctx, LSM6DSO_TAP_CFG2, (uint8_t *) &tap_cfg2, 1);
 80055aa:	f107 021c 	add.w	r2, r7, #28
 80055ae:	2301      	movs	r3, #1
 80055b0:	2158      	movs	r1, #88	@ 0x58
 80055b2:	68f8      	ldr	r0, [r7, #12]
 80055b4:	f7ff f9b6 	bl	8004924 <lsm6dso_read_reg>
 80055b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
  ret += lsm6dso_pin_int2_route_get(ctx, NULL, &pin_int2_route);
 80055ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80055be:	461a      	mov	r2, r3
 80055c0:	2100      	movs	r1, #0
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f8dc 	bl	8005780 <lsm6dso_pin_int2_route_get>
 80055c8:	4602      	mov	r2, r0
 80055ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055cc:	4413      	add	r3, r2
 80055ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 80055d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <lsm6dso_pin_int1_route_set+0x5a6>
 80055d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d8:	e0ce      	b.n	8005778 <lsm6dso_pin_int1_route_set+0x744>

  if ((pin_int2_route.fifo_bdr
 80055da:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80055de:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80055e2:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_g
 80055e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80055e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	4313      	orrs	r3, r2
 80055f0:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_temp
 80055f2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80055f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	4313      	orrs	r3, r2
 80055fe:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_xl
 8005600:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005604:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005608:	b2db      	uxtb	r3, r3
 800560a:	4313      	orrs	r3, r2
 800560c:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_full
 800560e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005612:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005616:	b2db      	uxtb	r3, r3
 8005618:	4313      	orrs	r3, r2
 800561a:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_ovr
 800561c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005620:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005624:	b2db      	uxtb	r3, r3
 8005626:	4313      	orrs	r3, r2
 8005628:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_th
 800562a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800562e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005632:	b2db      	uxtb	r3, r3
 8005634:	4313      	orrs	r3, r2
 8005636:	b2da      	uxtb	r2, r3
       | pin_int2_route.six_d
 8005638:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800563c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005640:	b2db      	uxtb	r3, r3
 8005642:	4313      	orrs	r3, r2
 8005644:	b2da      	uxtb	r2, r3
       | pin_int2_route.double_tap
 8005646:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800564a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800564e:	b2db      	uxtb	r3, r3
 8005650:	4313      	orrs	r3, r2
 8005652:	b2da      	uxtb	r2, r3
       | pin_int2_route.free_fall
 8005654:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005658:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800565c:	b2db      	uxtb	r3, r3
 800565e:	4313      	orrs	r3, r2
 8005660:	b2da      	uxtb	r2, r3
       | pin_int2_route.wake_up
 8005662:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005666:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800566a:	b2db      	uxtb	r3, r3
 800566c:	4313      	orrs	r3, r2
 800566e:	b2da      	uxtb	r2, r3
       | pin_int2_route.single_tap
 8005670:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005674:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005678:	b2db      	uxtb	r3, r3
 800567a:	4313      	orrs	r3, r2
 800567c:	b2da      	uxtb	r2, r3
       | pin_int2_route.sleep_change
 800567e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005682:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005686:	b2db      	uxtb	r3, r3
 8005688:	4313      	orrs	r3, r2
 800568a:	b2da      	uxtb	r2, r3
       | int1_ctrl.den_drdy_flag
 800568c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005690:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005694:	b2db      	uxtb	r3, r3
 8005696:	4313      	orrs	r3, r2
 8005698:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_boot
 800569a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800569e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	4313      	orrs	r3, r2
 80056a6:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_cnt_bdr
 80056a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056ac:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	4313      	orrs	r3, r2
 80056b4:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_drdy_g
 80056b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056ba:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	4313      	orrs	r3, r2
 80056c2:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_drdy_xl
 80056c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	4313      	orrs	r3, r2
 80056d0:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_full
 80056d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056d6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	4313      	orrs	r3, r2
 80056de:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_ovr
 80056e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056e4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	4313      	orrs	r3, r2
 80056ec:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_th
 80056ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056f2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	4313      	orrs	r3, r2
 80056fa:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_shub
 80056fc:	7d3b      	ldrb	r3, [r7, #20]
 80056fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005702:	b2db      	uxtb	r3, r3
 8005704:	4313      	orrs	r3, r2
 8005706:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_6d
 8005708:	7d3b      	ldrb	r3, [r7, #20]
 800570a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800570e:	b2db      	uxtb	r3, r3
 8005710:	4313      	orrs	r3, r2
 8005712:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_double_tap
 8005714:	7d3b      	ldrb	r3, [r7, #20]
 8005716:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800571a:	b2db      	uxtb	r3, r3
 800571c:	4313      	orrs	r3, r2
 800571e:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_ff
 8005720:	7d3b      	ldrb	r3, [r7, #20]
 8005722:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005726:	b2db      	uxtb	r3, r3
 8005728:	4313      	orrs	r3, r2
 800572a:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_wu
 800572c:	7d3b      	ldrb	r3, [r7, #20]
 800572e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005732:	b2db      	uxtb	r3, r3
 8005734:	4313      	orrs	r3, r2
 8005736:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_single_tap
 8005738:	7d3b      	ldrb	r3, [r7, #20]
 800573a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800573e:	b2db      	uxtb	r3, r3
 8005740:	4313      	orrs	r3, r2
 8005742:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_sleep_change) != PROPERTY_DISABLE)
 8005744:	7d3b      	ldrb	r3, [r7, #20]
 8005746:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800574a:	b2db      	uxtb	r3, r3
 800574c:	4313      	orrs	r3, r2
 800574e:	b2db      	uxtb	r3, r3
  if ((pin_int2_route.fifo_bdr
 8005750:	2b00      	cmp	r3, #0
 8005752:	d004      	beq.n	800575e <lsm6dso_pin_int1_route_set+0x72a>
  {
    tap_cfg2.interrupts_enable = PROPERTY_ENABLE;
 8005754:	7f3b      	ldrb	r3, [r7, #28]
 8005756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800575a:	773b      	strb	r3, [r7, #28]
 800575c:	e003      	b.n	8005766 <lsm6dso_pin_int1_route_set+0x732>
  }
  else
  {
    tap_cfg2.interrupts_enable = PROPERTY_DISABLE;
 800575e:	7f3b      	ldrb	r3, [r7, #28]
 8005760:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005764:	773b      	strb	r3, [r7, #28]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_TAP_CFG2, (uint8_t *) &tap_cfg2, 1);
 8005766:	f107 021c 	add.w	r2, r7, #28
 800576a:	2301      	movs	r3, #1
 800576c:	2158      	movs	r1, #88	@ 0x58
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f7ff f8f6 	bl	8004960 <lsm6dso_write_reg>
 8005774:	63f8      	str	r0, [r7, #60]	@ 0x3c

  return ret;
 8005776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005778:	4618      	mov	r0, r3
 800577a:	3740      	adds	r7, #64	@ 0x40
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <lsm6dso_pin_int2_route_get>:
  *
  */
int32_t lsm6dso_pin_int2_route_get(const stmdev_ctx_t *ctx,
                                   stmdev_ctx_t *aux_ctx,
                                   lsm6dso_pin_int2_route_t *val)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08c      	sub	sp, #48	@ 0x30
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  lsm6dso_int2_ctrl_t      int2_ctrl;
  lsm6dso_md2_cfg_t        md2_cfg;
  lsm6dso_ctrl4_c_t        ctrl4_c;
  lsm6dso_int_ois_t        int_ois;
  int32_t                   ret;
  ret = 0;
 800578c:	2300      	movs	r3, #0
 800578e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (aux_ctx != NULL)
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d010      	beq.n	80057b8 <lsm6dso_pin_int2_route_get+0x38>
  {
    ret = lsm6dso_read_reg(aux_ctx, LSM6DSO_INT_OIS,
 8005796:	f107 0210 	add.w	r2, r7, #16
 800579a:	2301      	movs	r3, #1
 800579c:	216f      	movs	r1, #111	@ 0x6f
 800579e:	68b8      	ldr	r0, [r7, #8]
 80057a0:	f7ff f8c0 	bl	8004924 <lsm6dso_read_reg>
 80057a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
                           (uint8_t *)&int_ois, 1);
    val->drdy_ois = int_ois.int2_drdy_ois;
 80057a6:	7c3b      	ldrb	r3, [r7, #16]
 80057a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80057ac:	b2d9      	uxtb	r1, r3
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	7813      	ldrb	r3, [r2, #0]
 80057b2:	f361 0300 	bfi	r3, r1, #0, #1
 80057b6:	7013      	strb	r3, [r2, #0]
  }

  if (ctx != NULL)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 81c7 	beq.w	8005b4e <lsm6dso_pin_int2_route_get+0x3ce>
  {
    if (ret == 0)
 80057c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d104      	bne.n	80057d0 <lsm6dso_pin_int2_route_get+0x50>
    {
      ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80057c6:	2102      	movs	r1, #2
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f7ff fa65 	bl	8004c98 <lsm6dso_mem_bank_set>
 80057ce:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ret == 0)
 80057d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d107      	bne.n	80057e6 <lsm6dso_pin_int2_route_get+0x66>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_INT2,
 80057d6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80057da:	2301      	movs	r3, #1
 80057dc:	210e      	movs	r1, #14
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f7ff f8a0 	bl	8004924 <lsm6dso_read_reg>
 80057e4:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&emb_func_int2, 1);
    }

    if (ret == 0)
 80057e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d107      	bne.n	80057fc <lsm6dso_pin_int2_route_get+0x7c>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_INT2_A,
 80057ec:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80057f0:	2301      	movs	r3, #1
 80057f2:	210f      	movs	r1, #15
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f7ff f895 	bl	8004924 <lsm6dso_read_reg>
 80057fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&fsm_int2_a, 1);
    }

    if (ret == 0)
 80057fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d107      	bne.n	8005812 <lsm6dso_pin_int2_route_get+0x92>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_INT2_B,
 8005802:	f107 0220 	add.w	r2, r7, #32
 8005806:	2301      	movs	r3, #1
 8005808:	2110      	movs	r1, #16
 800580a:	68f8      	ldr	r0, [r7, #12]
 800580c:	f7ff f88a 	bl	8004924 <lsm6dso_read_reg>
 8005810:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&fsm_int2_b, 1);
    }

    if (ret == 0)
 8005812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005814:	2b00      	cmp	r3, #0
 8005816:	d104      	bne.n	8005822 <lsm6dso_pin_int2_route_get+0xa2>
    {
      ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8005818:	2100      	movs	r1, #0
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7ff fa3c 	bl	8004c98 <lsm6dso_mem_bank_set>
 8005820:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ret == 0)
 8005822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005824:	2b00      	cmp	r3, #0
 8005826:	d107      	bne.n	8005838 <lsm6dso_pin_int2_route_get+0xb8>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL,
 8005828:	f107 021c 	add.w	r2, r7, #28
 800582c:	2301      	movs	r3, #1
 800582e:	210e      	movs	r1, #14
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f7ff f877 	bl	8004924 <lsm6dso_read_reg>
 8005836:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&int2_ctrl, 1);
    }

    if (ret == 0)
 8005838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583a:	2b00      	cmp	r3, #0
 800583c:	d107      	bne.n	800584e <lsm6dso_pin_int2_route_get+0xce>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG,
 800583e:	f107 0218 	add.w	r2, r7, #24
 8005842:	2301      	movs	r3, #1
 8005844:	215f      	movs	r1, #95	@ 0x5f
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f7ff f86c 	bl	8004924 <lsm6dso_read_reg>
 800584c:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&md2_cfg, 1);
    }

    if (ret == 0)
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	2b00      	cmp	r3, #0
 8005852:	d107      	bne.n	8005864 <lsm6dso_pin_int2_route_get+0xe4>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005854:	f107 0214 	add.w	r2, r7, #20
 8005858:	2301      	movs	r3, #1
 800585a:	2113      	movs	r1, #19
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f7ff f861 	bl	8004924 <lsm6dso_read_reg>
 8005862:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ctrl4_c.int2_on_int1 == PROPERTY_DISABLE)
 8005864:	7d3b      	ldrb	r3, [r7, #20]
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d128      	bne.n	80058c2 <lsm6dso_pin_int2_route_get+0x142>
    {
      if (ret == 0)
 8005870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005872:	2b00      	cmp	r3, #0
 8005874:	d110      	bne.n	8005898 <lsm6dso_pin_int2_route_get+0x118>
      {
        ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL,
 8005876:	f107 021c 	add.w	r2, r7, #28
 800587a:	2301      	movs	r3, #1
 800587c:	210e      	movs	r1, #14
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f7ff f850 	bl	8004924 <lsm6dso_read_reg>
 8005884:	62f8      	str	r0, [r7, #44]	@ 0x2c
                               (uint8_t *)&int2_ctrl, 1);
        val->drdy_temp = int2_ctrl.int2_drdy_temp;
 8005886:	7f3b      	ldrb	r3, [r7, #28]
 8005888:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800588c:	b2d9      	uxtb	r1, r3
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	7813      	ldrb	r3, [r2, #0]
 8005892:	f361 03c3 	bfi	r3, r1, #3, #1
 8005896:	7013      	strb	r3, [r2, #0]
      }

      if (ret == 0)
 8005898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589a:	2b00      	cmp	r3, #0
 800589c:	d11b      	bne.n	80058d6 <lsm6dso_pin_int2_route_get+0x156>
      {
        ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 800589e:	f107 0218 	add.w	r2, r7, #24
 80058a2:	2301      	movs	r3, #1
 80058a4:	215f      	movs	r1, #95	@ 0x5f
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7ff f83c 	bl	8004924 <lsm6dso_read_reg>
 80058ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
        val->timestamp = md2_cfg.int2_timestamp;
 80058ae:	7e3b      	ldrb	r3, [r7, #24]
 80058b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80058b4:	b2d9      	uxtb	r1, r3
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	7853      	ldrb	r3, [r2, #1]
 80058ba:	f361 0300 	bfi	r3, r1, #0, #1
 80058be:	7053      	strb	r3, [r2, #1]
 80058c0:	e009      	b.n	80058d6 <lsm6dso_pin_int2_route_get+0x156>
      }
    }

    else
    {
      val->drdy_temp = PROPERTY_DISABLE;
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	7813      	ldrb	r3, [r2, #0]
 80058c6:	f023 0308 	bic.w	r3, r3, #8
 80058ca:	7013      	strb	r3, [r2, #0]
      val->timestamp = PROPERTY_DISABLE;
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	7853      	ldrb	r3, [r2, #1]
 80058d0:	f023 0301 	bic.w	r3, r3, #1
 80058d4:	7053      	strb	r3, [r2, #1]
    }

    val->drdy_xl   = int2_ctrl.int2_drdy_xl;
 80058d6:	7f3b      	ldrb	r3, [r7, #28]
 80058d8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80058dc:	b2d9      	uxtb	r1, r3
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	7813      	ldrb	r3, [r2, #0]
 80058e2:	f361 0341 	bfi	r3, r1, #1, #1
 80058e6:	7013      	strb	r3, [r2, #0]
    val->drdy_g    = int2_ctrl.int2_drdy_g;
 80058e8:	7f3b      	ldrb	r3, [r7, #28]
 80058ea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80058ee:	b2d9      	uxtb	r1, r3
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	7813      	ldrb	r3, [r2, #0]
 80058f4:	f361 0382 	bfi	r3, r1, #2, #1
 80058f8:	7013      	strb	r3, [r2, #0]
    val->drdy_temp = int2_ctrl.int2_drdy_temp;
 80058fa:	7f3b      	ldrb	r3, [r7, #28]
 80058fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005900:	b2d9      	uxtb	r1, r3
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	7813      	ldrb	r3, [r2, #0]
 8005906:	f361 03c3 	bfi	r3, r1, #3, #1
 800590a:	7013      	strb	r3, [r2, #0]
    val->fifo_th   = int2_ctrl.int2_fifo_th;
 800590c:	7f3b      	ldrb	r3, [r7, #28]
 800590e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005912:	b2d9      	uxtb	r1, r3
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	7813      	ldrb	r3, [r2, #0]
 8005918:	f361 1304 	bfi	r3, r1, #4, #1
 800591c:	7013      	strb	r3, [r2, #0]
    val->fifo_ovr  = int2_ctrl.int2_fifo_ovr;
 800591e:	7f3b      	ldrb	r3, [r7, #28]
 8005920:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005924:	b2d9      	uxtb	r1, r3
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	7813      	ldrb	r3, [r2, #0]
 800592a:	f361 1345 	bfi	r3, r1, #5, #1
 800592e:	7013      	strb	r3, [r2, #0]
    val->fifo_full = int2_ctrl.int2_fifo_full;
 8005930:	7f3b      	ldrb	r3, [r7, #28]
 8005932:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005936:	b2d9      	uxtb	r1, r3
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	7813      	ldrb	r3, [r2, #0]
 800593c:	f361 1386 	bfi	r3, r1, #6, #1
 8005940:	7013      	strb	r3, [r2, #0]
    val->fifo_bdr   = int2_ctrl.int2_cnt_bdr;
 8005942:	7f3b      	ldrb	r3, [r7, #28]
 8005944:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005948:	b2d9      	uxtb	r1, r3
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	7813      	ldrb	r3, [r2, #0]
 800594e:	f361 13c7 	bfi	r3, r1, #7, #1
 8005952:	7013      	strb	r3, [r2, #0]
    val->timestamp    = md2_cfg.int2_timestamp;
 8005954:	7e3b      	ldrb	r3, [r7, #24]
 8005956:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800595a:	b2d9      	uxtb	r1, r3
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	7853      	ldrb	r3, [r2, #1]
 8005960:	f361 0300 	bfi	r3, r1, #0, #1
 8005964:	7053      	strb	r3, [r2, #1]
    val->six_d        = md2_cfg.int2_6d;
 8005966:	7e3b      	ldrb	r3, [r7, #24]
 8005968:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800596c:	b2d9      	uxtb	r1, r3
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	7853      	ldrb	r3, [r2, #1]
 8005972:	f361 0341 	bfi	r3, r1, #1, #1
 8005976:	7053      	strb	r3, [r2, #1]
    val->double_tap   = md2_cfg.int2_double_tap;
 8005978:	7e3b      	ldrb	r3, [r7, #24]
 800597a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800597e:	b2d9      	uxtb	r1, r3
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	7853      	ldrb	r3, [r2, #1]
 8005984:	f361 0382 	bfi	r3, r1, #2, #1
 8005988:	7053      	strb	r3, [r2, #1]
    val->free_fall    = md2_cfg.int2_ff;
 800598a:	7e3b      	ldrb	r3, [r7, #24]
 800598c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005990:	b2d9      	uxtb	r1, r3
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	7853      	ldrb	r3, [r2, #1]
 8005996:	f361 03c3 	bfi	r3, r1, #3, #1
 800599a:	7053      	strb	r3, [r2, #1]
    val->wake_up      = md2_cfg.int2_wu;
 800599c:	7e3b      	ldrb	r3, [r7, #24]
 800599e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80059a2:	b2d9      	uxtb	r1, r3
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	7853      	ldrb	r3, [r2, #1]
 80059a8:	f361 1304 	bfi	r3, r1, #4, #1
 80059ac:	7053      	strb	r3, [r2, #1]
    val->single_tap   = md2_cfg.int2_single_tap;
 80059ae:	7e3b      	ldrb	r3, [r7, #24]
 80059b0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80059b4:	b2d9      	uxtb	r1, r3
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	7853      	ldrb	r3, [r2, #1]
 80059ba:	f361 1345 	bfi	r3, r1, #5, #1
 80059be:	7053      	strb	r3, [r2, #1]
    val->sleep_change = md2_cfg.int2_sleep_change;
 80059c0:	7e3b      	ldrb	r3, [r7, #24]
 80059c2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80059c6:	b2d9      	uxtb	r1, r3
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	7853      	ldrb	r3, [r2, #1]
 80059cc:	f361 1386 	bfi	r3, r1, #6, #1
 80059d0:	7053      	strb	r3, [r2, #1]
    val->step_detector = emb_func_int2. int2_step_detector;
 80059d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059d6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80059da:	b2d9      	uxtb	r1, r3
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	7853      	ldrb	r3, [r2, #1]
 80059e0:	f361 13c7 	bfi	r3, r1, #7, #1
 80059e4:	7053      	strb	r3, [r2, #1]
    val->tilt          = emb_func_int2.int2_tilt;
 80059e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80059ee:	b2d9      	uxtb	r1, r3
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	7893      	ldrb	r3, [r2, #2]
 80059f4:	f361 0300 	bfi	r3, r1, #0, #1
 80059f8:	7093      	strb	r3, [r2, #2]
    val->fsm_lc        = emb_func_int2.int2_fsm_lc;
 80059fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80059fe:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005a02:	b2d9      	uxtb	r1, r3
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	7893      	ldrb	r3, [r2, #2]
 8005a08:	f361 0382 	bfi	r3, r1, #2, #1
 8005a0c:	7093      	strb	r3, [r2, #2]
    val->fsm1 = fsm_int2_a.int2_fsm1;
 8005a0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a12:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005a16:	b2d9      	uxtb	r1, r3
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	7893      	ldrb	r3, [r2, #2]
 8005a1c:	f361 03c3 	bfi	r3, r1, #3, #1
 8005a20:	7093      	strb	r3, [r2, #2]
    val->fsm2 = fsm_int2_a.int2_fsm2;
 8005a22:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a26:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005a2a:	b2d9      	uxtb	r1, r3
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	7893      	ldrb	r3, [r2, #2]
 8005a30:	f361 1304 	bfi	r3, r1, #4, #1
 8005a34:	7093      	strb	r3, [r2, #2]
    val->fsm3 = fsm_int2_a.int2_fsm3;
 8005a36:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a3a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005a3e:	b2d9      	uxtb	r1, r3
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	7893      	ldrb	r3, [r2, #2]
 8005a44:	f361 1345 	bfi	r3, r1, #5, #1
 8005a48:	7093      	strb	r3, [r2, #2]
    val->fsm4 = fsm_int2_a.int2_fsm4;
 8005a4a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a4e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005a52:	b2d9      	uxtb	r1, r3
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	7893      	ldrb	r3, [r2, #2]
 8005a58:	f361 1386 	bfi	r3, r1, #6, #1
 8005a5c:	7093      	strb	r3, [r2, #2]
    val->fsm5 = fsm_int2_a.int2_fsm5;
 8005a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a62:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005a66:	b2d9      	uxtb	r1, r3
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	7893      	ldrb	r3, [r2, #2]
 8005a6c:	f361 13c7 	bfi	r3, r1, #7, #1
 8005a70:	7093      	strb	r3, [r2, #2]
    val->fsm6 = fsm_int2_a.int2_fsm6;
 8005a72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a76:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005a7a:	b2d9      	uxtb	r1, r3
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	78d3      	ldrb	r3, [r2, #3]
 8005a80:	f361 0300 	bfi	r3, r1, #0, #1
 8005a84:	70d3      	strb	r3, [r2, #3]
    val->fsm7 = fsm_int2_a.int2_fsm7;
 8005a86:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a8a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005a8e:	b2d9      	uxtb	r1, r3
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	78d3      	ldrb	r3, [r2, #3]
 8005a94:	f361 0341 	bfi	r3, r1, #1, #1
 8005a98:	70d3      	strb	r3, [r2, #3]
    val->fsm8 = fsm_int2_a.int2_fsm8;
 8005a9a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a9e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005aa2:	b2d9      	uxtb	r1, r3
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	78d3      	ldrb	r3, [r2, #3]
 8005aa8:	f361 0382 	bfi	r3, r1, #2, #1
 8005aac:	70d3      	strb	r3, [r2, #3]
    val->fsm9  = fsm_int2_b.int2_fsm9;
 8005aae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ab2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005ab6:	b2d9      	uxtb	r1, r3
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	78d3      	ldrb	r3, [r2, #3]
 8005abc:	f361 03c3 	bfi	r3, r1, #3, #1
 8005ac0:	70d3      	strb	r3, [r2, #3]
    val->fsm10 = fsm_int2_b.int2_fsm10;
 8005ac2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ac6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005aca:	b2d9      	uxtb	r1, r3
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	78d3      	ldrb	r3, [r2, #3]
 8005ad0:	f361 1304 	bfi	r3, r1, #4, #1
 8005ad4:	70d3      	strb	r3, [r2, #3]
    val->fsm11 = fsm_int2_b.int2_fsm11;
 8005ad6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005ada:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005ade:	b2d9      	uxtb	r1, r3
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	78d3      	ldrb	r3, [r2, #3]
 8005ae4:	f361 1345 	bfi	r3, r1, #5, #1
 8005ae8:	70d3      	strb	r3, [r2, #3]
    val->fsm12 = fsm_int2_b.int2_fsm12;
 8005aea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005aee:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005af2:	b2d9      	uxtb	r1, r3
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	78d3      	ldrb	r3, [r2, #3]
 8005af8:	f361 1386 	bfi	r3, r1, #6, #1
 8005afc:	70d3      	strb	r3, [r2, #3]
    val->fsm13 = fsm_int2_b.int2_fsm13;
 8005afe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b02:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005b06:	b2d9      	uxtb	r1, r3
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	78d3      	ldrb	r3, [r2, #3]
 8005b0c:	f361 13c7 	bfi	r3, r1, #7, #1
 8005b10:	70d3      	strb	r3, [r2, #3]
    val->fsm14 = fsm_int2_b.int2_fsm14;
 8005b12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b16:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005b1a:	b2d9      	uxtb	r1, r3
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	7913      	ldrb	r3, [r2, #4]
 8005b20:	f361 0300 	bfi	r3, r1, #0, #1
 8005b24:	7113      	strb	r3, [r2, #4]
    val->fsm15 = fsm_int2_b.int2_fsm15;
 8005b26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b2a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005b2e:	b2d9      	uxtb	r1, r3
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	7913      	ldrb	r3, [r2, #4]
 8005b34:	f361 0341 	bfi	r3, r1, #1, #1
 8005b38:	7113      	strb	r3, [r2, #4]
    val->fsm16 = fsm_int2_b.int2_fsm16;
 8005b3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b3e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005b42:	b2d9      	uxtb	r1, r3
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	7913      	ldrb	r3, [r2, #4]
 8005b48:	f361 0382 	bfi	r3, r1, #2, #1
 8005b4c:	7113      	strb	r3, [r2, #4]
  }

  return ret;
 8005b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3730      	adds	r7, #48	@ 0x30
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <_fminf>:
 8005b58:	f005 bdd0 	b.w	800b6fc <fminf>

08005b5c <neai_classification_init>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	4605      	mov	r5, r0
 8005b60:	4958      	ldr	r1, [pc, #352]	@ (8005cc4 <neai_classification_init+0x168>)
 8005b62:	4b59      	ldr	r3, [pc, #356]	@ (8005cc8 <neai_classification_init+0x16c>)
 8005b64:	f500 62c0 	add.w	r2, r0, #1536	@ 0x600
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	600d      	str	r5, [r1, #0]
 8005b6c:	f8d0 0c00 	ldr.w	r0, [r0, #3072]	@ 0xc00
 8005b70:	f7fb faf0 	bl	8001154 <__aeabi_f2iz>
 8005b74:	2300      	movs	r3, #0
 8005b76:	2107      	movs	r1, #7
 8005b78:	4a54      	ldr	r2, [pc, #336]	@ (8005ccc <neai_classification_init+0x170>)
 8005b7a:	4e55      	ldr	r6, [pc, #340]	@ (8005cd0 <neai_classification_init+0x174>)
 8005b7c:	6013      	str	r3, [r2, #0]
 8005b7e:	6033      	str	r3, [r6, #0]
 8005b80:	4b54      	ldr	r3, [pc, #336]	@ (8005cd4 <neai_classification_init+0x178>)
 8005b82:	4c55      	ldr	r4, [pc, #340]	@ (8005cd8 <neai_classification_init+0x17c>)
 8005b84:	6019      	str	r1, [r3, #0]
 8005b86:	4b55      	ldr	r3, [pc, #340]	@ (8005cdc <neai_classification_init+0x180>)
 8005b88:	4955      	ldr	r1, [pc, #340]	@ (8005ce0 <neai_classification_init+0x184>)
 8005b8a:	6018      	str	r0, [r3, #0]
 8005b8c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8005b90:	6020      	str	r0, [r4, #0]
 8005b92:	4e54      	ldr	r6, [pc, #336]	@ (8005ce4 <neai_classification_init+0x188>)
 8005b94:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 8005b98:	6053      	str	r3, [r2, #4]
 8005b9a:	f203 3301 	addw	r3, r3, #769	@ 0x301
 8005b9e:	f204 3405 	addw	r4, r4, #773	@ 0x305
 8005ba2:	f605 4704 	addw	r7, r5, #3076	@ 0xc04
 8005ba6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005baa:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8005bae:	600f      	str	r7, [r1, #0]
 8005bb0:	6033      	str	r3, [r6, #0]
 8005bb2:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8005bb6:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8005bba:	f7fb fa99 	bl	80010f0 <__aeabi_fcmpeq>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d06f      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005bc2:	4949      	ldr	r1, [pc, #292]	@ (8005ce8 <neai_classification_init+0x18c>)
 8005bc4:	6860      	ldr	r0, [r4, #4]
 8005bc6:	f7fb fa93 	bl	80010f0 <__aeabi_fcmpeq>
 8005bca:	2800      	cmp	r0, #0
 8005bcc:	d069      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005bce:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8005bd2:	68a0      	ldr	r0, [r4, #8]
 8005bd4:	f7fb fa8c 	bl	80010f0 <__aeabi_fcmpeq>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	d062      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005bdc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005be0:	68e0      	ldr	r0, [r4, #12]
 8005be2:	f7fb fa85 	bl	80010f0 <__aeabi_fcmpeq>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	d05b      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005bea:	2100      	movs	r1, #0
 8005bec:	6920      	ldr	r0, [r4, #16]
 8005bee:	f7fb fa7f 	bl	80010f0 <__aeabi_fcmpeq>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	d055      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005bf6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005bfa:	6960      	ldr	r0, [r4, #20]
 8005bfc:	f7fb fa78 	bl	80010f0 <__aeabi_fcmpeq>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	d04e      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005c04:	2100      	movs	r1, #0
 8005c06:	69a0      	ldr	r0, [r4, #24]
 8005c08:	f7fb fa72 	bl	80010f0 <__aeabi_fcmpeq>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	d048      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005c10:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c14:	69e0      	ldr	r0, [r4, #28]
 8005c16:	f7fb fa6b 	bl	80010f0 <__aeabi_fcmpeq>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	d041      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005c1e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005c22:	6a20      	ldr	r0, [r4, #32]
 8005c24:	f7fb fa64 	bl	80010f0 <__aeabi_fcmpeq>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d03a      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005c2c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c30:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005c32:	f7fb fa5d 	bl	80010f0 <__aeabi_fcmpeq>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d033      	beq.n	8005ca2 <neai_classification_init+0x146>
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005c3e:	f7fb fa57 	bl	80010f0 <__aeabi_fcmpeq>
 8005c42:	b370      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c44:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8005c48:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005c4a:	f7fb fa51 	bl	80010f0 <__aeabi_fcmpeq>
 8005c4e:	b340      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c50:	2100      	movs	r1, #0
 8005c52:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005c54:	f7fb fa4c 	bl	80010f0 <__aeabi_fcmpeq>
 8005c58:	b318      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005c5e:	f7fb fa47 	bl	80010f0 <__aeabi_fcmpeq>
 8005c62:	b1f0      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c64:	2100      	movs	r1, #0
 8005c66:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005c68:	f7fb fa42 	bl	80010f0 <__aeabi_fcmpeq>
 8005c6c:	b1c8      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c6e:	491f      	ldr	r1, [pc, #124]	@ (8005cec <neai_classification_init+0x190>)
 8005c70:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005c72:	f7fb fa3d 	bl	80010f0 <__aeabi_fcmpeq>
 8005c76:	b1a0      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c78:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c7c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8005c7e:	f7fb fa37 	bl	80010f0 <__aeabi_fcmpeq>
 8005c82:	b170      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c84:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005c88:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8005c8a:	f7fb fa31 	bl	80010f0 <__aeabi_fcmpeq>
 8005c8e:	b140      	cbz	r0, 8005ca2 <neai_classification_init+0x146>
 8005c90:	4917      	ldr	r1, [pc, #92]	@ (8005cf0 <neai_classification_init+0x194>)
 8005c92:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8005c94:	f7fb fa2c 	bl	80010f0 <__aeabi_fcmpeq>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	bf0c      	ite	eq
 8005c9c:	237d      	moveq	r3, #125	@ 0x7d
 8005c9e:	2300      	movne	r3, #0
 8005ca0:	e000      	b.n	8005ca4 <neai_classification_init+0x148>
 8005ca2:	237d      	movs	r3, #125	@ 0x7d
 8005ca4:	4c13      	ldr	r4, [pc, #76]	@ (8005cf4 <neai_classification_init+0x198>)
 8005ca6:	4914      	ldr	r1, [pc, #80]	@ (8005cf8 <neai_classification_init+0x19c>)
 8005ca8:	4814      	ldr	r0, [pc, #80]	@ (8005cfc <neai_classification_init+0x1a0>)
 8005caa:	7023      	strb	r3, [r4, #0]
 8005cac:	f7ff ff54 	bl	8005b58 <_fminf>
 8005cb0:	4912      	ldr	r1, [pc, #72]	@ (8005cfc <neai_classification_init+0x1a0>)
 8005cb2:	f7fb fa1d 	bl	80010f0 <__aeabi_fcmpeq>
 8005cb6:	b108      	cbz	r0, 8005cbc <neai_classification_init+0x160>
 8005cb8:	7820      	ldrb	r0, [r4, #0]
 8005cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cbc:	2381      	movs	r3, #129	@ 0x81
 8005cbe:	7023      	strb	r3, [r4, #0]
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cc4:	20001174 	.word	0x20001174
 8005cc8:	20001178 	.word	0x20001178
 8005ccc:	20000954 	.word	0x20000954
 8005cd0:	20000964 	.word	0x20000964
 8005cd4:	20000960 	.word	0x20000960
 8005cd8:	20000968 	.word	0x20000968
 8005cdc:	2000095c 	.word	0x2000095c
 8005ce0:	20000970 	.word	0x20000970
 8005ce4:	2000096c 	.word	0x2000096c
 8005ce8:	40400000 	.word	0x40400000
 8005cec:	49742400 	.word	0x49742400
 8005cf0:	41100000 	.word	0x41100000
 8005cf4:	20000020 	.word	0x20000020
 8005cf8:	40066666 	.word	0x40066666
 8005cfc:	3f8ccccd 	.word	0x3f8ccccd

08005d00 <neai_classification>:
 8005d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d04:	4bab      	ldr	r3, [pc, #684]	@ (8005fb4 <neai_classification+0x2b4>)
 8005d06:	b08d      	sub	sp, #52	@ 0x34
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	9102      	str	r1, [sp, #8]
 8005d0c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d0e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005d10:	b113      	cbz	r3, 8005d18 <neai_classification+0x18>
 8005d12:	2b81      	cmp	r3, #129	@ 0x81
 8005d14:	f040 860f 	bne.w	8006936 <neai_classification+0xc36>
 8005d18:	4da7      	ldr	r5, [pc, #668]	@ (8005fb8 <neai_classification+0x2b8>)
 8005d1a:	4ba8      	ldr	r3, [pc, #672]	@ (8005fbc <neai_classification+0x2bc>)
 8005d1c:	462c      	mov	r4, r5
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	1f06      	subs	r6, r0, #4
 8005d22:	f1a3 0904 	sub.w	r9, r3, #4
 8005d26:	4ba6      	ldr	r3, [pc, #664]	@ (8005fc0 <neai_classification+0x2c0>)
 8005d28:	f505 68c0 	add.w	r8, r5, #1536	@ 0x600
 8005d2c:	681f      	ldr	r7, [r3, #0]
 8005d2e:	3f04      	subs	r7, #4
 8005d30:	f859 1f04 	ldr.w	r1, [r9, #4]!
 8005d34:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8005d38:	f7fa ff3c 	bl	8000bb4 <__aeabi_fsub>
 8005d3c:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8005d40:	f7fb f842 	bl	8000dc8 <__aeabi_fmul>
 8005d44:	f844 0b04 	str.w	r0, [r4], #4
 8005d48:	45a0      	cmp	r8, r4
 8005d4a:	d1f1      	bne.n	8005d30 <neai_classification+0x30>
 8005d4c:	2700      	movs	r7, #0
 8005d4e:	4b9d      	ldr	r3, [pc, #628]	@ (8005fc4 <neai_classification+0x2c4>)
 8005d50:	4e9d      	ldr	r6, [pc, #628]	@ (8005fc8 <neai_classification+0x2c8>)
 8005d52:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d54:	2300      	movs	r3, #0
 8005d56:	4a9d      	ldr	r2, [pc, #628]	@ (8005fcc <neai_classification+0x2cc>)
 8005d58:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8005d5c:	3303      	adds	r3, #3
 8005d5e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8005d62:	f842 1f04 	str.w	r1, [r2, #4]!
 8005d66:	d1f7      	bne.n	8005d58 <neai_classification+0x58>
 8005d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d6a:	f8d3 8000 	ldr.w	r8, [r3]
 8005d6e:	4b95      	ldr	r3, [pc, #596]	@ (8005fc4 <neai_classification+0x2c4>)
 8005d70:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d74:	461c      	mov	r4, r3
 8005d76:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d78:	f854 9f04 	ldr.w	r9, [r4, #4]!
 8005d7c:	4641      	mov	r1, r8
 8005d7e:	4648      	mov	r0, r9
 8005d80:	f7fb f9c0 	bl	8001104 <__aeabi_fcmplt>
 8005d84:	b100      	cbz	r0, 8005d88 <neai_classification+0x88>
 8005d86:	46c8      	mov	r8, r9
 8005d88:	4b91      	ldr	r3, [pc, #580]	@ (8005fd0 <neai_classification+0x2d0>)
 8005d8a:	42a3      	cmp	r3, r4
 8005d8c:	d1f4      	bne.n	8005d78 <neai_classification+0x78>
 8005d8e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005d92:	4640      	mov	r0, r8
 8005d94:	f7fa ff0e 	bl	8000bb4 <__aeabi_fsub>
 8005d98:	f04f 0b00 	mov.w	fp, #0
 8005d9c:	4682      	mov	sl, r0
 8005d9e:	4634      	mov	r4, r6
 8005da0:	4b89      	ldr	r3, [pc, #548]	@ (8005fc8 <neai_classification+0x2c8>)
 8005da2:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8005da6:	f8cd b000 	str.w	fp, [sp]
 8005daa:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8005dae:	9706      	str	r7, [sp, #24]
 8005db0:	f10b 0701 	add.w	r7, fp, #1
 8005db4:	9401      	str	r4, [sp, #4]
 8005db6:	4638      	mov	r0, r7
 8005db8:	f844 ab04 	str.w	sl, [r4], #4
 8005dbc:	f7fa ffb0 	bl	8000d20 <__aeabi_i2f>
 8005dc0:	f04f 4185 	mov.w	r1, #1115684864	@ 0x42800000
 8005dc4:	f7fb f800 	bl	8000dc8 <__aeabi_fmul>
 8005dc8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005dcc:	f7fa fef2 	bl	8000bb4 <__aeabi_fsub>
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	9800      	ldr	r0, [sp, #0]
 8005dd4:	f7fa ffa0 	bl	8000d18 <__aeabi_ui2f>
 8005dd8:	4601      	mov	r1, r0
 8005dda:	4628      	mov	r0, r5
 8005ddc:	f7fb f9a6 	bl	800112c <__aeabi_fcmpge>
 8005de0:	4656      	mov	r6, sl
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d02e      	beq.n	8005e44 <neai_classification+0x144>
 8005de6:	2300      	movs	r3, #0
 8005de8:	4622      	mov	r2, r4
 8005dea:	462c      	mov	r4, r5
 8005dec:	461d      	mov	r5, r3
 8005dee:	4613      	mov	r3, r2
 8005df0:	b2aa      	uxth	r2, r5
 8005df2:	4610      	mov	r0, r2
 8005df4:	9308      	str	r3, [sp, #32]
 8005df6:	9207      	str	r2, [sp, #28]
 8005df8:	f7fa ff92 	bl	8000d20 <__aeabi_i2f>
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	f7fa ffe3 	bl	8000dc8 <__aeabi_fmul>
 8005e02:	9b00      	ldr	r3, [sp, #0]
 8005e04:	4a6f      	ldr	r2, [pc, #444]	@ (8005fc4 <neai_classification+0x2c4>)
 8005e06:	3501      	adds	r5, #1
 8005e08:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005e0c:	f7fa fed4 	bl	8000bb8 <__addsf3>
 8005e10:	9a07      	ldr	r2, [sp, #28]
 8005e12:	4606      	mov	r6, r0
 8005e14:	1c50      	adds	r0, r2, #1
 8005e16:	f7fa ff83 	bl	8000d20 <__aeabi_i2f>
 8005e1a:	4601      	mov	r1, r0
 8005e1c:	4630      	mov	r0, r6
 8005e1e:	f7fb f887 	bl	8000f30 <__aeabi_fdiv>
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	4606      	mov	r6, r0
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	b293      	uxth	r3, r2
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	9300      	str	r3, [sp, #0]
 8005e2e:	f7fa ff73 	bl	8000d18 <__aeabi_ui2f>
 8005e32:	4621      	mov	r1, r4
 8005e34:	f7fb f970 	bl	8001118 <__aeabi_fcmple>
 8005e38:	9b08      	ldr	r3, [sp, #32]
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d1d8      	bne.n	8005df0 <neai_classification+0xf0>
 8005e3e:	461c      	mov	r4, r3
 8005e40:	f843 6c04 	str.w	r6, [r3, #-4]
 8005e44:	4641      	mov	r1, r8
 8005e46:	f8d9 0000 	ldr.w	r0, [r9]
 8005e4a:	f7fb f95b 	bl	8001104 <__aeabi_fcmplt>
 8005e4e:	b120      	cbz	r0, 8005e5a <neai_classification+0x15a>
 8005e50:	9b03      	ldr	r3, [sp, #12]
 8005e52:	f8c9 3000 	str.w	r3, [r9]
 8005e56:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4640      	mov	r0, r8
 8005e5e:	f7fb f96f 	bl	8001140 <__aeabi_fcmpgt>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	f000 856b 	beq.w	800693e <neai_classification+0xc3e>
 8005e68:	f1bb 0f00 	cmp.w	fp, #0
 8005e6c:	f000 8567 	beq.w	800693e <neai_classification+0xc3e>
 8005e70:	e9dd 5604 	ldrd	r5, r6, [sp, #16]
 8005e74:	4b54      	ldr	r3, [pc, #336]	@ (8005fc8 <neai_classification+0x2c8>)
 8005e76:	9a01      	ldr	r2, [sp, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	9f06      	ldr	r7, [sp, #24]
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	3701      	adds	r7, #1
 8005e80:	2f03      	cmp	r7, #3
 8005e82:	f106 0608 	add.w	r6, r6, #8
 8005e86:	f105 0504 	add.w	r5, r5, #4
 8005e8a:	f47f af63 	bne.w	8005d54 <neai_classification+0x54>
 8005e8e:	4b4e      	ldr	r3, [pc, #312]	@ (8005fc8 <neai_classification+0x2c8>)
 8005e90:	2100      	movs	r1, #0
 8005e92:	681c      	ldr	r4, [r3, #0]
 8005e94:	4620      	mov	r0, r4
 8005e96:	f7fb f935 	bl	8001104 <__aeabi_fcmplt>
 8005e9a:	b108      	cbz	r0, 8005ea0 <neai_classification+0x1a0>
 8005e9c:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005ea0:	4b49      	ldr	r3, [pc, #292]	@ (8005fc8 <neai_classification+0x2c8>)
 8005ea2:	2100      	movs	r1, #0
 8005ea4:	601c      	str	r4, [r3, #0]
 8005ea6:	685c      	ldr	r4, [r3, #4]
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f7fb f92b 	bl	8001104 <__aeabi_fcmplt>
 8005eae:	b108      	cbz	r0, 8005eb4 <neai_classification+0x1b4>
 8005eb0:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005eb4:	4b44      	ldr	r3, [pc, #272]	@ (8005fc8 <neai_classification+0x2c8>)
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	605c      	str	r4, [r3, #4]
 8005eba:	689c      	ldr	r4, [r3, #8]
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f7fb f921 	bl	8001104 <__aeabi_fcmplt>
 8005ec2:	b108      	cbz	r0, 8005ec8 <neai_classification+0x1c8>
 8005ec4:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005ec8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fc8 <neai_classification+0x2c8>)
 8005eca:	2100      	movs	r1, #0
 8005ecc:	609c      	str	r4, [r3, #8]
 8005ece:	68dc      	ldr	r4, [r3, #12]
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f7fb f917 	bl	8001104 <__aeabi_fcmplt>
 8005ed6:	b108      	cbz	r0, 8005edc <neai_classification+0x1dc>
 8005ed8:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005edc:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc8 <neai_classification+0x2c8>)
 8005ede:	2100      	movs	r1, #0
 8005ee0:	60dc      	str	r4, [r3, #12]
 8005ee2:	691c      	ldr	r4, [r3, #16]
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	f7fb f90d 	bl	8001104 <__aeabi_fcmplt>
 8005eea:	b108      	cbz	r0, 8005ef0 <neai_classification+0x1f0>
 8005eec:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005ef0:	4b35      	ldr	r3, [pc, #212]	@ (8005fc8 <neai_classification+0x2c8>)
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	611c      	str	r4, [r3, #16]
 8005ef6:	695c      	ldr	r4, [r3, #20]
 8005ef8:	4620      	mov	r0, r4
 8005efa:	f7fb f903 	bl	8001104 <__aeabi_fcmplt>
 8005efe:	b108      	cbz	r0, 8005f04 <neai_classification+0x204>
 8005f00:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8005f04:	4b30      	ldr	r3, [pc, #192]	@ (8005fc8 <neai_classification+0x2c8>)
 8005f06:	615c      	str	r4, [r3, #20]
 8005f08:	4b32      	ldr	r3, [pc, #200]	@ (8005fd4 <neai_classification+0x2d4>)
 8005f0a:	681e      	ldr	r6, [r3, #0]
 8005f0c:	4b32      	ldr	r3, [pc, #200]	@ (8005fd8 <neai_classification+0x2d8>)
 8005f0e:	2e00      	cmp	r6, #0
 8005f10:	681f      	ldr	r7, [r3, #0]
 8005f12:	f340 8271 	ble.w	80063f8 <neai_classification+0x6f8>
 8005f16:	4b31      	ldr	r3, [pc, #196]	@ (8005fdc <neai_classification+0x2dc>)
 8005f18:	4d31      	ldr	r5, [pc, #196]	@ (8005fe0 <neai_classification+0x2e0>)
 8005f1a:	f8d3 8000 	ldr.w	r8, [r3]
 8005f1e:	4b31      	ldr	r3, [pc, #196]	@ (8005fe4 <neai_classification+0x2e4>)
 8005f20:	4c31      	ldr	r4, [pc, #196]	@ (8005fe8 <neai_classification+0x2e8>)
 8005f22:	f8d3 b000 	ldr.w	fp, [r3]
 8005f26:	686b      	ldr	r3, [r5, #4]
 8005f28:	eb04 008b 	add.w	r0, r4, fp, lsl #2
 8005f2c:	1b9b      	subs	r3, r3, r6
 8005f2e:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 8005f32:	00b3      	lsls	r3, r6, #2
 8005f34:	461a      	mov	r2, r3
 8005f36:	9304      	str	r3, [sp, #16]
 8005f38:	f001 fe2f 	bl	8007b9a <memcpy>
 8005f3c:	2f01      	cmp	r7, #1
 8005f3e:	f340 81e1 	ble.w	8006304 <neai_classification+0x604>
 8005f42:	2f03      	cmp	r7, #3
 8005f44:	bfd8      	it	le
 8005f46:	2200      	movle	r2, #0
 8005f48:	f8d5 a000 	ldr.w	sl, [r5]
 8005f4c:	f340 8133 	ble.w	80061b6 <neai_classification+0x4b6>
 8005f50:	2300      	movs	r3, #0
 8005f52:	1f3a      	subs	r2, r7, #4
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	eb06 030a 	add.w	r3, r6, sl
 8005f5e:	e9cd 8a06 	strd	r8, sl, [sp, #24]
 8005f62:	3202      	adds	r2, #2
 8005f64:	eb08 0983 	add.w	r9, r8, r3, lsl #2
 8005f68:	00f3      	lsls	r3, r6, #3
 8005f6a:	9303      	str	r3, [sp, #12]
 8005f6c:	eb08 058a 	add.w	r5, r8, sl, lsl #2
 8005f70:	9201      	str	r2, [sp, #4]
 8005f72:	9708      	str	r7, [sp, #32]
 8005f74:	9b00      	ldr	r3, [sp, #0]
 8005f76:	4a14      	ldr	r2, [pc, #80]	@ (8005fc8 <neai_classification+0x2c8>)
 8005f78:	6829      	ldr	r1, [r5, #0]
 8005f7a:	f852 8023 	ldr.w	r8, [r2, r3, lsl #2]
 8005f7e:	3204      	adds	r2, #4
 8005f80:	4640      	mov	r0, r8
 8005f82:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 8005f86:	f7fa ff1f 	bl	8000dc8 <__aeabi_fmul>
 8005f8a:	f854 102b 	ldr.w	r1, [r4, fp, lsl #2]
 8005f8e:	f7fa fe13 	bl	8000bb8 <__addsf3>
 8005f92:	4682      	mov	sl, r0
 8005f94:	f844 a02b 	str.w	sl, [r4, fp, lsl #2]
 8005f98:	f8d9 1000 	ldr.w	r1, [r9]
 8005f9c:	4638      	mov	r0, r7
 8005f9e:	f7fa ff13 	bl	8000dc8 <__aeabi_fmul>
 8005fa2:	4651      	mov	r1, sl
 8005fa4:	f7fa fe08 	bl	8000bb8 <__addsf3>
 8005fa8:	2e01      	cmp	r6, #1
 8005faa:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 8005fae:	f000 80f5 	beq.w	800619c <neai_classification+0x49c>
 8005fb2:	e01b      	b.n	8005fec <neai_classification+0x2ec>
 8005fb4:	20000020 	.word	0x20000020
 8005fb8:	20000b74 	.word	0x20000b74
 8005fbc:	20001174 	.word	0x20001174
 8005fc0:	20001178 	.word	0x20001178
 8005fc4:	20000974 	.word	0x20000974
 8005fc8:	2000117c 	.word	0x2000117c
 8005fcc:	20000970 	.word	0x20000970
 8005fd0:	20000b70 	.word	0x20000b70
 8005fd4:	2000095c 	.word	0x2000095c
 8005fd8:	20000960 	.word	0x20000960
 8005fdc:	20000970 	.word	0x20000970
 8005fe0:	20000954 	.word	0x20000954
 8005fe4:	20000964 	.word	0x20000964
 8005fe8:	20000930 	.word	0x20000930
 8005fec:	6869      	ldr	r1, [r5, #4]
 8005fee:	f10b 0a01 	add.w	sl, fp, #1
 8005ff2:	4640      	mov	r0, r8
 8005ff4:	f7fa fee8 	bl	8000dc8 <__aeabi_fmul>
 8005ff8:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8005ffc:	f7fa fddc 	bl	8000bb8 <__addsf3>
 8006000:	4603      	mov	r3, r0
 8006002:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8006006:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800600a:	4638      	mov	r0, r7
 800600c:	9305      	str	r3, [sp, #20]
 800600e:	f7fa fedb 	bl	8000dc8 <__aeabi_fmul>
 8006012:	9b05      	ldr	r3, [sp, #20]
 8006014:	4619      	mov	r1, r3
 8006016:	f7fa fdcf 	bl	8000bb8 <__addsf3>
 800601a:	2e02      	cmp	r6, #2
 800601c:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8006020:	f000 80bc 	beq.w	800619c <neai_classification+0x49c>
 8006024:	68a9      	ldr	r1, [r5, #8]
 8006026:	f10b 0a02 	add.w	sl, fp, #2
 800602a:	4640      	mov	r0, r8
 800602c:	f7fa fecc 	bl	8000dc8 <__aeabi_fmul>
 8006030:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8006034:	f7fa fdc0 	bl	8000bb8 <__addsf3>
 8006038:	4603      	mov	r3, r0
 800603a:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 800603e:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8006042:	4638      	mov	r0, r7
 8006044:	9305      	str	r3, [sp, #20]
 8006046:	f7fa febf 	bl	8000dc8 <__aeabi_fmul>
 800604a:	9b05      	ldr	r3, [sp, #20]
 800604c:	4619      	mov	r1, r3
 800604e:	f7fa fdb3 	bl	8000bb8 <__addsf3>
 8006052:	2e03      	cmp	r6, #3
 8006054:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8006058:	f000 80a0 	beq.w	800619c <neai_classification+0x49c>
 800605c:	68e9      	ldr	r1, [r5, #12]
 800605e:	f10b 0a03 	add.w	sl, fp, #3
 8006062:	4640      	mov	r0, r8
 8006064:	f7fa feb0 	bl	8000dc8 <__aeabi_fmul>
 8006068:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 800606c:	f7fa fda4 	bl	8000bb8 <__addsf3>
 8006070:	4603      	mov	r3, r0
 8006072:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8006076:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800607a:	4638      	mov	r0, r7
 800607c:	9305      	str	r3, [sp, #20]
 800607e:	f7fa fea3 	bl	8000dc8 <__aeabi_fmul>
 8006082:	9b05      	ldr	r3, [sp, #20]
 8006084:	4619      	mov	r1, r3
 8006086:	f7fa fd97 	bl	8000bb8 <__addsf3>
 800608a:	2e04      	cmp	r6, #4
 800608c:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8006090:	f000 8084 	beq.w	800619c <neai_classification+0x49c>
 8006094:	6929      	ldr	r1, [r5, #16]
 8006096:	f10b 0a04 	add.w	sl, fp, #4
 800609a:	4640      	mov	r0, r8
 800609c:	f7fa fe94 	bl	8000dc8 <__aeabi_fmul>
 80060a0:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 80060a4:	f7fa fd88 	bl	8000bb8 <__addsf3>
 80060a8:	4603      	mov	r3, r0
 80060aa:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 80060ae:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80060b2:	4638      	mov	r0, r7
 80060b4:	9305      	str	r3, [sp, #20]
 80060b6:	f7fa fe87 	bl	8000dc8 <__aeabi_fmul>
 80060ba:	9b05      	ldr	r3, [sp, #20]
 80060bc:	4619      	mov	r1, r3
 80060be:	f7fa fd7b 	bl	8000bb8 <__addsf3>
 80060c2:	2e05      	cmp	r6, #5
 80060c4:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 80060c8:	d068      	beq.n	800619c <neai_classification+0x49c>
 80060ca:	6969      	ldr	r1, [r5, #20]
 80060cc:	f10b 0a05 	add.w	sl, fp, #5
 80060d0:	4640      	mov	r0, r8
 80060d2:	f7fa fe79 	bl	8000dc8 <__aeabi_fmul>
 80060d6:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 80060da:	f7fa fd6d 	bl	8000bb8 <__addsf3>
 80060de:	4603      	mov	r3, r0
 80060e0:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 80060e4:	f8d9 1014 	ldr.w	r1, [r9, #20]
 80060e8:	4638      	mov	r0, r7
 80060ea:	9305      	str	r3, [sp, #20]
 80060ec:	f7fa fe6c 	bl	8000dc8 <__aeabi_fmul>
 80060f0:	9b05      	ldr	r3, [sp, #20]
 80060f2:	4619      	mov	r1, r3
 80060f4:	f7fa fd60 	bl	8000bb8 <__addsf3>
 80060f8:	2e06      	cmp	r6, #6
 80060fa:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 80060fe:	d04d      	beq.n	800619c <neai_classification+0x49c>
 8006100:	69a9      	ldr	r1, [r5, #24]
 8006102:	f10b 0a06 	add.w	sl, fp, #6
 8006106:	4640      	mov	r0, r8
 8006108:	f7fa fe5e 	bl	8000dc8 <__aeabi_fmul>
 800610c:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8006110:	f7fa fd52 	bl	8000bb8 <__addsf3>
 8006114:	4603      	mov	r3, r0
 8006116:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 800611a:	f8d9 1018 	ldr.w	r1, [r9, #24]
 800611e:	4638      	mov	r0, r7
 8006120:	9305      	str	r3, [sp, #20]
 8006122:	f7fa fe51 	bl	8000dc8 <__aeabi_fmul>
 8006126:	9b05      	ldr	r3, [sp, #20]
 8006128:	4619      	mov	r1, r3
 800612a:	f7fa fd45 	bl	8000bb8 <__addsf3>
 800612e:	2e07      	cmp	r6, #7
 8006130:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8006134:	d032      	beq.n	800619c <neai_classification+0x49c>
 8006136:	69e9      	ldr	r1, [r5, #28]
 8006138:	f10b 0a07 	add.w	sl, fp, #7
 800613c:	4640      	mov	r0, r8
 800613e:	f7fa fe43 	bl	8000dc8 <__aeabi_fmul>
 8006142:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8006146:	f7fa fd37 	bl	8000bb8 <__addsf3>
 800614a:	4603      	mov	r3, r0
 800614c:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8006150:	f8d9 101c 	ldr.w	r1, [r9, #28]
 8006154:	4638      	mov	r0, r7
 8006156:	9305      	str	r3, [sp, #20]
 8006158:	f7fa fe36 	bl	8000dc8 <__aeabi_fmul>
 800615c:	9b05      	ldr	r3, [sp, #20]
 800615e:	4619      	mov	r1, r3
 8006160:	f7fa fd2a 	bl	8000bb8 <__addsf3>
 8006164:	2e08      	cmp	r6, #8
 8006166:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 800616a:	d017      	beq.n	800619c <neai_classification+0x49c>
 800616c:	6a29      	ldr	r1, [r5, #32]
 800616e:	4640      	mov	r0, r8
 8006170:	f10b 0808 	add.w	r8, fp, #8
 8006174:	f7fa fe28 	bl	8000dc8 <__aeabi_fmul>
 8006178:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 800617c:	f7fa fd1c 	bl	8000bb8 <__addsf3>
 8006180:	4603      	mov	r3, r0
 8006182:	4638      	mov	r0, r7
 8006184:	461f      	mov	r7, r3
 8006186:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
 800618a:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800618e:	f7fa fe1b 	bl	8000dc8 <__aeabi_fmul>
 8006192:	4639      	mov	r1, r7
 8006194:	f7fa fd10 	bl	8000bb8 <__addsf3>
 8006198:	f844 0028 	str.w	r0, [r4, r8, lsl #2]
 800619c:	9a03      	ldr	r2, [sp, #12]
 800619e:	9b00      	ldr	r3, [sp, #0]
 80061a0:	4415      	add	r5, r2
 80061a2:	4491      	add	r9, r2
 80061a4:	9a01      	ldr	r2, [sp, #4]
 80061a6:	3302      	adds	r3, #2
 80061a8:	429a      	cmp	r2, r3
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	f47f aee2 	bne.w	8005f74 <neai_classification+0x274>
 80061b0:	e9dd 8a06 	ldrd	r8, sl, [sp, #24]
 80061b4:	9f08      	ldr	r7, [sp, #32]
 80061b6:	fb02 a106 	mla	r1, r2, r6, sl
 80061ba:	f10b 0a02 	add.w	sl, fp, #2
 80061be:	f8cd a000 	str.w	sl, [sp]
 80061c2:	4692      	mov	sl, r2
 80061c4:	1e7b      	subs	r3, r7, #1
 80061c6:	eb08 0581 	add.w	r5, r8, r1, lsl #2
 80061ca:	9306      	str	r3, [sp, #24]
 80061cc:	f102 4880 	add.w	r8, r2, #1073741824	@ 0x40000000
 80061d0:	4bc3      	ldr	r3, [pc, #780]	@ (80064e0 <neai_classification+0x7e0>)
 80061d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80061d6:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 80061da:	f10b 0303 	add.w	r3, fp, #3
 80061de:	9301      	str	r3, [sp, #4]
 80061e0:	f10b 0304 	add.w	r3, fp, #4
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	f10b 0305 	add.w	r3, fp, #5
 80061ea:	9305      	str	r3, [sp, #20]
 80061ec:	f10b 0306 	add.w	r3, fp, #6
 80061f0:	9307      	str	r3, [sp, #28]
 80061f2:	f10b 0307 	add.w	r3, fp, #7
 80061f6:	9308      	str	r3, [sp, #32]
 80061f8:	f10b 0308 	add.w	r3, fp, #8
 80061fc:	f10b 0901 	add.w	r9, fp, #1
 8006200:	9309      	str	r3, [sp, #36]	@ 0x24
 8006202:	f858 7f04 	ldr.w	r7, [r8, #4]!
 8006206:	6829      	ldr	r1, [r5, #0]
 8006208:	4638      	mov	r0, r7
 800620a:	f7fa fddd 	bl	8000dc8 <__aeabi_fmul>
 800620e:	f854 102b 	ldr.w	r1, [r4, fp, lsl #2]
 8006212:	f7fa fcd1 	bl	8000bb8 <__addsf3>
 8006216:	2e01      	cmp	r6, #1
 8006218:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 800621c:	d06a      	beq.n	80062f4 <neai_classification+0x5f4>
 800621e:	6869      	ldr	r1, [r5, #4]
 8006220:	4638      	mov	r0, r7
 8006222:	f7fa fdd1 	bl	8000dc8 <__aeabi_fmul>
 8006226:	f854 1029 	ldr.w	r1, [r4, r9, lsl #2]
 800622a:	f7fa fcc5 	bl	8000bb8 <__addsf3>
 800622e:	2e02      	cmp	r6, #2
 8006230:	f844 0029 	str.w	r0, [r4, r9, lsl #2]
 8006234:	d05e      	beq.n	80062f4 <neai_classification+0x5f4>
 8006236:	68a9      	ldr	r1, [r5, #8]
 8006238:	4638      	mov	r0, r7
 800623a:	f7fa fdc5 	bl	8000dc8 <__aeabi_fmul>
 800623e:	9b00      	ldr	r3, [sp, #0]
 8006240:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006244:	f7fa fcb8 	bl	8000bb8 <__addsf3>
 8006248:	9b00      	ldr	r3, [sp, #0]
 800624a:	2e03      	cmp	r6, #3
 800624c:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8006250:	d050      	beq.n	80062f4 <neai_classification+0x5f4>
 8006252:	68e9      	ldr	r1, [r5, #12]
 8006254:	4638      	mov	r0, r7
 8006256:	f7fa fdb7 	bl	8000dc8 <__aeabi_fmul>
 800625a:	9b01      	ldr	r3, [sp, #4]
 800625c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006260:	f7fa fcaa 	bl	8000bb8 <__addsf3>
 8006264:	9b01      	ldr	r3, [sp, #4]
 8006266:	2e04      	cmp	r6, #4
 8006268:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 800626c:	d042      	beq.n	80062f4 <neai_classification+0x5f4>
 800626e:	6929      	ldr	r1, [r5, #16]
 8006270:	4638      	mov	r0, r7
 8006272:	f7fa fda9 	bl	8000dc8 <__aeabi_fmul>
 8006276:	9b03      	ldr	r3, [sp, #12]
 8006278:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800627c:	f7fa fc9c 	bl	8000bb8 <__addsf3>
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	2e05      	cmp	r6, #5
 8006284:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8006288:	d034      	beq.n	80062f4 <neai_classification+0x5f4>
 800628a:	6969      	ldr	r1, [r5, #20]
 800628c:	4638      	mov	r0, r7
 800628e:	f7fa fd9b 	bl	8000dc8 <__aeabi_fmul>
 8006292:	9b05      	ldr	r3, [sp, #20]
 8006294:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006298:	f7fa fc8e 	bl	8000bb8 <__addsf3>
 800629c:	9b05      	ldr	r3, [sp, #20]
 800629e:	2e06      	cmp	r6, #6
 80062a0:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 80062a4:	d026      	beq.n	80062f4 <neai_classification+0x5f4>
 80062a6:	69a9      	ldr	r1, [r5, #24]
 80062a8:	4638      	mov	r0, r7
 80062aa:	f7fa fd8d 	bl	8000dc8 <__aeabi_fmul>
 80062ae:	9b07      	ldr	r3, [sp, #28]
 80062b0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80062b4:	f7fa fc80 	bl	8000bb8 <__addsf3>
 80062b8:	9b07      	ldr	r3, [sp, #28]
 80062ba:	2e07      	cmp	r6, #7
 80062bc:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 80062c0:	d018      	beq.n	80062f4 <neai_classification+0x5f4>
 80062c2:	69e9      	ldr	r1, [r5, #28]
 80062c4:	4638      	mov	r0, r7
 80062c6:	f7fa fd7f 	bl	8000dc8 <__aeabi_fmul>
 80062ca:	9b08      	ldr	r3, [sp, #32]
 80062cc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80062d0:	f7fa fc72 	bl	8000bb8 <__addsf3>
 80062d4:	9b08      	ldr	r3, [sp, #32]
 80062d6:	2e08      	cmp	r6, #8
 80062d8:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 80062dc:	d00a      	beq.n	80062f4 <neai_classification+0x5f4>
 80062de:	6a29      	ldr	r1, [r5, #32]
 80062e0:	4638      	mov	r0, r7
 80062e2:	f7fa fd71 	bl	8000dc8 <__aeabi_fmul>
 80062e6:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80062e8:	f854 1027 	ldr.w	r1, [r4, r7, lsl #2]
 80062ec:	f7fa fc64 	bl	8000bb8 <__addsf3>
 80062f0:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
 80062f4:	9b04      	ldr	r3, [sp, #16]
 80062f6:	f10a 0a01 	add.w	sl, sl, #1
 80062fa:	441d      	add	r5, r3
 80062fc:	9b06      	ldr	r3, [sp, #24]
 80062fe:	4553      	cmp	r3, sl
 8006300:	f73f af7f 	bgt.w	8006202 <neai_classification+0x502>
 8006304:	f854 002b 	ldr.w	r0, [r4, fp, lsl #2]
 8006308:	f7fa f8b0 	bl	800046c <__aeabi_f2d>
 800630c:	f004 fef2 	bl	800b0f4 <tanh>
 8006310:	f7fa fbfc 	bl	8000b0c <__aeabi_d2f>
 8006314:	2e01      	cmp	r6, #1
 8006316:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 800631a:	d06d      	beq.n	80063f8 <neai_classification+0x6f8>
 800631c:	f10b 0501 	add.w	r5, fp, #1
 8006320:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006324:	f7fa f8a2 	bl	800046c <__aeabi_f2d>
 8006328:	f004 fee4 	bl	800b0f4 <tanh>
 800632c:	f7fa fbee 	bl	8000b0c <__aeabi_d2f>
 8006330:	2e02      	cmp	r6, #2
 8006332:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8006336:	d05f      	beq.n	80063f8 <neai_classification+0x6f8>
 8006338:	f10b 0502 	add.w	r5, fp, #2
 800633c:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006340:	f7fa f894 	bl	800046c <__aeabi_f2d>
 8006344:	f004 fed6 	bl	800b0f4 <tanh>
 8006348:	f7fa fbe0 	bl	8000b0c <__aeabi_d2f>
 800634c:	2e03      	cmp	r6, #3
 800634e:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8006352:	d051      	beq.n	80063f8 <neai_classification+0x6f8>
 8006354:	f10b 0503 	add.w	r5, fp, #3
 8006358:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 800635c:	f7fa f886 	bl	800046c <__aeabi_f2d>
 8006360:	f004 fec8 	bl	800b0f4 <tanh>
 8006364:	f7fa fbd2 	bl	8000b0c <__aeabi_d2f>
 8006368:	2e04      	cmp	r6, #4
 800636a:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 800636e:	d043      	beq.n	80063f8 <neai_classification+0x6f8>
 8006370:	f10b 0504 	add.w	r5, fp, #4
 8006374:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006378:	f7fa f878 	bl	800046c <__aeabi_f2d>
 800637c:	f004 feba 	bl	800b0f4 <tanh>
 8006380:	f7fa fbc4 	bl	8000b0c <__aeabi_d2f>
 8006384:	2e05      	cmp	r6, #5
 8006386:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 800638a:	d035      	beq.n	80063f8 <neai_classification+0x6f8>
 800638c:	f10b 0505 	add.w	r5, fp, #5
 8006390:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006394:	f7fa f86a 	bl	800046c <__aeabi_f2d>
 8006398:	f004 feac 	bl	800b0f4 <tanh>
 800639c:	f7fa fbb6 	bl	8000b0c <__aeabi_d2f>
 80063a0:	2e06      	cmp	r6, #6
 80063a2:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 80063a6:	d027      	beq.n	80063f8 <neai_classification+0x6f8>
 80063a8:	f10b 0506 	add.w	r5, fp, #6
 80063ac:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80063b0:	f7fa f85c 	bl	800046c <__aeabi_f2d>
 80063b4:	f004 fe9e 	bl	800b0f4 <tanh>
 80063b8:	f7fa fba8 	bl	8000b0c <__aeabi_d2f>
 80063bc:	2e07      	cmp	r6, #7
 80063be:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 80063c2:	d019      	beq.n	80063f8 <neai_classification+0x6f8>
 80063c4:	f10b 0507 	add.w	r5, fp, #7
 80063c8:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80063cc:	f7fa f84e 	bl	800046c <__aeabi_f2d>
 80063d0:	f004 fe90 	bl	800b0f4 <tanh>
 80063d4:	f7fa fb9a 	bl	8000b0c <__aeabi_d2f>
 80063d8:	2e08      	cmp	r6, #8
 80063da:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 80063de:	d00b      	beq.n	80063f8 <neai_classification+0x6f8>
 80063e0:	f10b 0b08 	add.w	fp, fp, #8
 80063e4:	f854 002b 	ldr.w	r0, [r4, fp, lsl #2]
 80063e8:	f7fa f840 	bl	800046c <__aeabi_f2d>
 80063ec:	f004 fe82 	bl	800b0f4 <tanh>
 80063f0:	f7fa fb8c 	bl	8000b0c <__aeabi_d2f>
 80063f4:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 80063f8:	4a3a      	ldr	r2, [pc, #232]	@ (80064e4 <neai_classification+0x7e4>)
 80063fa:	4b3b      	ldr	r3, [pc, #236]	@ (80064e8 <neai_classification+0x7e8>)
 80063fc:	f8d2 9000 	ldr.w	r9, [r2]
 8006400:	f8d3 8000 	ldr.w	r8, [r3]
 8006404:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8006408:	f858 7023 	ldr.w	r7, [r8, r3, lsl #2]
 800640c:	9a02      	ldr	r2, [sp, #8]
 800640e:	3301      	adds	r3, #1
 8006410:	6017      	str	r7, [r2, #0]
 8006412:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8006416:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800641a:	6056      	str	r6, [r2, #4]
 800641c:	685d      	ldr	r5, [r3, #4]
 800641e:	f1b9 0f00 	cmp.w	r9, #0
 8006422:	6095      	str	r5, [r2, #8]
 8006424:	689c      	ldr	r4, [r3, #8]
 8006426:	60d4      	str	r4, [r2, #12]
 8006428:	f340 821c 	ble.w	8006864 <neai_classification+0xb64>
 800642c:	4b2f      	ldr	r3, [pc, #188]	@ (80064ec <neai_classification+0x7ec>)
 800642e:	f8d8 1000 	ldr.w	r1, [r8]
 8006432:	f8d3 a000 	ldr.w	sl, [r3]
 8006436:	4b2e      	ldr	r3, [pc, #184]	@ (80064f0 <neai_classification+0x7f0>)
 8006438:	f853 b02a 	ldr.w	fp, [r3, sl, lsl #2]
 800643c:	4658      	mov	r0, fp
 800643e:	f7fa fcc3 	bl	8000dc8 <__aeabi_fmul>
 8006442:	4601      	mov	r1, r0
 8006444:	4638      	mov	r0, r7
 8006446:	f7fa fbb7 	bl	8000bb8 <__addsf3>
 800644a:	4607      	mov	r7, r0
 800644c:	9b02      	ldr	r3, [sp, #8]
 800644e:	4658      	mov	r0, fp
 8006450:	601f      	str	r7, [r3, #0]
 8006452:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006456:	f7fa fcb7 	bl	8000dc8 <__aeabi_fmul>
 800645a:	4601      	mov	r1, r0
 800645c:	4630      	mov	r0, r6
 800645e:	f7fa fbab 	bl	8000bb8 <__addsf3>
 8006462:	4606      	mov	r6, r0
 8006464:	9b02      	ldr	r3, [sp, #8]
 8006466:	4658      	mov	r0, fp
 8006468:	605e      	str	r6, [r3, #4]
 800646a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800646e:	f7fa fcab 	bl	8000dc8 <__aeabi_fmul>
 8006472:	4601      	mov	r1, r0
 8006474:	4628      	mov	r0, r5
 8006476:	f7fa fb9f 	bl	8000bb8 <__addsf3>
 800647a:	4605      	mov	r5, r0
 800647c:	4658      	mov	r0, fp
 800647e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006482:	f8cb 5008 	str.w	r5, [fp, #8]
 8006486:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800648a:	f7fa fc9d 	bl	8000dc8 <__aeabi_fmul>
 800648e:	4601      	mov	r1, r0
 8006490:	4620      	mov	r0, r4
 8006492:	f7fa fb91 	bl	8000bb8 <__addsf3>
 8006496:	f1b9 0f01 	cmp.w	r9, #1
 800649a:	4604      	mov	r4, r0
 800649c:	f8cb 000c 	str.w	r0, [fp, #12]
 80064a0:	f000 81e0 	beq.w	8006864 <neai_classification+0xb64>
 80064a4:	4a12      	ldr	r2, [pc, #72]	@ (80064f0 <neai_classification+0x7f0>)
 80064a6:	f10a 0301 	add.w	r3, sl, #1
 80064aa:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 80064ae:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80064b2:	4658      	mov	r0, fp
 80064b4:	f7fa fc88 	bl	8000dc8 <__aeabi_fmul>
 80064b8:	4601      	mov	r1, r0
 80064ba:	4638      	mov	r0, r7
 80064bc:	f7fa fb7c 	bl	8000bb8 <__addsf3>
 80064c0:	4607      	mov	r7, r0
 80064c2:	9b02      	ldr	r3, [sp, #8]
 80064c4:	4658      	mov	r0, fp
 80064c6:	601f      	str	r7, [r3, #0]
 80064c8:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80064cc:	f7fa fc7c 	bl	8000dc8 <__aeabi_fmul>
 80064d0:	4601      	mov	r1, r0
 80064d2:	4630      	mov	r0, r6
 80064d4:	f7fa fb70 	bl	8000bb8 <__addsf3>
 80064d8:	4606      	mov	r6, r0
 80064da:	9b02      	ldr	r3, [sp, #8]
 80064dc:	e00a      	b.n	80064f4 <neai_classification+0x7f4>
 80064de:	bf00      	nop
 80064e0:	2000117c 	.word	0x2000117c
 80064e4:	20000968 	.word	0x20000968
 80064e8:	2000096c 	.word	0x2000096c
 80064ec:	20000964 	.word	0x20000964
 80064f0:	20000930 	.word	0x20000930
 80064f4:	4658      	mov	r0, fp
 80064f6:	605e      	str	r6, [r3, #4]
 80064f8:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80064fc:	f7fa fc64 	bl	8000dc8 <__aeabi_fmul>
 8006500:	4601      	mov	r1, r0
 8006502:	4628      	mov	r0, r5
 8006504:	f7fa fb58 	bl	8000bb8 <__addsf3>
 8006508:	4605      	mov	r5, r0
 800650a:	4658      	mov	r0, fp
 800650c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006510:	f8cb 5008 	str.w	r5, [fp, #8]
 8006514:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8006518:	f7fa fc56 	bl	8000dc8 <__aeabi_fmul>
 800651c:	4601      	mov	r1, r0
 800651e:	4620      	mov	r0, r4
 8006520:	f7fa fb4a 	bl	8000bb8 <__addsf3>
 8006524:	f1b9 0f02 	cmp.w	r9, #2
 8006528:	4604      	mov	r4, r0
 800652a:	f8cb 000c 	str.w	r0, [fp, #12]
 800652e:	f000 8199 	beq.w	8006864 <neai_classification+0xb64>
 8006532:	4ab9      	ldr	r2, [pc, #740]	@ (8006818 <neai_classification+0xb18>)
 8006534:	f10a 0302 	add.w	r3, sl, #2
 8006538:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 800653c:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8006540:	4658      	mov	r0, fp
 8006542:	f7fa fc41 	bl	8000dc8 <__aeabi_fmul>
 8006546:	4601      	mov	r1, r0
 8006548:	4638      	mov	r0, r7
 800654a:	f7fa fb35 	bl	8000bb8 <__addsf3>
 800654e:	4607      	mov	r7, r0
 8006550:	9b02      	ldr	r3, [sp, #8]
 8006552:	4658      	mov	r0, fp
 8006554:	601f      	str	r7, [r3, #0]
 8006556:	f8d8 1024 	ldr.w	r1, [r8, #36]	@ 0x24
 800655a:	f7fa fc35 	bl	8000dc8 <__aeabi_fmul>
 800655e:	4601      	mov	r1, r0
 8006560:	4630      	mov	r0, r6
 8006562:	f7fa fb29 	bl	8000bb8 <__addsf3>
 8006566:	4606      	mov	r6, r0
 8006568:	9b02      	ldr	r3, [sp, #8]
 800656a:	4658      	mov	r0, fp
 800656c:	605e      	str	r6, [r3, #4]
 800656e:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8006572:	f7fa fc29 	bl	8000dc8 <__aeabi_fmul>
 8006576:	4601      	mov	r1, r0
 8006578:	4628      	mov	r0, r5
 800657a:	f7fa fb1d 	bl	8000bb8 <__addsf3>
 800657e:	4605      	mov	r5, r0
 8006580:	4658      	mov	r0, fp
 8006582:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006586:	f8cb 5008 	str.w	r5, [fp, #8]
 800658a:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 800658e:	f7fa fc1b 	bl	8000dc8 <__aeabi_fmul>
 8006592:	4601      	mov	r1, r0
 8006594:	4620      	mov	r0, r4
 8006596:	f7fa fb0f 	bl	8000bb8 <__addsf3>
 800659a:	f1b9 0f03 	cmp.w	r9, #3
 800659e:	4604      	mov	r4, r0
 80065a0:	f8cb 000c 	str.w	r0, [fp, #12]
 80065a4:	f000 815e 	beq.w	8006864 <neai_classification+0xb64>
 80065a8:	4a9b      	ldr	r2, [pc, #620]	@ (8006818 <neai_classification+0xb18>)
 80065aa:	f10a 0303 	add.w	r3, sl, #3
 80065ae:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 80065b2:	f8d8 1030 	ldr.w	r1, [r8, #48]	@ 0x30
 80065b6:	4658      	mov	r0, fp
 80065b8:	f7fa fc06 	bl	8000dc8 <__aeabi_fmul>
 80065bc:	4601      	mov	r1, r0
 80065be:	4638      	mov	r0, r7
 80065c0:	f7fa fafa 	bl	8000bb8 <__addsf3>
 80065c4:	4607      	mov	r7, r0
 80065c6:	9b02      	ldr	r3, [sp, #8]
 80065c8:	4658      	mov	r0, fp
 80065ca:	601f      	str	r7, [r3, #0]
 80065cc:	f8d8 1034 	ldr.w	r1, [r8, #52]	@ 0x34
 80065d0:	f7fa fbfa 	bl	8000dc8 <__aeabi_fmul>
 80065d4:	4601      	mov	r1, r0
 80065d6:	4630      	mov	r0, r6
 80065d8:	f7fa faee 	bl	8000bb8 <__addsf3>
 80065dc:	4606      	mov	r6, r0
 80065de:	9b02      	ldr	r3, [sp, #8]
 80065e0:	4658      	mov	r0, fp
 80065e2:	605e      	str	r6, [r3, #4]
 80065e4:	f8d8 1038 	ldr.w	r1, [r8, #56]	@ 0x38
 80065e8:	f7fa fbee 	bl	8000dc8 <__aeabi_fmul>
 80065ec:	4601      	mov	r1, r0
 80065ee:	4628      	mov	r0, r5
 80065f0:	f7fa fae2 	bl	8000bb8 <__addsf3>
 80065f4:	4605      	mov	r5, r0
 80065f6:	4658      	mov	r0, fp
 80065f8:	f8dd b008 	ldr.w	fp, [sp, #8]
 80065fc:	f8cb 5008 	str.w	r5, [fp, #8]
 8006600:	f8d8 103c 	ldr.w	r1, [r8, #60]	@ 0x3c
 8006604:	f7fa fbe0 	bl	8000dc8 <__aeabi_fmul>
 8006608:	4601      	mov	r1, r0
 800660a:	4620      	mov	r0, r4
 800660c:	f7fa fad4 	bl	8000bb8 <__addsf3>
 8006610:	f1b9 0f04 	cmp.w	r9, #4
 8006614:	4604      	mov	r4, r0
 8006616:	f8cb 000c 	str.w	r0, [fp, #12]
 800661a:	f000 8123 	beq.w	8006864 <neai_classification+0xb64>
 800661e:	4a7e      	ldr	r2, [pc, #504]	@ (8006818 <neai_classification+0xb18>)
 8006620:	f10a 0304 	add.w	r3, sl, #4
 8006624:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8006628:	f8d8 1040 	ldr.w	r1, [r8, #64]	@ 0x40
 800662c:	4658      	mov	r0, fp
 800662e:	f7fa fbcb 	bl	8000dc8 <__aeabi_fmul>
 8006632:	4601      	mov	r1, r0
 8006634:	4638      	mov	r0, r7
 8006636:	f7fa fabf 	bl	8000bb8 <__addsf3>
 800663a:	4607      	mov	r7, r0
 800663c:	9b02      	ldr	r3, [sp, #8]
 800663e:	4658      	mov	r0, fp
 8006640:	601f      	str	r7, [r3, #0]
 8006642:	f8d8 1044 	ldr.w	r1, [r8, #68]	@ 0x44
 8006646:	f7fa fbbf 	bl	8000dc8 <__aeabi_fmul>
 800664a:	4601      	mov	r1, r0
 800664c:	4630      	mov	r0, r6
 800664e:	f7fa fab3 	bl	8000bb8 <__addsf3>
 8006652:	4606      	mov	r6, r0
 8006654:	9b02      	ldr	r3, [sp, #8]
 8006656:	4658      	mov	r0, fp
 8006658:	605e      	str	r6, [r3, #4]
 800665a:	f8d8 1048 	ldr.w	r1, [r8, #72]	@ 0x48
 800665e:	f7fa fbb3 	bl	8000dc8 <__aeabi_fmul>
 8006662:	4601      	mov	r1, r0
 8006664:	4628      	mov	r0, r5
 8006666:	f7fa faa7 	bl	8000bb8 <__addsf3>
 800666a:	4605      	mov	r5, r0
 800666c:	4658      	mov	r0, fp
 800666e:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006672:	f8cb 5008 	str.w	r5, [fp, #8]
 8006676:	f8d8 104c 	ldr.w	r1, [r8, #76]	@ 0x4c
 800667a:	f7fa fba5 	bl	8000dc8 <__aeabi_fmul>
 800667e:	4601      	mov	r1, r0
 8006680:	4620      	mov	r0, r4
 8006682:	f7fa fa99 	bl	8000bb8 <__addsf3>
 8006686:	f1b9 0f05 	cmp.w	r9, #5
 800668a:	4604      	mov	r4, r0
 800668c:	f8cb 000c 	str.w	r0, [fp, #12]
 8006690:	f000 80e8 	beq.w	8006864 <neai_classification+0xb64>
 8006694:	4a60      	ldr	r2, [pc, #384]	@ (8006818 <neai_classification+0xb18>)
 8006696:	f10a 0305 	add.w	r3, sl, #5
 800669a:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 800669e:	f8d8 1050 	ldr.w	r1, [r8, #80]	@ 0x50
 80066a2:	4658      	mov	r0, fp
 80066a4:	f7fa fb90 	bl	8000dc8 <__aeabi_fmul>
 80066a8:	4601      	mov	r1, r0
 80066aa:	4638      	mov	r0, r7
 80066ac:	f7fa fa84 	bl	8000bb8 <__addsf3>
 80066b0:	4607      	mov	r7, r0
 80066b2:	9b02      	ldr	r3, [sp, #8]
 80066b4:	4658      	mov	r0, fp
 80066b6:	601f      	str	r7, [r3, #0]
 80066b8:	f8d8 1054 	ldr.w	r1, [r8, #84]	@ 0x54
 80066bc:	f7fa fb84 	bl	8000dc8 <__aeabi_fmul>
 80066c0:	4601      	mov	r1, r0
 80066c2:	4630      	mov	r0, r6
 80066c4:	f7fa fa78 	bl	8000bb8 <__addsf3>
 80066c8:	4606      	mov	r6, r0
 80066ca:	9b02      	ldr	r3, [sp, #8]
 80066cc:	4658      	mov	r0, fp
 80066ce:	605e      	str	r6, [r3, #4]
 80066d0:	f8d8 1058 	ldr.w	r1, [r8, #88]	@ 0x58
 80066d4:	f7fa fb78 	bl	8000dc8 <__aeabi_fmul>
 80066d8:	4601      	mov	r1, r0
 80066da:	4628      	mov	r0, r5
 80066dc:	f7fa fa6c 	bl	8000bb8 <__addsf3>
 80066e0:	4605      	mov	r5, r0
 80066e2:	4658      	mov	r0, fp
 80066e4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80066e8:	f8cb 5008 	str.w	r5, [fp, #8]
 80066ec:	f8d8 105c 	ldr.w	r1, [r8, #92]	@ 0x5c
 80066f0:	f7fa fb6a 	bl	8000dc8 <__aeabi_fmul>
 80066f4:	4601      	mov	r1, r0
 80066f6:	4620      	mov	r0, r4
 80066f8:	f7fa fa5e 	bl	8000bb8 <__addsf3>
 80066fc:	f1b9 0f06 	cmp.w	r9, #6
 8006700:	4604      	mov	r4, r0
 8006702:	f8cb 000c 	str.w	r0, [fp, #12]
 8006706:	f000 80ad 	beq.w	8006864 <neai_classification+0xb64>
 800670a:	4a43      	ldr	r2, [pc, #268]	@ (8006818 <neai_classification+0xb18>)
 800670c:	f10a 0306 	add.w	r3, sl, #6
 8006710:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8006714:	f8d8 1060 	ldr.w	r1, [r8, #96]	@ 0x60
 8006718:	4658      	mov	r0, fp
 800671a:	f7fa fb55 	bl	8000dc8 <__aeabi_fmul>
 800671e:	4601      	mov	r1, r0
 8006720:	4638      	mov	r0, r7
 8006722:	f7fa fa49 	bl	8000bb8 <__addsf3>
 8006726:	4607      	mov	r7, r0
 8006728:	9b02      	ldr	r3, [sp, #8]
 800672a:	4658      	mov	r0, fp
 800672c:	601f      	str	r7, [r3, #0]
 800672e:	f8d8 1064 	ldr.w	r1, [r8, #100]	@ 0x64
 8006732:	f7fa fb49 	bl	8000dc8 <__aeabi_fmul>
 8006736:	4601      	mov	r1, r0
 8006738:	4630      	mov	r0, r6
 800673a:	f7fa fa3d 	bl	8000bb8 <__addsf3>
 800673e:	4606      	mov	r6, r0
 8006740:	9b02      	ldr	r3, [sp, #8]
 8006742:	4658      	mov	r0, fp
 8006744:	605e      	str	r6, [r3, #4]
 8006746:	f8d8 1068 	ldr.w	r1, [r8, #104]	@ 0x68
 800674a:	f7fa fb3d 	bl	8000dc8 <__aeabi_fmul>
 800674e:	4601      	mov	r1, r0
 8006750:	4628      	mov	r0, r5
 8006752:	f7fa fa31 	bl	8000bb8 <__addsf3>
 8006756:	4605      	mov	r5, r0
 8006758:	4658      	mov	r0, fp
 800675a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800675e:	f8cb 5008 	str.w	r5, [fp, #8]
 8006762:	f8d8 106c 	ldr.w	r1, [r8, #108]	@ 0x6c
 8006766:	f7fa fb2f 	bl	8000dc8 <__aeabi_fmul>
 800676a:	4601      	mov	r1, r0
 800676c:	4620      	mov	r0, r4
 800676e:	f7fa fa23 	bl	8000bb8 <__addsf3>
 8006772:	f1b9 0f07 	cmp.w	r9, #7
 8006776:	4604      	mov	r4, r0
 8006778:	f8cb 000c 	str.w	r0, [fp, #12]
 800677c:	d072      	beq.n	8006864 <neai_classification+0xb64>
 800677e:	4a26      	ldr	r2, [pc, #152]	@ (8006818 <neai_classification+0xb18>)
 8006780:	f10a 0307 	add.w	r3, sl, #7
 8006784:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8006788:	f8d8 1070 	ldr.w	r1, [r8, #112]	@ 0x70
 800678c:	4658      	mov	r0, fp
 800678e:	f7fa fb1b 	bl	8000dc8 <__aeabi_fmul>
 8006792:	4601      	mov	r1, r0
 8006794:	4638      	mov	r0, r7
 8006796:	f7fa fa0f 	bl	8000bb8 <__addsf3>
 800679a:	4607      	mov	r7, r0
 800679c:	9b02      	ldr	r3, [sp, #8]
 800679e:	4658      	mov	r0, fp
 80067a0:	601f      	str	r7, [r3, #0]
 80067a2:	f8d8 1074 	ldr.w	r1, [r8, #116]	@ 0x74
 80067a6:	f7fa fb0f 	bl	8000dc8 <__aeabi_fmul>
 80067aa:	4601      	mov	r1, r0
 80067ac:	4630      	mov	r0, r6
 80067ae:	f7fa fa03 	bl	8000bb8 <__addsf3>
 80067b2:	4606      	mov	r6, r0
 80067b4:	9b02      	ldr	r3, [sp, #8]
 80067b6:	4658      	mov	r0, fp
 80067b8:	605e      	str	r6, [r3, #4]
 80067ba:	f8d8 1078 	ldr.w	r1, [r8, #120]	@ 0x78
 80067be:	f7fa fb03 	bl	8000dc8 <__aeabi_fmul>
 80067c2:	4601      	mov	r1, r0
 80067c4:	4628      	mov	r0, r5
 80067c6:	f7fa f9f7 	bl	8000bb8 <__addsf3>
 80067ca:	4605      	mov	r5, r0
 80067cc:	4658      	mov	r0, fp
 80067ce:	f8dd b008 	ldr.w	fp, [sp, #8]
 80067d2:	f8cb 5008 	str.w	r5, [fp, #8]
 80067d6:	f8d8 107c 	ldr.w	r1, [r8, #124]	@ 0x7c
 80067da:	f7fa faf5 	bl	8000dc8 <__aeabi_fmul>
 80067de:	4601      	mov	r1, r0
 80067e0:	4620      	mov	r0, r4
 80067e2:	f7fa f9e9 	bl	8000bb8 <__addsf3>
 80067e6:	f1b9 0f08 	cmp.w	r9, #8
 80067ea:	4604      	mov	r4, r0
 80067ec:	f8cb 000c 	str.w	r0, [fp, #12]
 80067f0:	d038      	beq.n	8006864 <neai_classification+0xb64>
 80067f2:	4a09      	ldr	r2, [pc, #36]	@ (8006818 <neai_classification+0xb18>)
 80067f4:	f10a 0308 	add.w	r3, sl, #8
 80067f8:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 80067fc:	f8d8 1080 	ldr.w	r1, [r8, #128]	@ 0x80
 8006800:	4648      	mov	r0, r9
 8006802:	f7fa fae1 	bl	8000dc8 <__aeabi_fmul>
 8006806:	4601      	mov	r1, r0
 8006808:	4638      	mov	r0, r7
 800680a:	f7fa f9d5 	bl	8000bb8 <__addsf3>
 800680e:	4607      	mov	r7, r0
 8006810:	f8cb 7000 	str.w	r7, [fp]
 8006814:	e002      	b.n	800681c <neai_classification+0xb1c>
 8006816:	bf00      	nop
 8006818:	20000930 	.word	0x20000930
 800681c:	f8d8 1084 	ldr.w	r1, [r8, #132]	@ 0x84
 8006820:	4648      	mov	r0, r9
 8006822:	f7fa fad1 	bl	8000dc8 <__aeabi_fmul>
 8006826:	4601      	mov	r1, r0
 8006828:	4630      	mov	r0, r6
 800682a:	f7fa f9c5 	bl	8000bb8 <__addsf3>
 800682e:	4606      	mov	r6, r0
 8006830:	f8cb 6004 	str.w	r6, [fp, #4]
 8006834:	f8d8 1088 	ldr.w	r1, [r8, #136]	@ 0x88
 8006838:	4648      	mov	r0, r9
 800683a:	f7fa fac5 	bl	8000dc8 <__aeabi_fmul>
 800683e:	4601      	mov	r1, r0
 8006840:	4628      	mov	r0, r5
 8006842:	f7fa f9b9 	bl	8000bb8 <__addsf3>
 8006846:	4605      	mov	r5, r0
 8006848:	f8cb 5008 	str.w	r5, [fp, #8]
 800684c:	f8d8 108c 	ldr.w	r1, [r8, #140]	@ 0x8c
 8006850:	4648      	mov	r0, r9
 8006852:	f7fa fab9 	bl	8000dc8 <__aeabi_fmul>
 8006856:	4601      	mov	r1, r0
 8006858:	4620      	mov	r0, r4
 800685a:	f7fa f9ad 	bl	8000bb8 <__addsf3>
 800685e:	4604      	mov	r4, r0
 8006860:	f8cb 000c 	str.w	r0, [fp, #12]
 8006864:	4639      	mov	r1, r7
 8006866:	4630      	mov	r0, r6
 8006868:	f7fa fc6a 	bl	8001140 <__aeabi_fcmpgt>
 800686c:	b900      	cbnz	r0, 8006870 <neai_classification+0xb70>
 800686e:	463e      	mov	r6, r7
 8006870:	4629      	mov	r1, r5
 8006872:	4630      	mov	r0, r6
 8006874:	f7fa fc46 	bl	8001104 <__aeabi_fcmplt>
 8006878:	b900      	cbnz	r0, 800687c <neai_classification+0xb7c>
 800687a:	4635      	mov	r5, r6
 800687c:	4621      	mov	r1, r4
 800687e:	4628      	mov	r0, r5
 8006880:	f7fa fc40 	bl	8001104 <__aeabi_fcmplt>
 8006884:	b900      	cbnz	r0, 8006888 <neai_classification+0xb88>
 8006886:	462c      	mov	r4, r5
 8006888:	2700      	movs	r7, #0
 800688a:	9b02      	ldr	r3, [sp, #8]
 800688c:	4e33      	ldr	r6, [pc, #204]	@ (800695c <neai_classification+0xc5c>)
 800688e:	f1a3 0804 	sub.w	r8, r3, #4
 8006892:	f103 050c 	add.w	r5, r3, #12
 8006896:	f858 0f04 	ldr.w	r0, [r8, #4]!
 800689a:	4621      	mov	r1, r4
 800689c:	f7fa f98a 	bl	8000bb4 <__aeabi_fsub>
 80068a0:	4631      	mov	r1, r6
 80068a2:	f7fa fa91 	bl	8000dc8 <__aeabi_fmul>
 80068a6:	f004 fcb5 	bl	800b214 <expf>
 80068aa:	4601      	mov	r1, r0
 80068ac:	4638      	mov	r0, r7
 80068ae:	f8c8 1000 	str.w	r1, [r8]
 80068b2:	f7fa f981 	bl	8000bb8 <__addsf3>
 80068b6:	45a8      	cmp	r8, r5
 80068b8:	4607      	mov	r7, r0
 80068ba:	d1ec      	bne.n	8006896 <neai_classification+0xb96>
 80068bc:	4601      	mov	r1, r0
 80068be:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80068c2:	f7fa fb35 	bl	8000f30 <__aeabi_fdiv>
 80068c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80068ca:	4606      	mov	r6, r0
 80068cc:	f8d8 1000 	ldr.w	r1, [r8]
 80068d0:	f7fa fa7a 	bl	8000dc8 <__aeabi_fmul>
 80068d4:	4607      	mov	r7, r0
 80068d6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80068da:	4630      	mov	r0, r6
 80068dc:	f8c8 7000 	str.w	r7, [r8]
 80068e0:	f7fa fa72 	bl	8000dc8 <__aeabi_fmul>
 80068e4:	4604      	mov	r4, r0
 80068e6:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80068ea:	4630      	mov	r0, r6
 80068ec:	f8c8 4004 	str.w	r4, [r8, #4]
 80068f0:	f7fa fa6a 	bl	8000dc8 <__aeabi_fmul>
 80068f4:	4605      	mov	r5, r0
 80068f6:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80068fa:	4630      	mov	r0, r6
 80068fc:	f8c8 5008 	str.w	r5, [r8, #8]
 8006900:	f7fa fa62 	bl	8000dc8 <__aeabi_fmul>
 8006904:	4639      	mov	r1, r7
 8006906:	4606      	mov	r6, r0
 8006908:	f8c8 000c 	str.w	r0, [r8, #12]
 800690c:	4620      	mov	r0, r4
 800690e:	f7fa fc17 	bl	8001140 <__aeabi_fcmpgt>
 8006912:	bb00      	cbnz	r0, 8006956 <neai_classification+0xc56>
 8006914:	463c      	mov	r4, r7
 8006916:	2701      	movs	r7, #1
 8006918:	4629      	mov	r1, r5
 800691a:	4620      	mov	r0, r4
 800691c:	f7fa fbf2 	bl	8001104 <__aeabi_fcmplt>
 8006920:	b9b8      	cbnz	r0, 8006952 <neai_classification+0xc52>
 8006922:	4625      	mov	r5, r4
 8006924:	4631      	mov	r1, r6
 8006926:	4628      	mov	r0, r5
 8006928:	f7fa fbec 	bl	8001104 <__aeabi_fcmplt>
 800692c:	2800      	cmp	r0, #0
 800692e:	bf18      	it	ne
 8006930:	2704      	movne	r7, #4
 8006932:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006934:	801f      	strh	r7, [r3, #0]
 8006936:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006938:	b00d      	add	sp, #52	@ 0x34
 800693a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693e:	2f02      	cmp	r7, #2
 8006940:	f04f 0b01 	mov.w	fp, #1
 8006944:	f47f aa34 	bne.w	8005db0 <neai_classification+0xb0>
 8006948:	9f06      	ldr	r7, [sp, #24]
 800694a:	e9dd 5604 	ldrd	r5, r6, [sp, #16]
 800694e:	f7ff ba96 	b.w	8005e7e <neai_classification+0x17e>
 8006952:	2703      	movs	r7, #3
 8006954:	e7e6      	b.n	8006924 <neai_classification+0xc24>
 8006956:	2702      	movs	r7, #2
 8006958:	e7de      	b.n	8006918 <neai_classification+0xc18>
 800695a:	bf00      	nop
 800695c:	40a00000 	.word	0x40a00000

08006960 <__cvt>:
 8006960:	2b00      	cmp	r3, #0
 8006962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006966:	461d      	mov	r5, r3
 8006968:	bfbb      	ittet	lt
 800696a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800696e:	461d      	movlt	r5, r3
 8006970:	2300      	movge	r3, #0
 8006972:	232d      	movlt	r3, #45	@ 0x2d
 8006974:	b088      	sub	sp, #32
 8006976:	4614      	mov	r4, r2
 8006978:	bfb8      	it	lt
 800697a:	4614      	movlt	r4, r2
 800697c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800697e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006980:	7013      	strb	r3, [r2, #0]
 8006982:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006984:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006988:	f023 0820 	bic.w	r8, r3, #32
 800698c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006990:	d005      	beq.n	800699e <__cvt+0x3e>
 8006992:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006996:	d100      	bne.n	800699a <__cvt+0x3a>
 8006998:	3601      	adds	r6, #1
 800699a:	2302      	movs	r3, #2
 800699c:	e000      	b.n	80069a0 <__cvt+0x40>
 800699e:	2303      	movs	r3, #3
 80069a0:	aa07      	add	r2, sp, #28
 80069a2:	9204      	str	r2, [sp, #16]
 80069a4:	aa06      	add	r2, sp, #24
 80069a6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80069aa:	e9cd 3600 	strd	r3, r6, [sp]
 80069ae:	4622      	mov	r2, r4
 80069b0:	462b      	mov	r3, r5
 80069b2:	f001 f98d 	bl	8007cd0 <_dtoa_r>
 80069b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80069ba:	4607      	mov	r7, r0
 80069bc:	d119      	bne.n	80069f2 <__cvt+0x92>
 80069be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80069c0:	07db      	lsls	r3, r3, #31
 80069c2:	d50e      	bpl.n	80069e2 <__cvt+0x82>
 80069c4:	eb00 0906 	add.w	r9, r0, r6
 80069c8:	2200      	movs	r2, #0
 80069ca:	2300      	movs	r3, #0
 80069cc:	4620      	mov	r0, r4
 80069ce:	4629      	mov	r1, r5
 80069d0:	f7fa f80c 	bl	80009ec <__aeabi_dcmpeq>
 80069d4:	b108      	cbz	r0, 80069da <__cvt+0x7a>
 80069d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80069da:	2230      	movs	r2, #48	@ 0x30
 80069dc:	9b07      	ldr	r3, [sp, #28]
 80069de:	454b      	cmp	r3, r9
 80069e0:	d31e      	bcc.n	8006a20 <__cvt+0xc0>
 80069e2:	4638      	mov	r0, r7
 80069e4:	9b07      	ldr	r3, [sp, #28]
 80069e6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80069e8:	1bdb      	subs	r3, r3, r7
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	b008      	add	sp, #32
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069f6:	eb00 0906 	add.w	r9, r0, r6
 80069fa:	d1e5      	bne.n	80069c8 <__cvt+0x68>
 80069fc:	7803      	ldrb	r3, [r0, #0]
 80069fe:	2b30      	cmp	r3, #48	@ 0x30
 8006a00:	d10a      	bne.n	8006a18 <__cvt+0xb8>
 8006a02:	2200      	movs	r2, #0
 8006a04:	2300      	movs	r3, #0
 8006a06:	4620      	mov	r0, r4
 8006a08:	4629      	mov	r1, r5
 8006a0a:	f7f9 ffef 	bl	80009ec <__aeabi_dcmpeq>
 8006a0e:	b918      	cbnz	r0, 8006a18 <__cvt+0xb8>
 8006a10:	f1c6 0601 	rsb	r6, r6, #1
 8006a14:	f8ca 6000 	str.w	r6, [sl]
 8006a18:	f8da 3000 	ldr.w	r3, [sl]
 8006a1c:	4499      	add	r9, r3
 8006a1e:	e7d3      	b.n	80069c8 <__cvt+0x68>
 8006a20:	1c59      	adds	r1, r3, #1
 8006a22:	9107      	str	r1, [sp, #28]
 8006a24:	701a      	strb	r2, [r3, #0]
 8006a26:	e7d9      	b.n	80069dc <__cvt+0x7c>

08006a28 <__exponent>:
 8006a28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a2a:	2900      	cmp	r1, #0
 8006a2c:	bfb6      	itet	lt
 8006a2e:	232d      	movlt	r3, #45	@ 0x2d
 8006a30:	232b      	movge	r3, #43	@ 0x2b
 8006a32:	4249      	neglt	r1, r1
 8006a34:	2909      	cmp	r1, #9
 8006a36:	7002      	strb	r2, [r0, #0]
 8006a38:	7043      	strb	r3, [r0, #1]
 8006a3a:	dd29      	ble.n	8006a90 <__exponent+0x68>
 8006a3c:	f10d 0307 	add.w	r3, sp, #7
 8006a40:	461d      	mov	r5, r3
 8006a42:	270a      	movs	r7, #10
 8006a44:	fbb1 f6f7 	udiv	r6, r1, r7
 8006a48:	461a      	mov	r2, r3
 8006a4a:	fb07 1416 	mls	r4, r7, r6, r1
 8006a4e:	3430      	adds	r4, #48	@ 0x30
 8006a50:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a54:	460c      	mov	r4, r1
 8006a56:	2c63      	cmp	r4, #99	@ 0x63
 8006a58:	4631      	mov	r1, r6
 8006a5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a5e:	dcf1      	bgt.n	8006a44 <__exponent+0x1c>
 8006a60:	3130      	adds	r1, #48	@ 0x30
 8006a62:	1e94      	subs	r4, r2, #2
 8006a64:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a68:	4623      	mov	r3, r4
 8006a6a:	1c41      	adds	r1, r0, #1
 8006a6c:	42ab      	cmp	r3, r5
 8006a6e:	d30a      	bcc.n	8006a86 <__exponent+0x5e>
 8006a70:	f10d 0309 	add.w	r3, sp, #9
 8006a74:	1a9b      	subs	r3, r3, r2
 8006a76:	42ac      	cmp	r4, r5
 8006a78:	bf88      	it	hi
 8006a7a:	2300      	movhi	r3, #0
 8006a7c:	3302      	adds	r3, #2
 8006a7e:	4403      	add	r3, r0
 8006a80:	1a18      	subs	r0, r3, r0
 8006a82:	b003      	add	sp, #12
 8006a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a86:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a8a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a8e:	e7ed      	b.n	8006a6c <__exponent+0x44>
 8006a90:	2330      	movs	r3, #48	@ 0x30
 8006a92:	3130      	adds	r1, #48	@ 0x30
 8006a94:	7083      	strb	r3, [r0, #2]
 8006a96:	70c1      	strb	r1, [r0, #3]
 8006a98:	1d03      	adds	r3, r0, #4
 8006a9a:	e7f1      	b.n	8006a80 <__exponent+0x58>

08006a9c <_printf_float>:
 8006a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa0:	b091      	sub	sp, #68	@ 0x44
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006aa8:	4616      	mov	r6, r2
 8006aaa:	461f      	mov	r7, r3
 8006aac:	4605      	mov	r5, r0
 8006aae:	f000 ffef 	bl	8007a90 <_localeconv_r>
 8006ab2:	6803      	ldr	r3, [r0, #0]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	9308      	str	r3, [sp, #32]
 8006ab8:	f7f9 fb6c 	bl	8000194 <strlen>
 8006abc:	2300      	movs	r3, #0
 8006abe:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ac0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ac4:	9009      	str	r0, [sp, #36]	@ 0x24
 8006ac6:	3307      	adds	r3, #7
 8006ac8:	f023 0307 	bic.w	r3, r3, #7
 8006acc:	f103 0208 	add.w	r2, r3, #8
 8006ad0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ad4:	f8d4 b000 	ldr.w	fp, [r4]
 8006ad8:	f8c8 2000 	str.w	r2, [r8]
 8006adc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ae0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ae4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ae6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006aea:	f04f 32ff 	mov.w	r2, #4294967295
 8006aee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006af2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006af6:	4b9c      	ldr	r3, [pc, #624]	@ (8006d68 <_printf_float+0x2cc>)
 8006af8:	f7f9 ffaa 	bl	8000a50 <__aeabi_dcmpun>
 8006afc:	bb70      	cbnz	r0, 8006b5c <_printf_float+0xc0>
 8006afe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b02:	f04f 32ff 	mov.w	r2, #4294967295
 8006b06:	4b98      	ldr	r3, [pc, #608]	@ (8006d68 <_printf_float+0x2cc>)
 8006b08:	f7f9 ff84 	bl	8000a14 <__aeabi_dcmple>
 8006b0c:	bb30      	cbnz	r0, 8006b5c <_printf_float+0xc0>
 8006b0e:	2200      	movs	r2, #0
 8006b10:	2300      	movs	r3, #0
 8006b12:	4640      	mov	r0, r8
 8006b14:	4649      	mov	r1, r9
 8006b16:	f7f9 ff73 	bl	8000a00 <__aeabi_dcmplt>
 8006b1a:	b110      	cbz	r0, 8006b22 <_printf_float+0x86>
 8006b1c:	232d      	movs	r3, #45	@ 0x2d
 8006b1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b22:	4a92      	ldr	r2, [pc, #584]	@ (8006d6c <_printf_float+0x2d0>)
 8006b24:	4b92      	ldr	r3, [pc, #584]	@ (8006d70 <_printf_float+0x2d4>)
 8006b26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006b2a:	bf8c      	ite	hi
 8006b2c:	4690      	movhi	r8, r2
 8006b2e:	4698      	movls	r8, r3
 8006b30:	2303      	movs	r3, #3
 8006b32:	f04f 0900 	mov.w	r9, #0
 8006b36:	6123      	str	r3, [r4, #16]
 8006b38:	f02b 0304 	bic.w	r3, fp, #4
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	4633      	mov	r3, r6
 8006b40:	4621      	mov	r1, r4
 8006b42:	4628      	mov	r0, r5
 8006b44:	9700      	str	r7, [sp, #0]
 8006b46:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006b48:	f000 f9d4 	bl	8006ef4 <_printf_common>
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	f040 8090 	bne.w	8006c72 <_printf_float+0x1d6>
 8006b52:	f04f 30ff 	mov.w	r0, #4294967295
 8006b56:	b011      	add	sp, #68	@ 0x44
 8006b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	464b      	mov	r3, r9
 8006b60:	4640      	mov	r0, r8
 8006b62:	4649      	mov	r1, r9
 8006b64:	f7f9 ff74 	bl	8000a50 <__aeabi_dcmpun>
 8006b68:	b148      	cbz	r0, 8006b7e <_printf_float+0xe2>
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bfb8      	it	lt
 8006b70:	232d      	movlt	r3, #45	@ 0x2d
 8006b72:	4a80      	ldr	r2, [pc, #512]	@ (8006d74 <_printf_float+0x2d8>)
 8006b74:	bfb8      	it	lt
 8006b76:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b7a:	4b7f      	ldr	r3, [pc, #508]	@ (8006d78 <_printf_float+0x2dc>)
 8006b7c:	e7d3      	b.n	8006b26 <_printf_float+0x8a>
 8006b7e:	6863      	ldr	r3, [r4, #4]
 8006b80:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	d13f      	bne.n	8006c08 <_printf_float+0x16c>
 8006b88:	2306      	movs	r3, #6
 8006b8a:	6063      	str	r3, [r4, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006b92:	6023      	str	r3, [r4, #0]
 8006b94:	9206      	str	r2, [sp, #24]
 8006b96:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b98:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006b9c:	aa0d      	add	r2, sp, #52	@ 0x34
 8006b9e:	9203      	str	r2, [sp, #12]
 8006ba0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006ba4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006ba8:	6863      	ldr	r3, [r4, #4]
 8006baa:	4642      	mov	r2, r8
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	4628      	mov	r0, r5
 8006bb0:	464b      	mov	r3, r9
 8006bb2:	910a      	str	r1, [sp, #40]	@ 0x28
 8006bb4:	f7ff fed4 	bl	8006960 <__cvt>
 8006bb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bba:	4680      	mov	r8, r0
 8006bbc:	2947      	cmp	r1, #71	@ 0x47
 8006bbe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006bc0:	d128      	bne.n	8006c14 <_printf_float+0x178>
 8006bc2:	1cc8      	adds	r0, r1, #3
 8006bc4:	db02      	blt.n	8006bcc <_printf_float+0x130>
 8006bc6:	6863      	ldr	r3, [r4, #4]
 8006bc8:	4299      	cmp	r1, r3
 8006bca:	dd40      	ble.n	8006c4e <_printf_float+0x1b2>
 8006bcc:	f1aa 0a02 	sub.w	sl, sl, #2
 8006bd0:	fa5f fa8a 	uxtb.w	sl, sl
 8006bd4:	4652      	mov	r2, sl
 8006bd6:	3901      	subs	r1, #1
 8006bd8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006bdc:	910d      	str	r1, [sp, #52]	@ 0x34
 8006bde:	f7ff ff23 	bl	8006a28 <__exponent>
 8006be2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006be4:	4681      	mov	r9, r0
 8006be6:	1813      	adds	r3, r2, r0
 8006be8:	2a01      	cmp	r2, #1
 8006bea:	6123      	str	r3, [r4, #16]
 8006bec:	dc02      	bgt.n	8006bf4 <_printf_float+0x158>
 8006bee:	6822      	ldr	r2, [r4, #0]
 8006bf0:	07d2      	lsls	r2, r2, #31
 8006bf2:	d501      	bpl.n	8006bf8 <_printf_float+0x15c>
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d09e      	beq.n	8006b3e <_printf_float+0xa2>
 8006c00:	232d      	movs	r3, #45	@ 0x2d
 8006c02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c06:	e79a      	b.n	8006b3e <_printf_float+0xa2>
 8006c08:	2947      	cmp	r1, #71	@ 0x47
 8006c0a:	d1bf      	bne.n	8006b8c <_printf_float+0xf0>
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1bd      	bne.n	8006b8c <_printf_float+0xf0>
 8006c10:	2301      	movs	r3, #1
 8006c12:	e7ba      	b.n	8006b8a <_printf_float+0xee>
 8006c14:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c18:	d9dc      	bls.n	8006bd4 <_printf_float+0x138>
 8006c1a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006c1e:	d118      	bne.n	8006c52 <_printf_float+0x1b6>
 8006c20:	2900      	cmp	r1, #0
 8006c22:	6863      	ldr	r3, [r4, #4]
 8006c24:	dd0b      	ble.n	8006c3e <_printf_float+0x1a2>
 8006c26:	6121      	str	r1, [r4, #16]
 8006c28:	b913      	cbnz	r3, 8006c30 <_printf_float+0x194>
 8006c2a:	6822      	ldr	r2, [r4, #0]
 8006c2c:	07d0      	lsls	r0, r2, #31
 8006c2e:	d502      	bpl.n	8006c36 <_printf_float+0x19a>
 8006c30:	3301      	adds	r3, #1
 8006c32:	440b      	add	r3, r1
 8006c34:	6123      	str	r3, [r4, #16]
 8006c36:	f04f 0900 	mov.w	r9, #0
 8006c3a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006c3c:	e7dc      	b.n	8006bf8 <_printf_float+0x15c>
 8006c3e:	b913      	cbnz	r3, 8006c46 <_printf_float+0x1aa>
 8006c40:	6822      	ldr	r2, [r4, #0]
 8006c42:	07d2      	lsls	r2, r2, #31
 8006c44:	d501      	bpl.n	8006c4a <_printf_float+0x1ae>
 8006c46:	3302      	adds	r3, #2
 8006c48:	e7f4      	b.n	8006c34 <_printf_float+0x198>
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e7f2      	b.n	8006c34 <_printf_float+0x198>
 8006c4e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006c52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c54:	4299      	cmp	r1, r3
 8006c56:	db05      	blt.n	8006c64 <_printf_float+0x1c8>
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	6121      	str	r1, [r4, #16]
 8006c5c:	07d8      	lsls	r0, r3, #31
 8006c5e:	d5ea      	bpl.n	8006c36 <_printf_float+0x19a>
 8006c60:	1c4b      	adds	r3, r1, #1
 8006c62:	e7e7      	b.n	8006c34 <_printf_float+0x198>
 8006c64:	2900      	cmp	r1, #0
 8006c66:	bfcc      	ite	gt
 8006c68:	2201      	movgt	r2, #1
 8006c6a:	f1c1 0202 	rsble	r2, r1, #2
 8006c6e:	4413      	add	r3, r2
 8006c70:	e7e0      	b.n	8006c34 <_printf_float+0x198>
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	055a      	lsls	r2, r3, #21
 8006c76:	d407      	bmi.n	8006c88 <_printf_float+0x1ec>
 8006c78:	6923      	ldr	r3, [r4, #16]
 8006c7a:	4642      	mov	r2, r8
 8006c7c:	4631      	mov	r1, r6
 8006c7e:	4628      	mov	r0, r5
 8006c80:	47b8      	blx	r7
 8006c82:	3001      	adds	r0, #1
 8006c84:	d12b      	bne.n	8006cde <_printf_float+0x242>
 8006c86:	e764      	b.n	8006b52 <_printf_float+0xb6>
 8006c88:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c8c:	f240 80dc 	bls.w	8006e48 <_printf_float+0x3ac>
 8006c90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c94:	2200      	movs	r2, #0
 8006c96:	2300      	movs	r3, #0
 8006c98:	f7f9 fea8 	bl	80009ec <__aeabi_dcmpeq>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d033      	beq.n	8006d08 <_printf_float+0x26c>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	4a35      	ldr	r2, [pc, #212]	@ (8006d7c <_printf_float+0x2e0>)
 8006ca8:	47b8      	blx	r7
 8006caa:	3001      	adds	r0, #1
 8006cac:	f43f af51 	beq.w	8006b52 <_printf_float+0xb6>
 8006cb0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006cb4:	4543      	cmp	r3, r8
 8006cb6:	db02      	blt.n	8006cbe <_printf_float+0x222>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	07d8      	lsls	r0, r3, #31
 8006cbc:	d50f      	bpl.n	8006cde <_printf_float+0x242>
 8006cbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f43f af42 	beq.w	8006b52 <_printf_float+0xb6>
 8006cce:	f04f 0900 	mov.w	r9, #0
 8006cd2:	f108 38ff 	add.w	r8, r8, #4294967295
 8006cd6:	f104 0a1a 	add.w	sl, r4, #26
 8006cda:	45c8      	cmp	r8, r9
 8006cdc:	dc09      	bgt.n	8006cf2 <_printf_float+0x256>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	079b      	lsls	r3, r3, #30
 8006ce2:	f100 8102 	bmi.w	8006eea <_printf_float+0x44e>
 8006ce6:	68e0      	ldr	r0, [r4, #12]
 8006ce8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cea:	4298      	cmp	r0, r3
 8006cec:	bfb8      	it	lt
 8006cee:	4618      	movlt	r0, r3
 8006cf0:	e731      	b.n	8006b56 <_printf_float+0xba>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	4652      	mov	r2, sl
 8006cf6:	4631      	mov	r1, r6
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	47b8      	blx	r7
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	f43f af28 	beq.w	8006b52 <_printf_float+0xb6>
 8006d02:	f109 0901 	add.w	r9, r9, #1
 8006d06:	e7e8      	b.n	8006cda <_printf_float+0x23e>
 8006d08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	dc38      	bgt.n	8006d80 <_printf_float+0x2e4>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	4a19      	ldr	r2, [pc, #100]	@ (8006d7c <_printf_float+0x2e0>)
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	f43f af1a 	beq.w	8006b52 <_printf_float+0xb6>
 8006d1e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006d22:	ea59 0303 	orrs.w	r3, r9, r3
 8006d26:	d102      	bne.n	8006d2e <_printf_float+0x292>
 8006d28:	6823      	ldr	r3, [r4, #0]
 8006d2a:	07d9      	lsls	r1, r3, #31
 8006d2c:	d5d7      	bpl.n	8006cde <_printf_float+0x242>
 8006d2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d32:	4631      	mov	r1, r6
 8006d34:	4628      	mov	r0, r5
 8006d36:	47b8      	blx	r7
 8006d38:	3001      	adds	r0, #1
 8006d3a:	f43f af0a 	beq.w	8006b52 <_printf_float+0xb6>
 8006d3e:	f04f 0a00 	mov.w	sl, #0
 8006d42:	f104 0b1a 	add.w	fp, r4, #26
 8006d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d48:	425b      	negs	r3, r3
 8006d4a:	4553      	cmp	r3, sl
 8006d4c:	dc01      	bgt.n	8006d52 <_printf_float+0x2b6>
 8006d4e:	464b      	mov	r3, r9
 8006d50:	e793      	b.n	8006c7a <_printf_float+0x1de>
 8006d52:	2301      	movs	r3, #1
 8006d54:	465a      	mov	r2, fp
 8006d56:	4631      	mov	r1, r6
 8006d58:	4628      	mov	r0, r5
 8006d5a:	47b8      	blx	r7
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	f43f aef8 	beq.w	8006b52 <_printf_float+0xb6>
 8006d62:	f10a 0a01 	add.w	sl, sl, #1
 8006d66:	e7ee      	b.n	8006d46 <_printf_float+0x2aa>
 8006d68:	7fefffff 	.word	0x7fefffff
 8006d6c:	0800c884 	.word	0x0800c884
 8006d70:	0800c880 	.word	0x0800c880
 8006d74:	0800c88c 	.word	0x0800c88c
 8006d78:	0800c888 	.word	0x0800c888
 8006d7c:	0800c890 	.word	0x0800c890
 8006d80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d82:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006d86:	4553      	cmp	r3, sl
 8006d88:	bfa8      	it	ge
 8006d8a:	4653      	movge	r3, sl
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	4699      	mov	r9, r3
 8006d90:	dc36      	bgt.n	8006e00 <_printf_float+0x364>
 8006d92:	f04f 0b00 	mov.w	fp, #0
 8006d96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d9a:	f104 021a 	add.w	r2, r4, #26
 8006d9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006da0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006da2:	eba3 0309 	sub.w	r3, r3, r9
 8006da6:	455b      	cmp	r3, fp
 8006da8:	dc31      	bgt.n	8006e0e <_printf_float+0x372>
 8006daa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006dac:	459a      	cmp	sl, r3
 8006dae:	dc3a      	bgt.n	8006e26 <_printf_float+0x38a>
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	07da      	lsls	r2, r3, #31
 8006db4:	d437      	bmi.n	8006e26 <_printf_float+0x38a>
 8006db6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006db8:	ebaa 0903 	sub.w	r9, sl, r3
 8006dbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dbe:	ebaa 0303 	sub.w	r3, sl, r3
 8006dc2:	4599      	cmp	r9, r3
 8006dc4:	bfa8      	it	ge
 8006dc6:	4699      	movge	r9, r3
 8006dc8:	f1b9 0f00 	cmp.w	r9, #0
 8006dcc:	dc33      	bgt.n	8006e36 <_printf_float+0x39a>
 8006dce:	f04f 0800 	mov.w	r8, #0
 8006dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dd6:	f104 0b1a 	add.w	fp, r4, #26
 8006dda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ddc:	ebaa 0303 	sub.w	r3, sl, r3
 8006de0:	eba3 0309 	sub.w	r3, r3, r9
 8006de4:	4543      	cmp	r3, r8
 8006de6:	f77f af7a 	ble.w	8006cde <_printf_float+0x242>
 8006dea:	2301      	movs	r3, #1
 8006dec:	465a      	mov	r2, fp
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f aeac 	beq.w	8006b52 <_printf_float+0xb6>
 8006dfa:	f108 0801 	add.w	r8, r8, #1
 8006dfe:	e7ec      	b.n	8006dda <_printf_float+0x33e>
 8006e00:	4642      	mov	r2, r8
 8006e02:	4631      	mov	r1, r6
 8006e04:	4628      	mov	r0, r5
 8006e06:	47b8      	blx	r7
 8006e08:	3001      	adds	r0, #1
 8006e0a:	d1c2      	bne.n	8006d92 <_printf_float+0x2f6>
 8006e0c:	e6a1      	b.n	8006b52 <_printf_float+0xb6>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	920a      	str	r2, [sp, #40]	@ 0x28
 8006e16:	47b8      	blx	r7
 8006e18:	3001      	adds	r0, #1
 8006e1a:	f43f ae9a 	beq.w	8006b52 <_printf_float+0xb6>
 8006e1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e20:	f10b 0b01 	add.w	fp, fp, #1
 8006e24:	e7bb      	b.n	8006d9e <_printf_float+0x302>
 8006e26:	4631      	mov	r1, r6
 8006e28:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	47b8      	blx	r7
 8006e30:	3001      	adds	r0, #1
 8006e32:	d1c0      	bne.n	8006db6 <_printf_float+0x31a>
 8006e34:	e68d      	b.n	8006b52 <_printf_float+0xb6>
 8006e36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e38:	464b      	mov	r3, r9
 8006e3a:	4631      	mov	r1, r6
 8006e3c:	4628      	mov	r0, r5
 8006e3e:	4442      	add	r2, r8
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	d1c3      	bne.n	8006dce <_printf_float+0x332>
 8006e46:	e684      	b.n	8006b52 <_printf_float+0xb6>
 8006e48:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006e4c:	f1ba 0f01 	cmp.w	sl, #1
 8006e50:	dc01      	bgt.n	8006e56 <_printf_float+0x3ba>
 8006e52:	07db      	lsls	r3, r3, #31
 8006e54:	d536      	bpl.n	8006ec4 <_printf_float+0x428>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4642      	mov	r2, r8
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae76 	beq.w	8006b52 <_printf_float+0xb6>
 8006e66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e6a:	4631      	mov	r1, r6
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	47b8      	blx	r7
 8006e70:	3001      	adds	r0, #1
 8006e72:	f43f ae6e 	beq.w	8006b52 <_printf_float+0xb6>
 8006e76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e82:	f7f9 fdb3 	bl	80009ec <__aeabi_dcmpeq>
 8006e86:	b9c0      	cbnz	r0, 8006eba <_printf_float+0x41e>
 8006e88:	4653      	mov	r3, sl
 8006e8a:	f108 0201 	add.w	r2, r8, #1
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	d10c      	bne.n	8006eb2 <_printf_float+0x416>
 8006e98:	e65b      	b.n	8006b52 <_printf_float+0xb6>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	465a      	mov	r2, fp
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f43f ae54 	beq.w	8006b52 <_printf_float+0xb6>
 8006eaa:	f108 0801 	add.w	r8, r8, #1
 8006eae:	45d0      	cmp	r8, sl
 8006eb0:	dbf3      	blt.n	8006e9a <_printf_float+0x3fe>
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006eb8:	e6e0      	b.n	8006c7c <_printf_float+0x1e0>
 8006eba:	f04f 0800 	mov.w	r8, #0
 8006ebe:	f104 0b1a 	add.w	fp, r4, #26
 8006ec2:	e7f4      	b.n	8006eae <_printf_float+0x412>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	4642      	mov	r2, r8
 8006ec8:	e7e1      	b.n	8006e8e <_printf_float+0x3f2>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	464a      	mov	r2, r9
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f43f ae3c 	beq.w	8006b52 <_printf_float+0xb6>
 8006eda:	f108 0801 	add.w	r8, r8, #1
 8006ede:	68e3      	ldr	r3, [r4, #12]
 8006ee0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006ee2:	1a5b      	subs	r3, r3, r1
 8006ee4:	4543      	cmp	r3, r8
 8006ee6:	dcf0      	bgt.n	8006eca <_printf_float+0x42e>
 8006ee8:	e6fd      	b.n	8006ce6 <_printf_float+0x24a>
 8006eea:	f04f 0800 	mov.w	r8, #0
 8006eee:	f104 0919 	add.w	r9, r4, #25
 8006ef2:	e7f4      	b.n	8006ede <_printf_float+0x442>

08006ef4 <_printf_common>:
 8006ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ef8:	4616      	mov	r6, r2
 8006efa:	4698      	mov	r8, r3
 8006efc:	688a      	ldr	r2, [r1, #8]
 8006efe:	690b      	ldr	r3, [r1, #16]
 8006f00:	4607      	mov	r7, r0
 8006f02:	4293      	cmp	r3, r2
 8006f04:	bfb8      	it	lt
 8006f06:	4613      	movlt	r3, r2
 8006f08:	6033      	str	r3, [r6, #0]
 8006f0a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f0e:	460c      	mov	r4, r1
 8006f10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f14:	b10a      	cbz	r2, 8006f1a <_printf_common+0x26>
 8006f16:	3301      	adds	r3, #1
 8006f18:	6033      	str	r3, [r6, #0]
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	0699      	lsls	r1, r3, #26
 8006f1e:	bf42      	ittt	mi
 8006f20:	6833      	ldrmi	r3, [r6, #0]
 8006f22:	3302      	addmi	r3, #2
 8006f24:	6033      	strmi	r3, [r6, #0]
 8006f26:	6825      	ldr	r5, [r4, #0]
 8006f28:	f015 0506 	ands.w	r5, r5, #6
 8006f2c:	d106      	bne.n	8006f3c <_printf_common+0x48>
 8006f2e:	f104 0a19 	add.w	sl, r4, #25
 8006f32:	68e3      	ldr	r3, [r4, #12]
 8006f34:	6832      	ldr	r2, [r6, #0]
 8006f36:	1a9b      	subs	r3, r3, r2
 8006f38:	42ab      	cmp	r3, r5
 8006f3a:	dc2b      	bgt.n	8006f94 <_printf_common+0xa0>
 8006f3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f40:	6822      	ldr	r2, [r4, #0]
 8006f42:	3b00      	subs	r3, #0
 8006f44:	bf18      	it	ne
 8006f46:	2301      	movne	r3, #1
 8006f48:	0692      	lsls	r2, r2, #26
 8006f4a:	d430      	bmi.n	8006fae <_printf_common+0xba>
 8006f4c:	4641      	mov	r1, r8
 8006f4e:	4638      	mov	r0, r7
 8006f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f54:	47c8      	blx	r9
 8006f56:	3001      	adds	r0, #1
 8006f58:	d023      	beq.n	8006fa2 <_printf_common+0xae>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	6922      	ldr	r2, [r4, #16]
 8006f5e:	f003 0306 	and.w	r3, r3, #6
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	bf14      	ite	ne
 8006f66:	2500      	movne	r5, #0
 8006f68:	6833      	ldreq	r3, [r6, #0]
 8006f6a:	f04f 0600 	mov.w	r6, #0
 8006f6e:	bf08      	it	eq
 8006f70:	68e5      	ldreq	r5, [r4, #12]
 8006f72:	f104 041a 	add.w	r4, r4, #26
 8006f76:	bf08      	it	eq
 8006f78:	1aed      	subeq	r5, r5, r3
 8006f7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006f7e:	bf08      	it	eq
 8006f80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f84:	4293      	cmp	r3, r2
 8006f86:	bfc4      	itt	gt
 8006f88:	1a9b      	subgt	r3, r3, r2
 8006f8a:	18ed      	addgt	r5, r5, r3
 8006f8c:	42b5      	cmp	r5, r6
 8006f8e:	d11a      	bne.n	8006fc6 <_printf_common+0xd2>
 8006f90:	2000      	movs	r0, #0
 8006f92:	e008      	b.n	8006fa6 <_printf_common+0xb2>
 8006f94:	2301      	movs	r3, #1
 8006f96:	4652      	mov	r2, sl
 8006f98:	4641      	mov	r1, r8
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	47c8      	blx	r9
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d103      	bne.n	8006faa <_printf_common+0xb6>
 8006fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006faa:	3501      	adds	r5, #1
 8006fac:	e7c1      	b.n	8006f32 <_printf_common+0x3e>
 8006fae:	2030      	movs	r0, #48	@ 0x30
 8006fb0:	18e1      	adds	r1, r4, r3
 8006fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006fb6:	1c5a      	adds	r2, r3, #1
 8006fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006fbc:	4422      	add	r2, r4
 8006fbe:	3302      	adds	r3, #2
 8006fc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006fc4:	e7c2      	b.n	8006f4c <_printf_common+0x58>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	4622      	mov	r2, r4
 8006fca:	4641      	mov	r1, r8
 8006fcc:	4638      	mov	r0, r7
 8006fce:	47c8      	blx	r9
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d0e6      	beq.n	8006fa2 <_printf_common+0xae>
 8006fd4:	3601      	adds	r6, #1
 8006fd6:	e7d9      	b.n	8006f8c <_printf_common+0x98>

08006fd8 <_printf_i>:
 8006fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fdc:	7e0f      	ldrb	r7, [r1, #24]
 8006fde:	4691      	mov	r9, r2
 8006fe0:	2f78      	cmp	r7, #120	@ 0x78
 8006fe2:	4680      	mov	r8, r0
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	469a      	mov	sl, r3
 8006fe8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fee:	d807      	bhi.n	8007000 <_printf_i+0x28>
 8006ff0:	2f62      	cmp	r7, #98	@ 0x62
 8006ff2:	d80a      	bhi.n	800700a <_printf_i+0x32>
 8006ff4:	2f00      	cmp	r7, #0
 8006ff6:	f000 80d1 	beq.w	800719c <_printf_i+0x1c4>
 8006ffa:	2f58      	cmp	r7, #88	@ 0x58
 8006ffc:	f000 80b8 	beq.w	8007170 <_printf_i+0x198>
 8007000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007008:	e03a      	b.n	8007080 <_printf_i+0xa8>
 800700a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800700e:	2b15      	cmp	r3, #21
 8007010:	d8f6      	bhi.n	8007000 <_printf_i+0x28>
 8007012:	a101      	add	r1, pc, #4	@ (adr r1, 8007018 <_printf_i+0x40>)
 8007014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007018:	08007071 	.word	0x08007071
 800701c:	08007085 	.word	0x08007085
 8007020:	08007001 	.word	0x08007001
 8007024:	08007001 	.word	0x08007001
 8007028:	08007001 	.word	0x08007001
 800702c:	08007001 	.word	0x08007001
 8007030:	08007085 	.word	0x08007085
 8007034:	08007001 	.word	0x08007001
 8007038:	08007001 	.word	0x08007001
 800703c:	08007001 	.word	0x08007001
 8007040:	08007001 	.word	0x08007001
 8007044:	08007183 	.word	0x08007183
 8007048:	080070af 	.word	0x080070af
 800704c:	0800713d 	.word	0x0800713d
 8007050:	08007001 	.word	0x08007001
 8007054:	08007001 	.word	0x08007001
 8007058:	080071a5 	.word	0x080071a5
 800705c:	08007001 	.word	0x08007001
 8007060:	080070af 	.word	0x080070af
 8007064:	08007001 	.word	0x08007001
 8007068:	08007001 	.word	0x08007001
 800706c:	08007145 	.word	0x08007145
 8007070:	6833      	ldr	r3, [r6, #0]
 8007072:	1d1a      	adds	r2, r3, #4
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6032      	str	r2, [r6, #0]
 8007078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800707c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007080:	2301      	movs	r3, #1
 8007082:	e09c      	b.n	80071be <_printf_i+0x1e6>
 8007084:	6833      	ldr	r3, [r6, #0]
 8007086:	6820      	ldr	r0, [r4, #0]
 8007088:	1d19      	adds	r1, r3, #4
 800708a:	6031      	str	r1, [r6, #0]
 800708c:	0606      	lsls	r6, r0, #24
 800708e:	d501      	bpl.n	8007094 <_printf_i+0xbc>
 8007090:	681d      	ldr	r5, [r3, #0]
 8007092:	e003      	b.n	800709c <_printf_i+0xc4>
 8007094:	0645      	lsls	r5, r0, #25
 8007096:	d5fb      	bpl.n	8007090 <_printf_i+0xb8>
 8007098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800709c:	2d00      	cmp	r5, #0
 800709e:	da03      	bge.n	80070a8 <_printf_i+0xd0>
 80070a0:	232d      	movs	r3, #45	@ 0x2d
 80070a2:	426d      	negs	r5, r5
 80070a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070a8:	230a      	movs	r3, #10
 80070aa:	4858      	ldr	r0, [pc, #352]	@ (800720c <_printf_i+0x234>)
 80070ac:	e011      	b.n	80070d2 <_printf_i+0xfa>
 80070ae:	6821      	ldr	r1, [r4, #0]
 80070b0:	6833      	ldr	r3, [r6, #0]
 80070b2:	0608      	lsls	r0, r1, #24
 80070b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80070b8:	d402      	bmi.n	80070c0 <_printf_i+0xe8>
 80070ba:	0649      	lsls	r1, r1, #25
 80070bc:	bf48      	it	mi
 80070be:	b2ad      	uxthmi	r5, r5
 80070c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80070c2:	6033      	str	r3, [r6, #0]
 80070c4:	bf14      	ite	ne
 80070c6:	230a      	movne	r3, #10
 80070c8:	2308      	moveq	r3, #8
 80070ca:	4850      	ldr	r0, [pc, #320]	@ (800720c <_printf_i+0x234>)
 80070cc:	2100      	movs	r1, #0
 80070ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070d2:	6866      	ldr	r6, [r4, #4]
 80070d4:	2e00      	cmp	r6, #0
 80070d6:	60a6      	str	r6, [r4, #8]
 80070d8:	db05      	blt.n	80070e6 <_printf_i+0x10e>
 80070da:	6821      	ldr	r1, [r4, #0]
 80070dc:	432e      	orrs	r6, r5
 80070de:	f021 0104 	bic.w	r1, r1, #4
 80070e2:	6021      	str	r1, [r4, #0]
 80070e4:	d04b      	beq.n	800717e <_printf_i+0x1a6>
 80070e6:	4616      	mov	r6, r2
 80070e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80070ec:	fb03 5711 	mls	r7, r3, r1, r5
 80070f0:	5dc7      	ldrb	r7, [r0, r7]
 80070f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070f6:	462f      	mov	r7, r5
 80070f8:	42bb      	cmp	r3, r7
 80070fa:	460d      	mov	r5, r1
 80070fc:	d9f4      	bls.n	80070e8 <_printf_i+0x110>
 80070fe:	2b08      	cmp	r3, #8
 8007100:	d10b      	bne.n	800711a <_printf_i+0x142>
 8007102:	6823      	ldr	r3, [r4, #0]
 8007104:	07df      	lsls	r7, r3, #31
 8007106:	d508      	bpl.n	800711a <_printf_i+0x142>
 8007108:	6923      	ldr	r3, [r4, #16]
 800710a:	6861      	ldr	r1, [r4, #4]
 800710c:	4299      	cmp	r1, r3
 800710e:	bfde      	ittt	le
 8007110:	2330      	movle	r3, #48	@ 0x30
 8007112:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007116:	f106 36ff 	addle.w	r6, r6, #4294967295
 800711a:	1b92      	subs	r2, r2, r6
 800711c:	6122      	str	r2, [r4, #16]
 800711e:	464b      	mov	r3, r9
 8007120:	4621      	mov	r1, r4
 8007122:	4640      	mov	r0, r8
 8007124:	f8cd a000 	str.w	sl, [sp]
 8007128:	aa03      	add	r2, sp, #12
 800712a:	f7ff fee3 	bl	8006ef4 <_printf_common>
 800712e:	3001      	adds	r0, #1
 8007130:	d14a      	bne.n	80071c8 <_printf_i+0x1f0>
 8007132:	f04f 30ff 	mov.w	r0, #4294967295
 8007136:	b004      	add	sp, #16
 8007138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713c:	6823      	ldr	r3, [r4, #0]
 800713e:	f043 0320 	orr.w	r3, r3, #32
 8007142:	6023      	str	r3, [r4, #0]
 8007144:	2778      	movs	r7, #120	@ 0x78
 8007146:	4832      	ldr	r0, [pc, #200]	@ (8007210 <_printf_i+0x238>)
 8007148:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800714c:	6823      	ldr	r3, [r4, #0]
 800714e:	6831      	ldr	r1, [r6, #0]
 8007150:	061f      	lsls	r7, r3, #24
 8007152:	f851 5b04 	ldr.w	r5, [r1], #4
 8007156:	d402      	bmi.n	800715e <_printf_i+0x186>
 8007158:	065f      	lsls	r7, r3, #25
 800715a:	bf48      	it	mi
 800715c:	b2ad      	uxthmi	r5, r5
 800715e:	6031      	str	r1, [r6, #0]
 8007160:	07d9      	lsls	r1, r3, #31
 8007162:	bf44      	itt	mi
 8007164:	f043 0320 	orrmi.w	r3, r3, #32
 8007168:	6023      	strmi	r3, [r4, #0]
 800716a:	b11d      	cbz	r5, 8007174 <_printf_i+0x19c>
 800716c:	2310      	movs	r3, #16
 800716e:	e7ad      	b.n	80070cc <_printf_i+0xf4>
 8007170:	4826      	ldr	r0, [pc, #152]	@ (800720c <_printf_i+0x234>)
 8007172:	e7e9      	b.n	8007148 <_printf_i+0x170>
 8007174:	6823      	ldr	r3, [r4, #0]
 8007176:	f023 0320 	bic.w	r3, r3, #32
 800717a:	6023      	str	r3, [r4, #0]
 800717c:	e7f6      	b.n	800716c <_printf_i+0x194>
 800717e:	4616      	mov	r6, r2
 8007180:	e7bd      	b.n	80070fe <_printf_i+0x126>
 8007182:	6833      	ldr	r3, [r6, #0]
 8007184:	6825      	ldr	r5, [r4, #0]
 8007186:	1d18      	adds	r0, r3, #4
 8007188:	6961      	ldr	r1, [r4, #20]
 800718a:	6030      	str	r0, [r6, #0]
 800718c:	062e      	lsls	r6, r5, #24
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	d501      	bpl.n	8007196 <_printf_i+0x1be>
 8007192:	6019      	str	r1, [r3, #0]
 8007194:	e002      	b.n	800719c <_printf_i+0x1c4>
 8007196:	0668      	lsls	r0, r5, #25
 8007198:	d5fb      	bpl.n	8007192 <_printf_i+0x1ba>
 800719a:	8019      	strh	r1, [r3, #0]
 800719c:	2300      	movs	r3, #0
 800719e:	4616      	mov	r6, r2
 80071a0:	6123      	str	r3, [r4, #16]
 80071a2:	e7bc      	b.n	800711e <_printf_i+0x146>
 80071a4:	6833      	ldr	r3, [r6, #0]
 80071a6:	2100      	movs	r1, #0
 80071a8:	1d1a      	adds	r2, r3, #4
 80071aa:	6032      	str	r2, [r6, #0]
 80071ac:	681e      	ldr	r6, [r3, #0]
 80071ae:	6862      	ldr	r2, [r4, #4]
 80071b0:	4630      	mov	r0, r6
 80071b2:	f000 fce4 	bl	8007b7e <memchr>
 80071b6:	b108      	cbz	r0, 80071bc <_printf_i+0x1e4>
 80071b8:	1b80      	subs	r0, r0, r6
 80071ba:	6060      	str	r0, [r4, #4]
 80071bc:	6863      	ldr	r3, [r4, #4]
 80071be:	6123      	str	r3, [r4, #16]
 80071c0:	2300      	movs	r3, #0
 80071c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071c6:	e7aa      	b.n	800711e <_printf_i+0x146>
 80071c8:	4632      	mov	r2, r6
 80071ca:	4649      	mov	r1, r9
 80071cc:	4640      	mov	r0, r8
 80071ce:	6923      	ldr	r3, [r4, #16]
 80071d0:	47d0      	blx	sl
 80071d2:	3001      	adds	r0, #1
 80071d4:	d0ad      	beq.n	8007132 <_printf_i+0x15a>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	079b      	lsls	r3, r3, #30
 80071da:	d413      	bmi.n	8007204 <_printf_i+0x22c>
 80071dc:	68e0      	ldr	r0, [r4, #12]
 80071de:	9b03      	ldr	r3, [sp, #12]
 80071e0:	4298      	cmp	r0, r3
 80071e2:	bfb8      	it	lt
 80071e4:	4618      	movlt	r0, r3
 80071e6:	e7a6      	b.n	8007136 <_printf_i+0x15e>
 80071e8:	2301      	movs	r3, #1
 80071ea:	4632      	mov	r2, r6
 80071ec:	4649      	mov	r1, r9
 80071ee:	4640      	mov	r0, r8
 80071f0:	47d0      	blx	sl
 80071f2:	3001      	adds	r0, #1
 80071f4:	d09d      	beq.n	8007132 <_printf_i+0x15a>
 80071f6:	3501      	adds	r5, #1
 80071f8:	68e3      	ldr	r3, [r4, #12]
 80071fa:	9903      	ldr	r1, [sp, #12]
 80071fc:	1a5b      	subs	r3, r3, r1
 80071fe:	42ab      	cmp	r3, r5
 8007200:	dcf2      	bgt.n	80071e8 <_printf_i+0x210>
 8007202:	e7eb      	b.n	80071dc <_printf_i+0x204>
 8007204:	2500      	movs	r5, #0
 8007206:	f104 0619 	add.w	r6, r4, #25
 800720a:	e7f5      	b.n	80071f8 <_printf_i+0x220>
 800720c:	0800c892 	.word	0x0800c892
 8007210:	0800c8a3 	.word	0x0800c8a3

08007214 <_scanf_float>:
 8007214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007218:	b087      	sub	sp, #28
 800721a:	9303      	str	r3, [sp, #12]
 800721c:	688b      	ldr	r3, [r1, #8]
 800721e:	4691      	mov	r9, r2
 8007220:	1e5a      	subs	r2, r3, #1
 8007222:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007226:	bf82      	ittt	hi
 8007228:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800722c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007230:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007234:	460a      	mov	r2, r1
 8007236:	f04f 0500 	mov.w	r5, #0
 800723a:	bf88      	it	hi
 800723c:	608b      	strhi	r3, [r1, #8]
 800723e:	680b      	ldr	r3, [r1, #0]
 8007240:	4680      	mov	r8, r0
 8007242:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007246:	f842 3b1c 	str.w	r3, [r2], #28
 800724a:	460c      	mov	r4, r1
 800724c:	bf98      	it	ls
 800724e:	f04f 0b00 	movls.w	fp, #0
 8007252:	4616      	mov	r6, r2
 8007254:	46aa      	mov	sl, r5
 8007256:	462f      	mov	r7, r5
 8007258:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800725c:	9201      	str	r2, [sp, #4]
 800725e:	9502      	str	r5, [sp, #8]
 8007260:	68a2      	ldr	r2, [r4, #8]
 8007262:	b15a      	cbz	r2, 800727c <_scanf_float+0x68>
 8007264:	f8d9 3000 	ldr.w	r3, [r9]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	2b4e      	cmp	r3, #78	@ 0x4e
 800726c:	d862      	bhi.n	8007334 <_scanf_float+0x120>
 800726e:	2b40      	cmp	r3, #64	@ 0x40
 8007270:	d83a      	bhi.n	80072e8 <_scanf_float+0xd4>
 8007272:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007276:	b2c8      	uxtb	r0, r1
 8007278:	280e      	cmp	r0, #14
 800727a:	d938      	bls.n	80072ee <_scanf_float+0xda>
 800727c:	b11f      	cbz	r7, 8007286 <_scanf_float+0x72>
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800728a:	f1ba 0f01 	cmp.w	sl, #1
 800728e:	f200 8114 	bhi.w	80074ba <_scanf_float+0x2a6>
 8007292:	9b01      	ldr	r3, [sp, #4]
 8007294:	429e      	cmp	r6, r3
 8007296:	f200 8105 	bhi.w	80074a4 <_scanf_float+0x290>
 800729a:	2001      	movs	r0, #1
 800729c:	b007      	add	sp, #28
 800729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80072a6:	2a0d      	cmp	r2, #13
 80072a8:	d8e8      	bhi.n	800727c <_scanf_float+0x68>
 80072aa:	a101      	add	r1, pc, #4	@ (adr r1, 80072b0 <_scanf_float+0x9c>)
 80072ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80072b0:	080073f9 	.word	0x080073f9
 80072b4:	0800727d 	.word	0x0800727d
 80072b8:	0800727d 	.word	0x0800727d
 80072bc:	0800727d 	.word	0x0800727d
 80072c0:	08007455 	.word	0x08007455
 80072c4:	0800742f 	.word	0x0800742f
 80072c8:	0800727d 	.word	0x0800727d
 80072cc:	0800727d 	.word	0x0800727d
 80072d0:	08007407 	.word	0x08007407
 80072d4:	0800727d 	.word	0x0800727d
 80072d8:	0800727d 	.word	0x0800727d
 80072dc:	0800727d 	.word	0x0800727d
 80072e0:	0800727d 	.word	0x0800727d
 80072e4:	080073c3 	.word	0x080073c3
 80072e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80072ec:	e7db      	b.n	80072a6 <_scanf_float+0x92>
 80072ee:	290e      	cmp	r1, #14
 80072f0:	d8c4      	bhi.n	800727c <_scanf_float+0x68>
 80072f2:	a001      	add	r0, pc, #4	@ (adr r0, 80072f8 <_scanf_float+0xe4>)
 80072f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80072f8:	080073b3 	.word	0x080073b3
 80072fc:	0800727d 	.word	0x0800727d
 8007300:	080073b3 	.word	0x080073b3
 8007304:	08007443 	.word	0x08007443
 8007308:	0800727d 	.word	0x0800727d
 800730c:	08007355 	.word	0x08007355
 8007310:	08007399 	.word	0x08007399
 8007314:	08007399 	.word	0x08007399
 8007318:	08007399 	.word	0x08007399
 800731c:	08007399 	.word	0x08007399
 8007320:	08007399 	.word	0x08007399
 8007324:	08007399 	.word	0x08007399
 8007328:	08007399 	.word	0x08007399
 800732c:	08007399 	.word	0x08007399
 8007330:	08007399 	.word	0x08007399
 8007334:	2b6e      	cmp	r3, #110	@ 0x6e
 8007336:	d809      	bhi.n	800734c <_scanf_float+0x138>
 8007338:	2b60      	cmp	r3, #96	@ 0x60
 800733a:	d8b2      	bhi.n	80072a2 <_scanf_float+0x8e>
 800733c:	2b54      	cmp	r3, #84	@ 0x54
 800733e:	d07b      	beq.n	8007438 <_scanf_float+0x224>
 8007340:	2b59      	cmp	r3, #89	@ 0x59
 8007342:	d19b      	bne.n	800727c <_scanf_float+0x68>
 8007344:	2d07      	cmp	r5, #7
 8007346:	d199      	bne.n	800727c <_scanf_float+0x68>
 8007348:	2508      	movs	r5, #8
 800734a:	e02f      	b.n	80073ac <_scanf_float+0x198>
 800734c:	2b74      	cmp	r3, #116	@ 0x74
 800734e:	d073      	beq.n	8007438 <_scanf_float+0x224>
 8007350:	2b79      	cmp	r3, #121	@ 0x79
 8007352:	e7f6      	b.n	8007342 <_scanf_float+0x12e>
 8007354:	6821      	ldr	r1, [r4, #0]
 8007356:	05c8      	lsls	r0, r1, #23
 8007358:	d51e      	bpl.n	8007398 <_scanf_float+0x184>
 800735a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800735e:	6021      	str	r1, [r4, #0]
 8007360:	3701      	adds	r7, #1
 8007362:	f1bb 0f00 	cmp.w	fp, #0
 8007366:	d003      	beq.n	8007370 <_scanf_float+0x15c>
 8007368:	3201      	adds	r2, #1
 800736a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800736e:	60a2      	str	r2, [r4, #8]
 8007370:	68a3      	ldr	r3, [r4, #8]
 8007372:	3b01      	subs	r3, #1
 8007374:	60a3      	str	r3, [r4, #8]
 8007376:	6923      	ldr	r3, [r4, #16]
 8007378:	3301      	adds	r3, #1
 800737a:	6123      	str	r3, [r4, #16]
 800737c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007380:	3b01      	subs	r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	f8c9 3004 	str.w	r3, [r9, #4]
 8007388:	f340 8083 	ble.w	8007492 <_scanf_float+0x27e>
 800738c:	f8d9 3000 	ldr.w	r3, [r9]
 8007390:	3301      	adds	r3, #1
 8007392:	f8c9 3000 	str.w	r3, [r9]
 8007396:	e763      	b.n	8007260 <_scanf_float+0x4c>
 8007398:	eb1a 0105 	adds.w	r1, sl, r5
 800739c:	f47f af6e 	bne.w	800727c <_scanf_float+0x68>
 80073a0:	460d      	mov	r5, r1
 80073a2:	468a      	mov	sl, r1
 80073a4:	6822      	ldr	r2, [r4, #0]
 80073a6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80073aa:	6022      	str	r2, [r4, #0]
 80073ac:	f806 3b01 	strb.w	r3, [r6], #1
 80073b0:	e7de      	b.n	8007370 <_scanf_float+0x15c>
 80073b2:	6822      	ldr	r2, [r4, #0]
 80073b4:	0610      	lsls	r0, r2, #24
 80073b6:	f57f af61 	bpl.w	800727c <_scanf_float+0x68>
 80073ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073be:	6022      	str	r2, [r4, #0]
 80073c0:	e7f4      	b.n	80073ac <_scanf_float+0x198>
 80073c2:	f1ba 0f00 	cmp.w	sl, #0
 80073c6:	d10c      	bne.n	80073e2 <_scanf_float+0x1ce>
 80073c8:	b977      	cbnz	r7, 80073e8 <_scanf_float+0x1d4>
 80073ca:	6822      	ldr	r2, [r4, #0]
 80073cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80073d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80073d4:	d108      	bne.n	80073e8 <_scanf_float+0x1d4>
 80073d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80073da:	f04f 0a01 	mov.w	sl, #1
 80073de:	6022      	str	r2, [r4, #0]
 80073e0:	e7e4      	b.n	80073ac <_scanf_float+0x198>
 80073e2:	f1ba 0f02 	cmp.w	sl, #2
 80073e6:	d051      	beq.n	800748c <_scanf_float+0x278>
 80073e8:	2d01      	cmp	r5, #1
 80073ea:	d002      	beq.n	80073f2 <_scanf_float+0x1de>
 80073ec:	2d04      	cmp	r5, #4
 80073ee:	f47f af45 	bne.w	800727c <_scanf_float+0x68>
 80073f2:	3501      	adds	r5, #1
 80073f4:	b2ed      	uxtb	r5, r5
 80073f6:	e7d9      	b.n	80073ac <_scanf_float+0x198>
 80073f8:	f1ba 0f01 	cmp.w	sl, #1
 80073fc:	f47f af3e 	bne.w	800727c <_scanf_float+0x68>
 8007400:	f04f 0a02 	mov.w	sl, #2
 8007404:	e7d2      	b.n	80073ac <_scanf_float+0x198>
 8007406:	b975      	cbnz	r5, 8007426 <_scanf_float+0x212>
 8007408:	2f00      	cmp	r7, #0
 800740a:	f47f af38 	bne.w	800727e <_scanf_float+0x6a>
 800740e:	6822      	ldr	r2, [r4, #0]
 8007410:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007414:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007418:	f040 80ff 	bne.w	800761a <_scanf_float+0x406>
 800741c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007420:	2501      	movs	r5, #1
 8007422:	6022      	str	r2, [r4, #0]
 8007424:	e7c2      	b.n	80073ac <_scanf_float+0x198>
 8007426:	2d03      	cmp	r5, #3
 8007428:	d0e3      	beq.n	80073f2 <_scanf_float+0x1de>
 800742a:	2d05      	cmp	r5, #5
 800742c:	e7df      	b.n	80073ee <_scanf_float+0x1da>
 800742e:	2d02      	cmp	r5, #2
 8007430:	f47f af24 	bne.w	800727c <_scanf_float+0x68>
 8007434:	2503      	movs	r5, #3
 8007436:	e7b9      	b.n	80073ac <_scanf_float+0x198>
 8007438:	2d06      	cmp	r5, #6
 800743a:	f47f af1f 	bne.w	800727c <_scanf_float+0x68>
 800743e:	2507      	movs	r5, #7
 8007440:	e7b4      	b.n	80073ac <_scanf_float+0x198>
 8007442:	6822      	ldr	r2, [r4, #0]
 8007444:	0591      	lsls	r1, r2, #22
 8007446:	f57f af19 	bpl.w	800727c <_scanf_float+0x68>
 800744a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800744e:	6022      	str	r2, [r4, #0]
 8007450:	9702      	str	r7, [sp, #8]
 8007452:	e7ab      	b.n	80073ac <_scanf_float+0x198>
 8007454:	6822      	ldr	r2, [r4, #0]
 8007456:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800745a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800745e:	d005      	beq.n	800746c <_scanf_float+0x258>
 8007460:	0550      	lsls	r0, r2, #21
 8007462:	f57f af0b 	bpl.w	800727c <_scanf_float+0x68>
 8007466:	2f00      	cmp	r7, #0
 8007468:	f000 80d7 	beq.w	800761a <_scanf_float+0x406>
 800746c:	0591      	lsls	r1, r2, #22
 800746e:	bf58      	it	pl
 8007470:	9902      	ldrpl	r1, [sp, #8]
 8007472:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007476:	bf58      	it	pl
 8007478:	1a79      	subpl	r1, r7, r1
 800747a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800747e:	f04f 0700 	mov.w	r7, #0
 8007482:	bf58      	it	pl
 8007484:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007488:	6022      	str	r2, [r4, #0]
 800748a:	e78f      	b.n	80073ac <_scanf_float+0x198>
 800748c:	f04f 0a03 	mov.w	sl, #3
 8007490:	e78c      	b.n	80073ac <_scanf_float+0x198>
 8007492:	4649      	mov	r1, r9
 8007494:	4640      	mov	r0, r8
 8007496:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800749a:	4798      	blx	r3
 800749c:	2800      	cmp	r0, #0
 800749e:	f43f aedf 	beq.w	8007260 <_scanf_float+0x4c>
 80074a2:	e6eb      	b.n	800727c <_scanf_float+0x68>
 80074a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074a8:	464a      	mov	r2, r9
 80074aa:	4640      	mov	r0, r8
 80074ac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074b0:	4798      	blx	r3
 80074b2:	6923      	ldr	r3, [r4, #16]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	6123      	str	r3, [r4, #16]
 80074b8:	e6eb      	b.n	8007292 <_scanf_float+0x7e>
 80074ba:	1e6b      	subs	r3, r5, #1
 80074bc:	2b06      	cmp	r3, #6
 80074be:	d824      	bhi.n	800750a <_scanf_float+0x2f6>
 80074c0:	2d02      	cmp	r5, #2
 80074c2:	d836      	bhi.n	8007532 <_scanf_float+0x31e>
 80074c4:	9b01      	ldr	r3, [sp, #4]
 80074c6:	429e      	cmp	r6, r3
 80074c8:	f67f aee7 	bls.w	800729a <_scanf_float+0x86>
 80074cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074d0:	464a      	mov	r2, r9
 80074d2:	4640      	mov	r0, r8
 80074d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074d8:	4798      	blx	r3
 80074da:	6923      	ldr	r3, [r4, #16]
 80074dc:	3b01      	subs	r3, #1
 80074de:	6123      	str	r3, [r4, #16]
 80074e0:	e7f0      	b.n	80074c4 <_scanf_float+0x2b0>
 80074e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074e6:	464a      	mov	r2, r9
 80074e8:	4640      	mov	r0, r8
 80074ea:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80074ee:	4798      	blx	r3
 80074f0:	6923      	ldr	r3, [r4, #16]
 80074f2:	3b01      	subs	r3, #1
 80074f4:	6123      	str	r3, [r4, #16]
 80074f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074fa:	fa5f fa8a 	uxtb.w	sl, sl
 80074fe:	f1ba 0f02 	cmp.w	sl, #2
 8007502:	d1ee      	bne.n	80074e2 <_scanf_float+0x2ce>
 8007504:	3d03      	subs	r5, #3
 8007506:	b2ed      	uxtb	r5, r5
 8007508:	1b76      	subs	r6, r6, r5
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	05da      	lsls	r2, r3, #23
 800750e:	d530      	bpl.n	8007572 <_scanf_float+0x35e>
 8007510:	055b      	lsls	r3, r3, #21
 8007512:	d511      	bpl.n	8007538 <_scanf_float+0x324>
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	429e      	cmp	r6, r3
 8007518:	f67f aebf 	bls.w	800729a <_scanf_float+0x86>
 800751c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007520:	464a      	mov	r2, r9
 8007522:	4640      	mov	r0, r8
 8007524:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007528:	4798      	blx	r3
 800752a:	6923      	ldr	r3, [r4, #16]
 800752c:	3b01      	subs	r3, #1
 800752e:	6123      	str	r3, [r4, #16]
 8007530:	e7f0      	b.n	8007514 <_scanf_float+0x300>
 8007532:	46aa      	mov	sl, r5
 8007534:	46b3      	mov	fp, r6
 8007536:	e7de      	b.n	80074f6 <_scanf_float+0x2e2>
 8007538:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800753c:	6923      	ldr	r3, [r4, #16]
 800753e:	2965      	cmp	r1, #101	@ 0x65
 8007540:	f103 33ff 	add.w	r3, r3, #4294967295
 8007544:	f106 35ff 	add.w	r5, r6, #4294967295
 8007548:	6123      	str	r3, [r4, #16]
 800754a:	d00c      	beq.n	8007566 <_scanf_float+0x352>
 800754c:	2945      	cmp	r1, #69	@ 0x45
 800754e:	d00a      	beq.n	8007566 <_scanf_float+0x352>
 8007550:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007554:	464a      	mov	r2, r9
 8007556:	4640      	mov	r0, r8
 8007558:	4798      	blx	r3
 800755a:	6923      	ldr	r3, [r4, #16]
 800755c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007560:	3b01      	subs	r3, #1
 8007562:	1eb5      	subs	r5, r6, #2
 8007564:	6123      	str	r3, [r4, #16]
 8007566:	464a      	mov	r2, r9
 8007568:	4640      	mov	r0, r8
 800756a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800756e:	4798      	blx	r3
 8007570:	462e      	mov	r6, r5
 8007572:	6822      	ldr	r2, [r4, #0]
 8007574:	f012 0210 	ands.w	r2, r2, #16
 8007578:	d001      	beq.n	800757e <_scanf_float+0x36a>
 800757a:	2000      	movs	r0, #0
 800757c:	e68e      	b.n	800729c <_scanf_float+0x88>
 800757e:	7032      	strb	r2, [r6, #0]
 8007580:	6823      	ldr	r3, [r4, #0]
 8007582:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800758a:	d125      	bne.n	80075d8 <_scanf_float+0x3c4>
 800758c:	9b02      	ldr	r3, [sp, #8]
 800758e:	429f      	cmp	r7, r3
 8007590:	d00a      	beq.n	80075a8 <_scanf_float+0x394>
 8007592:	1bda      	subs	r2, r3, r7
 8007594:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007598:	429e      	cmp	r6, r3
 800759a:	bf28      	it	cs
 800759c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80075a0:	4630      	mov	r0, r6
 80075a2:	491f      	ldr	r1, [pc, #124]	@ (8007620 <_scanf_float+0x40c>)
 80075a4:	f000 f972 	bl	800788c <siprintf>
 80075a8:	2200      	movs	r2, #0
 80075aa:	4640      	mov	r0, r8
 80075ac:	9901      	ldr	r1, [sp, #4]
 80075ae:	f002 fcfb 	bl	8009fa8 <_strtod_r>
 80075b2:	9b03      	ldr	r3, [sp, #12]
 80075b4:	6825      	ldr	r5, [r4, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f015 0f02 	tst.w	r5, #2
 80075bc:	4606      	mov	r6, r0
 80075be:	460f      	mov	r7, r1
 80075c0:	f103 0204 	add.w	r2, r3, #4
 80075c4:	d015      	beq.n	80075f2 <_scanf_float+0x3de>
 80075c6:	9903      	ldr	r1, [sp, #12]
 80075c8:	600a      	str	r2, [r1, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	e9c3 6700 	strd	r6, r7, [r3]
 80075d0:	68e3      	ldr	r3, [r4, #12]
 80075d2:	3301      	adds	r3, #1
 80075d4:	60e3      	str	r3, [r4, #12]
 80075d6:	e7d0      	b.n	800757a <_scanf_float+0x366>
 80075d8:	9b04      	ldr	r3, [sp, #16]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0e4      	beq.n	80075a8 <_scanf_float+0x394>
 80075de:	9905      	ldr	r1, [sp, #20]
 80075e0:	230a      	movs	r3, #10
 80075e2:	4640      	mov	r0, r8
 80075e4:	3101      	adds	r1, #1
 80075e6:	f002 fd5f 	bl	800a0a8 <_strtol_r>
 80075ea:	9b04      	ldr	r3, [sp, #16]
 80075ec:	9e05      	ldr	r6, [sp, #20]
 80075ee:	1ac2      	subs	r2, r0, r3
 80075f0:	e7d0      	b.n	8007594 <_scanf_float+0x380>
 80075f2:	076d      	lsls	r5, r5, #29
 80075f4:	d4e7      	bmi.n	80075c6 <_scanf_float+0x3b2>
 80075f6:	9d03      	ldr	r5, [sp, #12]
 80075f8:	602a      	str	r2, [r5, #0]
 80075fa:	681d      	ldr	r5, [r3, #0]
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	f7f9 fa26 	bl	8000a50 <__aeabi_dcmpun>
 8007604:	b120      	cbz	r0, 8007610 <_scanf_float+0x3fc>
 8007606:	4807      	ldr	r0, [pc, #28]	@ (8007624 <_scanf_float+0x410>)
 8007608:	f000 fad6 	bl	8007bb8 <nanf>
 800760c:	6028      	str	r0, [r5, #0]
 800760e:	e7df      	b.n	80075d0 <_scanf_float+0x3bc>
 8007610:	4630      	mov	r0, r6
 8007612:	4639      	mov	r1, r7
 8007614:	f7f9 fa7a 	bl	8000b0c <__aeabi_d2f>
 8007618:	e7f8      	b.n	800760c <_scanf_float+0x3f8>
 800761a:	2700      	movs	r7, #0
 800761c:	e633      	b.n	8007286 <_scanf_float+0x72>
 800761e:	bf00      	nop
 8007620:	0800c8b4 	.word	0x0800c8b4
 8007624:	0800c9f5 	.word	0x0800c9f5

08007628 <std>:
 8007628:	2300      	movs	r3, #0
 800762a:	b510      	push	{r4, lr}
 800762c:	4604      	mov	r4, r0
 800762e:	e9c0 3300 	strd	r3, r3, [r0]
 8007632:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007636:	6083      	str	r3, [r0, #8]
 8007638:	8181      	strh	r1, [r0, #12]
 800763a:	6643      	str	r3, [r0, #100]	@ 0x64
 800763c:	81c2      	strh	r2, [r0, #14]
 800763e:	6183      	str	r3, [r0, #24]
 8007640:	4619      	mov	r1, r3
 8007642:	2208      	movs	r2, #8
 8007644:	305c      	adds	r0, #92	@ 0x5c
 8007646:	f000 fa1b 	bl	8007a80 <memset>
 800764a:	4b0d      	ldr	r3, [pc, #52]	@ (8007680 <std+0x58>)
 800764c:	6224      	str	r4, [r4, #32]
 800764e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007650:	4b0c      	ldr	r3, [pc, #48]	@ (8007684 <std+0x5c>)
 8007652:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007654:	4b0c      	ldr	r3, [pc, #48]	@ (8007688 <std+0x60>)
 8007656:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007658:	4b0c      	ldr	r3, [pc, #48]	@ (800768c <std+0x64>)
 800765a:	6323      	str	r3, [r4, #48]	@ 0x30
 800765c:	4b0c      	ldr	r3, [pc, #48]	@ (8007690 <std+0x68>)
 800765e:	429c      	cmp	r4, r3
 8007660:	d006      	beq.n	8007670 <std+0x48>
 8007662:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007666:	4294      	cmp	r4, r2
 8007668:	d002      	beq.n	8007670 <std+0x48>
 800766a:	33d0      	adds	r3, #208	@ 0xd0
 800766c:	429c      	cmp	r4, r3
 800766e:	d105      	bne.n	800767c <std+0x54>
 8007670:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007678:	f000 ba7e 	b.w	8007b78 <__retarget_lock_init_recursive>
 800767c:	bd10      	pop	{r4, pc}
 800767e:	bf00      	nop
 8007680:	080078d1 	.word	0x080078d1
 8007684:	080078f3 	.word	0x080078f3
 8007688:	0800792b 	.word	0x0800792b
 800768c:	0800794f 	.word	0x0800794f
 8007690:	20001194 	.word	0x20001194

08007694 <stdio_exit_handler>:
 8007694:	4a02      	ldr	r2, [pc, #8]	@ (80076a0 <stdio_exit_handler+0xc>)
 8007696:	4903      	ldr	r1, [pc, #12]	@ (80076a4 <stdio_exit_handler+0x10>)
 8007698:	4803      	ldr	r0, [pc, #12]	@ (80076a8 <stdio_exit_handler+0x14>)
 800769a:	f000 b869 	b.w	8007770 <_fwalk_sglue>
 800769e:	bf00      	nop
 80076a0:	20000024 	.word	0x20000024
 80076a4:	0800a6dd 	.word	0x0800a6dd
 80076a8:	20000034 	.word	0x20000034

080076ac <cleanup_stdio>:
 80076ac:	6841      	ldr	r1, [r0, #4]
 80076ae:	4b0c      	ldr	r3, [pc, #48]	@ (80076e0 <cleanup_stdio+0x34>)
 80076b0:	b510      	push	{r4, lr}
 80076b2:	4299      	cmp	r1, r3
 80076b4:	4604      	mov	r4, r0
 80076b6:	d001      	beq.n	80076bc <cleanup_stdio+0x10>
 80076b8:	f003 f810 	bl	800a6dc <_fflush_r>
 80076bc:	68a1      	ldr	r1, [r4, #8]
 80076be:	4b09      	ldr	r3, [pc, #36]	@ (80076e4 <cleanup_stdio+0x38>)
 80076c0:	4299      	cmp	r1, r3
 80076c2:	d002      	beq.n	80076ca <cleanup_stdio+0x1e>
 80076c4:	4620      	mov	r0, r4
 80076c6:	f003 f809 	bl	800a6dc <_fflush_r>
 80076ca:	68e1      	ldr	r1, [r4, #12]
 80076cc:	4b06      	ldr	r3, [pc, #24]	@ (80076e8 <cleanup_stdio+0x3c>)
 80076ce:	4299      	cmp	r1, r3
 80076d0:	d004      	beq.n	80076dc <cleanup_stdio+0x30>
 80076d2:	4620      	mov	r0, r4
 80076d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d8:	f003 b800 	b.w	800a6dc <_fflush_r>
 80076dc:	bd10      	pop	{r4, pc}
 80076de:	bf00      	nop
 80076e0:	20001194 	.word	0x20001194
 80076e4:	200011fc 	.word	0x200011fc
 80076e8:	20001264 	.word	0x20001264

080076ec <global_stdio_init.part.0>:
 80076ec:	b510      	push	{r4, lr}
 80076ee:	4b0b      	ldr	r3, [pc, #44]	@ (800771c <global_stdio_init.part.0+0x30>)
 80076f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007720 <global_stdio_init.part.0+0x34>)
 80076f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007724 <global_stdio_init.part.0+0x38>)
 80076f4:	4620      	mov	r0, r4
 80076f6:	601a      	str	r2, [r3, #0]
 80076f8:	2104      	movs	r1, #4
 80076fa:	2200      	movs	r2, #0
 80076fc:	f7ff ff94 	bl	8007628 <std>
 8007700:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007704:	2201      	movs	r2, #1
 8007706:	2109      	movs	r1, #9
 8007708:	f7ff ff8e 	bl	8007628 <std>
 800770c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007710:	2202      	movs	r2, #2
 8007712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007716:	2112      	movs	r1, #18
 8007718:	f7ff bf86 	b.w	8007628 <std>
 800771c:	200012cc 	.word	0x200012cc
 8007720:	20001194 	.word	0x20001194
 8007724:	08007695 	.word	0x08007695

08007728 <__sfp_lock_acquire>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__sfp_lock_acquire+0x8>)
 800772a:	f000 ba26 	b.w	8007b7a <__retarget_lock_acquire_recursive>
 800772e:	bf00      	nop
 8007730:	200012d5 	.word	0x200012d5

08007734 <__sfp_lock_release>:
 8007734:	4801      	ldr	r0, [pc, #4]	@ (800773c <__sfp_lock_release+0x8>)
 8007736:	f000 ba21 	b.w	8007b7c <__retarget_lock_release_recursive>
 800773a:	bf00      	nop
 800773c:	200012d5 	.word	0x200012d5

08007740 <__sinit>:
 8007740:	b510      	push	{r4, lr}
 8007742:	4604      	mov	r4, r0
 8007744:	f7ff fff0 	bl	8007728 <__sfp_lock_acquire>
 8007748:	6a23      	ldr	r3, [r4, #32]
 800774a:	b11b      	cbz	r3, 8007754 <__sinit+0x14>
 800774c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007750:	f7ff bff0 	b.w	8007734 <__sfp_lock_release>
 8007754:	4b04      	ldr	r3, [pc, #16]	@ (8007768 <__sinit+0x28>)
 8007756:	6223      	str	r3, [r4, #32]
 8007758:	4b04      	ldr	r3, [pc, #16]	@ (800776c <__sinit+0x2c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1f5      	bne.n	800774c <__sinit+0xc>
 8007760:	f7ff ffc4 	bl	80076ec <global_stdio_init.part.0>
 8007764:	e7f2      	b.n	800774c <__sinit+0xc>
 8007766:	bf00      	nop
 8007768:	080076ad 	.word	0x080076ad
 800776c:	200012cc 	.word	0x200012cc

08007770 <_fwalk_sglue>:
 8007770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007774:	4607      	mov	r7, r0
 8007776:	4688      	mov	r8, r1
 8007778:	4614      	mov	r4, r2
 800777a:	2600      	movs	r6, #0
 800777c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007780:	f1b9 0901 	subs.w	r9, r9, #1
 8007784:	d505      	bpl.n	8007792 <_fwalk_sglue+0x22>
 8007786:	6824      	ldr	r4, [r4, #0]
 8007788:	2c00      	cmp	r4, #0
 800778a:	d1f7      	bne.n	800777c <_fwalk_sglue+0xc>
 800778c:	4630      	mov	r0, r6
 800778e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007792:	89ab      	ldrh	r3, [r5, #12]
 8007794:	2b01      	cmp	r3, #1
 8007796:	d907      	bls.n	80077a8 <_fwalk_sglue+0x38>
 8007798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800779c:	3301      	adds	r3, #1
 800779e:	d003      	beq.n	80077a8 <_fwalk_sglue+0x38>
 80077a0:	4629      	mov	r1, r5
 80077a2:	4638      	mov	r0, r7
 80077a4:	47c0      	blx	r8
 80077a6:	4306      	orrs	r6, r0
 80077a8:	3568      	adds	r5, #104	@ 0x68
 80077aa:	e7e9      	b.n	8007780 <_fwalk_sglue+0x10>

080077ac <iprintf>:
 80077ac:	b40f      	push	{r0, r1, r2, r3}
 80077ae:	b507      	push	{r0, r1, r2, lr}
 80077b0:	4906      	ldr	r1, [pc, #24]	@ (80077cc <iprintf+0x20>)
 80077b2:	ab04      	add	r3, sp, #16
 80077b4:	6808      	ldr	r0, [r1, #0]
 80077b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ba:	6881      	ldr	r1, [r0, #8]
 80077bc:	9301      	str	r3, [sp, #4]
 80077be:	f002 fdf5 	bl	800a3ac <_vfiprintf_r>
 80077c2:	b003      	add	sp, #12
 80077c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80077c8:	b004      	add	sp, #16
 80077ca:	4770      	bx	lr
 80077cc:	20000030 	.word	0x20000030

080077d0 <_puts_r>:
 80077d0:	6a03      	ldr	r3, [r0, #32]
 80077d2:	b570      	push	{r4, r5, r6, lr}
 80077d4:	4605      	mov	r5, r0
 80077d6:	460e      	mov	r6, r1
 80077d8:	6884      	ldr	r4, [r0, #8]
 80077da:	b90b      	cbnz	r3, 80077e0 <_puts_r+0x10>
 80077dc:	f7ff ffb0 	bl	8007740 <__sinit>
 80077e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077e2:	07db      	lsls	r3, r3, #31
 80077e4:	d405      	bmi.n	80077f2 <_puts_r+0x22>
 80077e6:	89a3      	ldrh	r3, [r4, #12]
 80077e8:	0598      	lsls	r0, r3, #22
 80077ea:	d402      	bmi.n	80077f2 <_puts_r+0x22>
 80077ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ee:	f000 f9c4 	bl	8007b7a <__retarget_lock_acquire_recursive>
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	0719      	lsls	r1, r3, #28
 80077f6:	d502      	bpl.n	80077fe <_puts_r+0x2e>
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d135      	bne.n	800786a <_puts_r+0x9a>
 80077fe:	4621      	mov	r1, r4
 8007800:	4628      	mov	r0, r5
 8007802:	f000 f8e7 	bl	80079d4 <__swsetup_r>
 8007806:	b380      	cbz	r0, 800786a <_puts_r+0x9a>
 8007808:	f04f 35ff 	mov.w	r5, #4294967295
 800780c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800780e:	07da      	lsls	r2, r3, #31
 8007810:	d405      	bmi.n	800781e <_puts_r+0x4e>
 8007812:	89a3      	ldrh	r3, [r4, #12]
 8007814:	059b      	lsls	r3, r3, #22
 8007816:	d402      	bmi.n	800781e <_puts_r+0x4e>
 8007818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800781a:	f000 f9af 	bl	8007b7c <__retarget_lock_release_recursive>
 800781e:	4628      	mov	r0, r5
 8007820:	bd70      	pop	{r4, r5, r6, pc}
 8007822:	2b00      	cmp	r3, #0
 8007824:	da04      	bge.n	8007830 <_puts_r+0x60>
 8007826:	69a2      	ldr	r2, [r4, #24]
 8007828:	429a      	cmp	r2, r3
 800782a:	dc17      	bgt.n	800785c <_puts_r+0x8c>
 800782c:	290a      	cmp	r1, #10
 800782e:	d015      	beq.n	800785c <_puts_r+0x8c>
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	6022      	str	r2, [r4, #0]
 8007836:	7019      	strb	r1, [r3, #0]
 8007838:	68a3      	ldr	r3, [r4, #8]
 800783a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800783e:	3b01      	subs	r3, #1
 8007840:	60a3      	str	r3, [r4, #8]
 8007842:	2900      	cmp	r1, #0
 8007844:	d1ed      	bne.n	8007822 <_puts_r+0x52>
 8007846:	2b00      	cmp	r3, #0
 8007848:	da11      	bge.n	800786e <_puts_r+0x9e>
 800784a:	4622      	mov	r2, r4
 800784c:	210a      	movs	r1, #10
 800784e:	4628      	mov	r0, r5
 8007850:	f000 f881 	bl	8007956 <__swbuf_r>
 8007854:	3001      	adds	r0, #1
 8007856:	d0d7      	beq.n	8007808 <_puts_r+0x38>
 8007858:	250a      	movs	r5, #10
 800785a:	e7d7      	b.n	800780c <_puts_r+0x3c>
 800785c:	4622      	mov	r2, r4
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f879 	bl	8007956 <__swbuf_r>
 8007864:	3001      	adds	r0, #1
 8007866:	d1e7      	bne.n	8007838 <_puts_r+0x68>
 8007868:	e7ce      	b.n	8007808 <_puts_r+0x38>
 800786a:	3e01      	subs	r6, #1
 800786c:	e7e4      	b.n	8007838 <_puts_r+0x68>
 800786e:	6823      	ldr	r3, [r4, #0]
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	6022      	str	r2, [r4, #0]
 8007874:	220a      	movs	r2, #10
 8007876:	701a      	strb	r2, [r3, #0]
 8007878:	e7ee      	b.n	8007858 <_puts_r+0x88>
	...

0800787c <puts>:
 800787c:	4b02      	ldr	r3, [pc, #8]	@ (8007888 <puts+0xc>)
 800787e:	4601      	mov	r1, r0
 8007880:	6818      	ldr	r0, [r3, #0]
 8007882:	f7ff bfa5 	b.w	80077d0 <_puts_r>
 8007886:	bf00      	nop
 8007888:	20000030 	.word	0x20000030

0800788c <siprintf>:
 800788c:	b40e      	push	{r1, r2, r3}
 800788e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007892:	b510      	push	{r4, lr}
 8007894:	2400      	movs	r4, #0
 8007896:	b09d      	sub	sp, #116	@ 0x74
 8007898:	ab1f      	add	r3, sp, #124	@ 0x7c
 800789a:	9002      	str	r0, [sp, #8]
 800789c:	9006      	str	r0, [sp, #24]
 800789e:	9107      	str	r1, [sp, #28]
 80078a0:	9104      	str	r1, [sp, #16]
 80078a2:	4809      	ldr	r0, [pc, #36]	@ (80078c8 <siprintf+0x3c>)
 80078a4:	4909      	ldr	r1, [pc, #36]	@ (80078cc <siprintf+0x40>)
 80078a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078aa:	9105      	str	r1, [sp, #20]
 80078ac:	6800      	ldr	r0, [r0, #0]
 80078ae:	a902      	add	r1, sp, #8
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80078b4:	f002 fc56 	bl	800a164 <_svfiprintf_r>
 80078b8:	9b02      	ldr	r3, [sp, #8]
 80078ba:	701c      	strb	r4, [r3, #0]
 80078bc:	b01d      	add	sp, #116	@ 0x74
 80078be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c2:	b003      	add	sp, #12
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	20000030 	.word	0x20000030
 80078cc:	ffff0208 	.word	0xffff0208

080078d0 <__sread>:
 80078d0:	b510      	push	{r4, lr}
 80078d2:	460c      	mov	r4, r1
 80078d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d8:	f000 f900 	bl	8007adc <_read_r>
 80078dc:	2800      	cmp	r0, #0
 80078de:	bfab      	itete	ge
 80078e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078e2:	89a3      	ldrhlt	r3, [r4, #12]
 80078e4:	181b      	addge	r3, r3, r0
 80078e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078ea:	bfac      	ite	ge
 80078ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80078ee:	81a3      	strhlt	r3, [r4, #12]
 80078f0:	bd10      	pop	{r4, pc}

080078f2 <__swrite>:
 80078f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078f6:	461f      	mov	r7, r3
 80078f8:	898b      	ldrh	r3, [r1, #12]
 80078fa:	4605      	mov	r5, r0
 80078fc:	05db      	lsls	r3, r3, #23
 80078fe:	460c      	mov	r4, r1
 8007900:	4616      	mov	r6, r2
 8007902:	d505      	bpl.n	8007910 <__swrite+0x1e>
 8007904:	2302      	movs	r3, #2
 8007906:	2200      	movs	r2, #0
 8007908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800790c:	f000 f8d4 	bl	8007ab8 <_lseek_r>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	4632      	mov	r2, r6
 8007914:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007918:	81a3      	strh	r3, [r4, #12]
 800791a:	4628      	mov	r0, r5
 800791c:	463b      	mov	r3, r7
 800791e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007926:	f000 b8eb 	b.w	8007b00 <_write_r>

0800792a <__sseek>:
 800792a:	b510      	push	{r4, lr}
 800792c:	460c      	mov	r4, r1
 800792e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007932:	f000 f8c1 	bl	8007ab8 <_lseek_r>
 8007936:	1c43      	adds	r3, r0, #1
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	bf15      	itete	ne
 800793c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800793e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007942:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007946:	81a3      	strheq	r3, [r4, #12]
 8007948:	bf18      	it	ne
 800794a:	81a3      	strhne	r3, [r4, #12]
 800794c:	bd10      	pop	{r4, pc}

0800794e <__sclose>:
 800794e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007952:	f000 b8a1 	b.w	8007a98 <_close_r>

08007956 <__swbuf_r>:
 8007956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007958:	460e      	mov	r6, r1
 800795a:	4614      	mov	r4, r2
 800795c:	4605      	mov	r5, r0
 800795e:	b118      	cbz	r0, 8007968 <__swbuf_r+0x12>
 8007960:	6a03      	ldr	r3, [r0, #32]
 8007962:	b90b      	cbnz	r3, 8007968 <__swbuf_r+0x12>
 8007964:	f7ff feec 	bl	8007740 <__sinit>
 8007968:	69a3      	ldr	r3, [r4, #24]
 800796a:	60a3      	str	r3, [r4, #8]
 800796c:	89a3      	ldrh	r3, [r4, #12]
 800796e:	071a      	lsls	r2, r3, #28
 8007970:	d501      	bpl.n	8007976 <__swbuf_r+0x20>
 8007972:	6923      	ldr	r3, [r4, #16]
 8007974:	b943      	cbnz	r3, 8007988 <__swbuf_r+0x32>
 8007976:	4621      	mov	r1, r4
 8007978:	4628      	mov	r0, r5
 800797a:	f000 f82b 	bl	80079d4 <__swsetup_r>
 800797e:	b118      	cbz	r0, 8007988 <__swbuf_r+0x32>
 8007980:	f04f 37ff 	mov.w	r7, #4294967295
 8007984:	4638      	mov	r0, r7
 8007986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	6922      	ldr	r2, [r4, #16]
 800798c:	b2f6      	uxtb	r6, r6
 800798e:	1a98      	subs	r0, r3, r2
 8007990:	6963      	ldr	r3, [r4, #20]
 8007992:	4637      	mov	r7, r6
 8007994:	4283      	cmp	r3, r0
 8007996:	dc05      	bgt.n	80079a4 <__swbuf_r+0x4e>
 8007998:	4621      	mov	r1, r4
 800799a:	4628      	mov	r0, r5
 800799c:	f002 fe9e 	bl	800a6dc <_fflush_r>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d1ed      	bne.n	8007980 <__swbuf_r+0x2a>
 80079a4:	68a3      	ldr	r3, [r4, #8]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	60a3      	str	r3, [r4, #8]
 80079aa:	6823      	ldr	r3, [r4, #0]
 80079ac:	1c5a      	adds	r2, r3, #1
 80079ae:	6022      	str	r2, [r4, #0]
 80079b0:	701e      	strb	r6, [r3, #0]
 80079b2:	6962      	ldr	r2, [r4, #20]
 80079b4:	1c43      	adds	r3, r0, #1
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d004      	beq.n	80079c4 <__swbuf_r+0x6e>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	07db      	lsls	r3, r3, #31
 80079be:	d5e1      	bpl.n	8007984 <__swbuf_r+0x2e>
 80079c0:	2e0a      	cmp	r6, #10
 80079c2:	d1df      	bne.n	8007984 <__swbuf_r+0x2e>
 80079c4:	4621      	mov	r1, r4
 80079c6:	4628      	mov	r0, r5
 80079c8:	f002 fe88 	bl	800a6dc <_fflush_r>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d0d9      	beq.n	8007984 <__swbuf_r+0x2e>
 80079d0:	e7d6      	b.n	8007980 <__swbuf_r+0x2a>
	...

080079d4 <__swsetup_r>:
 80079d4:	b538      	push	{r3, r4, r5, lr}
 80079d6:	4b29      	ldr	r3, [pc, #164]	@ (8007a7c <__swsetup_r+0xa8>)
 80079d8:	4605      	mov	r5, r0
 80079da:	6818      	ldr	r0, [r3, #0]
 80079dc:	460c      	mov	r4, r1
 80079de:	b118      	cbz	r0, 80079e8 <__swsetup_r+0x14>
 80079e0:	6a03      	ldr	r3, [r0, #32]
 80079e2:	b90b      	cbnz	r3, 80079e8 <__swsetup_r+0x14>
 80079e4:	f7ff feac 	bl	8007740 <__sinit>
 80079e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079ec:	0719      	lsls	r1, r3, #28
 80079ee:	d422      	bmi.n	8007a36 <__swsetup_r+0x62>
 80079f0:	06da      	lsls	r2, r3, #27
 80079f2:	d407      	bmi.n	8007a04 <__swsetup_r+0x30>
 80079f4:	2209      	movs	r2, #9
 80079f6:	602a      	str	r2, [r5, #0]
 80079f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007a00:	81a3      	strh	r3, [r4, #12]
 8007a02:	e033      	b.n	8007a6c <__swsetup_r+0x98>
 8007a04:	0758      	lsls	r0, r3, #29
 8007a06:	d512      	bpl.n	8007a2e <__swsetup_r+0x5a>
 8007a08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a0a:	b141      	cbz	r1, 8007a1e <__swsetup_r+0x4a>
 8007a0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a10:	4299      	cmp	r1, r3
 8007a12:	d002      	beq.n	8007a1a <__swsetup_r+0x46>
 8007a14:	4628      	mov	r0, r5
 8007a16:	f000 ff2f 	bl	8008878 <_free_r>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a24:	81a3      	strh	r3, [r4, #12]
 8007a26:	2300      	movs	r3, #0
 8007a28:	6063      	str	r3, [r4, #4]
 8007a2a:	6923      	ldr	r3, [r4, #16]
 8007a2c:	6023      	str	r3, [r4, #0]
 8007a2e:	89a3      	ldrh	r3, [r4, #12]
 8007a30:	f043 0308 	orr.w	r3, r3, #8
 8007a34:	81a3      	strh	r3, [r4, #12]
 8007a36:	6923      	ldr	r3, [r4, #16]
 8007a38:	b94b      	cbnz	r3, 8007a4e <__swsetup_r+0x7a>
 8007a3a:	89a3      	ldrh	r3, [r4, #12]
 8007a3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a44:	d003      	beq.n	8007a4e <__swsetup_r+0x7a>
 8007a46:	4621      	mov	r1, r4
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f002 fe94 	bl	800a776 <__smakebuf_r>
 8007a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a52:	f013 0201 	ands.w	r2, r3, #1
 8007a56:	d00a      	beq.n	8007a6e <__swsetup_r+0x9a>
 8007a58:	2200      	movs	r2, #0
 8007a5a:	60a2      	str	r2, [r4, #8]
 8007a5c:	6962      	ldr	r2, [r4, #20]
 8007a5e:	4252      	negs	r2, r2
 8007a60:	61a2      	str	r2, [r4, #24]
 8007a62:	6922      	ldr	r2, [r4, #16]
 8007a64:	b942      	cbnz	r2, 8007a78 <__swsetup_r+0xa4>
 8007a66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a6a:	d1c5      	bne.n	80079f8 <__swsetup_r+0x24>
 8007a6c:	bd38      	pop	{r3, r4, r5, pc}
 8007a6e:	0799      	lsls	r1, r3, #30
 8007a70:	bf58      	it	pl
 8007a72:	6962      	ldrpl	r2, [r4, #20]
 8007a74:	60a2      	str	r2, [r4, #8]
 8007a76:	e7f4      	b.n	8007a62 <__swsetup_r+0x8e>
 8007a78:	2000      	movs	r0, #0
 8007a7a:	e7f7      	b.n	8007a6c <__swsetup_r+0x98>
 8007a7c:	20000030 	.word	0x20000030

08007a80 <memset>:
 8007a80:	4603      	mov	r3, r0
 8007a82:	4402      	add	r2, r0
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d100      	bne.n	8007a8a <memset+0xa>
 8007a88:	4770      	bx	lr
 8007a8a:	f803 1b01 	strb.w	r1, [r3], #1
 8007a8e:	e7f9      	b.n	8007a84 <memset+0x4>

08007a90 <_localeconv_r>:
 8007a90:	4800      	ldr	r0, [pc, #0]	@ (8007a94 <_localeconv_r+0x4>)
 8007a92:	4770      	bx	lr
 8007a94:	20000170 	.word	0x20000170

08007a98 <_close_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	4d05      	ldr	r5, [pc, #20]	@ (8007ab4 <_close_r+0x1c>)
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	602b      	str	r3, [r5, #0]
 8007aa4:	f7fa fa30 	bl	8001f08 <_close>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d102      	bne.n	8007ab2 <_close_r+0x1a>
 8007aac:	682b      	ldr	r3, [r5, #0]
 8007aae:	b103      	cbz	r3, 8007ab2 <_close_r+0x1a>
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	200012d0 	.word	0x200012d0

08007ab8 <_lseek_r>:
 8007ab8:	b538      	push	{r3, r4, r5, lr}
 8007aba:	4604      	mov	r4, r0
 8007abc:	4608      	mov	r0, r1
 8007abe:	4611      	mov	r1, r2
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	4d05      	ldr	r5, [pc, #20]	@ (8007ad8 <_lseek_r+0x20>)
 8007ac4:	602a      	str	r2, [r5, #0]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f7fa fa42 	bl	8001f50 <_lseek>
 8007acc:	1c43      	adds	r3, r0, #1
 8007ace:	d102      	bne.n	8007ad6 <_lseek_r+0x1e>
 8007ad0:	682b      	ldr	r3, [r5, #0]
 8007ad2:	b103      	cbz	r3, 8007ad6 <_lseek_r+0x1e>
 8007ad4:	6023      	str	r3, [r4, #0]
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	200012d0 	.word	0x200012d0

08007adc <_read_r>:
 8007adc:	b538      	push	{r3, r4, r5, lr}
 8007ade:	4604      	mov	r4, r0
 8007ae0:	4608      	mov	r0, r1
 8007ae2:	4611      	mov	r1, r2
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	4d05      	ldr	r5, [pc, #20]	@ (8007afc <_read_r+0x20>)
 8007ae8:	602a      	str	r2, [r5, #0]
 8007aea:	461a      	mov	r2, r3
 8007aec:	f7fa f9d3 	bl	8001e96 <_read>
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	d102      	bne.n	8007afa <_read_r+0x1e>
 8007af4:	682b      	ldr	r3, [r5, #0]
 8007af6:	b103      	cbz	r3, 8007afa <_read_r+0x1e>
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	200012d0 	.word	0x200012d0

08007b00 <_write_r>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4604      	mov	r4, r0
 8007b04:	4608      	mov	r0, r1
 8007b06:	4611      	mov	r1, r2
 8007b08:	2200      	movs	r2, #0
 8007b0a:	4d05      	ldr	r5, [pc, #20]	@ (8007b20 <_write_r+0x20>)
 8007b0c:	602a      	str	r2, [r5, #0]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f7fa f9de 	bl	8001ed0 <_write>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_write_r+0x1e>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_write_r+0x1e>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	200012d0 	.word	0x200012d0

08007b24 <__errno>:
 8007b24:	4b01      	ldr	r3, [pc, #4]	@ (8007b2c <__errno+0x8>)
 8007b26:	6818      	ldr	r0, [r3, #0]
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	20000030 	.word	0x20000030

08007b30 <__libc_init_array>:
 8007b30:	b570      	push	{r4, r5, r6, lr}
 8007b32:	2600      	movs	r6, #0
 8007b34:	4d0c      	ldr	r5, [pc, #48]	@ (8007b68 <__libc_init_array+0x38>)
 8007b36:	4c0d      	ldr	r4, [pc, #52]	@ (8007b6c <__libc_init_array+0x3c>)
 8007b38:	1b64      	subs	r4, r4, r5
 8007b3a:	10a4      	asrs	r4, r4, #2
 8007b3c:	42a6      	cmp	r6, r4
 8007b3e:	d109      	bne.n	8007b54 <__libc_init_array+0x24>
 8007b40:	f003 ff26 	bl	800b990 <_init>
 8007b44:	2600      	movs	r6, #0
 8007b46:	4d0a      	ldr	r5, [pc, #40]	@ (8007b70 <__libc_init_array+0x40>)
 8007b48:	4c0a      	ldr	r4, [pc, #40]	@ (8007b74 <__libc_init_array+0x44>)
 8007b4a:	1b64      	subs	r4, r4, r5
 8007b4c:	10a4      	asrs	r4, r4, #2
 8007b4e:	42a6      	cmp	r6, r4
 8007b50:	d105      	bne.n	8007b5e <__libc_init_array+0x2e>
 8007b52:	bd70      	pop	{r4, r5, r6, pc}
 8007b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b58:	4798      	blx	r3
 8007b5a:	3601      	adds	r6, #1
 8007b5c:	e7ee      	b.n	8007b3c <__libc_init_array+0xc>
 8007b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b62:	4798      	blx	r3
 8007b64:	3601      	adds	r6, #1
 8007b66:	e7f2      	b.n	8007b4e <__libc_init_array+0x1e>
 8007b68:	0800cce8 	.word	0x0800cce8
 8007b6c:	0800cce8 	.word	0x0800cce8
 8007b70:	0800cce8 	.word	0x0800cce8
 8007b74:	0800ccec 	.word	0x0800ccec

08007b78 <__retarget_lock_init_recursive>:
 8007b78:	4770      	bx	lr

08007b7a <__retarget_lock_acquire_recursive>:
 8007b7a:	4770      	bx	lr

08007b7c <__retarget_lock_release_recursive>:
 8007b7c:	4770      	bx	lr

08007b7e <memchr>:
 8007b7e:	4603      	mov	r3, r0
 8007b80:	b510      	push	{r4, lr}
 8007b82:	b2c9      	uxtb	r1, r1
 8007b84:	4402      	add	r2, r0
 8007b86:	4293      	cmp	r3, r2
 8007b88:	4618      	mov	r0, r3
 8007b8a:	d101      	bne.n	8007b90 <memchr+0x12>
 8007b8c:	2000      	movs	r0, #0
 8007b8e:	e003      	b.n	8007b98 <memchr+0x1a>
 8007b90:	7804      	ldrb	r4, [r0, #0]
 8007b92:	3301      	adds	r3, #1
 8007b94:	428c      	cmp	r4, r1
 8007b96:	d1f6      	bne.n	8007b86 <memchr+0x8>
 8007b98:	bd10      	pop	{r4, pc}

08007b9a <memcpy>:
 8007b9a:	440a      	add	r2, r1
 8007b9c:	4291      	cmp	r1, r2
 8007b9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ba2:	d100      	bne.n	8007ba6 <memcpy+0xc>
 8007ba4:	4770      	bx	lr
 8007ba6:	b510      	push	{r4, lr}
 8007ba8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bac:	4291      	cmp	r1, r2
 8007bae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bb2:	d1f9      	bne.n	8007ba8 <memcpy+0xe>
 8007bb4:	bd10      	pop	{r4, pc}
	...

08007bb8 <nanf>:
 8007bb8:	4800      	ldr	r0, [pc, #0]	@ (8007bbc <nanf+0x4>)
 8007bba:	4770      	bx	lr
 8007bbc:	7fc00000 	.word	0x7fc00000

08007bc0 <quorem>:
 8007bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	6903      	ldr	r3, [r0, #16]
 8007bc6:	690c      	ldr	r4, [r1, #16]
 8007bc8:	4607      	mov	r7, r0
 8007bca:	42a3      	cmp	r3, r4
 8007bcc:	db7e      	blt.n	8007ccc <quorem+0x10c>
 8007bce:	3c01      	subs	r4, #1
 8007bd0:	00a3      	lsls	r3, r4, #2
 8007bd2:	f100 0514 	add.w	r5, r0, #20
 8007bd6:	f101 0814 	add.w	r8, r1, #20
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007be6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bea:	3301      	adds	r3, #1
 8007bec:	429a      	cmp	r2, r3
 8007bee:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bf6:	d32e      	bcc.n	8007c56 <quorem+0x96>
 8007bf8:	f04f 0a00 	mov.w	sl, #0
 8007bfc:	46c4      	mov	ip, r8
 8007bfe:	46ae      	mov	lr, r5
 8007c00:	46d3      	mov	fp, sl
 8007c02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c06:	b298      	uxth	r0, r3
 8007c08:	fb06 a000 	mla	r0, r6, r0, sl
 8007c0c:	0c1b      	lsrs	r3, r3, #16
 8007c0e:	0c02      	lsrs	r2, r0, #16
 8007c10:	fb06 2303 	mla	r3, r6, r3, r2
 8007c14:	f8de 2000 	ldr.w	r2, [lr]
 8007c18:	b280      	uxth	r0, r0
 8007c1a:	b292      	uxth	r2, r2
 8007c1c:	1a12      	subs	r2, r2, r0
 8007c1e:	445a      	add	r2, fp
 8007c20:	f8de 0000 	ldr.w	r0, [lr]
 8007c24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c32:	b292      	uxth	r2, r2
 8007c34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c38:	45e1      	cmp	r9, ip
 8007c3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c3e:	f84e 2b04 	str.w	r2, [lr], #4
 8007c42:	d2de      	bcs.n	8007c02 <quorem+0x42>
 8007c44:	9b00      	ldr	r3, [sp, #0]
 8007c46:	58eb      	ldr	r3, [r5, r3]
 8007c48:	b92b      	cbnz	r3, 8007c56 <quorem+0x96>
 8007c4a:	9b01      	ldr	r3, [sp, #4]
 8007c4c:	3b04      	subs	r3, #4
 8007c4e:	429d      	cmp	r5, r3
 8007c50:	461a      	mov	r2, r3
 8007c52:	d32f      	bcc.n	8007cb4 <quorem+0xf4>
 8007c54:	613c      	str	r4, [r7, #16]
 8007c56:	4638      	mov	r0, r7
 8007c58:	f001 f9c8 	bl	8008fec <__mcmp>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	db25      	blt.n	8007cac <quorem+0xec>
 8007c60:	4629      	mov	r1, r5
 8007c62:	2000      	movs	r0, #0
 8007c64:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c68:	f8d1 c000 	ldr.w	ip, [r1]
 8007c6c:	fa1f fe82 	uxth.w	lr, r2
 8007c70:	fa1f f38c 	uxth.w	r3, ip
 8007c74:	eba3 030e 	sub.w	r3, r3, lr
 8007c78:	4403      	add	r3, r0
 8007c7a:	0c12      	lsrs	r2, r2, #16
 8007c7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c8a:	45c1      	cmp	r9, r8
 8007c8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c90:	f841 3b04 	str.w	r3, [r1], #4
 8007c94:	d2e6      	bcs.n	8007c64 <quorem+0xa4>
 8007c96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c9e:	b922      	cbnz	r2, 8007caa <quorem+0xea>
 8007ca0:	3b04      	subs	r3, #4
 8007ca2:	429d      	cmp	r5, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	d30b      	bcc.n	8007cc0 <quorem+0x100>
 8007ca8:	613c      	str	r4, [r7, #16]
 8007caa:	3601      	adds	r6, #1
 8007cac:	4630      	mov	r0, r6
 8007cae:	b003      	add	sp, #12
 8007cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb4:	6812      	ldr	r2, [r2, #0]
 8007cb6:	3b04      	subs	r3, #4
 8007cb8:	2a00      	cmp	r2, #0
 8007cba:	d1cb      	bne.n	8007c54 <quorem+0x94>
 8007cbc:	3c01      	subs	r4, #1
 8007cbe:	e7c6      	b.n	8007c4e <quorem+0x8e>
 8007cc0:	6812      	ldr	r2, [r2, #0]
 8007cc2:	3b04      	subs	r3, #4
 8007cc4:	2a00      	cmp	r2, #0
 8007cc6:	d1ef      	bne.n	8007ca8 <quorem+0xe8>
 8007cc8:	3c01      	subs	r4, #1
 8007cca:	e7ea      	b.n	8007ca2 <quorem+0xe2>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	e7ee      	b.n	8007cae <quorem+0xee>

08007cd0 <_dtoa_r>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	4614      	mov	r4, r2
 8007cd6:	461d      	mov	r5, r3
 8007cd8:	69c7      	ldr	r7, [r0, #28]
 8007cda:	b097      	sub	sp, #92	@ 0x5c
 8007cdc:	4681      	mov	r9, r0
 8007cde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007ce4:	b97f      	cbnz	r7, 8007d06 <_dtoa_r+0x36>
 8007ce6:	2010      	movs	r0, #16
 8007ce8:	f000 fe0e 	bl	8008908 <malloc>
 8007cec:	4602      	mov	r2, r0
 8007cee:	f8c9 001c 	str.w	r0, [r9, #28]
 8007cf2:	b920      	cbnz	r0, 8007cfe <_dtoa_r+0x2e>
 8007cf4:	21ef      	movs	r1, #239	@ 0xef
 8007cf6:	4bac      	ldr	r3, [pc, #688]	@ (8007fa8 <_dtoa_r+0x2d8>)
 8007cf8:	48ac      	ldr	r0, [pc, #688]	@ (8007fac <_dtoa_r+0x2dc>)
 8007cfa:	f002 fddd 	bl	800a8b8 <__assert_func>
 8007cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d02:	6007      	str	r7, [r0, #0]
 8007d04:	60c7      	str	r7, [r0, #12]
 8007d06:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d0a:	6819      	ldr	r1, [r3, #0]
 8007d0c:	b159      	cbz	r1, 8007d26 <_dtoa_r+0x56>
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	2301      	movs	r3, #1
 8007d12:	4093      	lsls	r3, r2
 8007d14:	604a      	str	r2, [r1, #4]
 8007d16:	608b      	str	r3, [r1, #8]
 8007d18:	4648      	mov	r0, r9
 8007d1a:	f000 feeb 	bl	8008af4 <_Bfree>
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	1e2b      	subs	r3, r5, #0
 8007d28:	bfaf      	iteee	ge
 8007d2a:	2300      	movge	r3, #0
 8007d2c:	2201      	movlt	r2, #1
 8007d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d32:	9307      	strlt	r3, [sp, #28]
 8007d34:	bfa8      	it	ge
 8007d36:	6033      	strge	r3, [r6, #0]
 8007d38:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007d3c:	4b9c      	ldr	r3, [pc, #624]	@ (8007fb0 <_dtoa_r+0x2e0>)
 8007d3e:	bfb8      	it	lt
 8007d40:	6032      	strlt	r2, [r6, #0]
 8007d42:	ea33 0308 	bics.w	r3, r3, r8
 8007d46:	d112      	bne.n	8007d6e <_dtoa_r+0x9e>
 8007d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d4e:	6013      	str	r3, [r2, #0]
 8007d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007d54:	4323      	orrs	r3, r4
 8007d56:	f000 855e 	beq.w	8008816 <_dtoa_r+0xb46>
 8007d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007fb4 <_dtoa_r+0x2e4>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8560 	beq.w	8008826 <_dtoa_r+0xb56>
 8007d66:	f10a 0303 	add.w	r3, sl, #3
 8007d6a:	f000 bd5a 	b.w	8008822 <_dtoa_r+0xb52>
 8007d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	f7f8 fe35 	bl	80009ec <__aeabi_dcmpeq>
 8007d82:	4607      	mov	r7, r0
 8007d84:	b158      	cbz	r0, 8007d9e <_dtoa_r+0xce>
 8007d86:	2301      	movs	r3, #1
 8007d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d8e:	b113      	cbz	r3, 8007d96 <_dtoa_r+0xc6>
 8007d90:	4b89      	ldr	r3, [pc, #548]	@ (8007fb8 <_dtoa_r+0x2e8>)
 8007d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007fbc <_dtoa_r+0x2ec>
 8007d9a:	f000 bd44 	b.w	8008826 <_dtoa_r+0xb56>
 8007d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	ab15      	add	r3, sp, #84	@ 0x54
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	4648      	mov	r0, r9
 8007da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007dac:	f001 fa36 	bl	800921c <__d2b>
 8007db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007db4:	9003      	str	r0, [sp, #12]
 8007db6:	2e00      	cmp	r6, #0
 8007db8:	d078      	beq.n	8007eac <_dtoa_r+0x1dc>
 8007dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	4b7a      	ldr	r3, [pc, #488]	@ (8007fc0 <_dtoa_r+0x2f0>)
 8007dd8:	f7f8 f9e8 	bl	80001ac <__aeabi_dsub>
 8007ddc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007f90 <_dtoa_r+0x2c0>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f7f8 fb9b 	bl	800051c <__aeabi_dmul>
 8007de6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007f98 <_dtoa_r+0x2c8>)
 8007de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dec:	f7f8 f9e0 	bl	80001b0 <__adddf3>
 8007df0:	4604      	mov	r4, r0
 8007df2:	4630      	mov	r0, r6
 8007df4:	460d      	mov	r5, r1
 8007df6:	f7f8 fb27 	bl	8000448 <__aeabi_i2d>
 8007dfa:	a369      	add	r3, pc, #420	@ (adr r3, 8007fa0 <_dtoa_r+0x2d0>)
 8007dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e00:	f7f8 fb8c 	bl	800051c <__aeabi_dmul>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4620      	mov	r0, r4
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	f7f8 f9d0 	bl	80001b0 <__adddf3>
 8007e10:	4604      	mov	r4, r0
 8007e12:	460d      	mov	r5, r1
 8007e14:	f7f8 fe32 	bl	8000a7c <__aeabi_d2iz>
 8007e18:	2200      	movs	r2, #0
 8007e1a:	4607      	mov	r7, r0
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	4620      	mov	r0, r4
 8007e20:	4629      	mov	r1, r5
 8007e22:	f7f8 fded 	bl	8000a00 <__aeabi_dcmplt>
 8007e26:	b140      	cbz	r0, 8007e3a <_dtoa_r+0x16a>
 8007e28:	4638      	mov	r0, r7
 8007e2a:	f7f8 fb0d 	bl	8000448 <__aeabi_i2d>
 8007e2e:	4622      	mov	r2, r4
 8007e30:	462b      	mov	r3, r5
 8007e32:	f7f8 fddb 	bl	80009ec <__aeabi_dcmpeq>
 8007e36:	b900      	cbnz	r0, 8007e3a <_dtoa_r+0x16a>
 8007e38:	3f01      	subs	r7, #1
 8007e3a:	2f16      	cmp	r7, #22
 8007e3c:	d854      	bhi.n	8007ee8 <_dtoa_r+0x218>
 8007e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e42:	4b60      	ldr	r3, [pc, #384]	@ (8007fc4 <_dtoa_r+0x2f4>)
 8007e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4c:	f7f8 fdd8 	bl	8000a00 <__aeabi_dcmplt>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	d04b      	beq.n	8007eec <_dtoa_r+0x21c>
 8007e54:	2300      	movs	r3, #0
 8007e56:	3f01      	subs	r7, #1
 8007e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e5c:	1b9b      	subs	r3, r3, r6
 8007e5e:	1e5a      	subs	r2, r3, #1
 8007e60:	bf49      	itett	mi
 8007e62:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e66:	2300      	movpl	r3, #0
 8007e68:	9304      	strmi	r3, [sp, #16]
 8007e6a:	2300      	movmi	r3, #0
 8007e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e6e:	bf54      	ite	pl
 8007e70:	9304      	strpl	r3, [sp, #16]
 8007e72:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007e74:	2f00      	cmp	r7, #0
 8007e76:	db3b      	blt.n	8007ef0 <_dtoa_r+0x220>
 8007e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e7a:	970e      	str	r7, [sp, #56]	@ 0x38
 8007e7c:	443b      	add	r3, r7
 8007e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e80:	2300      	movs	r3, #0
 8007e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e86:	2b09      	cmp	r3, #9
 8007e88:	d865      	bhi.n	8007f56 <_dtoa_r+0x286>
 8007e8a:	2b05      	cmp	r3, #5
 8007e8c:	bfc4      	itt	gt
 8007e8e:	3b04      	subgt	r3, #4
 8007e90:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007e92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e94:	bfc8      	it	gt
 8007e96:	2400      	movgt	r4, #0
 8007e98:	f1a3 0302 	sub.w	r3, r3, #2
 8007e9c:	bfd8      	it	le
 8007e9e:	2401      	movle	r4, #1
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d864      	bhi.n	8007f6e <_dtoa_r+0x29e>
 8007ea4:	e8df f003 	tbb	[pc, r3]
 8007ea8:	2c385553 	.word	0x2c385553
 8007eac:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007eb0:	441e      	add	r6, r3
 8007eb2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007eb6:	2b20      	cmp	r3, #32
 8007eb8:	bfc1      	itttt	gt
 8007eba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ebe:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ec2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ec6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007eca:	bfd6      	itet	le
 8007ecc:	f1c3 0320 	rsble	r3, r3, #32
 8007ed0:	ea48 0003 	orrgt.w	r0, r8, r3
 8007ed4:	fa04 f003 	lslle.w	r0, r4, r3
 8007ed8:	f7f8 faa6 	bl	8000428 <__aeabi_ui2d>
 8007edc:	2201      	movs	r2, #1
 8007ede:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ee2:	3e01      	subs	r6, #1
 8007ee4:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ee6:	e774      	b.n	8007dd2 <_dtoa_r+0x102>
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e7b5      	b.n	8007e58 <_dtoa_r+0x188>
 8007eec:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007eee:	e7b4      	b.n	8007e5a <_dtoa_r+0x18a>
 8007ef0:	9b04      	ldr	r3, [sp, #16]
 8007ef2:	1bdb      	subs	r3, r3, r7
 8007ef4:	9304      	str	r3, [sp, #16]
 8007ef6:	427b      	negs	r3, r7
 8007ef8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007efa:	2300      	movs	r3, #0
 8007efc:	930e      	str	r3, [sp, #56]	@ 0x38
 8007efe:	e7c1      	b.n	8007e84 <_dtoa_r+0x1b4>
 8007f00:	2301      	movs	r3, #1
 8007f02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f06:	eb07 0b03 	add.w	fp, r7, r3
 8007f0a:	f10b 0301 	add.w	r3, fp, #1
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	9308      	str	r3, [sp, #32]
 8007f12:	bfb8      	it	lt
 8007f14:	2301      	movlt	r3, #1
 8007f16:	e006      	b.n	8007f26 <_dtoa_r+0x256>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	dd28      	ble.n	8007f74 <_dtoa_r+0x2a4>
 8007f22:	469b      	mov	fp, r3
 8007f24:	9308      	str	r3, [sp, #32]
 8007f26:	2100      	movs	r1, #0
 8007f28:	2204      	movs	r2, #4
 8007f2a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007f2e:	f102 0514 	add.w	r5, r2, #20
 8007f32:	429d      	cmp	r5, r3
 8007f34:	d926      	bls.n	8007f84 <_dtoa_r+0x2b4>
 8007f36:	6041      	str	r1, [r0, #4]
 8007f38:	4648      	mov	r0, r9
 8007f3a:	f000 fd9b 	bl	8008a74 <_Balloc>
 8007f3e:	4682      	mov	sl, r0
 8007f40:	2800      	cmp	r0, #0
 8007f42:	d143      	bne.n	8007fcc <_dtoa_r+0x2fc>
 8007f44:	4602      	mov	r2, r0
 8007f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8007fc8 <_dtoa_r+0x2f8>)
 8007f4c:	e6d4      	b.n	8007cf8 <_dtoa_r+0x28>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e7e3      	b.n	8007f1a <_dtoa_r+0x24a>
 8007f52:	2300      	movs	r3, #0
 8007f54:	e7d5      	b.n	8007f02 <_dtoa_r+0x232>
 8007f56:	2401      	movs	r4, #1
 8007f58:	2300      	movs	r3, #0
 8007f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007f5e:	f04f 3bff 	mov.w	fp, #4294967295
 8007f62:	2200      	movs	r2, #0
 8007f64:	2312      	movs	r3, #18
 8007f66:	f8cd b020 	str.w	fp, [sp, #32]
 8007f6a:	9221      	str	r2, [sp, #132]	@ 0x84
 8007f6c:	e7db      	b.n	8007f26 <_dtoa_r+0x256>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f72:	e7f4      	b.n	8007f5e <_dtoa_r+0x28e>
 8007f74:	f04f 0b01 	mov.w	fp, #1
 8007f78:	465b      	mov	r3, fp
 8007f7a:	f8cd b020 	str.w	fp, [sp, #32]
 8007f7e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007f82:	e7d0      	b.n	8007f26 <_dtoa_r+0x256>
 8007f84:	3101      	adds	r1, #1
 8007f86:	0052      	lsls	r2, r2, #1
 8007f88:	e7d1      	b.n	8007f2e <_dtoa_r+0x25e>
 8007f8a:	bf00      	nop
 8007f8c:	f3af 8000 	nop.w
 8007f90:	636f4361 	.word	0x636f4361
 8007f94:	3fd287a7 	.word	0x3fd287a7
 8007f98:	8b60c8b3 	.word	0x8b60c8b3
 8007f9c:	3fc68a28 	.word	0x3fc68a28
 8007fa0:	509f79fb 	.word	0x509f79fb
 8007fa4:	3fd34413 	.word	0x3fd34413
 8007fa8:	0800c8c6 	.word	0x0800c8c6
 8007fac:	0800c8dd 	.word	0x0800c8dd
 8007fb0:	7ff00000 	.word	0x7ff00000
 8007fb4:	0800c8c2 	.word	0x0800c8c2
 8007fb8:	0800c891 	.word	0x0800c891
 8007fbc:	0800c890 	.word	0x0800c890
 8007fc0:	3ff80000 	.word	0x3ff80000
 8007fc4:	0800ca90 	.word	0x0800ca90
 8007fc8:	0800c935 	.word	0x0800c935
 8007fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fd0:	6018      	str	r0, [r3, #0]
 8007fd2:	9b08      	ldr	r3, [sp, #32]
 8007fd4:	2b0e      	cmp	r3, #14
 8007fd6:	f200 80a1 	bhi.w	800811c <_dtoa_r+0x44c>
 8007fda:	2c00      	cmp	r4, #0
 8007fdc:	f000 809e 	beq.w	800811c <_dtoa_r+0x44c>
 8007fe0:	2f00      	cmp	r7, #0
 8007fe2:	dd33      	ble.n	800804c <_dtoa_r+0x37c>
 8007fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8008258 <_dtoa_r+0x588>)
 8007fe6:	f007 020f 	and.w	r2, r7, #15
 8007fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fee:	05f8      	lsls	r0, r7, #23
 8007ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ff4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007ff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ffc:	d516      	bpl.n	800802c <_dtoa_r+0x35c>
 8007ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008002:	4b96      	ldr	r3, [pc, #600]	@ (800825c <_dtoa_r+0x58c>)
 8008004:	2603      	movs	r6, #3
 8008006:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800800a:	f7f8 fbb1 	bl	8000770 <__aeabi_ddiv>
 800800e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008012:	f004 040f 	and.w	r4, r4, #15
 8008016:	4d91      	ldr	r5, [pc, #580]	@ (800825c <_dtoa_r+0x58c>)
 8008018:	b954      	cbnz	r4, 8008030 <_dtoa_r+0x360>
 800801a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800801e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008022:	f7f8 fba5 	bl	8000770 <__aeabi_ddiv>
 8008026:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800802a:	e028      	b.n	800807e <_dtoa_r+0x3ae>
 800802c:	2602      	movs	r6, #2
 800802e:	e7f2      	b.n	8008016 <_dtoa_r+0x346>
 8008030:	07e1      	lsls	r1, r4, #31
 8008032:	d508      	bpl.n	8008046 <_dtoa_r+0x376>
 8008034:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800803c:	f7f8 fa6e 	bl	800051c <__aeabi_dmul>
 8008040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008044:	3601      	adds	r6, #1
 8008046:	1064      	asrs	r4, r4, #1
 8008048:	3508      	adds	r5, #8
 800804a:	e7e5      	b.n	8008018 <_dtoa_r+0x348>
 800804c:	f000 80af 	beq.w	80081ae <_dtoa_r+0x4de>
 8008050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008054:	427c      	negs	r4, r7
 8008056:	4b80      	ldr	r3, [pc, #512]	@ (8008258 <_dtoa_r+0x588>)
 8008058:	f004 020f 	and.w	r2, r4, #15
 800805c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008064:	f7f8 fa5a 	bl	800051c <__aeabi_dmul>
 8008068:	2602      	movs	r6, #2
 800806a:	2300      	movs	r3, #0
 800806c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008070:	4d7a      	ldr	r5, [pc, #488]	@ (800825c <_dtoa_r+0x58c>)
 8008072:	1124      	asrs	r4, r4, #4
 8008074:	2c00      	cmp	r4, #0
 8008076:	f040 808f 	bne.w	8008198 <_dtoa_r+0x4c8>
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1d3      	bne.n	8008026 <_dtoa_r+0x356>
 800807e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 8094 	beq.w	80081b2 <_dtoa_r+0x4e2>
 800808a:	2200      	movs	r2, #0
 800808c:	4620      	mov	r0, r4
 800808e:	4629      	mov	r1, r5
 8008090:	4b73      	ldr	r3, [pc, #460]	@ (8008260 <_dtoa_r+0x590>)
 8008092:	f7f8 fcb5 	bl	8000a00 <__aeabi_dcmplt>
 8008096:	2800      	cmp	r0, #0
 8008098:	f000 808b 	beq.w	80081b2 <_dtoa_r+0x4e2>
 800809c:	9b08      	ldr	r3, [sp, #32]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 8087 	beq.w	80081b2 <_dtoa_r+0x4e2>
 80080a4:	f1bb 0f00 	cmp.w	fp, #0
 80080a8:	dd34      	ble.n	8008114 <_dtoa_r+0x444>
 80080aa:	4620      	mov	r0, r4
 80080ac:	2200      	movs	r2, #0
 80080ae:	4629      	mov	r1, r5
 80080b0:	4b6c      	ldr	r3, [pc, #432]	@ (8008264 <_dtoa_r+0x594>)
 80080b2:	f7f8 fa33 	bl	800051c <__aeabi_dmul>
 80080b6:	465c      	mov	r4, fp
 80080b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80080bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80080c0:	3601      	adds	r6, #1
 80080c2:	4630      	mov	r0, r6
 80080c4:	f7f8 f9c0 	bl	8000448 <__aeabi_i2d>
 80080c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080cc:	f7f8 fa26 	bl	800051c <__aeabi_dmul>
 80080d0:	2200      	movs	r2, #0
 80080d2:	4b65      	ldr	r3, [pc, #404]	@ (8008268 <_dtoa_r+0x598>)
 80080d4:	f7f8 f86c 	bl	80001b0 <__adddf3>
 80080d8:	4605      	mov	r5, r0
 80080da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080de:	2c00      	cmp	r4, #0
 80080e0:	d16a      	bne.n	80081b8 <_dtoa_r+0x4e8>
 80080e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080e6:	2200      	movs	r2, #0
 80080e8:	4b60      	ldr	r3, [pc, #384]	@ (800826c <_dtoa_r+0x59c>)
 80080ea:	f7f8 f85f 	bl	80001ac <__aeabi_dsub>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80080f6:	462a      	mov	r2, r5
 80080f8:	4633      	mov	r3, r6
 80080fa:	f7f8 fc9f 	bl	8000a3c <__aeabi_dcmpgt>
 80080fe:	2800      	cmp	r0, #0
 8008100:	f040 8298 	bne.w	8008634 <_dtoa_r+0x964>
 8008104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008108:	462a      	mov	r2, r5
 800810a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800810e:	f7f8 fc77 	bl	8000a00 <__aeabi_dcmplt>
 8008112:	bb38      	cbnz	r0, 8008164 <_dtoa_r+0x494>
 8008114:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008118:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800811c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800811e:	2b00      	cmp	r3, #0
 8008120:	f2c0 8157 	blt.w	80083d2 <_dtoa_r+0x702>
 8008124:	2f0e      	cmp	r7, #14
 8008126:	f300 8154 	bgt.w	80083d2 <_dtoa_r+0x702>
 800812a:	4b4b      	ldr	r3, [pc, #300]	@ (8008258 <_dtoa_r+0x588>)
 800812c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008130:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008134:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800813a:	2b00      	cmp	r3, #0
 800813c:	f280 80e5 	bge.w	800830a <_dtoa_r+0x63a>
 8008140:	9b08      	ldr	r3, [sp, #32]
 8008142:	2b00      	cmp	r3, #0
 8008144:	f300 80e1 	bgt.w	800830a <_dtoa_r+0x63a>
 8008148:	d10c      	bne.n	8008164 <_dtoa_r+0x494>
 800814a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814e:	2200      	movs	r2, #0
 8008150:	4b46      	ldr	r3, [pc, #280]	@ (800826c <_dtoa_r+0x59c>)
 8008152:	f7f8 f9e3 	bl	800051c <__aeabi_dmul>
 8008156:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800815a:	f7f8 fc65 	bl	8000a28 <__aeabi_dcmpge>
 800815e:	2800      	cmp	r0, #0
 8008160:	f000 8266 	beq.w	8008630 <_dtoa_r+0x960>
 8008164:	2400      	movs	r4, #0
 8008166:	4625      	mov	r5, r4
 8008168:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800816a:	4656      	mov	r6, sl
 800816c:	ea6f 0803 	mvn.w	r8, r3
 8008170:	2700      	movs	r7, #0
 8008172:	4621      	mov	r1, r4
 8008174:	4648      	mov	r0, r9
 8008176:	f000 fcbd 	bl	8008af4 <_Bfree>
 800817a:	2d00      	cmp	r5, #0
 800817c:	f000 80bd 	beq.w	80082fa <_dtoa_r+0x62a>
 8008180:	b12f      	cbz	r7, 800818e <_dtoa_r+0x4be>
 8008182:	42af      	cmp	r7, r5
 8008184:	d003      	beq.n	800818e <_dtoa_r+0x4be>
 8008186:	4639      	mov	r1, r7
 8008188:	4648      	mov	r0, r9
 800818a:	f000 fcb3 	bl	8008af4 <_Bfree>
 800818e:	4629      	mov	r1, r5
 8008190:	4648      	mov	r0, r9
 8008192:	f000 fcaf 	bl	8008af4 <_Bfree>
 8008196:	e0b0      	b.n	80082fa <_dtoa_r+0x62a>
 8008198:	07e2      	lsls	r2, r4, #31
 800819a:	d505      	bpl.n	80081a8 <_dtoa_r+0x4d8>
 800819c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80081a0:	f7f8 f9bc 	bl	800051c <__aeabi_dmul>
 80081a4:	2301      	movs	r3, #1
 80081a6:	3601      	adds	r6, #1
 80081a8:	1064      	asrs	r4, r4, #1
 80081aa:	3508      	adds	r5, #8
 80081ac:	e762      	b.n	8008074 <_dtoa_r+0x3a4>
 80081ae:	2602      	movs	r6, #2
 80081b0:	e765      	b.n	800807e <_dtoa_r+0x3ae>
 80081b2:	46b8      	mov	r8, r7
 80081b4:	9c08      	ldr	r4, [sp, #32]
 80081b6:	e784      	b.n	80080c2 <_dtoa_r+0x3f2>
 80081b8:	4b27      	ldr	r3, [pc, #156]	@ (8008258 <_dtoa_r+0x588>)
 80081ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081c4:	4454      	add	r4, sl
 80081c6:	2900      	cmp	r1, #0
 80081c8:	d054      	beq.n	8008274 <_dtoa_r+0x5a4>
 80081ca:	2000      	movs	r0, #0
 80081cc:	4928      	ldr	r1, [pc, #160]	@ (8008270 <_dtoa_r+0x5a0>)
 80081ce:	f7f8 facf 	bl	8000770 <__aeabi_ddiv>
 80081d2:	4633      	mov	r3, r6
 80081d4:	462a      	mov	r2, r5
 80081d6:	f7f7 ffe9 	bl	80001ac <__aeabi_dsub>
 80081da:	4656      	mov	r6, sl
 80081dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081e4:	f7f8 fc4a 	bl	8000a7c <__aeabi_d2iz>
 80081e8:	4605      	mov	r5, r0
 80081ea:	f7f8 f92d 	bl	8000448 <__aeabi_i2d>
 80081ee:	4602      	mov	r2, r0
 80081f0:	460b      	mov	r3, r1
 80081f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081f6:	f7f7 ffd9 	bl	80001ac <__aeabi_dsub>
 80081fa:	4602      	mov	r2, r0
 80081fc:	460b      	mov	r3, r1
 80081fe:	3530      	adds	r5, #48	@ 0x30
 8008200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008204:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008208:	f806 5b01 	strb.w	r5, [r6], #1
 800820c:	f7f8 fbf8 	bl	8000a00 <__aeabi_dcmplt>
 8008210:	2800      	cmp	r0, #0
 8008212:	d172      	bne.n	80082fa <_dtoa_r+0x62a>
 8008214:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008218:	2000      	movs	r0, #0
 800821a:	4911      	ldr	r1, [pc, #68]	@ (8008260 <_dtoa_r+0x590>)
 800821c:	f7f7 ffc6 	bl	80001ac <__aeabi_dsub>
 8008220:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008224:	f7f8 fbec 	bl	8000a00 <__aeabi_dcmplt>
 8008228:	2800      	cmp	r0, #0
 800822a:	f040 80b4 	bne.w	8008396 <_dtoa_r+0x6c6>
 800822e:	42a6      	cmp	r6, r4
 8008230:	f43f af70 	beq.w	8008114 <_dtoa_r+0x444>
 8008234:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008238:	2200      	movs	r2, #0
 800823a:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <_dtoa_r+0x594>)
 800823c:	f7f8 f96e 	bl	800051c <__aeabi_dmul>
 8008240:	2200      	movs	r2, #0
 8008242:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800824a:	4b06      	ldr	r3, [pc, #24]	@ (8008264 <_dtoa_r+0x594>)
 800824c:	f7f8 f966 	bl	800051c <__aeabi_dmul>
 8008250:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008254:	e7c4      	b.n	80081e0 <_dtoa_r+0x510>
 8008256:	bf00      	nop
 8008258:	0800ca90 	.word	0x0800ca90
 800825c:	0800ca68 	.word	0x0800ca68
 8008260:	3ff00000 	.word	0x3ff00000
 8008264:	40240000 	.word	0x40240000
 8008268:	401c0000 	.word	0x401c0000
 800826c:	40140000 	.word	0x40140000
 8008270:	3fe00000 	.word	0x3fe00000
 8008274:	4631      	mov	r1, r6
 8008276:	4628      	mov	r0, r5
 8008278:	f7f8 f950 	bl	800051c <__aeabi_dmul>
 800827c:	4656      	mov	r6, sl
 800827e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008282:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008284:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008288:	f7f8 fbf8 	bl	8000a7c <__aeabi_d2iz>
 800828c:	4605      	mov	r5, r0
 800828e:	f7f8 f8db 	bl	8000448 <__aeabi_i2d>
 8008292:	4602      	mov	r2, r0
 8008294:	460b      	mov	r3, r1
 8008296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800829a:	f7f7 ff87 	bl	80001ac <__aeabi_dsub>
 800829e:	4602      	mov	r2, r0
 80082a0:	460b      	mov	r3, r1
 80082a2:	3530      	adds	r5, #48	@ 0x30
 80082a4:	f806 5b01 	strb.w	r5, [r6], #1
 80082a8:	42a6      	cmp	r6, r4
 80082aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80082ae:	f04f 0200 	mov.w	r2, #0
 80082b2:	d124      	bne.n	80082fe <_dtoa_r+0x62e>
 80082b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80082b8:	4bae      	ldr	r3, [pc, #696]	@ (8008574 <_dtoa_r+0x8a4>)
 80082ba:	f7f7 ff79 	bl	80001b0 <__adddf3>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082c6:	f7f8 fbb9 	bl	8000a3c <__aeabi_dcmpgt>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	d163      	bne.n	8008396 <_dtoa_r+0x6c6>
 80082ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082d2:	2000      	movs	r0, #0
 80082d4:	49a7      	ldr	r1, [pc, #668]	@ (8008574 <_dtoa_r+0x8a4>)
 80082d6:	f7f7 ff69 	bl	80001ac <__aeabi_dsub>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082e2:	f7f8 fb8d 	bl	8000a00 <__aeabi_dcmplt>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	f43f af14 	beq.w	8008114 <_dtoa_r+0x444>
 80082ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082ee:	1e73      	subs	r3, r6, #1
 80082f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082f6:	2b30      	cmp	r3, #48	@ 0x30
 80082f8:	d0f8      	beq.n	80082ec <_dtoa_r+0x61c>
 80082fa:	4647      	mov	r7, r8
 80082fc:	e03b      	b.n	8008376 <_dtoa_r+0x6a6>
 80082fe:	4b9e      	ldr	r3, [pc, #632]	@ (8008578 <_dtoa_r+0x8a8>)
 8008300:	f7f8 f90c 	bl	800051c <__aeabi_dmul>
 8008304:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008308:	e7bc      	b.n	8008284 <_dtoa_r+0x5b4>
 800830a:	4656      	mov	r6, sl
 800830c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008314:	4620      	mov	r0, r4
 8008316:	4629      	mov	r1, r5
 8008318:	f7f8 fa2a 	bl	8000770 <__aeabi_ddiv>
 800831c:	f7f8 fbae 	bl	8000a7c <__aeabi_d2iz>
 8008320:	4680      	mov	r8, r0
 8008322:	f7f8 f891 	bl	8000448 <__aeabi_i2d>
 8008326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800832a:	f7f8 f8f7 	bl	800051c <__aeabi_dmul>
 800832e:	4602      	mov	r2, r0
 8008330:	460b      	mov	r3, r1
 8008332:	4620      	mov	r0, r4
 8008334:	4629      	mov	r1, r5
 8008336:	f7f7 ff39 	bl	80001ac <__aeabi_dsub>
 800833a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800833e:	9d08      	ldr	r5, [sp, #32]
 8008340:	f806 4b01 	strb.w	r4, [r6], #1
 8008344:	eba6 040a 	sub.w	r4, r6, sl
 8008348:	42a5      	cmp	r5, r4
 800834a:	4602      	mov	r2, r0
 800834c:	460b      	mov	r3, r1
 800834e:	d133      	bne.n	80083b8 <_dtoa_r+0x6e8>
 8008350:	f7f7 ff2e 	bl	80001b0 <__adddf3>
 8008354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008358:	4604      	mov	r4, r0
 800835a:	460d      	mov	r5, r1
 800835c:	f7f8 fb6e 	bl	8000a3c <__aeabi_dcmpgt>
 8008360:	b9c0      	cbnz	r0, 8008394 <_dtoa_r+0x6c4>
 8008362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008366:	4620      	mov	r0, r4
 8008368:	4629      	mov	r1, r5
 800836a:	f7f8 fb3f 	bl	80009ec <__aeabi_dcmpeq>
 800836e:	b110      	cbz	r0, 8008376 <_dtoa_r+0x6a6>
 8008370:	f018 0f01 	tst.w	r8, #1
 8008374:	d10e      	bne.n	8008394 <_dtoa_r+0x6c4>
 8008376:	4648      	mov	r0, r9
 8008378:	9903      	ldr	r1, [sp, #12]
 800837a:	f000 fbbb 	bl	8008af4 <_Bfree>
 800837e:	2300      	movs	r3, #0
 8008380:	7033      	strb	r3, [r6, #0]
 8008382:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008384:	3701      	adds	r7, #1
 8008386:	601f      	str	r7, [r3, #0]
 8008388:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800838a:	2b00      	cmp	r3, #0
 800838c:	f000 824b 	beq.w	8008826 <_dtoa_r+0xb56>
 8008390:	601e      	str	r6, [r3, #0]
 8008392:	e248      	b.n	8008826 <_dtoa_r+0xb56>
 8008394:	46b8      	mov	r8, r7
 8008396:	4633      	mov	r3, r6
 8008398:	461e      	mov	r6, r3
 800839a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800839e:	2a39      	cmp	r2, #57	@ 0x39
 80083a0:	d106      	bne.n	80083b0 <_dtoa_r+0x6e0>
 80083a2:	459a      	cmp	sl, r3
 80083a4:	d1f8      	bne.n	8008398 <_dtoa_r+0x6c8>
 80083a6:	2230      	movs	r2, #48	@ 0x30
 80083a8:	f108 0801 	add.w	r8, r8, #1
 80083ac:	f88a 2000 	strb.w	r2, [sl]
 80083b0:	781a      	ldrb	r2, [r3, #0]
 80083b2:	3201      	adds	r2, #1
 80083b4:	701a      	strb	r2, [r3, #0]
 80083b6:	e7a0      	b.n	80082fa <_dtoa_r+0x62a>
 80083b8:	2200      	movs	r2, #0
 80083ba:	4b6f      	ldr	r3, [pc, #444]	@ (8008578 <_dtoa_r+0x8a8>)
 80083bc:	f7f8 f8ae 	bl	800051c <__aeabi_dmul>
 80083c0:	2200      	movs	r2, #0
 80083c2:	2300      	movs	r3, #0
 80083c4:	4604      	mov	r4, r0
 80083c6:	460d      	mov	r5, r1
 80083c8:	f7f8 fb10 	bl	80009ec <__aeabi_dcmpeq>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d09f      	beq.n	8008310 <_dtoa_r+0x640>
 80083d0:	e7d1      	b.n	8008376 <_dtoa_r+0x6a6>
 80083d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80083d4:	2a00      	cmp	r2, #0
 80083d6:	f000 80ea 	beq.w	80085ae <_dtoa_r+0x8de>
 80083da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80083dc:	2a01      	cmp	r2, #1
 80083de:	f300 80cd 	bgt.w	800857c <_dtoa_r+0x8ac>
 80083e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80083e4:	2a00      	cmp	r2, #0
 80083e6:	f000 80c1 	beq.w	800856c <_dtoa_r+0x89c>
 80083ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80083ee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80083f0:	9e04      	ldr	r6, [sp, #16]
 80083f2:	9a04      	ldr	r2, [sp, #16]
 80083f4:	2101      	movs	r1, #1
 80083f6:	441a      	add	r2, r3
 80083f8:	9204      	str	r2, [sp, #16]
 80083fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083fc:	4648      	mov	r0, r9
 80083fe:	441a      	add	r2, r3
 8008400:	9209      	str	r2, [sp, #36]	@ 0x24
 8008402:	f000 fc75 	bl	8008cf0 <__i2b>
 8008406:	4605      	mov	r5, r0
 8008408:	b166      	cbz	r6, 8008424 <_dtoa_r+0x754>
 800840a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	dd09      	ble.n	8008424 <_dtoa_r+0x754>
 8008410:	42b3      	cmp	r3, r6
 8008412:	bfa8      	it	ge
 8008414:	4633      	movge	r3, r6
 8008416:	9a04      	ldr	r2, [sp, #16]
 8008418:	1af6      	subs	r6, r6, r3
 800841a:	1ad2      	subs	r2, r2, r3
 800841c:	9204      	str	r2, [sp, #16]
 800841e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	9309      	str	r3, [sp, #36]	@ 0x24
 8008424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008426:	b30b      	cbz	r3, 800846c <_dtoa_r+0x79c>
 8008428:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800842a:	2b00      	cmp	r3, #0
 800842c:	f000 80c6 	beq.w	80085bc <_dtoa_r+0x8ec>
 8008430:	2c00      	cmp	r4, #0
 8008432:	f000 80c0 	beq.w	80085b6 <_dtoa_r+0x8e6>
 8008436:	4629      	mov	r1, r5
 8008438:	4622      	mov	r2, r4
 800843a:	4648      	mov	r0, r9
 800843c:	f000 fd10 	bl	8008e60 <__pow5mult>
 8008440:	9a03      	ldr	r2, [sp, #12]
 8008442:	4601      	mov	r1, r0
 8008444:	4605      	mov	r5, r0
 8008446:	4648      	mov	r0, r9
 8008448:	f000 fc68 	bl	8008d1c <__multiply>
 800844c:	9903      	ldr	r1, [sp, #12]
 800844e:	4680      	mov	r8, r0
 8008450:	4648      	mov	r0, r9
 8008452:	f000 fb4f 	bl	8008af4 <_Bfree>
 8008456:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008458:	1b1b      	subs	r3, r3, r4
 800845a:	930a      	str	r3, [sp, #40]	@ 0x28
 800845c:	f000 80b1 	beq.w	80085c2 <_dtoa_r+0x8f2>
 8008460:	4641      	mov	r1, r8
 8008462:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008464:	4648      	mov	r0, r9
 8008466:	f000 fcfb 	bl	8008e60 <__pow5mult>
 800846a:	9003      	str	r0, [sp, #12]
 800846c:	2101      	movs	r1, #1
 800846e:	4648      	mov	r0, r9
 8008470:	f000 fc3e 	bl	8008cf0 <__i2b>
 8008474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008476:	4604      	mov	r4, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 81d8 	beq.w	800882e <_dtoa_r+0xb5e>
 800847e:	461a      	mov	r2, r3
 8008480:	4601      	mov	r1, r0
 8008482:	4648      	mov	r0, r9
 8008484:	f000 fcec 	bl	8008e60 <__pow5mult>
 8008488:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800848a:	4604      	mov	r4, r0
 800848c:	2b01      	cmp	r3, #1
 800848e:	f300 809f 	bgt.w	80085d0 <_dtoa_r+0x900>
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	f040 8097 	bne.w	80085c8 <_dtoa_r+0x8f8>
 800849a:	9b07      	ldr	r3, [sp, #28]
 800849c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f040 8093 	bne.w	80085cc <_dtoa_r+0x8fc>
 80084a6:	9b07      	ldr	r3, [sp, #28]
 80084a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084ac:	0d1b      	lsrs	r3, r3, #20
 80084ae:	051b      	lsls	r3, r3, #20
 80084b0:	b133      	cbz	r3, 80084c0 <_dtoa_r+0x7f0>
 80084b2:	9b04      	ldr	r3, [sp, #16]
 80084b4:	3301      	adds	r3, #1
 80084b6:	9304      	str	r3, [sp, #16]
 80084b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ba:	3301      	adds	r3, #1
 80084bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084be:	2301      	movs	r3, #1
 80084c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80084c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 81b8 	beq.w	800883a <_dtoa_r+0xb6a>
 80084ca:	6923      	ldr	r3, [r4, #16]
 80084cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084d0:	6918      	ldr	r0, [r3, #16]
 80084d2:	f000 fbc1 	bl	8008c58 <__hi0bits>
 80084d6:	f1c0 0020 	rsb	r0, r0, #32
 80084da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084dc:	4418      	add	r0, r3
 80084de:	f010 001f 	ands.w	r0, r0, #31
 80084e2:	f000 8082 	beq.w	80085ea <_dtoa_r+0x91a>
 80084e6:	f1c0 0320 	rsb	r3, r0, #32
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	dd73      	ble.n	80085d6 <_dtoa_r+0x906>
 80084ee:	9b04      	ldr	r3, [sp, #16]
 80084f0:	f1c0 001c 	rsb	r0, r0, #28
 80084f4:	4403      	add	r3, r0
 80084f6:	9304      	str	r3, [sp, #16]
 80084f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fa:	4406      	add	r6, r0
 80084fc:	4403      	add	r3, r0
 80084fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008500:	9b04      	ldr	r3, [sp, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	dd05      	ble.n	8008512 <_dtoa_r+0x842>
 8008506:	461a      	mov	r2, r3
 8008508:	4648      	mov	r0, r9
 800850a:	9903      	ldr	r1, [sp, #12]
 800850c:	f000 fd02 	bl	8008f14 <__lshift>
 8008510:	9003      	str	r0, [sp, #12]
 8008512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008514:	2b00      	cmp	r3, #0
 8008516:	dd05      	ble.n	8008524 <_dtoa_r+0x854>
 8008518:	4621      	mov	r1, r4
 800851a:	461a      	mov	r2, r3
 800851c:	4648      	mov	r0, r9
 800851e:	f000 fcf9 	bl	8008f14 <__lshift>
 8008522:	4604      	mov	r4, r0
 8008524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008526:	2b00      	cmp	r3, #0
 8008528:	d061      	beq.n	80085ee <_dtoa_r+0x91e>
 800852a:	4621      	mov	r1, r4
 800852c:	9803      	ldr	r0, [sp, #12]
 800852e:	f000 fd5d 	bl	8008fec <__mcmp>
 8008532:	2800      	cmp	r0, #0
 8008534:	da5b      	bge.n	80085ee <_dtoa_r+0x91e>
 8008536:	2300      	movs	r3, #0
 8008538:	220a      	movs	r2, #10
 800853a:	4648      	mov	r0, r9
 800853c:	9903      	ldr	r1, [sp, #12]
 800853e:	f000 fafb 	bl	8008b38 <__multadd>
 8008542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008544:	f107 38ff 	add.w	r8, r7, #4294967295
 8008548:	9003      	str	r0, [sp, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 8177 	beq.w	800883e <_dtoa_r+0xb6e>
 8008550:	4629      	mov	r1, r5
 8008552:	2300      	movs	r3, #0
 8008554:	220a      	movs	r2, #10
 8008556:	4648      	mov	r0, r9
 8008558:	f000 faee 	bl	8008b38 <__multadd>
 800855c:	f1bb 0f00 	cmp.w	fp, #0
 8008560:	4605      	mov	r5, r0
 8008562:	dc6f      	bgt.n	8008644 <_dtoa_r+0x974>
 8008564:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008566:	2b02      	cmp	r3, #2
 8008568:	dc49      	bgt.n	80085fe <_dtoa_r+0x92e>
 800856a:	e06b      	b.n	8008644 <_dtoa_r+0x974>
 800856c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800856e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008572:	e73c      	b.n	80083ee <_dtoa_r+0x71e>
 8008574:	3fe00000 	.word	0x3fe00000
 8008578:	40240000 	.word	0x40240000
 800857c:	9b08      	ldr	r3, [sp, #32]
 800857e:	1e5c      	subs	r4, r3, #1
 8008580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008582:	42a3      	cmp	r3, r4
 8008584:	db09      	blt.n	800859a <_dtoa_r+0x8ca>
 8008586:	1b1c      	subs	r4, r3, r4
 8008588:	9b08      	ldr	r3, [sp, #32]
 800858a:	2b00      	cmp	r3, #0
 800858c:	f6bf af30 	bge.w	80083f0 <_dtoa_r+0x720>
 8008590:	9b04      	ldr	r3, [sp, #16]
 8008592:	9a08      	ldr	r2, [sp, #32]
 8008594:	1a9e      	subs	r6, r3, r2
 8008596:	2300      	movs	r3, #0
 8008598:	e72b      	b.n	80083f2 <_dtoa_r+0x722>
 800859a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800859c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800859e:	1ae3      	subs	r3, r4, r3
 80085a0:	441a      	add	r2, r3
 80085a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80085a4:	9e04      	ldr	r6, [sp, #16]
 80085a6:	2400      	movs	r4, #0
 80085a8:	9b08      	ldr	r3, [sp, #32]
 80085aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80085ac:	e721      	b.n	80083f2 <_dtoa_r+0x722>
 80085ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80085b0:	9e04      	ldr	r6, [sp, #16]
 80085b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80085b4:	e728      	b.n	8008408 <_dtoa_r+0x738>
 80085b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80085ba:	e751      	b.n	8008460 <_dtoa_r+0x790>
 80085bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085be:	9903      	ldr	r1, [sp, #12]
 80085c0:	e750      	b.n	8008464 <_dtoa_r+0x794>
 80085c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80085c6:	e751      	b.n	800846c <_dtoa_r+0x79c>
 80085c8:	2300      	movs	r3, #0
 80085ca:	e779      	b.n	80084c0 <_dtoa_r+0x7f0>
 80085cc:	9b06      	ldr	r3, [sp, #24]
 80085ce:	e777      	b.n	80084c0 <_dtoa_r+0x7f0>
 80085d0:	2300      	movs	r3, #0
 80085d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d4:	e779      	b.n	80084ca <_dtoa_r+0x7fa>
 80085d6:	d093      	beq.n	8008500 <_dtoa_r+0x830>
 80085d8:	9a04      	ldr	r2, [sp, #16]
 80085da:	331c      	adds	r3, #28
 80085dc:	441a      	add	r2, r3
 80085de:	9204      	str	r2, [sp, #16]
 80085e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085e2:	441e      	add	r6, r3
 80085e4:	441a      	add	r2, r3
 80085e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085e8:	e78a      	b.n	8008500 <_dtoa_r+0x830>
 80085ea:	4603      	mov	r3, r0
 80085ec:	e7f4      	b.n	80085d8 <_dtoa_r+0x908>
 80085ee:	9b08      	ldr	r3, [sp, #32]
 80085f0:	46b8      	mov	r8, r7
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	dc20      	bgt.n	8008638 <_dtoa_r+0x968>
 80085f6:	469b      	mov	fp, r3
 80085f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	dd1e      	ble.n	800863c <_dtoa_r+0x96c>
 80085fe:	f1bb 0f00 	cmp.w	fp, #0
 8008602:	f47f adb1 	bne.w	8008168 <_dtoa_r+0x498>
 8008606:	4621      	mov	r1, r4
 8008608:	465b      	mov	r3, fp
 800860a:	2205      	movs	r2, #5
 800860c:	4648      	mov	r0, r9
 800860e:	f000 fa93 	bl	8008b38 <__multadd>
 8008612:	4601      	mov	r1, r0
 8008614:	4604      	mov	r4, r0
 8008616:	9803      	ldr	r0, [sp, #12]
 8008618:	f000 fce8 	bl	8008fec <__mcmp>
 800861c:	2800      	cmp	r0, #0
 800861e:	f77f ada3 	ble.w	8008168 <_dtoa_r+0x498>
 8008622:	4656      	mov	r6, sl
 8008624:	2331      	movs	r3, #49	@ 0x31
 8008626:	f108 0801 	add.w	r8, r8, #1
 800862a:	f806 3b01 	strb.w	r3, [r6], #1
 800862e:	e59f      	b.n	8008170 <_dtoa_r+0x4a0>
 8008630:	46b8      	mov	r8, r7
 8008632:	9c08      	ldr	r4, [sp, #32]
 8008634:	4625      	mov	r5, r4
 8008636:	e7f4      	b.n	8008622 <_dtoa_r+0x952>
 8008638:	f8dd b020 	ldr.w	fp, [sp, #32]
 800863c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 8101 	beq.w	8008846 <_dtoa_r+0xb76>
 8008644:	2e00      	cmp	r6, #0
 8008646:	dd05      	ble.n	8008654 <_dtoa_r+0x984>
 8008648:	4629      	mov	r1, r5
 800864a:	4632      	mov	r2, r6
 800864c:	4648      	mov	r0, r9
 800864e:	f000 fc61 	bl	8008f14 <__lshift>
 8008652:	4605      	mov	r5, r0
 8008654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008656:	2b00      	cmp	r3, #0
 8008658:	d05c      	beq.n	8008714 <_dtoa_r+0xa44>
 800865a:	4648      	mov	r0, r9
 800865c:	6869      	ldr	r1, [r5, #4]
 800865e:	f000 fa09 	bl	8008a74 <_Balloc>
 8008662:	4606      	mov	r6, r0
 8008664:	b928      	cbnz	r0, 8008672 <_dtoa_r+0x9a2>
 8008666:	4602      	mov	r2, r0
 8008668:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800866c:	4b80      	ldr	r3, [pc, #512]	@ (8008870 <_dtoa_r+0xba0>)
 800866e:	f7ff bb43 	b.w	8007cf8 <_dtoa_r+0x28>
 8008672:	692a      	ldr	r2, [r5, #16]
 8008674:	f105 010c 	add.w	r1, r5, #12
 8008678:	3202      	adds	r2, #2
 800867a:	0092      	lsls	r2, r2, #2
 800867c:	300c      	adds	r0, #12
 800867e:	f7ff fa8c 	bl	8007b9a <memcpy>
 8008682:	2201      	movs	r2, #1
 8008684:	4631      	mov	r1, r6
 8008686:	4648      	mov	r0, r9
 8008688:	f000 fc44 	bl	8008f14 <__lshift>
 800868c:	462f      	mov	r7, r5
 800868e:	4605      	mov	r5, r0
 8008690:	f10a 0301 	add.w	r3, sl, #1
 8008694:	9304      	str	r3, [sp, #16]
 8008696:	eb0a 030b 	add.w	r3, sl, fp
 800869a:	930a      	str	r3, [sp, #40]	@ 0x28
 800869c:	9b06      	ldr	r3, [sp, #24]
 800869e:	f003 0301 	and.w	r3, r3, #1
 80086a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a4:	9b04      	ldr	r3, [sp, #16]
 80086a6:	4621      	mov	r1, r4
 80086a8:	9803      	ldr	r0, [sp, #12]
 80086aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80086ae:	f7ff fa87 	bl	8007bc0 <quorem>
 80086b2:	4603      	mov	r3, r0
 80086b4:	4639      	mov	r1, r7
 80086b6:	3330      	adds	r3, #48	@ 0x30
 80086b8:	9006      	str	r0, [sp, #24]
 80086ba:	9803      	ldr	r0, [sp, #12]
 80086bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086be:	f000 fc95 	bl	8008fec <__mcmp>
 80086c2:	462a      	mov	r2, r5
 80086c4:	9008      	str	r0, [sp, #32]
 80086c6:	4621      	mov	r1, r4
 80086c8:	4648      	mov	r0, r9
 80086ca:	f000 fcab 	bl	8009024 <__mdiff>
 80086ce:	68c2      	ldr	r2, [r0, #12]
 80086d0:	4606      	mov	r6, r0
 80086d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086d4:	bb02      	cbnz	r2, 8008718 <_dtoa_r+0xa48>
 80086d6:	4601      	mov	r1, r0
 80086d8:	9803      	ldr	r0, [sp, #12]
 80086da:	f000 fc87 	bl	8008fec <__mcmp>
 80086de:	4602      	mov	r2, r0
 80086e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086e2:	4631      	mov	r1, r6
 80086e4:	4648      	mov	r0, r9
 80086e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80086ea:	f000 fa03 	bl	8008af4 <_Bfree>
 80086ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086f2:	9e04      	ldr	r6, [sp, #16]
 80086f4:	ea42 0103 	orr.w	r1, r2, r3
 80086f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fa:	4319      	orrs	r1, r3
 80086fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086fe:	d10d      	bne.n	800871c <_dtoa_r+0xa4c>
 8008700:	2b39      	cmp	r3, #57	@ 0x39
 8008702:	d027      	beq.n	8008754 <_dtoa_r+0xa84>
 8008704:	9a08      	ldr	r2, [sp, #32]
 8008706:	2a00      	cmp	r2, #0
 8008708:	dd01      	ble.n	800870e <_dtoa_r+0xa3e>
 800870a:	9b06      	ldr	r3, [sp, #24]
 800870c:	3331      	adds	r3, #49	@ 0x31
 800870e:	f88b 3000 	strb.w	r3, [fp]
 8008712:	e52e      	b.n	8008172 <_dtoa_r+0x4a2>
 8008714:	4628      	mov	r0, r5
 8008716:	e7b9      	b.n	800868c <_dtoa_r+0x9bc>
 8008718:	2201      	movs	r2, #1
 800871a:	e7e2      	b.n	80086e2 <_dtoa_r+0xa12>
 800871c:	9908      	ldr	r1, [sp, #32]
 800871e:	2900      	cmp	r1, #0
 8008720:	db04      	blt.n	800872c <_dtoa_r+0xa5c>
 8008722:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008724:	4301      	orrs	r1, r0
 8008726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008728:	4301      	orrs	r1, r0
 800872a:	d120      	bne.n	800876e <_dtoa_r+0xa9e>
 800872c:	2a00      	cmp	r2, #0
 800872e:	ddee      	ble.n	800870e <_dtoa_r+0xa3e>
 8008730:	2201      	movs	r2, #1
 8008732:	9903      	ldr	r1, [sp, #12]
 8008734:	4648      	mov	r0, r9
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	f000 fbec 	bl	8008f14 <__lshift>
 800873c:	4621      	mov	r1, r4
 800873e:	9003      	str	r0, [sp, #12]
 8008740:	f000 fc54 	bl	8008fec <__mcmp>
 8008744:	2800      	cmp	r0, #0
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	dc02      	bgt.n	8008750 <_dtoa_r+0xa80>
 800874a:	d1e0      	bne.n	800870e <_dtoa_r+0xa3e>
 800874c:	07da      	lsls	r2, r3, #31
 800874e:	d5de      	bpl.n	800870e <_dtoa_r+0xa3e>
 8008750:	2b39      	cmp	r3, #57	@ 0x39
 8008752:	d1da      	bne.n	800870a <_dtoa_r+0xa3a>
 8008754:	2339      	movs	r3, #57	@ 0x39
 8008756:	f88b 3000 	strb.w	r3, [fp]
 800875a:	4633      	mov	r3, r6
 800875c:	461e      	mov	r6, r3
 800875e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008762:	3b01      	subs	r3, #1
 8008764:	2a39      	cmp	r2, #57	@ 0x39
 8008766:	d04e      	beq.n	8008806 <_dtoa_r+0xb36>
 8008768:	3201      	adds	r2, #1
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e501      	b.n	8008172 <_dtoa_r+0x4a2>
 800876e:	2a00      	cmp	r2, #0
 8008770:	dd03      	ble.n	800877a <_dtoa_r+0xaaa>
 8008772:	2b39      	cmp	r3, #57	@ 0x39
 8008774:	d0ee      	beq.n	8008754 <_dtoa_r+0xa84>
 8008776:	3301      	adds	r3, #1
 8008778:	e7c9      	b.n	800870e <_dtoa_r+0xa3e>
 800877a:	9a04      	ldr	r2, [sp, #16]
 800877c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800877e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008782:	428a      	cmp	r2, r1
 8008784:	d028      	beq.n	80087d8 <_dtoa_r+0xb08>
 8008786:	2300      	movs	r3, #0
 8008788:	220a      	movs	r2, #10
 800878a:	9903      	ldr	r1, [sp, #12]
 800878c:	4648      	mov	r0, r9
 800878e:	f000 f9d3 	bl	8008b38 <__multadd>
 8008792:	42af      	cmp	r7, r5
 8008794:	9003      	str	r0, [sp, #12]
 8008796:	f04f 0300 	mov.w	r3, #0
 800879a:	f04f 020a 	mov.w	r2, #10
 800879e:	4639      	mov	r1, r7
 80087a0:	4648      	mov	r0, r9
 80087a2:	d107      	bne.n	80087b4 <_dtoa_r+0xae4>
 80087a4:	f000 f9c8 	bl	8008b38 <__multadd>
 80087a8:	4607      	mov	r7, r0
 80087aa:	4605      	mov	r5, r0
 80087ac:	9b04      	ldr	r3, [sp, #16]
 80087ae:	3301      	adds	r3, #1
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	e777      	b.n	80086a4 <_dtoa_r+0x9d4>
 80087b4:	f000 f9c0 	bl	8008b38 <__multadd>
 80087b8:	4629      	mov	r1, r5
 80087ba:	4607      	mov	r7, r0
 80087bc:	2300      	movs	r3, #0
 80087be:	220a      	movs	r2, #10
 80087c0:	4648      	mov	r0, r9
 80087c2:	f000 f9b9 	bl	8008b38 <__multadd>
 80087c6:	4605      	mov	r5, r0
 80087c8:	e7f0      	b.n	80087ac <_dtoa_r+0xadc>
 80087ca:	f1bb 0f00 	cmp.w	fp, #0
 80087ce:	bfcc      	ite	gt
 80087d0:	465e      	movgt	r6, fp
 80087d2:	2601      	movle	r6, #1
 80087d4:	2700      	movs	r7, #0
 80087d6:	4456      	add	r6, sl
 80087d8:	2201      	movs	r2, #1
 80087da:	9903      	ldr	r1, [sp, #12]
 80087dc:	4648      	mov	r0, r9
 80087de:	9304      	str	r3, [sp, #16]
 80087e0:	f000 fb98 	bl	8008f14 <__lshift>
 80087e4:	4621      	mov	r1, r4
 80087e6:	9003      	str	r0, [sp, #12]
 80087e8:	f000 fc00 	bl	8008fec <__mcmp>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	dcb4      	bgt.n	800875a <_dtoa_r+0xa8a>
 80087f0:	d102      	bne.n	80087f8 <_dtoa_r+0xb28>
 80087f2:	9b04      	ldr	r3, [sp, #16]
 80087f4:	07db      	lsls	r3, r3, #31
 80087f6:	d4b0      	bmi.n	800875a <_dtoa_r+0xa8a>
 80087f8:	4633      	mov	r3, r6
 80087fa:	461e      	mov	r6, r3
 80087fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008800:	2a30      	cmp	r2, #48	@ 0x30
 8008802:	d0fa      	beq.n	80087fa <_dtoa_r+0xb2a>
 8008804:	e4b5      	b.n	8008172 <_dtoa_r+0x4a2>
 8008806:	459a      	cmp	sl, r3
 8008808:	d1a8      	bne.n	800875c <_dtoa_r+0xa8c>
 800880a:	2331      	movs	r3, #49	@ 0x31
 800880c:	f108 0801 	add.w	r8, r8, #1
 8008810:	f88a 3000 	strb.w	r3, [sl]
 8008814:	e4ad      	b.n	8008172 <_dtoa_r+0x4a2>
 8008816:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008874 <_dtoa_r+0xba4>
 800881c:	b11b      	cbz	r3, 8008826 <_dtoa_r+0xb56>
 800881e:	f10a 0308 	add.w	r3, sl, #8
 8008822:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	4650      	mov	r0, sl
 8008828:	b017      	add	sp, #92	@ 0x5c
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008830:	2b01      	cmp	r3, #1
 8008832:	f77f ae2e 	ble.w	8008492 <_dtoa_r+0x7c2>
 8008836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008838:	930a      	str	r3, [sp, #40]	@ 0x28
 800883a:	2001      	movs	r0, #1
 800883c:	e64d      	b.n	80084da <_dtoa_r+0x80a>
 800883e:	f1bb 0f00 	cmp.w	fp, #0
 8008842:	f77f aed9 	ble.w	80085f8 <_dtoa_r+0x928>
 8008846:	4656      	mov	r6, sl
 8008848:	4621      	mov	r1, r4
 800884a:	9803      	ldr	r0, [sp, #12]
 800884c:	f7ff f9b8 	bl	8007bc0 <quorem>
 8008850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008854:	f806 3b01 	strb.w	r3, [r6], #1
 8008858:	eba6 020a 	sub.w	r2, r6, sl
 800885c:	4593      	cmp	fp, r2
 800885e:	ddb4      	ble.n	80087ca <_dtoa_r+0xafa>
 8008860:	2300      	movs	r3, #0
 8008862:	220a      	movs	r2, #10
 8008864:	4648      	mov	r0, r9
 8008866:	9903      	ldr	r1, [sp, #12]
 8008868:	f000 f966 	bl	8008b38 <__multadd>
 800886c:	9003      	str	r0, [sp, #12]
 800886e:	e7eb      	b.n	8008848 <_dtoa_r+0xb78>
 8008870:	0800c935 	.word	0x0800c935
 8008874:	0800c8b9 	.word	0x0800c8b9

08008878 <_free_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4605      	mov	r5, r0
 800887c:	2900      	cmp	r1, #0
 800887e:	d040      	beq.n	8008902 <_free_r+0x8a>
 8008880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008884:	1f0c      	subs	r4, r1, #4
 8008886:	2b00      	cmp	r3, #0
 8008888:	bfb8      	it	lt
 800888a:	18e4      	addlt	r4, r4, r3
 800888c:	f000 f8e6 	bl	8008a5c <__malloc_lock>
 8008890:	4a1c      	ldr	r2, [pc, #112]	@ (8008904 <_free_r+0x8c>)
 8008892:	6813      	ldr	r3, [r2, #0]
 8008894:	b933      	cbnz	r3, 80088a4 <_free_r+0x2c>
 8008896:	6063      	str	r3, [r4, #4]
 8008898:	6014      	str	r4, [r2, #0]
 800889a:	4628      	mov	r0, r5
 800889c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088a0:	f000 b8e2 	b.w	8008a68 <__malloc_unlock>
 80088a4:	42a3      	cmp	r3, r4
 80088a6:	d908      	bls.n	80088ba <_free_r+0x42>
 80088a8:	6820      	ldr	r0, [r4, #0]
 80088aa:	1821      	adds	r1, r4, r0
 80088ac:	428b      	cmp	r3, r1
 80088ae:	bf01      	itttt	eq
 80088b0:	6819      	ldreq	r1, [r3, #0]
 80088b2:	685b      	ldreq	r3, [r3, #4]
 80088b4:	1809      	addeq	r1, r1, r0
 80088b6:	6021      	streq	r1, [r4, #0]
 80088b8:	e7ed      	b.n	8008896 <_free_r+0x1e>
 80088ba:	461a      	mov	r2, r3
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	b10b      	cbz	r3, 80088c4 <_free_r+0x4c>
 80088c0:	42a3      	cmp	r3, r4
 80088c2:	d9fa      	bls.n	80088ba <_free_r+0x42>
 80088c4:	6811      	ldr	r1, [r2, #0]
 80088c6:	1850      	adds	r0, r2, r1
 80088c8:	42a0      	cmp	r0, r4
 80088ca:	d10b      	bne.n	80088e4 <_free_r+0x6c>
 80088cc:	6820      	ldr	r0, [r4, #0]
 80088ce:	4401      	add	r1, r0
 80088d0:	1850      	adds	r0, r2, r1
 80088d2:	4283      	cmp	r3, r0
 80088d4:	6011      	str	r1, [r2, #0]
 80088d6:	d1e0      	bne.n	800889a <_free_r+0x22>
 80088d8:	6818      	ldr	r0, [r3, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	4408      	add	r0, r1
 80088de:	6010      	str	r0, [r2, #0]
 80088e0:	6053      	str	r3, [r2, #4]
 80088e2:	e7da      	b.n	800889a <_free_r+0x22>
 80088e4:	d902      	bls.n	80088ec <_free_r+0x74>
 80088e6:	230c      	movs	r3, #12
 80088e8:	602b      	str	r3, [r5, #0]
 80088ea:	e7d6      	b.n	800889a <_free_r+0x22>
 80088ec:	6820      	ldr	r0, [r4, #0]
 80088ee:	1821      	adds	r1, r4, r0
 80088f0:	428b      	cmp	r3, r1
 80088f2:	bf01      	itttt	eq
 80088f4:	6819      	ldreq	r1, [r3, #0]
 80088f6:	685b      	ldreq	r3, [r3, #4]
 80088f8:	1809      	addeq	r1, r1, r0
 80088fa:	6021      	streq	r1, [r4, #0]
 80088fc:	6063      	str	r3, [r4, #4]
 80088fe:	6054      	str	r4, [r2, #4]
 8008900:	e7cb      	b.n	800889a <_free_r+0x22>
 8008902:	bd38      	pop	{r3, r4, r5, pc}
 8008904:	200012dc 	.word	0x200012dc

08008908 <malloc>:
 8008908:	4b02      	ldr	r3, [pc, #8]	@ (8008914 <malloc+0xc>)
 800890a:	4601      	mov	r1, r0
 800890c:	6818      	ldr	r0, [r3, #0]
 800890e:	f000 b825 	b.w	800895c <_malloc_r>
 8008912:	bf00      	nop
 8008914:	20000030 	.word	0x20000030

08008918 <sbrk_aligned>:
 8008918:	b570      	push	{r4, r5, r6, lr}
 800891a:	4e0f      	ldr	r6, [pc, #60]	@ (8008958 <sbrk_aligned+0x40>)
 800891c:	460c      	mov	r4, r1
 800891e:	6831      	ldr	r1, [r6, #0]
 8008920:	4605      	mov	r5, r0
 8008922:	b911      	cbnz	r1, 800892a <sbrk_aligned+0x12>
 8008924:	f001 ffb2 	bl	800a88c <_sbrk_r>
 8008928:	6030      	str	r0, [r6, #0]
 800892a:	4621      	mov	r1, r4
 800892c:	4628      	mov	r0, r5
 800892e:	f001 ffad 	bl	800a88c <_sbrk_r>
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	d103      	bne.n	800893e <sbrk_aligned+0x26>
 8008936:	f04f 34ff 	mov.w	r4, #4294967295
 800893a:	4620      	mov	r0, r4
 800893c:	bd70      	pop	{r4, r5, r6, pc}
 800893e:	1cc4      	adds	r4, r0, #3
 8008940:	f024 0403 	bic.w	r4, r4, #3
 8008944:	42a0      	cmp	r0, r4
 8008946:	d0f8      	beq.n	800893a <sbrk_aligned+0x22>
 8008948:	1a21      	subs	r1, r4, r0
 800894a:	4628      	mov	r0, r5
 800894c:	f001 ff9e 	bl	800a88c <_sbrk_r>
 8008950:	3001      	adds	r0, #1
 8008952:	d1f2      	bne.n	800893a <sbrk_aligned+0x22>
 8008954:	e7ef      	b.n	8008936 <sbrk_aligned+0x1e>
 8008956:	bf00      	nop
 8008958:	200012d8 	.word	0x200012d8

0800895c <_malloc_r>:
 800895c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008960:	1ccd      	adds	r5, r1, #3
 8008962:	f025 0503 	bic.w	r5, r5, #3
 8008966:	3508      	adds	r5, #8
 8008968:	2d0c      	cmp	r5, #12
 800896a:	bf38      	it	cc
 800896c:	250c      	movcc	r5, #12
 800896e:	2d00      	cmp	r5, #0
 8008970:	4606      	mov	r6, r0
 8008972:	db01      	blt.n	8008978 <_malloc_r+0x1c>
 8008974:	42a9      	cmp	r1, r5
 8008976:	d904      	bls.n	8008982 <_malloc_r+0x26>
 8008978:	230c      	movs	r3, #12
 800897a:	6033      	str	r3, [r6, #0]
 800897c:	2000      	movs	r0, #0
 800897e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008982:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a58 <_malloc_r+0xfc>
 8008986:	f000 f869 	bl	8008a5c <__malloc_lock>
 800898a:	f8d8 3000 	ldr.w	r3, [r8]
 800898e:	461c      	mov	r4, r3
 8008990:	bb44      	cbnz	r4, 80089e4 <_malloc_r+0x88>
 8008992:	4629      	mov	r1, r5
 8008994:	4630      	mov	r0, r6
 8008996:	f7ff ffbf 	bl	8008918 <sbrk_aligned>
 800899a:	1c43      	adds	r3, r0, #1
 800899c:	4604      	mov	r4, r0
 800899e:	d158      	bne.n	8008a52 <_malloc_r+0xf6>
 80089a0:	f8d8 4000 	ldr.w	r4, [r8]
 80089a4:	4627      	mov	r7, r4
 80089a6:	2f00      	cmp	r7, #0
 80089a8:	d143      	bne.n	8008a32 <_malloc_r+0xd6>
 80089aa:	2c00      	cmp	r4, #0
 80089ac:	d04b      	beq.n	8008a46 <_malloc_r+0xea>
 80089ae:	6823      	ldr	r3, [r4, #0]
 80089b0:	4639      	mov	r1, r7
 80089b2:	4630      	mov	r0, r6
 80089b4:	eb04 0903 	add.w	r9, r4, r3
 80089b8:	f001 ff68 	bl	800a88c <_sbrk_r>
 80089bc:	4581      	cmp	r9, r0
 80089be:	d142      	bne.n	8008a46 <_malloc_r+0xea>
 80089c0:	6821      	ldr	r1, [r4, #0]
 80089c2:	4630      	mov	r0, r6
 80089c4:	1a6d      	subs	r5, r5, r1
 80089c6:	4629      	mov	r1, r5
 80089c8:	f7ff ffa6 	bl	8008918 <sbrk_aligned>
 80089cc:	3001      	adds	r0, #1
 80089ce:	d03a      	beq.n	8008a46 <_malloc_r+0xea>
 80089d0:	6823      	ldr	r3, [r4, #0]
 80089d2:	442b      	add	r3, r5
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	f8d8 3000 	ldr.w	r3, [r8]
 80089da:	685a      	ldr	r2, [r3, #4]
 80089dc:	bb62      	cbnz	r2, 8008a38 <_malloc_r+0xdc>
 80089de:	f8c8 7000 	str.w	r7, [r8]
 80089e2:	e00f      	b.n	8008a04 <_malloc_r+0xa8>
 80089e4:	6822      	ldr	r2, [r4, #0]
 80089e6:	1b52      	subs	r2, r2, r5
 80089e8:	d420      	bmi.n	8008a2c <_malloc_r+0xd0>
 80089ea:	2a0b      	cmp	r2, #11
 80089ec:	d917      	bls.n	8008a1e <_malloc_r+0xc2>
 80089ee:	1961      	adds	r1, r4, r5
 80089f0:	42a3      	cmp	r3, r4
 80089f2:	6025      	str	r5, [r4, #0]
 80089f4:	bf18      	it	ne
 80089f6:	6059      	strne	r1, [r3, #4]
 80089f8:	6863      	ldr	r3, [r4, #4]
 80089fa:	bf08      	it	eq
 80089fc:	f8c8 1000 	streq.w	r1, [r8]
 8008a00:	5162      	str	r2, [r4, r5]
 8008a02:	604b      	str	r3, [r1, #4]
 8008a04:	4630      	mov	r0, r6
 8008a06:	f000 f82f 	bl	8008a68 <__malloc_unlock>
 8008a0a:	f104 000b 	add.w	r0, r4, #11
 8008a0e:	1d23      	adds	r3, r4, #4
 8008a10:	f020 0007 	bic.w	r0, r0, #7
 8008a14:	1ac2      	subs	r2, r0, r3
 8008a16:	bf1c      	itt	ne
 8008a18:	1a1b      	subne	r3, r3, r0
 8008a1a:	50a3      	strne	r3, [r4, r2]
 8008a1c:	e7af      	b.n	800897e <_malloc_r+0x22>
 8008a1e:	6862      	ldr	r2, [r4, #4]
 8008a20:	42a3      	cmp	r3, r4
 8008a22:	bf0c      	ite	eq
 8008a24:	f8c8 2000 	streq.w	r2, [r8]
 8008a28:	605a      	strne	r2, [r3, #4]
 8008a2a:	e7eb      	b.n	8008a04 <_malloc_r+0xa8>
 8008a2c:	4623      	mov	r3, r4
 8008a2e:	6864      	ldr	r4, [r4, #4]
 8008a30:	e7ae      	b.n	8008990 <_malloc_r+0x34>
 8008a32:	463c      	mov	r4, r7
 8008a34:	687f      	ldr	r7, [r7, #4]
 8008a36:	e7b6      	b.n	80089a6 <_malloc_r+0x4a>
 8008a38:	461a      	mov	r2, r3
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	d1fb      	bne.n	8008a38 <_malloc_r+0xdc>
 8008a40:	2300      	movs	r3, #0
 8008a42:	6053      	str	r3, [r2, #4]
 8008a44:	e7de      	b.n	8008a04 <_malloc_r+0xa8>
 8008a46:	230c      	movs	r3, #12
 8008a48:	4630      	mov	r0, r6
 8008a4a:	6033      	str	r3, [r6, #0]
 8008a4c:	f000 f80c 	bl	8008a68 <__malloc_unlock>
 8008a50:	e794      	b.n	800897c <_malloc_r+0x20>
 8008a52:	6005      	str	r5, [r0, #0]
 8008a54:	e7d6      	b.n	8008a04 <_malloc_r+0xa8>
 8008a56:	bf00      	nop
 8008a58:	200012dc 	.word	0x200012dc

08008a5c <__malloc_lock>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	@ (8008a64 <__malloc_lock+0x8>)
 8008a5e:	f7ff b88c 	b.w	8007b7a <__retarget_lock_acquire_recursive>
 8008a62:	bf00      	nop
 8008a64:	200012d4 	.word	0x200012d4

08008a68 <__malloc_unlock>:
 8008a68:	4801      	ldr	r0, [pc, #4]	@ (8008a70 <__malloc_unlock+0x8>)
 8008a6a:	f7ff b887 	b.w	8007b7c <__retarget_lock_release_recursive>
 8008a6e:	bf00      	nop
 8008a70:	200012d4 	.word	0x200012d4

08008a74 <_Balloc>:
 8008a74:	b570      	push	{r4, r5, r6, lr}
 8008a76:	69c6      	ldr	r6, [r0, #28]
 8008a78:	4604      	mov	r4, r0
 8008a7a:	460d      	mov	r5, r1
 8008a7c:	b976      	cbnz	r6, 8008a9c <_Balloc+0x28>
 8008a7e:	2010      	movs	r0, #16
 8008a80:	f7ff ff42 	bl	8008908 <malloc>
 8008a84:	4602      	mov	r2, r0
 8008a86:	61e0      	str	r0, [r4, #28]
 8008a88:	b920      	cbnz	r0, 8008a94 <_Balloc+0x20>
 8008a8a:	216b      	movs	r1, #107	@ 0x6b
 8008a8c:	4b17      	ldr	r3, [pc, #92]	@ (8008aec <_Balloc+0x78>)
 8008a8e:	4818      	ldr	r0, [pc, #96]	@ (8008af0 <_Balloc+0x7c>)
 8008a90:	f001 ff12 	bl	800a8b8 <__assert_func>
 8008a94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a98:	6006      	str	r6, [r0, #0]
 8008a9a:	60c6      	str	r6, [r0, #12]
 8008a9c:	69e6      	ldr	r6, [r4, #28]
 8008a9e:	68f3      	ldr	r3, [r6, #12]
 8008aa0:	b183      	cbz	r3, 8008ac4 <_Balloc+0x50>
 8008aa2:	69e3      	ldr	r3, [r4, #28]
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008aaa:	b9b8      	cbnz	r0, 8008adc <_Balloc+0x68>
 8008aac:	2101      	movs	r1, #1
 8008aae:	fa01 f605 	lsl.w	r6, r1, r5
 8008ab2:	1d72      	adds	r2, r6, #5
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	0092      	lsls	r2, r2, #2
 8008ab8:	f001 ff1c 	bl	800a8f4 <_calloc_r>
 8008abc:	b160      	cbz	r0, 8008ad8 <_Balloc+0x64>
 8008abe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ac2:	e00e      	b.n	8008ae2 <_Balloc+0x6e>
 8008ac4:	2221      	movs	r2, #33	@ 0x21
 8008ac6:	2104      	movs	r1, #4
 8008ac8:	4620      	mov	r0, r4
 8008aca:	f001 ff13 	bl	800a8f4 <_calloc_r>
 8008ace:	69e3      	ldr	r3, [r4, #28]
 8008ad0:	60f0      	str	r0, [r6, #12]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d1e4      	bne.n	8008aa2 <_Balloc+0x2e>
 8008ad8:	2000      	movs	r0, #0
 8008ada:	bd70      	pop	{r4, r5, r6, pc}
 8008adc:	6802      	ldr	r2, [r0, #0]
 8008ade:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ae8:	e7f7      	b.n	8008ada <_Balloc+0x66>
 8008aea:	bf00      	nop
 8008aec:	0800c8c6 	.word	0x0800c8c6
 8008af0:	0800c946 	.word	0x0800c946

08008af4 <_Bfree>:
 8008af4:	b570      	push	{r4, r5, r6, lr}
 8008af6:	69c6      	ldr	r6, [r0, #28]
 8008af8:	4605      	mov	r5, r0
 8008afa:	460c      	mov	r4, r1
 8008afc:	b976      	cbnz	r6, 8008b1c <_Bfree+0x28>
 8008afe:	2010      	movs	r0, #16
 8008b00:	f7ff ff02 	bl	8008908 <malloc>
 8008b04:	4602      	mov	r2, r0
 8008b06:	61e8      	str	r0, [r5, #28]
 8008b08:	b920      	cbnz	r0, 8008b14 <_Bfree+0x20>
 8008b0a:	218f      	movs	r1, #143	@ 0x8f
 8008b0c:	4b08      	ldr	r3, [pc, #32]	@ (8008b30 <_Bfree+0x3c>)
 8008b0e:	4809      	ldr	r0, [pc, #36]	@ (8008b34 <_Bfree+0x40>)
 8008b10:	f001 fed2 	bl	800a8b8 <__assert_func>
 8008b14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b18:	6006      	str	r6, [r0, #0]
 8008b1a:	60c6      	str	r6, [r0, #12]
 8008b1c:	b13c      	cbz	r4, 8008b2e <_Bfree+0x3a>
 8008b1e:	69eb      	ldr	r3, [r5, #28]
 8008b20:	6862      	ldr	r2, [r4, #4]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b28:	6021      	str	r1, [r4, #0]
 8008b2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b2e:	bd70      	pop	{r4, r5, r6, pc}
 8008b30:	0800c8c6 	.word	0x0800c8c6
 8008b34:	0800c946 	.word	0x0800c946

08008b38 <__multadd>:
 8008b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	460c      	mov	r4, r1
 8008b40:	461e      	mov	r6, r3
 8008b42:	2000      	movs	r0, #0
 8008b44:	690d      	ldr	r5, [r1, #16]
 8008b46:	f101 0c14 	add.w	ip, r1, #20
 8008b4a:	f8dc 3000 	ldr.w	r3, [ip]
 8008b4e:	3001      	adds	r0, #1
 8008b50:	b299      	uxth	r1, r3
 8008b52:	fb02 6101 	mla	r1, r2, r1, r6
 8008b56:	0c1e      	lsrs	r6, r3, #16
 8008b58:	0c0b      	lsrs	r3, r1, #16
 8008b5a:	fb02 3306 	mla	r3, r2, r6, r3
 8008b5e:	b289      	uxth	r1, r1
 8008b60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b64:	4285      	cmp	r5, r0
 8008b66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b6a:	f84c 1b04 	str.w	r1, [ip], #4
 8008b6e:	dcec      	bgt.n	8008b4a <__multadd+0x12>
 8008b70:	b30e      	cbz	r6, 8008bb6 <__multadd+0x7e>
 8008b72:	68a3      	ldr	r3, [r4, #8]
 8008b74:	42ab      	cmp	r3, r5
 8008b76:	dc19      	bgt.n	8008bac <__multadd+0x74>
 8008b78:	6861      	ldr	r1, [r4, #4]
 8008b7a:	4638      	mov	r0, r7
 8008b7c:	3101      	adds	r1, #1
 8008b7e:	f7ff ff79 	bl	8008a74 <_Balloc>
 8008b82:	4680      	mov	r8, r0
 8008b84:	b928      	cbnz	r0, 8008b92 <__multadd+0x5a>
 8008b86:	4602      	mov	r2, r0
 8008b88:	21ba      	movs	r1, #186	@ 0xba
 8008b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8008bbc <__multadd+0x84>)
 8008b8c:	480c      	ldr	r0, [pc, #48]	@ (8008bc0 <__multadd+0x88>)
 8008b8e:	f001 fe93 	bl	800a8b8 <__assert_func>
 8008b92:	6922      	ldr	r2, [r4, #16]
 8008b94:	f104 010c 	add.w	r1, r4, #12
 8008b98:	3202      	adds	r2, #2
 8008b9a:	0092      	lsls	r2, r2, #2
 8008b9c:	300c      	adds	r0, #12
 8008b9e:	f7fe fffc 	bl	8007b9a <memcpy>
 8008ba2:	4621      	mov	r1, r4
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	f7ff ffa5 	bl	8008af4 <_Bfree>
 8008baa:	4644      	mov	r4, r8
 8008bac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bb0:	3501      	adds	r5, #1
 8008bb2:	615e      	str	r6, [r3, #20]
 8008bb4:	6125      	str	r5, [r4, #16]
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bbc:	0800c935 	.word	0x0800c935
 8008bc0:	0800c946 	.word	0x0800c946

08008bc4 <__s2b>:
 8008bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bc8:	4615      	mov	r5, r2
 8008bca:	2209      	movs	r2, #9
 8008bcc:	461f      	mov	r7, r3
 8008bce:	3308      	adds	r3, #8
 8008bd0:	460c      	mov	r4, r1
 8008bd2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	2201      	movs	r2, #1
 8008bda:	2100      	movs	r1, #0
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	db09      	blt.n	8008bf4 <__s2b+0x30>
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7ff ff47 	bl	8008a74 <_Balloc>
 8008be6:	b940      	cbnz	r0, 8008bfa <__s2b+0x36>
 8008be8:	4602      	mov	r2, r0
 8008bea:	21d3      	movs	r1, #211	@ 0xd3
 8008bec:	4b18      	ldr	r3, [pc, #96]	@ (8008c50 <__s2b+0x8c>)
 8008bee:	4819      	ldr	r0, [pc, #100]	@ (8008c54 <__s2b+0x90>)
 8008bf0:	f001 fe62 	bl	800a8b8 <__assert_func>
 8008bf4:	0052      	lsls	r2, r2, #1
 8008bf6:	3101      	adds	r1, #1
 8008bf8:	e7f0      	b.n	8008bdc <__s2b+0x18>
 8008bfa:	9b08      	ldr	r3, [sp, #32]
 8008bfc:	2d09      	cmp	r5, #9
 8008bfe:	6143      	str	r3, [r0, #20]
 8008c00:	f04f 0301 	mov.w	r3, #1
 8008c04:	6103      	str	r3, [r0, #16]
 8008c06:	dd16      	ble.n	8008c36 <__s2b+0x72>
 8008c08:	f104 0909 	add.w	r9, r4, #9
 8008c0c:	46c8      	mov	r8, r9
 8008c0e:	442c      	add	r4, r5
 8008c10:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008c14:	4601      	mov	r1, r0
 8008c16:	220a      	movs	r2, #10
 8008c18:	4630      	mov	r0, r6
 8008c1a:	3b30      	subs	r3, #48	@ 0x30
 8008c1c:	f7ff ff8c 	bl	8008b38 <__multadd>
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d1f5      	bne.n	8008c10 <__s2b+0x4c>
 8008c24:	f1a5 0408 	sub.w	r4, r5, #8
 8008c28:	444c      	add	r4, r9
 8008c2a:	1b2d      	subs	r5, r5, r4
 8008c2c:	1963      	adds	r3, r4, r5
 8008c2e:	42bb      	cmp	r3, r7
 8008c30:	db04      	blt.n	8008c3c <__s2b+0x78>
 8008c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c36:	2509      	movs	r5, #9
 8008c38:	340a      	adds	r4, #10
 8008c3a:	e7f6      	b.n	8008c2a <__s2b+0x66>
 8008c3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008c40:	4601      	mov	r1, r0
 8008c42:	220a      	movs	r2, #10
 8008c44:	4630      	mov	r0, r6
 8008c46:	3b30      	subs	r3, #48	@ 0x30
 8008c48:	f7ff ff76 	bl	8008b38 <__multadd>
 8008c4c:	e7ee      	b.n	8008c2c <__s2b+0x68>
 8008c4e:	bf00      	nop
 8008c50:	0800c935 	.word	0x0800c935
 8008c54:	0800c946 	.word	0x0800c946

08008c58 <__hi0bits>:
 8008c58:	4603      	mov	r3, r0
 8008c5a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008c5e:	bf3a      	itte	cc
 8008c60:	0403      	lslcc	r3, r0, #16
 8008c62:	2010      	movcc	r0, #16
 8008c64:	2000      	movcs	r0, #0
 8008c66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c6a:	bf3c      	itt	cc
 8008c6c:	021b      	lslcc	r3, r3, #8
 8008c6e:	3008      	addcc	r0, #8
 8008c70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c74:	bf3c      	itt	cc
 8008c76:	011b      	lslcc	r3, r3, #4
 8008c78:	3004      	addcc	r0, #4
 8008c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c7e:	bf3c      	itt	cc
 8008c80:	009b      	lslcc	r3, r3, #2
 8008c82:	3002      	addcc	r0, #2
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	db05      	blt.n	8008c94 <__hi0bits+0x3c>
 8008c88:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c8c:	f100 0001 	add.w	r0, r0, #1
 8008c90:	bf08      	it	eq
 8008c92:	2020      	moveq	r0, #32
 8008c94:	4770      	bx	lr

08008c96 <__lo0bits>:
 8008c96:	6803      	ldr	r3, [r0, #0]
 8008c98:	4602      	mov	r2, r0
 8008c9a:	f013 0007 	ands.w	r0, r3, #7
 8008c9e:	d00b      	beq.n	8008cb8 <__lo0bits+0x22>
 8008ca0:	07d9      	lsls	r1, r3, #31
 8008ca2:	d421      	bmi.n	8008ce8 <__lo0bits+0x52>
 8008ca4:	0798      	lsls	r0, r3, #30
 8008ca6:	bf49      	itett	mi
 8008ca8:	085b      	lsrmi	r3, r3, #1
 8008caa:	089b      	lsrpl	r3, r3, #2
 8008cac:	2001      	movmi	r0, #1
 8008cae:	6013      	strmi	r3, [r2, #0]
 8008cb0:	bf5c      	itt	pl
 8008cb2:	2002      	movpl	r0, #2
 8008cb4:	6013      	strpl	r3, [r2, #0]
 8008cb6:	4770      	bx	lr
 8008cb8:	b299      	uxth	r1, r3
 8008cba:	b909      	cbnz	r1, 8008cc0 <__lo0bits+0x2a>
 8008cbc:	2010      	movs	r0, #16
 8008cbe:	0c1b      	lsrs	r3, r3, #16
 8008cc0:	b2d9      	uxtb	r1, r3
 8008cc2:	b909      	cbnz	r1, 8008cc8 <__lo0bits+0x32>
 8008cc4:	3008      	adds	r0, #8
 8008cc6:	0a1b      	lsrs	r3, r3, #8
 8008cc8:	0719      	lsls	r1, r3, #28
 8008cca:	bf04      	itt	eq
 8008ccc:	091b      	lsreq	r3, r3, #4
 8008cce:	3004      	addeq	r0, #4
 8008cd0:	0799      	lsls	r1, r3, #30
 8008cd2:	bf04      	itt	eq
 8008cd4:	089b      	lsreq	r3, r3, #2
 8008cd6:	3002      	addeq	r0, #2
 8008cd8:	07d9      	lsls	r1, r3, #31
 8008cda:	d403      	bmi.n	8008ce4 <__lo0bits+0x4e>
 8008cdc:	085b      	lsrs	r3, r3, #1
 8008cde:	f100 0001 	add.w	r0, r0, #1
 8008ce2:	d003      	beq.n	8008cec <__lo0bits+0x56>
 8008ce4:	6013      	str	r3, [r2, #0]
 8008ce6:	4770      	bx	lr
 8008ce8:	2000      	movs	r0, #0
 8008cea:	4770      	bx	lr
 8008cec:	2020      	movs	r0, #32
 8008cee:	4770      	bx	lr

08008cf0 <__i2b>:
 8008cf0:	b510      	push	{r4, lr}
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	2101      	movs	r1, #1
 8008cf6:	f7ff febd 	bl	8008a74 <_Balloc>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	b928      	cbnz	r0, 8008d0a <__i2b+0x1a>
 8008cfe:	f240 1145 	movw	r1, #325	@ 0x145
 8008d02:	4b04      	ldr	r3, [pc, #16]	@ (8008d14 <__i2b+0x24>)
 8008d04:	4804      	ldr	r0, [pc, #16]	@ (8008d18 <__i2b+0x28>)
 8008d06:	f001 fdd7 	bl	800a8b8 <__assert_func>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	6144      	str	r4, [r0, #20]
 8008d0e:	6103      	str	r3, [r0, #16]
 8008d10:	bd10      	pop	{r4, pc}
 8008d12:	bf00      	nop
 8008d14:	0800c935 	.word	0x0800c935
 8008d18:	0800c946 	.word	0x0800c946

08008d1c <__multiply>:
 8008d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d20:	4617      	mov	r7, r2
 8008d22:	690a      	ldr	r2, [r1, #16]
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	4689      	mov	r9, r1
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	bfa2      	ittt	ge
 8008d2c:	463b      	movge	r3, r7
 8008d2e:	460f      	movge	r7, r1
 8008d30:	4699      	movge	r9, r3
 8008d32:	693d      	ldr	r5, [r7, #16]
 8008d34:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	6879      	ldr	r1, [r7, #4]
 8008d3c:	eb05 060a 	add.w	r6, r5, sl
 8008d40:	42b3      	cmp	r3, r6
 8008d42:	b085      	sub	sp, #20
 8008d44:	bfb8      	it	lt
 8008d46:	3101      	addlt	r1, #1
 8008d48:	f7ff fe94 	bl	8008a74 <_Balloc>
 8008d4c:	b930      	cbnz	r0, 8008d5c <__multiply+0x40>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d54:	4b40      	ldr	r3, [pc, #256]	@ (8008e58 <__multiply+0x13c>)
 8008d56:	4841      	ldr	r0, [pc, #260]	@ (8008e5c <__multiply+0x140>)
 8008d58:	f001 fdae 	bl	800a8b8 <__assert_func>
 8008d5c:	f100 0414 	add.w	r4, r0, #20
 8008d60:	4623      	mov	r3, r4
 8008d62:	2200      	movs	r2, #0
 8008d64:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008d68:	4573      	cmp	r3, lr
 8008d6a:	d320      	bcc.n	8008dae <__multiply+0x92>
 8008d6c:	f107 0814 	add.w	r8, r7, #20
 8008d70:	f109 0114 	add.w	r1, r9, #20
 8008d74:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008d78:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008d7c:	9302      	str	r3, [sp, #8]
 8008d7e:	1beb      	subs	r3, r5, r7
 8008d80:	3b15      	subs	r3, #21
 8008d82:	f023 0303 	bic.w	r3, r3, #3
 8008d86:	3304      	adds	r3, #4
 8008d88:	3715      	adds	r7, #21
 8008d8a:	42bd      	cmp	r5, r7
 8008d8c:	bf38      	it	cc
 8008d8e:	2304      	movcc	r3, #4
 8008d90:	9301      	str	r3, [sp, #4]
 8008d92:	9b02      	ldr	r3, [sp, #8]
 8008d94:	9103      	str	r1, [sp, #12]
 8008d96:	428b      	cmp	r3, r1
 8008d98:	d80c      	bhi.n	8008db4 <__multiply+0x98>
 8008d9a:	2e00      	cmp	r6, #0
 8008d9c:	dd03      	ble.n	8008da6 <__multiply+0x8a>
 8008d9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d055      	beq.n	8008e52 <__multiply+0x136>
 8008da6:	6106      	str	r6, [r0, #16]
 8008da8:	b005      	add	sp, #20
 8008daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dae:	f843 2b04 	str.w	r2, [r3], #4
 8008db2:	e7d9      	b.n	8008d68 <__multiply+0x4c>
 8008db4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008db8:	f1ba 0f00 	cmp.w	sl, #0
 8008dbc:	d01f      	beq.n	8008dfe <__multiply+0xe2>
 8008dbe:	46c4      	mov	ip, r8
 8008dc0:	46a1      	mov	r9, r4
 8008dc2:	2700      	movs	r7, #0
 8008dc4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dc8:	f8d9 3000 	ldr.w	r3, [r9]
 8008dcc:	fa1f fb82 	uxth.w	fp, r2
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	fb0a 330b 	mla	r3, sl, fp, r3
 8008dd6:	443b      	add	r3, r7
 8008dd8:	f8d9 7000 	ldr.w	r7, [r9]
 8008ddc:	0c12      	lsrs	r2, r2, #16
 8008dde:	0c3f      	lsrs	r7, r7, #16
 8008de0:	fb0a 7202 	mla	r2, sl, r2, r7
 8008de4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dee:	4565      	cmp	r5, ip
 8008df0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008df4:	f849 3b04 	str.w	r3, [r9], #4
 8008df8:	d8e4      	bhi.n	8008dc4 <__multiply+0xa8>
 8008dfa:	9b01      	ldr	r3, [sp, #4]
 8008dfc:	50e7      	str	r7, [r4, r3]
 8008dfe:	9b03      	ldr	r3, [sp, #12]
 8008e00:	3104      	adds	r1, #4
 8008e02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e06:	f1b9 0f00 	cmp.w	r9, #0
 8008e0a:	d020      	beq.n	8008e4e <__multiply+0x132>
 8008e0c:	4647      	mov	r7, r8
 8008e0e:	46a4      	mov	ip, r4
 8008e10:	f04f 0a00 	mov.w	sl, #0
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	f8b7 b000 	ldrh.w	fp, [r7]
 8008e1a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	fb09 220b 	mla	r2, r9, fp, r2
 8008e24:	4452      	add	r2, sl
 8008e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e2a:	f84c 3b04 	str.w	r3, [ip], #4
 8008e2e:	f857 3b04 	ldr.w	r3, [r7], #4
 8008e32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e36:	f8bc 3000 	ldrh.w	r3, [ip]
 8008e3a:	42bd      	cmp	r5, r7
 8008e3c:	fb09 330a 	mla	r3, r9, sl, r3
 8008e40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e48:	d8e5      	bhi.n	8008e16 <__multiply+0xfa>
 8008e4a:	9a01      	ldr	r2, [sp, #4]
 8008e4c:	50a3      	str	r3, [r4, r2]
 8008e4e:	3404      	adds	r4, #4
 8008e50:	e79f      	b.n	8008d92 <__multiply+0x76>
 8008e52:	3e01      	subs	r6, #1
 8008e54:	e7a1      	b.n	8008d9a <__multiply+0x7e>
 8008e56:	bf00      	nop
 8008e58:	0800c935 	.word	0x0800c935
 8008e5c:	0800c946 	.word	0x0800c946

08008e60 <__pow5mult>:
 8008e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e64:	4615      	mov	r5, r2
 8008e66:	f012 0203 	ands.w	r2, r2, #3
 8008e6a:	4607      	mov	r7, r0
 8008e6c:	460e      	mov	r6, r1
 8008e6e:	d007      	beq.n	8008e80 <__pow5mult+0x20>
 8008e70:	4c25      	ldr	r4, [pc, #148]	@ (8008f08 <__pow5mult+0xa8>)
 8008e72:	3a01      	subs	r2, #1
 8008e74:	2300      	movs	r3, #0
 8008e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e7a:	f7ff fe5d 	bl	8008b38 <__multadd>
 8008e7e:	4606      	mov	r6, r0
 8008e80:	10ad      	asrs	r5, r5, #2
 8008e82:	d03d      	beq.n	8008f00 <__pow5mult+0xa0>
 8008e84:	69fc      	ldr	r4, [r7, #28]
 8008e86:	b97c      	cbnz	r4, 8008ea8 <__pow5mult+0x48>
 8008e88:	2010      	movs	r0, #16
 8008e8a:	f7ff fd3d 	bl	8008908 <malloc>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	61f8      	str	r0, [r7, #28]
 8008e92:	b928      	cbnz	r0, 8008ea0 <__pow5mult+0x40>
 8008e94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e98:	4b1c      	ldr	r3, [pc, #112]	@ (8008f0c <__pow5mult+0xac>)
 8008e9a:	481d      	ldr	r0, [pc, #116]	@ (8008f10 <__pow5mult+0xb0>)
 8008e9c:	f001 fd0c 	bl	800a8b8 <__assert_func>
 8008ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ea4:	6004      	str	r4, [r0, #0]
 8008ea6:	60c4      	str	r4, [r0, #12]
 8008ea8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008eb0:	b94c      	cbnz	r4, 8008ec6 <__pow5mult+0x66>
 8008eb2:	f240 2171 	movw	r1, #625	@ 0x271
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	f7ff ff1a 	bl	8008cf0 <__i2b>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ec4:	6003      	str	r3, [r0, #0]
 8008ec6:	f04f 0900 	mov.w	r9, #0
 8008eca:	07eb      	lsls	r3, r5, #31
 8008ecc:	d50a      	bpl.n	8008ee4 <__pow5mult+0x84>
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4622      	mov	r2, r4
 8008ed2:	4638      	mov	r0, r7
 8008ed4:	f7ff ff22 	bl	8008d1c <__multiply>
 8008ed8:	4680      	mov	r8, r0
 8008eda:	4631      	mov	r1, r6
 8008edc:	4638      	mov	r0, r7
 8008ede:	f7ff fe09 	bl	8008af4 <_Bfree>
 8008ee2:	4646      	mov	r6, r8
 8008ee4:	106d      	asrs	r5, r5, #1
 8008ee6:	d00b      	beq.n	8008f00 <__pow5mult+0xa0>
 8008ee8:	6820      	ldr	r0, [r4, #0]
 8008eea:	b938      	cbnz	r0, 8008efc <__pow5mult+0x9c>
 8008eec:	4622      	mov	r2, r4
 8008eee:	4621      	mov	r1, r4
 8008ef0:	4638      	mov	r0, r7
 8008ef2:	f7ff ff13 	bl	8008d1c <__multiply>
 8008ef6:	6020      	str	r0, [r4, #0]
 8008ef8:	f8c0 9000 	str.w	r9, [r0]
 8008efc:	4604      	mov	r4, r0
 8008efe:	e7e4      	b.n	8008eca <__pow5mult+0x6a>
 8008f00:	4630      	mov	r0, r6
 8008f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f06:	bf00      	nop
 8008f08:	0800ca58 	.word	0x0800ca58
 8008f0c:	0800c8c6 	.word	0x0800c8c6
 8008f10:	0800c946 	.word	0x0800c946

08008f14 <__lshift>:
 8008f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f18:	460c      	mov	r4, r1
 8008f1a:	4607      	mov	r7, r0
 8008f1c:	4691      	mov	r9, r2
 8008f1e:	6923      	ldr	r3, [r4, #16]
 8008f20:	6849      	ldr	r1, [r1, #4]
 8008f22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f26:	68a3      	ldr	r3, [r4, #8]
 8008f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f2c:	f108 0601 	add.w	r6, r8, #1
 8008f30:	42b3      	cmp	r3, r6
 8008f32:	db0b      	blt.n	8008f4c <__lshift+0x38>
 8008f34:	4638      	mov	r0, r7
 8008f36:	f7ff fd9d 	bl	8008a74 <_Balloc>
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	b948      	cbnz	r0, 8008f52 <__lshift+0x3e>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f44:	4b27      	ldr	r3, [pc, #156]	@ (8008fe4 <__lshift+0xd0>)
 8008f46:	4828      	ldr	r0, [pc, #160]	@ (8008fe8 <__lshift+0xd4>)
 8008f48:	f001 fcb6 	bl	800a8b8 <__assert_func>
 8008f4c:	3101      	adds	r1, #1
 8008f4e:	005b      	lsls	r3, r3, #1
 8008f50:	e7ee      	b.n	8008f30 <__lshift+0x1c>
 8008f52:	2300      	movs	r3, #0
 8008f54:	f100 0114 	add.w	r1, r0, #20
 8008f58:	f100 0210 	add.w	r2, r0, #16
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	4553      	cmp	r3, sl
 8008f60:	db33      	blt.n	8008fca <__lshift+0xb6>
 8008f62:	6920      	ldr	r0, [r4, #16]
 8008f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f68:	f104 0314 	add.w	r3, r4, #20
 8008f6c:	f019 091f 	ands.w	r9, r9, #31
 8008f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f78:	d02b      	beq.n	8008fd2 <__lshift+0xbe>
 8008f7a:	468a      	mov	sl, r1
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f1c9 0e20 	rsb	lr, r9, #32
 8008f82:	6818      	ldr	r0, [r3, #0]
 8008f84:	fa00 f009 	lsl.w	r0, r0, r9
 8008f88:	4310      	orrs	r0, r2
 8008f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8008f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f92:	459c      	cmp	ip, r3
 8008f94:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f98:	d8f3      	bhi.n	8008f82 <__lshift+0x6e>
 8008f9a:	ebac 0304 	sub.w	r3, ip, r4
 8008f9e:	3b15      	subs	r3, #21
 8008fa0:	f023 0303 	bic.w	r3, r3, #3
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	f104 0015 	add.w	r0, r4, #21
 8008faa:	4560      	cmp	r0, ip
 8008fac:	bf88      	it	hi
 8008fae:	2304      	movhi	r3, #4
 8008fb0:	50ca      	str	r2, [r1, r3]
 8008fb2:	b10a      	cbz	r2, 8008fb8 <__lshift+0xa4>
 8008fb4:	f108 0602 	add.w	r6, r8, #2
 8008fb8:	3e01      	subs	r6, #1
 8008fba:	4638      	mov	r0, r7
 8008fbc:	4621      	mov	r1, r4
 8008fbe:	612e      	str	r6, [r5, #16]
 8008fc0:	f7ff fd98 	bl	8008af4 <_Bfree>
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fca:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fce:	3301      	adds	r3, #1
 8008fd0:	e7c5      	b.n	8008f5e <__lshift+0x4a>
 8008fd2:	3904      	subs	r1, #4
 8008fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fd8:	459c      	cmp	ip, r3
 8008fda:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fde:	d8f9      	bhi.n	8008fd4 <__lshift+0xc0>
 8008fe0:	e7ea      	b.n	8008fb8 <__lshift+0xa4>
 8008fe2:	bf00      	nop
 8008fe4:	0800c935 	.word	0x0800c935
 8008fe8:	0800c946 	.word	0x0800c946

08008fec <__mcmp>:
 8008fec:	4603      	mov	r3, r0
 8008fee:	690a      	ldr	r2, [r1, #16]
 8008ff0:	6900      	ldr	r0, [r0, #16]
 8008ff2:	b530      	push	{r4, r5, lr}
 8008ff4:	1a80      	subs	r0, r0, r2
 8008ff6:	d10e      	bne.n	8009016 <__mcmp+0x2a>
 8008ff8:	3314      	adds	r3, #20
 8008ffa:	3114      	adds	r1, #20
 8008ffc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009000:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009004:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009008:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800900c:	4295      	cmp	r5, r2
 800900e:	d003      	beq.n	8009018 <__mcmp+0x2c>
 8009010:	d205      	bcs.n	800901e <__mcmp+0x32>
 8009012:	f04f 30ff 	mov.w	r0, #4294967295
 8009016:	bd30      	pop	{r4, r5, pc}
 8009018:	42a3      	cmp	r3, r4
 800901a:	d3f3      	bcc.n	8009004 <__mcmp+0x18>
 800901c:	e7fb      	b.n	8009016 <__mcmp+0x2a>
 800901e:	2001      	movs	r0, #1
 8009020:	e7f9      	b.n	8009016 <__mcmp+0x2a>
	...

08009024 <__mdiff>:
 8009024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	4689      	mov	r9, r1
 800902a:	4606      	mov	r6, r0
 800902c:	4611      	mov	r1, r2
 800902e:	4648      	mov	r0, r9
 8009030:	4614      	mov	r4, r2
 8009032:	f7ff ffdb 	bl	8008fec <__mcmp>
 8009036:	1e05      	subs	r5, r0, #0
 8009038:	d112      	bne.n	8009060 <__mdiff+0x3c>
 800903a:	4629      	mov	r1, r5
 800903c:	4630      	mov	r0, r6
 800903e:	f7ff fd19 	bl	8008a74 <_Balloc>
 8009042:	4602      	mov	r2, r0
 8009044:	b928      	cbnz	r0, 8009052 <__mdiff+0x2e>
 8009046:	f240 2137 	movw	r1, #567	@ 0x237
 800904a:	4b3e      	ldr	r3, [pc, #248]	@ (8009144 <__mdiff+0x120>)
 800904c:	483e      	ldr	r0, [pc, #248]	@ (8009148 <__mdiff+0x124>)
 800904e:	f001 fc33 	bl	800a8b8 <__assert_func>
 8009052:	2301      	movs	r3, #1
 8009054:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009058:	4610      	mov	r0, r2
 800905a:	b003      	add	sp, #12
 800905c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009060:	bfbc      	itt	lt
 8009062:	464b      	movlt	r3, r9
 8009064:	46a1      	movlt	r9, r4
 8009066:	4630      	mov	r0, r6
 8009068:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800906c:	bfba      	itte	lt
 800906e:	461c      	movlt	r4, r3
 8009070:	2501      	movlt	r5, #1
 8009072:	2500      	movge	r5, #0
 8009074:	f7ff fcfe 	bl	8008a74 <_Balloc>
 8009078:	4602      	mov	r2, r0
 800907a:	b918      	cbnz	r0, 8009084 <__mdiff+0x60>
 800907c:	f240 2145 	movw	r1, #581	@ 0x245
 8009080:	4b30      	ldr	r3, [pc, #192]	@ (8009144 <__mdiff+0x120>)
 8009082:	e7e3      	b.n	800904c <__mdiff+0x28>
 8009084:	f100 0b14 	add.w	fp, r0, #20
 8009088:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800908c:	f109 0310 	add.w	r3, r9, #16
 8009090:	60c5      	str	r5, [r0, #12]
 8009092:	f04f 0c00 	mov.w	ip, #0
 8009096:	f109 0514 	add.w	r5, r9, #20
 800909a:	46d9      	mov	r9, fp
 800909c:	6926      	ldr	r6, [r4, #16]
 800909e:	f104 0e14 	add.w	lr, r4, #20
 80090a2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80090a6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80090aa:	9301      	str	r3, [sp, #4]
 80090ac:	9b01      	ldr	r3, [sp, #4]
 80090ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80090b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80090b6:	b281      	uxth	r1, r0
 80090b8:	9301      	str	r3, [sp, #4]
 80090ba:	fa1f f38a 	uxth.w	r3, sl
 80090be:	1a5b      	subs	r3, r3, r1
 80090c0:	0c00      	lsrs	r0, r0, #16
 80090c2:	4463      	add	r3, ip
 80090c4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80090c8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80090d2:	4576      	cmp	r6, lr
 80090d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090d8:	f849 3b04 	str.w	r3, [r9], #4
 80090dc:	d8e6      	bhi.n	80090ac <__mdiff+0x88>
 80090de:	1b33      	subs	r3, r6, r4
 80090e0:	3b15      	subs	r3, #21
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	3415      	adds	r4, #21
 80090e8:	3304      	adds	r3, #4
 80090ea:	42a6      	cmp	r6, r4
 80090ec:	bf38      	it	cc
 80090ee:	2304      	movcc	r3, #4
 80090f0:	441d      	add	r5, r3
 80090f2:	445b      	add	r3, fp
 80090f4:	461e      	mov	r6, r3
 80090f6:	462c      	mov	r4, r5
 80090f8:	4544      	cmp	r4, r8
 80090fa:	d30e      	bcc.n	800911a <__mdiff+0xf6>
 80090fc:	f108 0103 	add.w	r1, r8, #3
 8009100:	1b49      	subs	r1, r1, r5
 8009102:	f021 0103 	bic.w	r1, r1, #3
 8009106:	3d03      	subs	r5, #3
 8009108:	45a8      	cmp	r8, r5
 800910a:	bf38      	it	cc
 800910c:	2100      	movcc	r1, #0
 800910e:	440b      	add	r3, r1
 8009110:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009114:	b199      	cbz	r1, 800913e <__mdiff+0x11a>
 8009116:	6117      	str	r7, [r2, #16]
 8009118:	e79e      	b.n	8009058 <__mdiff+0x34>
 800911a:	46e6      	mov	lr, ip
 800911c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009120:	fa1f fc81 	uxth.w	ip, r1
 8009124:	44f4      	add	ip, lr
 8009126:	0c08      	lsrs	r0, r1, #16
 8009128:	4471      	add	r1, lr
 800912a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800912e:	b289      	uxth	r1, r1
 8009130:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009134:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009138:	f846 1b04 	str.w	r1, [r6], #4
 800913c:	e7dc      	b.n	80090f8 <__mdiff+0xd4>
 800913e:	3f01      	subs	r7, #1
 8009140:	e7e6      	b.n	8009110 <__mdiff+0xec>
 8009142:	bf00      	nop
 8009144:	0800c935 	.word	0x0800c935
 8009148:	0800c946 	.word	0x0800c946

0800914c <__ulp>:
 800914c:	4b0e      	ldr	r3, [pc, #56]	@ (8009188 <__ulp+0x3c>)
 800914e:	400b      	ands	r3, r1
 8009150:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009154:	2b00      	cmp	r3, #0
 8009156:	dc08      	bgt.n	800916a <__ulp+0x1e>
 8009158:	425b      	negs	r3, r3
 800915a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800915e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009162:	da04      	bge.n	800916e <__ulp+0x22>
 8009164:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009168:	4113      	asrs	r3, r2
 800916a:	2200      	movs	r2, #0
 800916c:	e008      	b.n	8009180 <__ulp+0x34>
 800916e:	f1a2 0314 	sub.w	r3, r2, #20
 8009172:	2b1e      	cmp	r3, #30
 8009174:	bfd6      	itet	le
 8009176:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800917a:	2201      	movgt	r2, #1
 800917c:	40da      	lsrle	r2, r3
 800917e:	2300      	movs	r3, #0
 8009180:	4619      	mov	r1, r3
 8009182:	4610      	mov	r0, r2
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop
 8009188:	7ff00000 	.word	0x7ff00000

0800918c <__b2d>:
 800918c:	6902      	ldr	r2, [r0, #16]
 800918e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009190:	f100 0614 	add.w	r6, r0, #20
 8009194:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8009198:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800919c:	4f1e      	ldr	r7, [pc, #120]	@ (8009218 <__b2d+0x8c>)
 800919e:	4620      	mov	r0, r4
 80091a0:	f7ff fd5a 	bl	8008c58 <__hi0bits>
 80091a4:	4603      	mov	r3, r0
 80091a6:	f1c0 0020 	rsb	r0, r0, #32
 80091aa:	2b0a      	cmp	r3, #10
 80091ac:	f1a2 0504 	sub.w	r5, r2, #4
 80091b0:	6008      	str	r0, [r1, #0]
 80091b2:	dc12      	bgt.n	80091da <__b2d+0x4e>
 80091b4:	42ae      	cmp	r6, r5
 80091b6:	bf2c      	ite	cs
 80091b8:	2200      	movcs	r2, #0
 80091ba:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80091be:	f1c3 0c0b 	rsb	ip, r3, #11
 80091c2:	3315      	adds	r3, #21
 80091c4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80091c8:	fa04 f303 	lsl.w	r3, r4, r3
 80091cc:	fa22 f20c 	lsr.w	r2, r2, ip
 80091d0:	ea4e 0107 	orr.w	r1, lr, r7
 80091d4:	431a      	orrs	r2, r3
 80091d6:	4610      	mov	r0, r2
 80091d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091da:	42ae      	cmp	r6, r5
 80091dc:	bf36      	itet	cc
 80091de:	f1a2 0508 	subcc.w	r5, r2, #8
 80091e2:	2200      	movcs	r2, #0
 80091e4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80091e8:	3b0b      	subs	r3, #11
 80091ea:	d012      	beq.n	8009212 <__b2d+0x86>
 80091ec:	f1c3 0720 	rsb	r7, r3, #32
 80091f0:	fa22 f107 	lsr.w	r1, r2, r7
 80091f4:	409c      	lsls	r4, r3
 80091f6:	430c      	orrs	r4, r1
 80091f8:	42b5      	cmp	r5, r6
 80091fa:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80091fe:	bf94      	ite	ls
 8009200:	2400      	movls	r4, #0
 8009202:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009206:	409a      	lsls	r2, r3
 8009208:	40fc      	lsrs	r4, r7
 800920a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800920e:	4322      	orrs	r2, r4
 8009210:	e7e1      	b.n	80091d6 <__b2d+0x4a>
 8009212:	ea44 0107 	orr.w	r1, r4, r7
 8009216:	e7de      	b.n	80091d6 <__b2d+0x4a>
 8009218:	3ff00000 	.word	0x3ff00000

0800921c <__d2b>:
 800921c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009220:	2101      	movs	r1, #1
 8009222:	4690      	mov	r8, r2
 8009224:	4699      	mov	r9, r3
 8009226:	9e08      	ldr	r6, [sp, #32]
 8009228:	f7ff fc24 	bl	8008a74 <_Balloc>
 800922c:	4604      	mov	r4, r0
 800922e:	b930      	cbnz	r0, 800923e <__d2b+0x22>
 8009230:	4602      	mov	r2, r0
 8009232:	f240 310f 	movw	r1, #783	@ 0x30f
 8009236:	4b23      	ldr	r3, [pc, #140]	@ (80092c4 <__d2b+0xa8>)
 8009238:	4823      	ldr	r0, [pc, #140]	@ (80092c8 <__d2b+0xac>)
 800923a:	f001 fb3d 	bl	800a8b8 <__assert_func>
 800923e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009242:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009246:	b10d      	cbz	r5, 800924c <__d2b+0x30>
 8009248:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800924c:	9301      	str	r3, [sp, #4]
 800924e:	f1b8 0300 	subs.w	r3, r8, #0
 8009252:	d024      	beq.n	800929e <__d2b+0x82>
 8009254:	4668      	mov	r0, sp
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	f7ff fd1d 	bl	8008c96 <__lo0bits>
 800925c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009260:	b1d8      	cbz	r0, 800929a <__d2b+0x7e>
 8009262:	f1c0 0320 	rsb	r3, r0, #32
 8009266:	fa02 f303 	lsl.w	r3, r2, r3
 800926a:	430b      	orrs	r3, r1
 800926c:	40c2      	lsrs	r2, r0
 800926e:	6163      	str	r3, [r4, #20]
 8009270:	9201      	str	r2, [sp, #4]
 8009272:	9b01      	ldr	r3, [sp, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	bf0c      	ite	eq
 8009278:	2201      	moveq	r2, #1
 800927a:	2202      	movne	r2, #2
 800927c:	61a3      	str	r3, [r4, #24]
 800927e:	6122      	str	r2, [r4, #16]
 8009280:	b1ad      	cbz	r5, 80092ae <__d2b+0x92>
 8009282:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009286:	4405      	add	r5, r0
 8009288:	6035      	str	r5, [r6, #0]
 800928a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800928e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009290:	6018      	str	r0, [r3, #0]
 8009292:	4620      	mov	r0, r4
 8009294:	b002      	add	sp, #8
 8009296:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800929a:	6161      	str	r1, [r4, #20]
 800929c:	e7e9      	b.n	8009272 <__d2b+0x56>
 800929e:	a801      	add	r0, sp, #4
 80092a0:	f7ff fcf9 	bl	8008c96 <__lo0bits>
 80092a4:	9b01      	ldr	r3, [sp, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	6163      	str	r3, [r4, #20]
 80092aa:	3020      	adds	r0, #32
 80092ac:	e7e7      	b.n	800927e <__d2b+0x62>
 80092ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80092b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092b6:	6030      	str	r0, [r6, #0]
 80092b8:	6918      	ldr	r0, [r3, #16]
 80092ba:	f7ff fccd 	bl	8008c58 <__hi0bits>
 80092be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092c2:	e7e4      	b.n	800928e <__d2b+0x72>
 80092c4:	0800c935 	.word	0x0800c935
 80092c8:	0800c946 	.word	0x0800c946

080092cc <__ratio>:
 80092cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d0:	b085      	sub	sp, #20
 80092d2:	e9cd 1000 	strd	r1, r0, [sp]
 80092d6:	a902      	add	r1, sp, #8
 80092d8:	f7ff ff58 	bl	800918c <__b2d>
 80092dc:	468b      	mov	fp, r1
 80092de:	4606      	mov	r6, r0
 80092e0:	460f      	mov	r7, r1
 80092e2:	9800      	ldr	r0, [sp, #0]
 80092e4:	a903      	add	r1, sp, #12
 80092e6:	f7ff ff51 	bl	800918c <__b2d>
 80092ea:	460d      	mov	r5, r1
 80092ec:	9b01      	ldr	r3, [sp, #4]
 80092ee:	4689      	mov	r9, r1
 80092f0:	6919      	ldr	r1, [r3, #16]
 80092f2:	9b00      	ldr	r3, [sp, #0]
 80092f4:	4604      	mov	r4, r0
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	4630      	mov	r0, r6
 80092fa:	1ac9      	subs	r1, r1, r3
 80092fc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009300:	1a9b      	subs	r3, r3, r2
 8009302:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009306:	2b00      	cmp	r3, #0
 8009308:	bfcd      	iteet	gt
 800930a:	463a      	movgt	r2, r7
 800930c:	462a      	movle	r2, r5
 800930e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009312:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009316:	bfd8      	it	le
 8009318:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800931c:	464b      	mov	r3, r9
 800931e:	4622      	mov	r2, r4
 8009320:	4659      	mov	r1, fp
 8009322:	f7f7 fa25 	bl	8000770 <__aeabi_ddiv>
 8009326:	b005      	add	sp, #20
 8009328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800932c <__copybits>:
 800932c:	3901      	subs	r1, #1
 800932e:	b570      	push	{r4, r5, r6, lr}
 8009330:	1149      	asrs	r1, r1, #5
 8009332:	6914      	ldr	r4, [r2, #16]
 8009334:	3101      	adds	r1, #1
 8009336:	f102 0314 	add.w	r3, r2, #20
 800933a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800933e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009342:	1f05      	subs	r5, r0, #4
 8009344:	42a3      	cmp	r3, r4
 8009346:	d30c      	bcc.n	8009362 <__copybits+0x36>
 8009348:	1aa3      	subs	r3, r4, r2
 800934a:	3b11      	subs	r3, #17
 800934c:	f023 0303 	bic.w	r3, r3, #3
 8009350:	3211      	adds	r2, #17
 8009352:	42a2      	cmp	r2, r4
 8009354:	bf88      	it	hi
 8009356:	2300      	movhi	r3, #0
 8009358:	4418      	add	r0, r3
 800935a:	2300      	movs	r3, #0
 800935c:	4288      	cmp	r0, r1
 800935e:	d305      	bcc.n	800936c <__copybits+0x40>
 8009360:	bd70      	pop	{r4, r5, r6, pc}
 8009362:	f853 6b04 	ldr.w	r6, [r3], #4
 8009366:	f845 6f04 	str.w	r6, [r5, #4]!
 800936a:	e7eb      	b.n	8009344 <__copybits+0x18>
 800936c:	f840 3b04 	str.w	r3, [r0], #4
 8009370:	e7f4      	b.n	800935c <__copybits+0x30>

08009372 <__any_on>:
 8009372:	f100 0214 	add.w	r2, r0, #20
 8009376:	6900      	ldr	r0, [r0, #16]
 8009378:	114b      	asrs	r3, r1, #5
 800937a:	4298      	cmp	r0, r3
 800937c:	b510      	push	{r4, lr}
 800937e:	db11      	blt.n	80093a4 <__any_on+0x32>
 8009380:	dd0a      	ble.n	8009398 <__any_on+0x26>
 8009382:	f011 011f 	ands.w	r1, r1, #31
 8009386:	d007      	beq.n	8009398 <__any_on+0x26>
 8009388:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800938c:	fa24 f001 	lsr.w	r0, r4, r1
 8009390:	fa00 f101 	lsl.w	r1, r0, r1
 8009394:	428c      	cmp	r4, r1
 8009396:	d10b      	bne.n	80093b0 <__any_on+0x3e>
 8009398:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800939c:	4293      	cmp	r3, r2
 800939e:	d803      	bhi.n	80093a8 <__any_on+0x36>
 80093a0:	2000      	movs	r0, #0
 80093a2:	bd10      	pop	{r4, pc}
 80093a4:	4603      	mov	r3, r0
 80093a6:	e7f7      	b.n	8009398 <__any_on+0x26>
 80093a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093ac:	2900      	cmp	r1, #0
 80093ae:	d0f5      	beq.n	800939c <__any_on+0x2a>
 80093b0:	2001      	movs	r0, #1
 80093b2:	e7f6      	b.n	80093a2 <__any_on+0x30>

080093b4 <sulp>:
 80093b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b8:	460f      	mov	r7, r1
 80093ba:	4690      	mov	r8, r2
 80093bc:	f7ff fec6 	bl	800914c <__ulp>
 80093c0:	4604      	mov	r4, r0
 80093c2:	460d      	mov	r5, r1
 80093c4:	f1b8 0f00 	cmp.w	r8, #0
 80093c8:	d011      	beq.n	80093ee <sulp+0x3a>
 80093ca:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80093ce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	dd0b      	ble.n	80093ee <sulp+0x3a>
 80093d6:	2400      	movs	r4, #0
 80093d8:	051b      	lsls	r3, r3, #20
 80093da:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80093de:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80093e2:	4622      	mov	r2, r4
 80093e4:	462b      	mov	r3, r5
 80093e6:	f7f7 f899 	bl	800051c <__aeabi_dmul>
 80093ea:	4604      	mov	r4, r0
 80093ec:	460d      	mov	r5, r1
 80093ee:	4620      	mov	r0, r4
 80093f0:	4629      	mov	r1, r5
 80093f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080093f8 <_strtod_l>:
 80093f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093fc:	b09f      	sub	sp, #124	@ 0x7c
 80093fe:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009400:	2200      	movs	r2, #0
 8009402:	460c      	mov	r4, r1
 8009404:	921a      	str	r2, [sp, #104]	@ 0x68
 8009406:	f04f 0a00 	mov.w	sl, #0
 800940a:	f04f 0b00 	mov.w	fp, #0
 800940e:	460a      	mov	r2, r1
 8009410:	9005      	str	r0, [sp, #20]
 8009412:	9219      	str	r2, [sp, #100]	@ 0x64
 8009414:	7811      	ldrb	r1, [r2, #0]
 8009416:	292b      	cmp	r1, #43	@ 0x2b
 8009418:	d048      	beq.n	80094ac <_strtod_l+0xb4>
 800941a:	d836      	bhi.n	800948a <_strtod_l+0x92>
 800941c:	290d      	cmp	r1, #13
 800941e:	d830      	bhi.n	8009482 <_strtod_l+0x8a>
 8009420:	2908      	cmp	r1, #8
 8009422:	d830      	bhi.n	8009486 <_strtod_l+0x8e>
 8009424:	2900      	cmp	r1, #0
 8009426:	d039      	beq.n	800949c <_strtod_l+0xa4>
 8009428:	2200      	movs	r2, #0
 800942a:	920e      	str	r2, [sp, #56]	@ 0x38
 800942c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800942e:	782a      	ldrb	r2, [r5, #0]
 8009430:	2a30      	cmp	r2, #48	@ 0x30
 8009432:	f040 80b0 	bne.w	8009596 <_strtod_l+0x19e>
 8009436:	786a      	ldrb	r2, [r5, #1]
 8009438:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800943c:	2a58      	cmp	r2, #88	@ 0x58
 800943e:	d16c      	bne.n	800951a <_strtod_l+0x122>
 8009440:	9302      	str	r3, [sp, #8]
 8009442:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009444:	4a8f      	ldr	r2, [pc, #572]	@ (8009684 <_strtod_l+0x28c>)
 8009446:	9301      	str	r3, [sp, #4]
 8009448:	ab1a      	add	r3, sp, #104	@ 0x68
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	9805      	ldr	r0, [sp, #20]
 800944e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009450:	a919      	add	r1, sp, #100	@ 0x64
 8009452:	f001 facb 	bl	800a9ec <__gethex>
 8009456:	f010 060f 	ands.w	r6, r0, #15
 800945a:	4604      	mov	r4, r0
 800945c:	d005      	beq.n	800946a <_strtod_l+0x72>
 800945e:	2e06      	cmp	r6, #6
 8009460:	d126      	bne.n	80094b0 <_strtod_l+0xb8>
 8009462:	2300      	movs	r3, #0
 8009464:	3501      	adds	r5, #1
 8009466:	9519      	str	r5, [sp, #100]	@ 0x64
 8009468:	930e      	str	r3, [sp, #56]	@ 0x38
 800946a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800946c:	2b00      	cmp	r3, #0
 800946e:	f040 8582 	bne.w	8009f76 <_strtod_l+0xb7e>
 8009472:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009474:	b1bb      	cbz	r3, 80094a6 <_strtod_l+0xae>
 8009476:	4650      	mov	r0, sl
 8009478:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800947c:	b01f      	add	sp, #124	@ 0x7c
 800947e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009482:	2920      	cmp	r1, #32
 8009484:	d1d0      	bne.n	8009428 <_strtod_l+0x30>
 8009486:	3201      	adds	r2, #1
 8009488:	e7c3      	b.n	8009412 <_strtod_l+0x1a>
 800948a:	292d      	cmp	r1, #45	@ 0x2d
 800948c:	d1cc      	bne.n	8009428 <_strtod_l+0x30>
 800948e:	2101      	movs	r1, #1
 8009490:	910e      	str	r1, [sp, #56]	@ 0x38
 8009492:	1c51      	adds	r1, r2, #1
 8009494:	9119      	str	r1, [sp, #100]	@ 0x64
 8009496:	7852      	ldrb	r2, [r2, #1]
 8009498:	2a00      	cmp	r2, #0
 800949a:	d1c7      	bne.n	800942c <_strtod_l+0x34>
 800949c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800949e:	9419      	str	r4, [sp, #100]	@ 0x64
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f040 8566 	bne.w	8009f72 <_strtod_l+0xb7a>
 80094a6:	4650      	mov	r0, sl
 80094a8:	4659      	mov	r1, fp
 80094aa:	e7e7      	b.n	800947c <_strtod_l+0x84>
 80094ac:	2100      	movs	r1, #0
 80094ae:	e7ef      	b.n	8009490 <_strtod_l+0x98>
 80094b0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80094b2:	b13a      	cbz	r2, 80094c4 <_strtod_l+0xcc>
 80094b4:	2135      	movs	r1, #53	@ 0x35
 80094b6:	a81c      	add	r0, sp, #112	@ 0x70
 80094b8:	f7ff ff38 	bl	800932c <__copybits>
 80094bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094be:	9805      	ldr	r0, [sp, #20]
 80094c0:	f7ff fb18 	bl	8008af4 <_Bfree>
 80094c4:	3e01      	subs	r6, #1
 80094c6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80094c8:	2e04      	cmp	r6, #4
 80094ca:	d806      	bhi.n	80094da <_strtod_l+0xe2>
 80094cc:	e8df f006 	tbb	[pc, r6]
 80094d0:	201d0314 	.word	0x201d0314
 80094d4:	14          	.byte	0x14
 80094d5:	00          	.byte	0x00
 80094d6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80094da:	05e1      	lsls	r1, r4, #23
 80094dc:	bf48      	it	mi
 80094de:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80094e2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094e6:	0d1b      	lsrs	r3, r3, #20
 80094e8:	051b      	lsls	r3, r3, #20
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1bd      	bne.n	800946a <_strtod_l+0x72>
 80094ee:	f7fe fb19 	bl	8007b24 <__errno>
 80094f2:	2322      	movs	r3, #34	@ 0x22
 80094f4:	6003      	str	r3, [r0, #0]
 80094f6:	e7b8      	b.n	800946a <_strtod_l+0x72>
 80094f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80094fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009500:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009504:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009508:	e7e7      	b.n	80094da <_strtod_l+0xe2>
 800950a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009688 <_strtod_l+0x290>
 800950e:	e7e4      	b.n	80094da <_strtod_l+0xe2>
 8009510:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009514:	f04f 3aff 	mov.w	sl, #4294967295
 8009518:	e7df      	b.n	80094da <_strtod_l+0xe2>
 800951a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800951c:	1c5a      	adds	r2, r3, #1
 800951e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009520:	785b      	ldrb	r3, [r3, #1]
 8009522:	2b30      	cmp	r3, #48	@ 0x30
 8009524:	d0f9      	beq.n	800951a <_strtod_l+0x122>
 8009526:	2b00      	cmp	r3, #0
 8009528:	d09f      	beq.n	800946a <_strtod_l+0x72>
 800952a:	2301      	movs	r3, #1
 800952c:	2700      	movs	r7, #0
 800952e:	220a      	movs	r2, #10
 8009530:	46b9      	mov	r9, r7
 8009532:	9308      	str	r3, [sp, #32]
 8009534:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009536:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009538:	930c      	str	r3, [sp, #48]	@ 0x30
 800953a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800953c:	7805      	ldrb	r5, [r0, #0]
 800953e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009542:	b2d9      	uxtb	r1, r3
 8009544:	2909      	cmp	r1, #9
 8009546:	d928      	bls.n	800959a <_strtod_l+0x1a2>
 8009548:	2201      	movs	r2, #1
 800954a:	4950      	ldr	r1, [pc, #320]	@ (800968c <_strtod_l+0x294>)
 800954c:	f001 f969 	bl	800a822 <strncmp>
 8009550:	2800      	cmp	r0, #0
 8009552:	d032      	beq.n	80095ba <_strtod_l+0x1c2>
 8009554:	2000      	movs	r0, #0
 8009556:	462a      	mov	r2, r5
 8009558:	4603      	mov	r3, r0
 800955a:	464d      	mov	r5, r9
 800955c:	900a      	str	r0, [sp, #40]	@ 0x28
 800955e:	2a65      	cmp	r2, #101	@ 0x65
 8009560:	d001      	beq.n	8009566 <_strtod_l+0x16e>
 8009562:	2a45      	cmp	r2, #69	@ 0x45
 8009564:	d114      	bne.n	8009590 <_strtod_l+0x198>
 8009566:	b91d      	cbnz	r5, 8009570 <_strtod_l+0x178>
 8009568:	9a08      	ldr	r2, [sp, #32]
 800956a:	4302      	orrs	r2, r0
 800956c:	d096      	beq.n	800949c <_strtod_l+0xa4>
 800956e:	2500      	movs	r5, #0
 8009570:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009572:	1c62      	adds	r2, r4, #1
 8009574:	9219      	str	r2, [sp, #100]	@ 0x64
 8009576:	7862      	ldrb	r2, [r4, #1]
 8009578:	2a2b      	cmp	r2, #43	@ 0x2b
 800957a:	d07a      	beq.n	8009672 <_strtod_l+0x27a>
 800957c:	2a2d      	cmp	r2, #45	@ 0x2d
 800957e:	d07e      	beq.n	800967e <_strtod_l+0x286>
 8009580:	f04f 0c00 	mov.w	ip, #0
 8009584:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009588:	2909      	cmp	r1, #9
 800958a:	f240 8085 	bls.w	8009698 <_strtod_l+0x2a0>
 800958e:	9419      	str	r4, [sp, #100]	@ 0x64
 8009590:	f04f 0800 	mov.w	r8, #0
 8009594:	e0a5      	b.n	80096e2 <_strtod_l+0x2ea>
 8009596:	2300      	movs	r3, #0
 8009598:	e7c8      	b.n	800952c <_strtod_l+0x134>
 800959a:	f1b9 0f08 	cmp.w	r9, #8
 800959e:	bfd8      	it	le
 80095a0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80095a2:	f100 0001 	add.w	r0, r0, #1
 80095a6:	bfd6      	itet	le
 80095a8:	fb02 3301 	mlale	r3, r2, r1, r3
 80095ac:	fb02 3707 	mlagt	r7, r2, r7, r3
 80095b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80095b2:	f109 0901 	add.w	r9, r9, #1
 80095b6:	9019      	str	r0, [sp, #100]	@ 0x64
 80095b8:	e7bf      	b.n	800953a <_strtod_l+0x142>
 80095ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095bc:	1c5a      	adds	r2, r3, #1
 80095be:	9219      	str	r2, [sp, #100]	@ 0x64
 80095c0:	785a      	ldrb	r2, [r3, #1]
 80095c2:	f1b9 0f00 	cmp.w	r9, #0
 80095c6:	d03b      	beq.n	8009640 <_strtod_l+0x248>
 80095c8:	464d      	mov	r5, r9
 80095ca:	900a      	str	r0, [sp, #40]	@ 0x28
 80095cc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80095d0:	2b09      	cmp	r3, #9
 80095d2:	d912      	bls.n	80095fa <_strtod_l+0x202>
 80095d4:	2301      	movs	r3, #1
 80095d6:	e7c2      	b.n	800955e <_strtod_l+0x166>
 80095d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095da:	3001      	adds	r0, #1
 80095dc:	1c5a      	adds	r2, r3, #1
 80095de:	9219      	str	r2, [sp, #100]	@ 0x64
 80095e0:	785a      	ldrb	r2, [r3, #1]
 80095e2:	2a30      	cmp	r2, #48	@ 0x30
 80095e4:	d0f8      	beq.n	80095d8 <_strtod_l+0x1e0>
 80095e6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80095ea:	2b08      	cmp	r3, #8
 80095ec:	f200 84c8 	bhi.w	8009f80 <_strtod_l+0xb88>
 80095f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80095f2:	2000      	movs	r0, #0
 80095f4:	4605      	mov	r5, r0
 80095f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80095fa:	3a30      	subs	r2, #48	@ 0x30
 80095fc:	f100 0301 	add.w	r3, r0, #1
 8009600:	d018      	beq.n	8009634 <_strtod_l+0x23c>
 8009602:	462e      	mov	r6, r5
 8009604:	f04f 0e0a 	mov.w	lr, #10
 8009608:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800960a:	4419      	add	r1, r3
 800960c:	910a      	str	r1, [sp, #40]	@ 0x28
 800960e:	1c71      	adds	r1, r6, #1
 8009610:	eba1 0c05 	sub.w	ip, r1, r5
 8009614:	4563      	cmp	r3, ip
 8009616:	dc15      	bgt.n	8009644 <_strtod_l+0x24c>
 8009618:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800961c:	182b      	adds	r3, r5, r0
 800961e:	2b08      	cmp	r3, #8
 8009620:	f105 0501 	add.w	r5, r5, #1
 8009624:	4405      	add	r5, r0
 8009626:	dc1a      	bgt.n	800965e <_strtod_l+0x266>
 8009628:	230a      	movs	r3, #10
 800962a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800962c:	fb03 2301 	mla	r3, r3, r1, r2
 8009630:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009632:	2300      	movs	r3, #0
 8009634:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009636:	4618      	mov	r0, r3
 8009638:	1c51      	adds	r1, r2, #1
 800963a:	9119      	str	r1, [sp, #100]	@ 0x64
 800963c:	7852      	ldrb	r2, [r2, #1]
 800963e:	e7c5      	b.n	80095cc <_strtod_l+0x1d4>
 8009640:	4648      	mov	r0, r9
 8009642:	e7ce      	b.n	80095e2 <_strtod_l+0x1ea>
 8009644:	2e08      	cmp	r6, #8
 8009646:	dc05      	bgt.n	8009654 <_strtod_l+0x25c>
 8009648:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800964a:	fb0e f606 	mul.w	r6, lr, r6
 800964e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009650:	460e      	mov	r6, r1
 8009652:	e7dc      	b.n	800960e <_strtod_l+0x216>
 8009654:	2910      	cmp	r1, #16
 8009656:	bfd8      	it	le
 8009658:	fb0e f707 	mulle.w	r7, lr, r7
 800965c:	e7f8      	b.n	8009650 <_strtod_l+0x258>
 800965e:	2b0f      	cmp	r3, #15
 8009660:	bfdc      	itt	le
 8009662:	230a      	movle	r3, #10
 8009664:	fb03 2707 	mlale	r7, r3, r7, r2
 8009668:	e7e3      	b.n	8009632 <_strtod_l+0x23a>
 800966a:	2300      	movs	r3, #0
 800966c:	930a      	str	r3, [sp, #40]	@ 0x28
 800966e:	2301      	movs	r3, #1
 8009670:	e77a      	b.n	8009568 <_strtod_l+0x170>
 8009672:	f04f 0c00 	mov.w	ip, #0
 8009676:	1ca2      	adds	r2, r4, #2
 8009678:	9219      	str	r2, [sp, #100]	@ 0x64
 800967a:	78a2      	ldrb	r2, [r4, #2]
 800967c:	e782      	b.n	8009584 <_strtod_l+0x18c>
 800967e:	f04f 0c01 	mov.w	ip, #1
 8009682:	e7f8      	b.n	8009676 <_strtod_l+0x27e>
 8009684:	0800cb6c 	.word	0x0800cb6c
 8009688:	7ff00000 	.word	0x7ff00000
 800968c:	0800c99f 	.word	0x0800c99f
 8009690:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009692:	1c51      	adds	r1, r2, #1
 8009694:	9119      	str	r1, [sp, #100]	@ 0x64
 8009696:	7852      	ldrb	r2, [r2, #1]
 8009698:	2a30      	cmp	r2, #48	@ 0x30
 800969a:	d0f9      	beq.n	8009690 <_strtod_l+0x298>
 800969c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80096a0:	2908      	cmp	r1, #8
 80096a2:	f63f af75 	bhi.w	8009590 <_strtod_l+0x198>
 80096a6:	f04f 080a 	mov.w	r8, #10
 80096aa:	3a30      	subs	r2, #48	@ 0x30
 80096ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80096ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80096b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096b4:	1c56      	adds	r6, r2, #1
 80096b6:	9619      	str	r6, [sp, #100]	@ 0x64
 80096b8:	7852      	ldrb	r2, [r2, #1]
 80096ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80096be:	f1be 0f09 	cmp.w	lr, #9
 80096c2:	d939      	bls.n	8009738 <_strtod_l+0x340>
 80096c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80096c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80096ca:	1a76      	subs	r6, r6, r1
 80096cc:	2e08      	cmp	r6, #8
 80096ce:	dc03      	bgt.n	80096d8 <_strtod_l+0x2e0>
 80096d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096d2:	4588      	cmp	r8, r1
 80096d4:	bfa8      	it	ge
 80096d6:	4688      	movge	r8, r1
 80096d8:	f1bc 0f00 	cmp.w	ip, #0
 80096dc:	d001      	beq.n	80096e2 <_strtod_l+0x2ea>
 80096de:	f1c8 0800 	rsb	r8, r8, #0
 80096e2:	2d00      	cmp	r5, #0
 80096e4:	d14e      	bne.n	8009784 <_strtod_l+0x38c>
 80096e6:	9908      	ldr	r1, [sp, #32]
 80096e8:	4308      	orrs	r0, r1
 80096ea:	f47f aebe 	bne.w	800946a <_strtod_l+0x72>
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f47f aed4 	bne.w	800949c <_strtod_l+0xa4>
 80096f4:	2a69      	cmp	r2, #105	@ 0x69
 80096f6:	d028      	beq.n	800974a <_strtod_l+0x352>
 80096f8:	dc25      	bgt.n	8009746 <_strtod_l+0x34e>
 80096fa:	2a49      	cmp	r2, #73	@ 0x49
 80096fc:	d025      	beq.n	800974a <_strtod_l+0x352>
 80096fe:	2a4e      	cmp	r2, #78	@ 0x4e
 8009700:	f47f aecc 	bne.w	800949c <_strtod_l+0xa4>
 8009704:	4999      	ldr	r1, [pc, #612]	@ (800996c <_strtod_l+0x574>)
 8009706:	a819      	add	r0, sp, #100	@ 0x64
 8009708:	f001 fb92 	bl	800ae30 <__match>
 800970c:	2800      	cmp	r0, #0
 800970e:	f43f aec5 	beq.w	800949c <_strtod_l+0xa4>
 8009712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	2b28      	cmp	r3, #40	@ 0x28
 8009718:	d12e      	bne.n	8009778 <_strtod_l+0x380>
 800971a:	4995      	ldr	r1, [pc, #596]	@ (8009970 <_strtod_l+0x578>)
 800971c:	aa1c      	add	r2, sp, #112	@ 0x70
 800971e:	a819      	add	r0, sp, #100	@ 0x64
 8009720:	f001 fb9a 	bl	800ae58 <__hexnan>
 8009724:	2805      	cmp	r0, #5
 8009726:	d127      	bne.n	8009778 <_strtod_l+0x380>
 8009728:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800972a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800972e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009732:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009736:	e698      	b.n	800946a <_strtod_l+0x72>
 8009738:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800973a:	fb08 2101 	mla	r1, r8, r1, r2
 800973e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009742:	9209      	str	r2, [sp, #36]	@ 0x24
 8009744:	e7b5      	b.n	80096b2 <_strtod_l+0x2ba>
 8009746:	2a6e      	cmp	r2, #110	@ 0x6e
 8009748:	e7da      	b.n	8009700 <_strtod_l+0x308>
 800974a:	498a      	ldr	r1, [pc, #552]	@ (8009974 <_strtod_l+0x57c>)
 800974c:	a819      	add	r0, sp, #100	@ 0x64
 800974e:	f001 fb6f 	bl	800ae30 <__match>
 8009752:	2800      	cmp	r0, #0
 8009754:	f43f aea2 	beq.w	800949c <_strtod_l+0xa4>
 8009758:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800975a:	4987      	ldr	r1, [pc, #540]	@ (8009978 <_strtod_l+0x580>)
 800975c:	3b01      	subs	r3, #1
 800975e:	a819      	add	r0, sp, #100	@ 0x64
 8009760:	9319      	str	r3, [sp, #100]	@ 0x64
 8009762:	f001 fb65 	bl	800ae30 <__match>
 8009766:	b910      	cbnz	r0, 800976e <_strtod_l+0x376>
 8009768:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800976a:	3301      	adds	r3, #1
 800976c:	9319      	str	r3, [sp, #100]	@ 0x64
 800976e:	f04f 0a00 	mov.w	sl, #0
 8009772:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800997c <_strtod_l+0x584>
 8009776:	e678      	b.n	800946a <_strtod_l+0x72>
 8009778:	4881      	ldr	r0, [pc, #516]	@ (8009980 <_strtod_l+0x588>)
 800977a:	f001 f897 	bl	800a8ac <nan>
 800977e:	4682      	mov	sl, r0
 8009780:	468b      	mov	fp, r1
 8009782:	e672      	b.n	800946a <_strtod_l+0x72>
 8009784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009786:	f1b9 0f00 	cmp.w	r9, #0
 800978a:	bf08      	it	eq
 800978c:	46a9      	moveq	r9, r5
 800978e:	eba8 0303 	sub.w	r3, r8, r3
 8009792:	2d10      	cmp	r5, #16
 8009794:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009796:	462c      	mov	r4, r5
 8009798:	9309      	str	r3, [sp, #36]	@ 0x24
 800979a:	bfa8      	it	ge
 800979c:	2410      	movge	r4, #16
 800979e:	f7f6 fe43 	bl	8000428 <__aeabi_ui2d>
 80097a2:	2d09      	cmp	r5, #9
 80097a4:	4682      	mov	sl, r0
 80097a6:	468b      	mov	fp, r1
 80097a8:	dc11      	bgt.n	80097ce <_strtod_l+0x3d6>
 80097aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f43f ae5c 	beq.w	800946a <_strtod_l+0x72>
 80097b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b4:	dd76      	ble.n	80098a4 <_strtod_l+0x4ac>
 80097b6:	2b16      	cmp	r3, #22
 80097b8:	dc5d      	bgt.n	8009876 <_strtod_l+0x47e>
 80097ba:	4972      	ldr	r1, [pc, #456]	@ (8009984 <_strtod_l+0x58c>)
 80097bc:	4652      	mov	r2, sl
 80097be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097c2:	465b      	mov	r3, fp
 80097c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097c8:	f7f6 fea8 	bl	800051c <__aeabi_dmul>
 80097cc:	e7d7      	b.n	800977e <_strtod_l+0x386>
 80097ce:	4b6d      	ldr	r3, [pc, #436]	@ (8009984 <_strtod_l+0x58c>)
 80097d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80097d8:	f7f6 fea0 	bl	800051c <__aeabi_dmul>
 80097dc:	4682      	mov	sl, r0
 80097de:	4638      	mov	r0, r7
 80097e0:	468b      	mov	fp, r1
 80097e2:	f7f6 fe21 	bl	8000428 <__aeabi_ui2d>
 80097e6:	4602      	mov	r2, r0
 80097e8:	460b      	mov	r3, r1
 80097ea:	4650      	mov	r0, sl
 80097ec:	4659      	mov	r1, fp
 80097ee:	f7f6 fcdf 	bl	80001b0 <__adddf3>
 80097f2:	2d0f      	cmp	r5, #15
 80097f4:	4682      	mov	sl, r0
 80097f6:	468b      	mov	fp, r1
 80097f8:	ddd7      	ble.n	80097aa <_strtod_l+0x3b2>
 80097fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097fc:	1b2c      	subs	r4, r5, r4
 80097fe:	441c      	add	r4, r3
 8009800:	2c00      	cmp	r4, #0
 8009802:	f340 8093 	ble.w	800992c <_strtod_l+0x534>
 8009806:	f014 030f 	ands.w	r3, r4, #15
 800980a:	d00a      	beq.n	8009822 <_strtod_l+0x42a>
 800980c:	495d      	ldr	r1, [pc, #372]	@ (8009984 <_strtod_l+0x58c>)
 800980e:	4652      	mov	r2, sl
 8009810:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009818:	465b      	mov	r3, fp
 800981a:	f7f6 fe7f 	bl	800051c <__aeabi_dmul>
 800981e:	4682      	mov	sl, r0
 8009820:	468b      	mov	fp, r1
 8009822:	f034 040f 	bics.w	r4, r4, #15
 8009826:	d073      	beq.n	8009910 <_strtod_l+0x518>
 8009828:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800982c:	dd49      	ble.n	80098c2 <_strtod_l+0x4ca>
 800982e:	2400      	movs	r4, #0
 8009830:	46a0      	mov	r8, r4
 8009832:	46a1      	mov	r9, r4
 8009834:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009836:	2322      	movs	r3, #34	@ 0x22
 8009838:	f04f 0a00 	mov.w	sl, #0
 800983c:	9a05      	ldr	r2, [sp, #20]
 800983e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800997c <_strtod_l+0x584>
 8009842:	6013      	str	r3, [r2, #0]
 8009844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009846:	2b00      	cmp	r3, #0
 8009848:	f43f ae0f 	beq.w	800946a <_strtod_l+0x72>
 800984c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800984e:	9805      	ldr	r0, [sp, #20]
 8009850:	f7ff f950 	bl	8008af4 <_Bfree>
 8009854:	4649      	mov	r1, r9
 8009856:	9805      	ldr	r0, [sp, #20]
 8009858:	f7ff f94c 	bl	8008af4 <_Bfree>
 800985c:	4641      	mov	r1, r8
 800985e:	9805      	ldr	r0, [sp, #20]
 8009860:	f7ff f948 	bl	8008af4 <_Bfree>
 8009864:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009866:	9805      	ldr	r0, [sp, #20]
 8009868:	f7ff f944 	bl	8008af4 <_Bfree>
 800986c:	4621      	mov	r1, r4
 800986e:	9805      	ldr	r0, [sp, #20]
 8009870:	f7ff f940 	bl	8008af4 <_Bfree>
 8009874:	e5f9      	b.n	800946a <_strtod_l+0x72>
 8009876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009878:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800987c:	4293      	cmp	r3, r2
 800987e:	dbbc      	blt.n	80097fa <_strtod_l+0x402>
 8009880:	4c40      	ldr	r4, [pc, #256]	@ (8009984 <_strtod_l+0x58c>)
 8009882:	f1c5 050f 	rsb	r5, r5, #15
 8009886:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800988a:	4652      	mov	r2, sl
 800988c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009890:	465b      	mov	r3, fp
 8009892:	f7f6 fe43 	bl	800051c <__aeabi_dmul>
 8009896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009898:	1b5d      	subs	r5, r3, r5
 800989a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800989e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098a2:	e791      	b.n	80097c8 <_strtod_l+0x3d0>
 80098a4:	3316      	adds	r3, #22
 80098a6:	dba8      	blt.n	80097fa <_strtod_l+0x402>
 80098a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098aa:	4650      	mov	r0, sl
 80098ac:	eba3 0808 	sub.w	r8, r3, r8
 80098b0:	4b34      	ldr	r3, [pc, #208]	@ (8009984 <_strtod_l+0x58c>)
 80098b2:	4659      	mov	r1, fp
 80098b4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80098b8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80098bc:	f7f6 ff58 	bl	8000770 <__aeabi_ddiv>
 80098c0:	e75d      	b.n	800977e <_strtod_l+0x386>
 80098c2:	2300      	movs	r3, #0
 80098c4:	4650      	mov	r0, sl
 80098c6:	4659      	mov	r1, fp
 80098c8:	461e      	mov	r6, r3
 80098ca:	4f2f      	ldr	r7, [pc, #188]	@ (8009988 <_strtod_l+0x590>)
 80098cc:	1124      	asrs	r4, r4, #4
 80098ce:	2c01      	cmp	r4, #1
 80098d0:	dc21      	bgt.n	8009916 <_strtod_l+0x51e>
 80098d2:	b10b      	cbz	r3, 80098d8 <_strtod_l+0x4e0>
 80098d4:	4682      	mov	sl, r0
 80098d6:	468b      	mov	fp, r1
 80098d8:	492b      	ldr	r1, [pc, #172]	@ (8009988 <_strtod_l+0x590>)
 80098da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80098de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80098e2:	4652      	mov	r2, sl
 80098e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e8:	465b      	mov	r3, fp
 80098ea:	f7f6 fe17 	bl	800051c <__aeabi_dmul>
 80098ee:	4b23      	ldr	r3, [pc, #140]	@ (800997c <_strtod_l+0x584>)
 80098f0:	460a      	mov	r2, r1
 80098f2:	400b      	ands	r3, r1
 80098f4:	4925      	ldr	r1, [pc, #148]	@ (800998c <_strtod_l+0x594>)
 80098f6:	4682      	mov	sl, r0
 80098f8:	428b      	cmp	r3, r1
 80098fa:	d898      	bhi.n	800982e <_strtod_l+0x436>
 80098fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009900:	428b      	cmp	r3, r1
 8009902:	bf86      	itte	hi
 8009904:	f04f 3aff 	movhi.w	sl, #4294967295
 8009908:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009990 <_strtod_l+0x598>
 800990c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009910:	2300      	movs	r3, #0
 8009912:	9308      	str	r3, [sp, #32]
 8009914:	e076      	b.n	8009a04 <_strtod_l+0x60c>
 8009916:	07e2      	lsls	r2, r4, #31
 8009918:	d504      	bpl.n	8009924 <_strtod_l+0x52c>
 800991a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800991e:	f7f6 fdfd 	bl	800051c <__aeabi_dmul>
 8009922:	2301      	movs	r3, #1
 8009924:	3601      	adds	r6, #1
 8009926:	1064      	asrs	r4, r4, #1
 8009928:	3708      	adds	r7, #8
 800992a:	e7d0      	b.n	80098ce <_strtod_l+0x4d6>
 800992c:	d0f0      	beq.n	8009910 <_strtod_l+0x518>
 800992e:	4264      	negs	r4, r4
 8009930:	f014 020f 	ands.w	r2, r4, #15
 8009934:	d00a      	beq.n	800994c <_strtod_l+0x554>
 8009936:	4b13      	ldr	r3, [pc, #76]	@ (8009984 <_strtod_l+0x58c>)
 8009938:	4650      	mov	r0, sl
 800993a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800993e:	4659      	mov	r1, fp
 8009940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009944:	f7f6 ff14 	bl	8000770 <__aeabi_ddiv>
 8009948:	4682      	mov	sl, r0
 800994a:	468b      	mov	fp, r1
 800994c:	1124      	asrs	r4, r4, #4
 800994e:	d0df      	beq.n	8009910 <_strtod_l+0x518>
 8009950:	2c1f      	cmp	r4, #31
 8009952:	dd1f      	ble.n	8009994 <_strtod_l+0x59c>
 8009954:	2400      	movs	r4, #0
 8009956:	46a0      	mov	r8, r4
 8009958:	46a1      	mov	r9, r4
 800995a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800995c:	2322      	movs	r3, #34	@ 0x22
 800995e:	9a05      	ldr	r2, [sp, #20]
 8009960:	f04f 0a00 	mov.w	sl, #0
 8009964:	f04f 0b00 	mov.w	fp, #0
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	e76b      	b.n	8009844 <_strtod_l+0x44c>
 800996c:	0800c88d 	.word	0x0800c88d
 8009970:	0800cb58 	.word	0x0800cb58
 8009974:	0800c885 	.word	0x0800c885
 8009978:	0800c8bc 	.word	0x0800c8bc
 800997c:	7ff00000 	.word	0x7ff00000
 8009980:	0800c9f5 	.word	0x0800c9f5
 8009984:	0800ca90 	.word	0x0800ca90
 8009988:	0800ca68 	.word	0x0800ca68
 800998c:	7ca00000 	.word	0x7ca00000
 8009990:	7fefffff 	.word	0x7fefffff
 8009994:	f014 0310 	ands.w	r3, r4, #16
 8009998:	bf18      	it	ne
 800999a:	236a      	movne	r3, #106	@ 0x6a
 800999c:	4650      	mov	r0, sl
 800999e:	9308      	str	r3, [sp, #32]
 80099a0:	4659      	mov	r1, fp
 80099a2:	2300      	movs	r3, #0
 80099a4:	4e77      	ldr	r6, [pc, #476]	@ (8009b84 <_strtod_l+0x78c>)
 80099a6:	07e7      	lsls	r7, r4, #31
 80099a8:	d504      	bpl.n	80099b4 <_strtod_l+0x5bc>
 80099aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80099ae:	f7f6 fdb5 	bl	800051c <__aeabi_dmul>
 80099b2:	2301      	movs	r3, #1
 80099b4:	1064      	asrs	r4, r4, #1
 80099b6:	f106 0608 	add.w	r6, r6, #8
 80099ba:	d1f4      	bne.n	80099a6 <_strtod_l+0x5ae>
 80099bc:	b10b      	cbz	r3, 80099c2 <_strtod_l+0x5ca>
 80099be:	4682      	mov	sl, r0
 80099c0:	468b      	mov	fp, r1
 80099c2:	9b08      	ldr	r3, [sp, #32]
 80099c4:	b1b3      	cbz	r3, 80099f4 <_strtod_l+0x5fc>
 80099c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80099ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	4659      	mov	r1, fp
 80099d2:	dd0f      	ble.n	80099f4 <_strtod_l+0x5fc>
 80099d4:	2b1f      	cmp	r3, #31
 80099d6:	dd58      	ble.n	8009a8a <_strtod_l+0x692>
 80099d8:	2b34      	cmp	r3, #52	@ 0x34
 80099da:	bfd8      	it	le
 80099dc:	f04f 33ff 	movle.w	r3, #4294967295
 80099e0:	f04f 0a00 	mov.w	sl, #0
 80099e4:	bfcf      	iteee	gt
 80099e6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80099ea:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80099ee:	4093      	lslle	r3, r2
 80099f0:	ea03 0b01 	andle.w	fp, r3, r1
 80099f4:	2200      	movs	r2, #0
 80099f6:	2300      	movs	r3, #0
 80099f8:	4650      	mov	r0, sl
 80099fa:	4659      	mov	r1, fp
 80099fc:	f7f6 fff6 	bl	80009ec <__aeabi_dcmpeq>
 8009a00:	2800      	cmp	r0, #0
 8009a02:	d1a7      	bne.n	8009954 <_strtod_l+0x55c>
 8009a04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a06:	464a      	mov	r2, r9
 8009a08:	9300      	str	r3, [sp, #0]
 8009a0a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009a0c:	462b      	mov	r3, r5
 8009a0e:	9805      	ldr	r0, [sp, #20]
 8009a10:	f7ff f8d8 	bl	8008bc4 <__s2b>
 8009a14:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009a16:	2800      	cmp	r0, #0
 8009a18:	f43f af09 	beq.w	800982e <_strtod_l+0x436>
 8009a1c:	2400      	movs	r4, #0
 8009a1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a22:	2a00      	cmp	r2, #0
 8009a24:	eba3 0308 	sub.w	r3, r3, r8
 8009a28:	bfa8      	it	ge
 8009a2a:	2300      	movge	r3, #0
 8009a2c:	46a0      	mov	r8, r4
 8009a2e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009a30:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009a34:	9316      	str	r3, [sp, #88]	@ 0x58
 8009a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a38:	9805      	ldr	r0, [sp, #20]
 8009a3a:	6859      	ldr	r1, [r3, #4]
 8009a3c:	f7ff f81a 	bl	8008a74 <_Balloc>
 8009a40:	4681      	mov	r9, r0
 8009a42:	2800      	cmp	r0, #0
 8009a44:	f43f aef7 	beq.w	8009836 <_strtod_l+0x43e>
 8009a48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a4a:	300c      	adds	r0, #12
 8009a4c:	691a      	ldr	r2, [r3, #16]
 8009a4e:	f103 010c 	add.w	r1, r3, #12
 8009a52:	3202      	adds	r2, #2
 8009a54:	0092      	lsls	r2, r2, #2
 8009a56:	f7fe f8a0 	bl	8007b9a <memcpy>
 8009a5a:	ab1c      	add	r3, sp, #112	@ 0x70
 8009a5c:	9301      	str	r3, [sp, #4]
 8009a5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	4652      	mov	r2, sl
 8009a64:	465b      	mov	r3, fp
 8009a66:	9805      	ldr	r0, [sp, #20]
 8009a68:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009a6c:	f7ff fbd6 	bl	800921c <__d2b>
 8009a70:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a72:	2800      	cmp	r0, #0
 8009a74:	f43f aedf 	beq.w	8009836 <_strtod_l+0x43e>
 8009a78:	2101      	movs	r1, #1
 8009a7a:	9805      	ldr	r0, [sp, #20]
 8009a7c:	f7ff f938 	bl	8008cf0 <__i2b>
 8009a80:	4680      	mov	r8, r0
 8009a82:	b948      	cbnz	r0, 8009a98 <_strtod_l+0x6a0>
 8009a84:	f04f 0800 	mov.w	r8, #0
 8009a88:	e6d5      	b.n	8009836 <_strtod_l+0x43e>
 8009a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009a92:	ea03 0a0a 	and.w	sl, r3, sl
 8009a96:	e7ad      	b.n	80099f4 <_strtod_l+0x5fc>
 8009a98:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a9a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a9c:	2d00      	cmp	r5, #0
 8009a9e:	bfab      	itete	ge
 8009aa0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009aa2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009aa4:	18ef      	addge	r7, r5, r3
 8009aa6:	1b5e      	sublt	r6, r3, r5
 8009aa8:	9b08      	ldr	r3, [sp, #32]
 8009aaa:	bfa8      	it	ge
 8009aac:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009aae:	eba5 0503 	sub.w	r5, r5, r3
 8009ab2:	4415      	add	r5, r2
 8009ab4:	4b34      	ldr	r3, [pc, #208]	@ (8009b88 <_strtod_l+0x790>)
 8009ab6:	f105 35ff 	add.w	r5, r5, #4294967295
 8009aba:	bfb8      	it	lt
 8009abc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009abe:	429d      	cmp	r5, r3
 8009ac0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009ac4:	da50      	bge.n	8009b68 <_strtod_l+0x770>
 8009ac6:	1b5b      	subs	r3, r3, r5
 8009ac8:	2b1f      	cmp	r3, #31
 8009aca:	f04f 0101 	mov.w	r1, #1
 8009ace:	eba2 0203 	sub.w	r2, r2, r3
 8009ad2:	dc3d      	bgt.n	8009b50 <_strtod_l+0x758>
 8009ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ad8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ada:	2300      	movs	r3, #0
 8009adc:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ade:	18bd      	adds	r5, r7, r2
 8009ae0:	9b08      	ldr	r3, [sp, #32]
 8009ae2:	42af      	cmp	r7, r5
 8009ae4:	4416      	add	r6, r2
 8009ae6:	441e      	add	r6, r3
 8009ae8:	463b      	mov	r3, r7
 8009aea:	bfa8      	it	ge
 8009aec:	462b      	movge	r3, r5
 8009aee:	42b3      	cmp	r3, r6
 8009af0:	bfa8      	it	ge
 8009af2:	4633      	movge	r3, r6
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	bfc2      	ittt	gt
 8009af8:	1aed      	subgt	r5, r5, r3
 8009afa:	1af6      	subgt	r6, r6, r3
 8009afc:	1aff      	subgt	r7, r7, r3
 8009afe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	dd16      	ble.n	8009b32 <_strtod_l+0x73a>
 8009b04:	4641      	mov	r1, r8
 8009b06:	461a      	mov	r2, r3
 8009b08:	9805      	ldr	r0, [sp, #20]
 8009b0a:	f7ff f9a9 	bl	8008e60 <__pow5mult>
 8009b0e:	4680      	mov	r8, r0
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d0b7      	beq.n	8009a84 <_strtod_l+0x68c>
 8009b14:	4601      	mov	r1, r0
 8009b16:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b18:	9805      	ldr	r0, [sp, #20]
 8009b1a:	f7ff f8ff 	bl	8008d1c <__multiply>
 8009b1e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b20:	2800      	cmp	r0, #0
 8009b22:	f43f ae88 	beq.w	8009836 <_strtod_l+0x43e>
 8009b26:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b28:	9805      	ldr	r0, [sp, #20]
 8009b2a:	f7fe ffe3 	bl	8008af4 <_Bfree>
 8009b2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b30:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b32:	2d00      	cmp	r5, #0
 8009b34:	dc1d      	bgt.n	8009b72 <_strtod_l+0x77a>
 8009b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	dd27      	ble.n	8009b8c <_strtod_l+0x794>
 8009b3c:	4649      	mov	r1, r9
 8009b3e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009b40:	9805      	ldr	r0, [sp, #20]
 8009b42:	f7ff f98d 	bl	8008e60 <__pow5mult>
 8009b46:	4681      	mov	r9, r0
 8009b48:	bb00      	cbnz	r0, 8009b8c <_strtod_l+0x794>
 8009b4a:	f04f 0900 	mov.w	r9, #0
 8009b4e:	e672      	b.n	8009836 <_strtod_l+0x43e>
 8009b50:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009b54:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009b58:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009b5c:	35e2      	adds	r5, #226	@ 0xe2
 8009b5e:	fa01 f305 	lsl.w	r3, r1, r5
 8009b62:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b64:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009b66:	e7ba      	b.n	8009ade <_strtod_l+0x6e6>
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b70:	e7b5      	b.n	8009ade <_strtod_l+0x6e6>
 8009b72:	462a      	mov	r2, r5
 8009b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b76:	9805      	ldr	r0, [sp, #20]
 8009b78:	f7ff f9cc 	bl	8008f14 <__lshift>
 8009b7c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b7e:	2800      	cmp	r0, #0
 8009b80:	d1d9      	bne.n	8009b36 <_strtod_l+0x73e>
 8009b82:	e658      	b.n	8009836 <_strtod_l+0x43e>
 8009b84:	0800cb80 	.word	0x0800cb80
 8009b88:	fffffc02 	.word	0xfffffc02
 8009b8c:	2e00      	cmp	r6, #0
 8009b8e:	dd07      	ble.n	8009ba0 <_strtod_l+0x7a8>
 8009b90:	4649      	mov	r1, r9
 8009b92:	4632      	mov	r2, r6
 8009b94:	9805      	ldr	r0, [sp, #20]
 8009b96:	f7ff f9bd 	bl	8008f14 <__lshift>
 8009b9a:	4681      	mov	r9, r0
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	d0d4      	beq.n	8009b4a <_strtod_l+0x752>
 8009ba0:	2f00      	cmp	r7, #0
 8009ba2:	dd08      	ble.n	8009bb6 <_strtod_l+0x7be>
 8009ba4:	4641      	mov	r1, r8
 8009ba6:	463a      	mov	r2, r7
 8009ba8:	9805      	ldr	r0, [sp, #20]
 8009baa:	f7ff f9b3 	bl	8008f14 <__lshift>
 8009bae:	4680      	mov	r8, r0
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	f43f ae40 	beq.w	8009836 <_strtod_l+0x43e>
 8009bb6:	464a      	mov	r2, r9
 8009bb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bba:	9805      	ldr	r0, [sp, #20]
 8009bbc:	f7ff fa32 	bl	8009024 <__mdiff>
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	f43f ae37 	beq.w	8009836 <_strtod_l+0x43e>
 8009bc8:	68c3      	ldr	r3, [r0, #12]
 8009bca:	4641      	mov	r1, r8
 8009bcc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009bce:	2300      	movs	r3, #0
 8009bd0:	60c3      	str	r3, [r0, #12]
 8009bd2:	f7ff fa0b 	bl	8008fec <__mcmp>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	da3d      	bge.n	8009c56 <_strtod_l+0x85e>
 8009bda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bdc:	ea53 030a 	orrs.w	r3, r3, sl
 8009be0:	d163      	bne.n	8009caa <_strtod_l+0x8b2>
 8009be2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d15f      	bne.n	8009caa <_strtod_l+0x8b2>
 8009bea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bee:	0d1b      	lsrs	r3, r3, #20
 8009bf0:	051b      	lsls	r3, r3, #20
 8009bf2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009bf6:	d958      	bls.n	8009caa <_strtod_l+0x8b2>
 8009bf8:	6963      	ldr	r3, [r4, #20]
 8009bfa:	b913      	cbnz	r3, 8009c02 <_strtod_l+0x80a>
 8009bfc:	6923      	ldr	r3, [r4, #16]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	dd53      	ble.n	8009caa <_strtod_l+0x8b2>
 8009c02:	4621      	mov	r1, r4
 8009c04:	2201      	movs	r2, #1
 8009c06:	9805      	ldr	r0, [sp, #20]
 8009c08:	f7ff f984 	bl	8008f14 <__lshift>
 8009c0c:	4641      	mov	r1, r8
 8009c0e:	4604      	mov	r4, r0
 8009c10:	f7ff f9ec 	bl	8008fec <__mcmp>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	dd48      	ble.n	8009caa <_strtod_l+0x8b2>
 8009c18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c1c:	9a08      	ldr	r2, [sp, #32]
 8009c1e:	0d1b      	lsrs	r3, r3, #20
 8009c20:	051b      	lsls	r3, r3, #20
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	d062      	beq.n	8009cec <_strtod_l+0x8f4>
 8009c26:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c2a:	d85f      	bhi.n	8009cec <_strtod_l+0x8f4>
 8009c2c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009c30:	f67f ae94 	bls.w	800995c <_strtod_l+0x564>
 8009c34:	4650      	mov	r0, sl
 8009c36:	4659      	mov	r1, fp
 8009c38:	4ba3      	ldr	r3, [pc, #652]	@ (8009ec8 <_strtod_l+0xad0>)
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f7f6 fc6e 	bl	800051c <__aeabi_dmul>
 8009c40:	4ba2      	ldr	r3, [pc, #648]	@ (8009ecc <_strtod_l+0xad4>)
 8009c42:	4682      	mov	sl, r0
 8009c44:	400b      	ands	r3, r1
 8009c46:	468b      	mov	fp, r1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	f47f adff 	bne.w	800984c <_strtod_l+0x454>
 8009c4e:	2322      	movs	r3, #34	@ 0x22
 8009c50:	9a05      	ldr	r2, [sp, #20]
 8009c52:	6013      	str	r3, [r2, #0]
 8009c54:	e5fa      	b.n	800984c <_strtod_l+0x454>
 8009c56:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009c5a:	d165      	bne.n	8009d28 <_strtod_l+0x930>
 8009c5c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009c5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c62:	b35a      	cbz	r2, 8009cbc <_strtod_l+0x8c4>
 8009c64:	4a9a      	ldr	r2, [pc, #616]	@ (8009ed0 <_strtod_l+0xad8>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d12b      	bne.n	8009cc2 <_strtod_l+0x8ca>
 8009c6a:	9b08      	ldr	r3, [sp, #32]
 8009c6c:	4651      	mov	r1, sl
 8009c6e:	b303      	cbz	r3, 8009cb2 <_strtod_l+0x8ba>
 8009c70:	465a      	mov	r2, fp
 8009c72:	4b96      	ldr	r3, [pc, #600]	@ (8009ecc <_strtod_l+0xad4>)
 8009c74:	4013      	ands	r3, r2
 8009c76:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c7e:	d81b      	bhi.n	8009cb8 <_strtod_l+0x8c0>
 8009c80:	0d1b      	lsrs	r3, r3, #20
 8009c82:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c86:	fa02 f303 	lsl.w	r3, r2, r3
 8009c8a:	4299      	cmp	r1, r3
 8009c8c:	d119      	bne.n	8009cc2 <_strtod_l+0x8ca>
 8009c8e:	4b91      	ldr	r3, [pc, #580]	@ (8009ed4 <_strtod_l+0xadc>)
 8009c90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d102      	bne.n	8009c9c <_strtod_l+0x8a4>
 8009c96:	3101      	adds	r1, #1
 8009c98:	f43f adcd 	beq.w	8009836 <_strtod_l+0x43e>
 8009c9c:	f04f 0a00 	mov.w	sl, #0
 8009ca0:	4b8a      	ldr	r3, [pc, #552]	@ (8009ecc <_strtod_l+0xad4>)
 8009ca2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ca4:	401a      	ands	r2, r3
 8009ca6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009caa:	9b08      	ldr	r3, [sp, #32]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1c1      	bne.n	8009c34 <_strtod_l+0x83c>
 8009cb0:	e5cc      	b.n	800984c <_strtod_l+0x454>
 8009cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8009cb6:	e7e8      	b.n	8009c8a <_strtod_l+0x892>
 8009cb8:	4613      	mov	r3, r2
 8009cba:	e7e6      	b.n	8009c8a <_strtod_l+0x892>
 8009cbc:	ea53 030a 	orrs.w	r3, r3, sl
 8009cc0:	d0aa      	beq.n	8009c18 <_strtod_l+0x820>
 8009cc2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009cc4:	b1db      	cbz	r3, 8009cfe <_strtod_l+0x906>
 8009cc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cc8:	4213      	tst	r3, r2
 8009cca:	d0ee      	beq.n	8009caa <_strtod_l+0x8b2>
 8009ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cce:	4650      	mov	r0, sl
 8009cd0:	4659      	mov	r1, fp
 8009cd2:	9a08      	ldr	r2, [sp, #32]
 8009cd4:	b1bb      	cbz	r3, 8009d06 <_strtod_l+0x90e>
 8009cd6:	f7ff fb6d 	bl	80093b4 <sulp>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ce2:	f7f6 fa65 	bl	80001b0 <__adddf3>
 8009ce6:	4682      	mov	sl, r0
 8009ce8:	468b      	mov	fp, r1
 8009cea:	e7de      	b.n	8009caa <_strtod_l+0x8b2>
 8009cec:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009cf0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009cf4:	f04f 3aff 	mov.w	sl, #4294967295
 8009cf8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009cfc:	e7d5      	b.n	8009caa <_strtod_l+0x8b2>
 8009cfe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d00:	ea13 0f0a 	tst.w	r3, sl
 8009d04:	e7e1      	b.n	8009cca <_strtod_l+0x8d2>
 8009d06:	f7ff fb55 	bl	80093b4 <sulp>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d12:	f7f6 fa4b 	bl	80001ac <__aeabi_dsub>
 8009d16:	2200      	movs	r2, #0
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4682      	mov	sl, r0
 8009d1c:	468b      	mov	fp, r1
 8009d1e:	f7f6 fe65 	bl	80009ec <__aeabi_dcmpeq>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d0c1      	beq.n	8009caa <_strtod_l+0x8b2>
 8009d26:	e619      	b.n	800995c <_strtod_l+0x564>
 8009d28:	4641      	mov	r1, r8
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	f7ff face 	bl	80092cc <__ratio>
 8009d30:	2200      	movs	r2, #0
 8009d32:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d36:	4606      	mov	r6, r0
 8009d38:	460f      	mov	r7, r1
 8009d3a:	f7f6 fe6b 	bl	8000a14 <__aeabi_dcmple>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	d06d      	beq.n	8009e1e <_strtod_l+0xa26>
 8009d42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d178      	bne.n	8009e3a <_strtod_l+0xa42>
 8009d48:	f1ba 0f00 	cmp.w	sl, #0
 8009d4c:	d156      	bne.n	8009dfc <_strtod_l+0xa04>
 8009d4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d158      	bne.n	8009e0a <_strtod_l+0xa12>
 8009d58:	2200      	movs	r2, #0
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	4639      	mov	r1, r7
 8009d5e:	4b5e      	ldr	r3, [pc, #376]	@ (8009ed8 <_strtod_l+0xae0>)
 8009d60:	f7f6 fe4e 	bl	8000a00 <__aeabi_dcmplt>
 8009d64:	2800      	cmp	r0, #0
 8009d66:	d157      	bne.n	8009e18 <_strtod_l+0xa20>
 8009d68:	4630      	mov	r0, r6
 8009d6a:	4639      	mov	r1, r7
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8009edc <_strtod_l+0xae4>)
 8009d70:	f7f6 fbd4 	bl	800051c <__aeabi_dmul>
 8009d74:	4606      	mov	r6, r0
 8009d76:	460f      	mov	r7, r1
 8009d78:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d7c:	9606      	str	r6, [sp, #24]
 8009d7e:	9307      	str	r3, [sp, #28]
 8009d80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d84:	4d51      	ldr	r5, [pc, #324]	@ (8009ecc <_strtod_l+0xad4>)
 8009d86:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d8c:	401d      	ands	r5, r3
 8009d8e:	4b54      	ldr	r3, [pc, #336]	@ (8009ee0 <_strtod_l+0xae8>)
 8009d90:	429d      	cmp	r5, r3
 8009d92:	f040 80ab 	bne.w	8009eec <_strtod_l+0xaf4>
 8009d96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d98:	4650      	mov	r0, sl
 8009d9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d9e:	4659      	mov	r1, fp
 8009da0:	f7ff f9d4 	bl	800914c <__ulp>
 8009da4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009da8:	f7f6 fbb8 	bl	800051c <__aeabi_dmul>
 8009dac:	4652      	mov	r2, sl
 8009dae:	465b      	mov	r3, fp
 8009db0:	f7f6 f9fe 	bl	80001b0 <__adddf3>
 8009db4:	460b      	mov	r3, r1
 8009db6:	4945      	ldr	r1, [pc, #276]	@ (8009ecc <_strtod_l+0xad4>)
 8009db8:	4a4a      	ldr	r2, [pc, #296]	@ (8009ee4 <_strtod_l+0xaec>)
 8009dba:	4019      	ands	r1, r3
 8009dbc:	4291      	cmp	r1, r2
 8009dbe:	4682      	mov	sl, r0
 8009dc0:	d942      	bls.n	8009e48 <_strtod_l+0xa50>
 8009dc2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009dc4:	4b43      	ldr	r3, [pc, #268]	@ (8009ed4 <_strtod_l+0xadc>)
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d103      	bne.n	8009dd2 <_strtod_l+0x9da>
 8009dca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dcc:	3301      	adds	r3, #1
 8009dce:	f43f ad32 	beq.w	8009836 <_strtod_l+0x43e>
 8009dd2:	f04f 3aff 	mov.w	sl, #4294967295
 8009dd6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009ed4 <_strtod_l+0xadc>
 8009dda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ddc:	9805      	ldr	r0, [sp, #20]
 8009dde:	f7fe fe89 	bl	8008af4 <_Bfree>
 8009de2:	4649      	mov	r1, r9
 8009de4:	9805      	ldr	r0, [sp, #20]
 8009de6:	f7fe fe85 	bl	8008af4 <_Bfree>
 8009dea:	4641      	mov	r1, r8
 8009dec:	9805      	ldr	r0, [sp, #20]
 8009dee:	f7fe fe81 	bl	8008af4 <_Bfree>
 8009df2:	4621      	mov	r1, r4
 8009df4:	9805      	ldr	r0, [sp, #20]
 8009df6:	f7fe fe7d 	bl	8008af4 <_Bfree>
 8009dfa:	e61c      	b.n	8009a36 <_strtod_l+0x63e>
 8009dfc:	f1ba 0f01 	cmp.w	sl, #1
 8009e00:	d103      	bne.n	8009e0a <_strtod_l+0xa12>
 8009e02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f43f ada9 	beq.w	800995c <_strtod_l+0x564>
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	4b36      	ldr	r3, [pc, #216]	@ (8009ee8 <_strtod_l+0xaf0>)
 8009e0e:	2600      	movs	r6, #0
 8009e10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009e14:	4f30      	ldr	r7, [pc, #192]	@ (8009ed8 <_strtod_l+0xae0>)
 8009e16:	e7b3      	b.n	8009d80 <_strtod_l+0x988>
 8009e18:	2600      	movs	r6, #0
 8009e1a:	4f30      	ldr	r7, [pc, #192]	@ (8009edc <_strtod_l+0xae4>)
 8009e1c:	e7ac      	b.n	8009d78 <_strtod_l+0x980>
 8009e1e:	4630      	mov	r0, r6
 8009e20:	4639      	mov	r1, r7
 8009e22:	4b2e      	ldr	r3, [pc, #184]	@ (8009edc <_strtod_l+0xae4>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	f7f6 fb79 	bl	800051c <__aeabi_dmul>
 8009e2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e2c:	4606      	mov	r6, r0
 8009e2e:	460f      	mov	r7, r1
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d0a1      	beq.n	8009d78 <_strtod_l+0x980>
 8009e34:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009e38:	e7a2      	b.n	8009d80 <_strtod_l+0x988>
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	4b26      	ldr	r3, [pc, #152]	@ (8009ed8 <_strtod_l+0xae0>)
 8009e3e:	4616      	mov	r6, r2
 8009e40:	461f      	mov	r7, r3
 8009e42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009e46:	e79b      	b.n	8009d80 <_strtod_l+0x988>
 8009e48:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009e4c:	9b08      	ldr	r3, [sp, #32]
 8009e4e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1c1      	bne.n	8009dda <_strtod_l+0x9e2>
 8009e56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e5a:	0d1b      	lsrs	r3, r3, #20
 8009e5c:	051b      	lsls	r3, r3, #20
 8009e5e:	429d      	cmp	r5, r3
 8009e60:	d1bb      	bne.n	8009dda <_strtod_l+0x9e2>
 8009e62:	4630      	mov	r0, r6
 8009e64:	4639      	mov	r1, r7
 8009e66:	f7f7 f9b3 	bl	80011d0 <__aeabi_d2lz>
 8009e6a:	f7f6 fb29 	bl	80004c0 <__aeabi_l2d>
 8009e6e:	4602      	mov	r2, r0
 8009e70:	460b      	mov	r3, r1
 8009e72:	4630      	mov	r0, r6
 8009e74:	4639      	mov	r1, r7
 8009e76:	f7f6 f999 	bl	80001ac <__aeabi_dsub>
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e82:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e88:	ea46 060a 	orr.w	r6, r6, sl
 8009e8c:	431e      	orrs	r6, r3
 8009e8e:	d06a      	beq.n	8009f66 <_strtod_l+0xb6e>
 8009e90:	a309      	add	r3, pc, #36	@ (adr r3, 8009eb8 <_strtod_l+0xac0>)
 8009e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e96:	f7f6 fdb3 	bl	8000a00 <__aeabi_dcmplt>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f47f acd6 	bne.w	800984c <_strtod_l+0x454>
 8009ea0:	a307      	add	r3, pc, #28	@ (adr r3, 8009ec0 <_strtod_l+0xac8>)
 8009ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009eaa:	f7f6 fdc7 	bl	8000a3c <__aeabi_dcmpgt>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d093      	beq.n	8009dda <_strtod_l+0x9e2>
 8009eb2:	e4cb      	b.n	800984c <_strtod_l+0x454>
 8009eb4:	f3af 8000 	nop.w
 8009eb8:	94a03595 	.word	0x94a03595
 8009ebc:	3fdfffff 	.word	0x3fdfffff
 8009ec0:	35afe535 	.word	0x35afe535
 8009ec4:	3fe00000 	.word	0x3fe00000
 8009ec8:	39500000 	.word	0x39500000
 8009ecc:	7ff00000 	.word	0x7ff00000
 8009ed0:	000fffff 	.word	0x000fffff
 8009ed4:	7fefffff 	.word	0x7fefffff
 8009ed8:	3ff00000 	.word	0x3ff00000
 8009edc:	3fe00000 	.word	0x3fe00000
 8009ee0:	7fe00000 	.word	0x7fe00000
 8009ee4:	7c9fffff 	.word	0x7c9fffff
 8009ee8:	bff00000 	.word	0xbff00000
 8009eec:	9b08      	ldr	r3, [sp, #32]
 8009eee:	b323      	cbz	r3, 8009f3a <_strtod_l+0xb42>
 8009ef0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009ef4:	d821      	bhi.n	8009f3a <_strtod_l+0xb42>
 8009ef6:	a328      	add	r3, pc, #160	@ (adr r3, 8009f98 <_strtod_l+0xba0>)
 8009ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efc:	4630      	mov	r0, r6
 8009efe:	4639      	mov	r1, r7
 8009f00:	f7f6 fd88 	bl	8000a14 <__aeabi_dcmple>
 8009f04:	b1a0      	cbz	r0, 8009f30 <_strtod_l+0xb38>
 8009f06:	4639      	mov	r1, r7
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7f6 fddf 	bl	8000acc <__aeabi_d2uiz>
 8009f0e:	2801      	cmp	r0, #1
 8009f10:	bf38      	it	cc
 8009f12:	2001      	movcc	r0, #1
 8009f14:	f7f6 fa88 	bl	8000428 <__aeabi_ui2d>
 8009f18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	460f      	mov	r7, r1
 8009f1e:	b9fb      	cbnz	r3, 8009f60 <_strtod_l+0xb68>
 8009f20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009f24:	9014      	str	r0, [sp, #80]	@ 0x50
 8009f26:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f28:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009f2c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009f30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f32:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009f36:	1b5b      	subs	r3, r3, r5
 8009f38:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f3e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009f42:	f7ff f903 	bl	800914c <__ulp>
 8009f46:	4602      	mov	r2, r0
 8009f48:	460b      	mov	r3, r1
 8009f4a:	4650      	mov	r0, sl
 8009f4c:	4659      	mov	r1, fp
 8009f4e:	f7f6 fae5 	bl	800051c <__aeabi_dmul>
 8009f52:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f56:	f7f6 f92b 	bl	80001b0 <__adddf3>
 8009f5a:	4682      	mov	sl, r0
 8009f5c:	468b      	mov	fp, r1
 8009f5e:	e775      	b.n	8009e4c <_strtod_l+0xa54>
 8009f60:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009f64:	e7e0      	b.n	8009f28 <_strtod_l+0xb30>
 8009f66:	a30e      	add	r3, pc, #56	@ (adr r3, 8009fa0 <_strtod_l+0xba8>)
 8009f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6c:	f7f6 fd48 	bl	8000a00 <__aeabi_dcmplt>
 8009f70:	e79d      	b.n	8009eae <_strtod_l+0xab6>
 8009f72:	2300      	movs	r3, #0
 8009f74:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f78:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009f7a:	6013      	str	r3, [r2, #0]
 8009f7c:	f7ff ba79 	b.w	8009472 <_strtod_l+0x7a>
 8009f80:	2a65      	cmp	r2, #101	@ 0x65
 8009f82:	f43f ab72 	beq.w	800966a <_strtod_l+0x272>
 8009f86:	2a45      	cmp	r2, #69	@ 0x45
 8009f88:	f43f ab6f 	beq.w	800966a <_strtod_l+0x272>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	f7ff bbaa 	b.w	80096e6 <_strtod_l+0x2ee>
 8009f92:	bf00      	nop
 8009f94:	f3af 8000 	nop.w
 8009f98:	ffc00000 	.word	0xffc00000
 8009f9c:	41dfffff 	.word	0x41dfffff
 8009fa0:	94a03595 	.word	0x94a03595
 8009fa4:	3fcfffff 	.word	0x3fcfffff

08009fa8 <_strtod_r>:
 8009fa8:	4b01      	ldr	r3, [pc, #4]	@ (8009fb0 <_strtod_r+0x8>)
 8009faa:	f7ff ba25 	b.w	80093f8 <_strtod_l>
 8009fae:	bf00      	nop
 8009fb0:	20000080 	.word	0x20000080

08009fb4 <_strtol_l.isra.0>:
 8009fb4:	2b24      	cmp	r3, #36	@ 0x24
 8009fb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fba:	4686      	mov	lr, r0
 8009fbc:	4690      	mov	r8, r2
 8009fbe:	d801      	bhi.n	8009fc4 <_strtol_l.isra.0+0x10>
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d106      	bne.n	8009fd2 <_strtol_l.isra.0+0x1e>
 8009fc4:	f7fd fdae 	bl	8007b24 <__errno>
 8009fc8:	2316      	movs	r3, #22
 8009fca:	6003      	str	r3, [r0, #0]
 8009fcc:	2000      	movs	r0, #0
 8009fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	4833      	ldr	r0, [pc, #204]	@ (800a0a4 <_strtol_l.isra.0+0xf0>)
 8009fd6:	462a      	mov	r2, r5
 8009fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fdc:	5d06      	ldrb	r6, [r0, r4]
 8009fde:	f016 0608 	ands.w	r6, r6, #8
 8009fe2:	d1f8      	bne.n	8009fd6 <_strtol_l.isra.0+0x22>
 8009fe4:	2c2d      	cmp	r4, #45	@ 0x2d
 8009fe6:	d110      	bne.n	800a00a <_strtol_l.isra.0+0x56>
 8009fe8:	2601      	movs	r6, #1
 8009fea:	782c      	ldrb	r4, [r5, #0]
 8009fec:	1c95      	adds	r5, r2, #2
 8009fee:	f033 0210 	bics.w	r2, r3, #16
 8009ff2:	d115      	bne.n	800a020 <_strtol_l.isra.0+0x6c>
 8009ff4:	2c30      	cmp	r4, #48	@ 0x30
 8009ff6:	d10d      	bne.n	800a014 <_strtol_l.isra.0+0x60>
 8009ff8:	782a      	ldrb	r2, [r5, #0]
 8009ffa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ffe:	2a58      	cmp	r2, #88	@ 0x58
 800a000:	d108      	bne.n	800a014 <_strtol_l.isra.0+0x60>
 800a002:	786c      	ldrb	r4, [r5, #1]
 800a004:	3502      	adds	r5, #2
 800a006:	2310      	movs	r3, #16
 800a008:	e00a      	b.n	800a020 <_strtol_l.isra.0+0x6c>
 800a00a:	2c2b      	cmp	r4, #43	@ 0x2b
 800a00c:	bf04      	itt	eq
 800a00e:	782c      	ldrbeq	r4, [r5, #0]
 800a010:	1c95      	addeq	r5, r2, #2
 800a012:	e7ec      	b.n	8009fee <_strtol_l.isra.0+0x3a>
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1f6      	bne.n	800a006 <_strtol_l.isra.0+0x52>
 800a018:	2c30      	cmp	r4, #48	@ 0x30
 800a01a:	bf14      	ite	ne
 800a01c:	230a      	movne	r3, #10
 800a01e:	2308      	moveq	r3, #8
 800a020:	2200      	movs	r2, #0
 800a022:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a026:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a02a:	fbbc f9f3 	udiv	r9, ip, r3
 800a02e:	4610      	mov	r0, r2
 800a030:	fb03 ca19 	mls	sl, r3, r9, ip
 800a034:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a038:	2f09      	cmp	r7, #9
 800a03a:	d80f      	bhi.n	800a05c <_strtol_l.isra.0+0xa8>
 800a03c:	463c      	mov	r4, r7
 800a03e:	42a3      	cmp	r3, r4
 800a040:	dd1b      	ble.n	800a07a <_strtol_l.isra.0+0xc6>
 800a042:	1c57      	adds	r7, r2, #1
 800a044:	d007      	beq.n	800a056 <_strtol_l.isra.0+0xa2>
 800a046:	4581      	cmp	r9, r0
 800a048:	d314      	bcc.n	800a074 <_strtol_l.isra.0+0xc0>
 800a04a:	d101      	bne.n	800a050 <_strtol_l.isra.0+0x9c>
 800a04c:	45a2      	cmp	sl, r4
 800a04e:	db11      	blt.n	800a074 <_strtol_l.isra.0+0xc0>
 800a050:	2201      	movs	r2, #1
 800a052:	fb00 4003 	mla	r0, r0, r3, r4
 800a056:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a05a:	e7eb      	b.n	800a034 <_strtol_l.isra.0+0x80>
 800a05c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a060:	2f19      	cmp	r7, #25
 800a062:	d801      	bhi.n	800a068 <_strtol_l.isra.0+0xb4>
 800a064:	3c37      	subs	r4, #55	@ 0x37
 800a066:	e7ea      	b.n	800a03e <_strtol_l.isra.0+0x8a>
 800a068:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a06c:	2f19      	cmp	r7, #25
 800a06e:	d804      	bhi.n	800a07a <_strtol_l.isra.0+0xc6>
 800a070:	3c57      	subs	r4, #87	@ 0x57
 800a072:	e7e4      	b.n	800a03e <_strtol_l.isra.0+0x8a>
 800a074:	f04f 32ff 	mov.w	r2, #4294967295
 800a078:	e7ed      	b.n	800a056 <_strtol_l.isra.0+0xa2>
 800a07a:	1c53      	adds	r3, r2, #1
 800a07c:	d108      	bne.n	800a090 <_strtol_l.isra.0+0xdc>
 800a07e:	2322      	movs	r3, #34	@ 0x22
 800a080:	4660      	mov	r0, ip
 800a082:	f8ce 3000 	str.w	r3, [lr]
 800a086:	f1b8 0f00 	cmp.w	r8, #0
 800a08a:	d0a0      	beq.n	8009fce <_strtol_l.isra.0+0x1a>
 800a08c:	1e69      	subs	r1, r5, #1
 800a08e:	e006      	b.n	800a09e <_strtol_l.isra.0+0xea>
 800a090:	b106      	cbz	r6, 800a094 <_strtol_l.isra.0+0xe0>
 800a092:	4240      	negs	r0, r0
 800a094:	f1b8 0f00 	cmp.w	r8, #0
 800a098:	d099      	beq.n	8009fce <_strtol_l.isra.0+0x1a>
 800a09a:	2a00      	cmp	r2, #0
 800a09c:	d1f6      	bne.n	800a08c <_strtol_l.isra.0+0xd8>
 800a09e:	f8c8 1000 	str.w	r1, [r8]
 800a0a2:	e794      	b.n	8009fce <_strtol_l.isra.0+0x1a>
 800a0a4:	0800cba9 	.word	0x0800cba9

0800a0a8 <_strtol_r>:
 800a0a8:	f7ff bf84 	b.w	8009fb4 <_strtol_l.isra.0>

0800a0ac <__ssputs_r>:
 800a0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b0:	461f      	mov	r7, r3
 800a0b2:	688e      	ldr	r6, [r1, #8]
 800a0b4:	4682      	mov	sl, r0
 800a0b6:	42be      	cmp	r6, r7
 800a0b8:	460c      	mov	r4, r1
 800a0ba:	4690      	mov	r8, r2
 800a0bc:	680b      	ldr	r3, [r1, #0]
 800a0be:	d82d      	bhi.n	800a11c <__ssputs_r+0x70>
 800a0c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0c8:	d026      	beq.n	800a118 <__ssputs_r+0x6c>
 800a0ca:	6965      	ldr	r5, [r4, #20]
 800a0cc:	6909      	ldr	r1, [r1, #16]
 800a0ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0d2:	eba3 0901 	sub.w	r9, r3, r1
 800a0d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0da:	1c7b      	adds	r3, r7, #1
 800a0dc:	444b      	add	r3, r9
 800a0de:	106d      	asrs	r5, r5, #1
 800a0e0:	429d      	cmp	r5, r3
 800a0e2:	bf38      	it	cc
 800a0e4:	461d      	movcc	r5, r3
 800a0e6:	0553      	lsls	r3, r2, #21
 800a0e8:	d527      	bpl.n	800a13a <__ssputs_r+0x8e>
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	f7fe fc36 	bl	800895c <_malloc_r>
 800a0f0:	4606      	mov	r6, r0
 800a0f2:	b360      	cbz	r0, 800a14e <__ssputs_r+0xa2>
 800a0f4:	464a      	mov	r2, r9
 800a0f6:	6921      	ldr	r1, [r4, #16]
 800a0f8:	f7fd fd4f 	bl	8007b9a <memcpy>
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	6126      	str	r6, [r4, #16]
 800a10a:	444e      	add	r6, r9
 800a10c:	6026      	str	r6, [r4, #0]
 800a10e:	463e      	mov	r6, r7
 800a110:	6165      	str	r5, [r4, #20]
 800a112:	eba5 0509 	sub.w	r5, r5, r9
 800a116:	60a5      	str	r5, [r4, #8]
 800a118:	42be      	cmp	r6, r7
 800a11a:	d900      	bls.n	800a11e <__ssputs_r+0x72>
 800a11c:	463e      	mov	r6, r7
 800a11e:	4632      	mov	r2, r6
 800a120:	4641      	mov	r1, r8
 800a122:	6820      	ldr	r0, [r4, #0]
 800a124:	f000 fb63 	bl	800a7ee <memmove>
 800a128:	2000      	movs	r0, #0
 800a12a:	68a3      	ldr	r3, [r4, #8]
 800a12c:	1b9b      	subs	r3, r3, r6
 800a12e:	60a3      	str	r3, [r4, #8]
 800a130:	6823      	ldr	r3, [r4, #0]
 800a132:	4433      	add	r3, r6
 800a134:	6023      	str	r3, [r4, #0]
 800a136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a13a:	462a      	mov	r2, r5
 800a13c:	f000 ff39 	bl	800afb2 <_realloc_r>
 800a140:	4606      	mov	r6, r0
 800a142:	2800      	cmp	r0, #0
 800a144:	d1e0      	bne.n	800a108 <__ssputs_r+0x5c>
 800a146:	4650      	mov	r0, sl
 800a148:	6921      	ldr	r1, [r4, #16]
 800a14a:	f7fe fb95 	bl	8008878 <_free_r>
 800a14e:	230c      	movs	r3, #12
 800a150:	f8ca 3000 	str.w	r3, [sl]
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	f04f 30ff 	mov.w	r0, #4294967295
 800a15a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a15e:	81a3      	strh	r3, [r4, #12]
 800a160:	e7e9      	b.n	800a136 <__ssputs_r+0x8a>
	...

0800a164 <_svfiprintf_r>:
 800a164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a168:	4698      	mov	r8, r3
 800a16a:	898b      	ldrh	r3, [r1, #12]
 800a16c:	4607      	mov	r7, r0
 800a16e:	061b      	lsls	r3, r3, #24
 800a170:	460d      	mov	r5, r1
 800a172:	4614      	mov	r4, r2
 800a174:	b09d      	sub	sp, #116	@ 0x74
 800a176:	d510      	bpl.n	800a19a <_svfiprintf_r+0x36>
 800a178:	690b      	ldr	r3, [r1, #16]
 800a17a:	b973      	cbnz	r3, 800a19a <_svfiprintf_r+0x36>
 800a17c:	2140      	movs	r1, #64	@ 0x40
 800a17e:	f7fe fbed 	bl	800895c <_malloc_r>
 800a182:	6028      	str	r0, [r5, #0]
 800a184:	6128      	str	r0, [r5, #16]
 800a186:	b930      	cbnz	r0, 800a196 <_svfiprintf_r+0x32>
 800a188:	230c      	movs	r3, #12
 800a18a:	603b      	str	r3, [r7, #0]
 800a18c:	f04f 30ff 	mov.w	r0, #4294967295
 800a190:	b01d      	add	sp, #116	@ 0x74
 800a192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a196:	2340      	movs	r3, #64	@ 0x40
 800a198:	616b      	str	r3, [r5, #20]
 800a19a:	2300      	movs	r3, #0
 800a19c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a19e:	2320      	movs	r3, #32
 800a1a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1a4:	2330      	movs	r3, #48	@ 0x30
 800a1a6:	f04f 0901 	mov.w	r9, #1
 800a1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a348 <_svfiprintf_r+0x1e4>
 800a1b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1b6:	4623      	mov	r3, r4
 800a1b8:	469a      	mov	sl, r3
 800a1ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1be:	b10a      	cbz	r2, 800a1c4 <_svfiprintf_r+0x60>
 800a1c0:	2a25      	cmp	r2, #37	@ 0x25
 800a1c2:	d1f9      	bne.n	800a1b8 <_svfiprintf_r+0x54>
 800a1c4:	ebba 0b04 	subs.w	fp, sl, r4
 800a1c8:	d00b      	beq.n	800a1e2 <_svfiprintf_r+0x7e>
 800a1ca:	465b      	mov	r3, fp
 800a1cc:	4622      	mov	r2, r4
 800a1ce:	4629      	mov	r1, r5
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	f7ff ff6b 	bl	800a0ac <__ssputs_r>
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f000 80a7 	beq.w	800a32a <_svfiprintf_r+0x1c6>
 800a1dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1de:	445a      	add	r2, fp
 800a1e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	f000 809f 	beq.w	800a32a <_svfiprintf_r+0x1c6>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1f6:	f10a 0a01 	add.w	sl, sl, #1
 800a1fa:	9304      	str	r3, [sp, #16]
 800a1fc:	9307      	str	r3, [sp, #28]
 800a1fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a202:	931a      	str	r3, [sp, #104]	@ 0x68
 800a204:	4654      	mov	r4, sl
 800a206:	2205      	movs	r2, #5
 800a208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a20c:	484e      	ldr	r0, [pc, #312]	@ (800a348 <_svfiprintf_r+0x1e4>)
 800a20e:	f7fd fcb6 	bl	8007b7e <memchr>
 800a212:	9a04      	ldr	r2, [sp, #16]
 800a214:	b9d8      	cbnz	r0, 800a24e <_svfiprintf_r+0xea>
 800a216:	06d0      	lsls	r0, r2, #27
 800a218:	bf44      	itt	mi
 800a21a:	2320      	movmi	r3, #32
 800a21c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a220:	0711      	lsls	r1, r2, #28
 800a222:	bf44      	itt	mi
 800a224:	232b      	movmi	r3, #43	@ 0x2b
 800a226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a22a:	f89a 3000 	ldrb.w	r3, [sl]
 800a22e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a230:	d015      	beq.n	800a25e <_svfiprintf_r+0xfa>
 800a232:	4654      	mov	r4, sl
 800a234:	2000      	movs	r0, #0
 800a236:	f04f 0c0a 	mov.w	ip, #10
 800a23a:	9a07      	ldr	r2, [sp, #28]
 800a23c:	4621      	mov	r1, r4
 800a23e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a242:	3b30      	subs	r3, #48	@ 0x30
 800a244:	2b09      	cmp	r3, #9
 800a246:	d94b      	bls.n	800a2e0 <_svfiprintf_r+0x17c>
 800a248:	b1b0      	cbz	r0, 800a278 <_svfiprintf_r+0x114>
 800a24a:	9207      	str	r2, [sp, #28]
 800a24c:	e014      	b.n	800a278 <_svfiprintf_r+0x114>
 800a24e:	eba0 0308 	sub.w	r3, r0, r8
 800a252:	fa09 f303 	lsl.w	r3, r9, r3
 800a256:	4313      	orrs	r3, r2
 800a258:	46a2      	mov	sl, r4
 800a25a:	9304      	str	r3, [sp, #16]
 800a25c:	e7d2      	b.n	800a204 <_svfiprintf_r+0xa0>
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	1d19      	adds	r1, r3, #4
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	9103      	str	r1, [sp, #12]
 800a266:	2b00      	cmp	r3, #0
 800a268:	bfbb      	ittet	lt
 800a26a:	425b      	neglt	r3, r3
 800a26c:	f042 0202 	orrlt.w	r2, r2, #2
 800a270:	9307      	strge	r3, [sp, #28]
 800a272:	9307      	strlt	r3, [sp, #28]
 800a274:	bfb8      	it	lt
 800a276:	9204      	strlt	r2, [sp, #16]
 800a278:	7823      	ldrb	r3, [r4, #0]
 800a27a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a27c:	d10a      	bne.n	800a294 <_svfiprintf_r+0x130>
 800a27e:	7863      	ldrb	r3, [r4, #1]
 800a280:	2b2a      	cmp	r3, #42	@ 0x2a
 800a282:	d132      	bne.n	800a2ea <_svfiprintf_r+0x186>
 800a284:	9b03      	ldr	r3, [sp, #12]
 800a286:	3402      	adds	r4, #2
 800a288:	1d1a      	adds	r2, r3, #4
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	9203      	str	r2, [sp, #12]
 800a28e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a292:	9305      	str	r3, [sp, #20]
 800a294:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a34c <_svfiprintf_r+0x1e8>
 800a298:	2203      	movs	r2, #3
 800a29a:	4650      	mov	r0, sl
 800a29c:	7821      	ldrb	r1, [r4, #0]
 800a29e:	f7fd fc6e 	bl	8007b7e <memchr>
 800a2a2:	b138      	cbz	r0, 800a2b4 <_svfiprintf_r+0x150>
 800a2a4:	2240      	movs	r2, #64	@ 0x40
 800a2a6:	9b04      	ldr	r3, [sp, #16]
 800a2a8:	eba0 000a 	sub.w	r0, r0, sl
 800a2ac:	4082      	lsls	r2, r0
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	3401      	adds	r4, #1
 800a2b2:	9304      	str	r3, [sp, #16]
 800a2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b8:	2206      	movs	r2, #6
 800a2ba:	4825      	ldr	r0, [pc, #148]	@ (800a350 <_svfiprintf_r+0x1ec>)
 800a2bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2c0:	f7fd fc5d 	bl	8007b7e <memchr>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	d036      	beq.n	800a336 <_svfiprintf_r+0x1d2>
 800a2c8:	4b22      	ldr	r3, [pc, #136]	@ (800a354 <_svfiprintf_r+0x1f0>)
 800a2ca:	bb1b      	cbnz	r3, 800a314 <_svfiprintf_r+0x1b0>
 800a2cc:	9b03      	ldr	r3, [sp, #12]
 800a2ce:	3307      	adds	r3, #7
 800a2d0:	f023 0307 	bic.w	r3, r3, #7
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	9303      	str	r3, [sp, #12]
 800a2d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2da:	4433      	add	r3, r6
 800a2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2de:	e76a      	b.n	800a1b6 <_svfiprintf_r+0x52>
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	2001      	movs	r0, #1
 800a2e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2e8:	e7a8      	b.n	800a23c <_svfiprintf_r+0xd8>
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	f04f 0c0a 	mov.w	ip, #10
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	3401      	adds	r4, #1
 800a2f4:	9305      	str	r3, [sp, #20]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2fc:	3a30      	subs	r2, #48	@ 0x30
 800a2fe:	2a09      	cmp	r2, #9
 800a300:	d903      	bls.n	800a30a <_svfiprintf_r+0x1a6>
 800a302:	2b00      	cmp	r3, #0
 800a304:	d0c6      	beq.n	800a294 <_svfiprintf_r+0x130>
 800a306:	9105      	str	r1, [sp, #20]
 800a308:	e7c4      	b.n	800a294 <_svfiprintf_r+0x130>
 800a30a:	4604      	mov	r4, r0
 800a30c:	2301      	movs	r3, #1
 800a30e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a312:	e7f0      	b.n	800a2f6 <_svfiprintf_r+0x192>
 800a314:	ab03      	add	r3, sp, #12
 800a316:	9300      	str	r3, [sp, #0]
 800a318:	462a      	mov	r2, r5
 800a31a:	4638      	mov	r0, r7
 800a31c:	4b0e      	ldr	r3, [pc, #56]	@ (800a358 <_svfiprintf_r+0x1f4>)
 800a31e:	a904      	add	r1, sp, #16
 800a320:	f7fc fbbc 	bl	8006a9c <_printf_float>
 800a324:	1c42      	adds	r2, r0, #1
 800a326:	4606      	mov	r6, r0
 800a328:	d1d6      	bne.n	800a2d8 <_svfiprintf_r+0x174>
 800a32a:	89ab      	ldrh	r3, [r5, #12]
 800a32c:	065b      	lsls	r3, r3, #25
 800a32e:	f53f af2d 	bmi.w	800a18c <_svfiprintf_r+0x28>
 800a332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a334:	e72c      	b.n	800a190 <_svfiprintf_r+0x2c>
 800a336:	ab03      	add	r3, sp, #12
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	462a      	mov	r2, r5
 800a33c:	4638      	mov	r0, r7
 800a33e:	4b06      	ldr	r3, [pc, #24]	@ (800a358 <_svfiprintf_r+0x1f4>)
 800a340:	a904      	add	r1, sp, #16
 800a342:	f7fc fe49 	bl	8006fd8 <_printf_i>
 800a346:	e7ed      	b.n	800a324 <_svfiprintf_r+0x1c0>
 800a348:	0800c9a1 	.word	0x0800c9a1
 800a34c:	0800c9a7 	.word	0x0800c9a7
 800a350:	0800c9ab 	.word	0x0800c9ab
 800a354:	08006a9d 	.word	0x08006a9d
 800a358:	0800a0ad 	.word	0x0800a0ad

0800a35c <__sfputc_r>:
 800a35c:	6893      	ldr	r3, [r2, #8]
 800a35e:	b410      	push	{r4}
 800a360:	3b01      	subs	r3, #1
 800a362:	2b00      	cmp	r3, #0
 800a364:	6093      	str	r3, [r2, #8]
 800a366:	da07      	bge.n	800a378 <__sfputc_r+0x1c>
 800a368:	6994      	ldr	r4, [r2, #24]
 800a36a:	42a3      	cmp	r3, r4
 800a36c:	db01      	blt.n	800a372 <__sfputc_r+0x16>
 800a36e:	290a      	cmp	r1, #10
 800a370:	d102      	bne.n	800a378 <__sfputc_r+0x1c>
 800a372:	bc10      	pop	{r4}
 800a374:	f7fd baef 	b.w	8007956 <__swbuf_r>
 800a378:	6813      	ldr	r3, [r2, #0]
 800a37a:	1c58      	adds	r0, r3, #1
 800a37c:	6010      	str	r0, [r2, #0]
 800a37e:	7019      	strb	r1, [r3, #0]
 800a380:	4608      	mov	r0, r1
 800a382:	bc10      	pop	{r4}
 800a384:	4770      	bx	lr

0800a386 <__sfputs_r>:
 800a386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a388:	4606      	mov	r6, r0
 800a38a:	460f      	mov	r7, r1
 800a38c:	4614      	mov	r4, r2
 800a38e:	18d5      	adds	r5, r2, r3
 800a390:	42ac      	cmp	r4, r5
 800a392:	d101      	bne.n	800a398 <__sfputs_r+0x12>
 800a394:	2000      	movs	r0, #0
 800a396:	e007      	b.n	800a3a8 <__sfputs_r+0x22>
 800a398:	463a      	mov	r2, r7
 800a39a:	4630      	mov	r0, r6
 800a39c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a0:	f7ff ffdc 	bl	800a35c <__sfputc_r>
 800a3a4:	1c43      	adds	r3, r0, #1
 800a3a6:	d1f3      	bne.n	800a390 <__sfputs_r+0xa>
 800a3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a3ac <_vfiprintf_r>:
 800a3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b0:	460d      	mov	r5, r1
 800a3b2:	4614      	mov	r4, r2
 800a3b4:	4698      	mov	r8, r3
 800a3b6:	4606      	mov	r6, r0
 800a3b8:	b09d      	sub	sp, #116	@ 0x74
 800a3ba:	b118      	cbz	r0, 800a3c4 <_vfiprintf_r+0x18>
 800a3bc:	6a03      	ldr	r3, [r0, #32]
 800a3be:	b90b      	cbnz	r3, 800a3c4 <_vfiprintf_r+0x18>
 800a3c0:	f7fd f9be 	bl	8007740 <__sinit>
 800a3c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3c6:	07d9      	lsls	r1, r3, #31
 800a3c8:	d405      	bmi.n	800a3d6 <_vfiprintf_r+0x2a>
 800a3ca:	89ab      	ldrh	r3, [r5, #12]
 800a3cc:	059a      	lsls	r2, r3, #22
 800a3ce:	d402      	bmi.n	800a3d6 <_vfiprintf_r+0x2a>
 800a3d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3d2:	f7fd fbd2 	bl	8007b7a <__retarget_lock_acquire_recursive>
 800a3d6:	89ab      	ldrh	r3, [r5, #12]
 800a3d8:	071b      	lsls	r3, r3, #28
 800a3da:	d501      	bpl.n	800a3e0 <_vfiprintf_r+0x34>
 800a3dc:	692b      	ldr	r3, [r5, #16]
 800a3de:	b99b      	cbnz	r3, 800a408 <_vfiprintf_r+0x5c>
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	f7fd faf6 	bl	80079d4 <__swsetup_r>
 800a3e8:	b170      	cbz	r0, 800a408 <_vfiprintf_r+0x5c>
 800a3ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3ec:	07dc      	lsls	r4, r3, #31
 800a3ee:	d504      	bpl.n	800a3fa <_vfiprintf_r+0x4e>
 800a3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f4:	b01d      	add	sp, #116	@ 0x74
 800a3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3fa:	89ab      	ldrh	r3, [r5, #12]
 800a3fc:	0598      	lsls	r0, r3, #22
 800a3fe:	d4f7      	bmi.n	800a3f0 <_vfiprintf_r+0x44>
 800a400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a402:	f7fd fbbb 	bl	8007b7c <__retarget_lock_release_recursive>
 800a406:	e7f3      	b.n	800a3f0 <_vfiprintf_r+0x44>
 800a408:	2300      	movs	r3, #0
 800a40a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a40c:	2320      	movs	r3, #32
 800a40e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a412:	2330      	movs	r3, #48	@ 0x30
 800a414:	f04f 0901 	mov.w	r9, #1
 800a418:	f8cd 800c 	str.w	r8, [sp, #12]
 800a41c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a5c8 <_vfiprintf_r+0x21c>
 800a420:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a424:	4623      	mov	r3, r4
 800a426:	469a      	mov	sl, r3
 800a428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42c:	b10a      	cbz	r2, 800a432 <_vfiprintf_r+0x86>
 800a42e:	2a25      	cmp	r2, #37	@ 0x25
 800a430:	d1f9      	bne.n	800a426 <_vfiprintf_r+0x7a>
 800a432:	ebba 0b04 	subs.w	fp, sl, r4
 800a436:	d00b      	beq.n	800a450 <_vfiprintf_r+0xa4>
 800a438:	465b      	mov	r3, fp
 800a43a:	4622      	mov	r2, r4
 800a43c:	4629      	mov	r1, r5
 800a43e:	4630      	mov	r0, r6
 800a440:	f7ff ffa1 	bl	800a386 <__sfputs_r>
 800a444:	3001      	adds	r0, #1
 800a446:	f000 80a7 	beq.w	800a598 <_vfiprintf_r+0x1ec>
 800a44a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a44c:	445a      	add	r2, fp
 800a44e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a450:	f89a 3000 	ldrb.w	r3, [sl]
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 809f 	beq.w	800a598 <_vfiprintf_r+0x1ec>
 800a45a:	2300      	movs	r3, #0
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a464:	f10a 0a01 	add.w	sl, sl, #1
 800a468:	9304      	str	r3, [sp, #16]
 800a46a:	9307      	str	r3, [sp, #28]
 800a46c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a470:	931a      	str	r3, [sp, #104]	@ 0x68
 800a472:	4654      	mov	r4, sl
 800a474:	2205      	movs	r2, #5
 800a476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a47a:	4853      	ldr	r0, [pc, #332]	@ (800a5c8 <_vfiprintf_r+0x21c>)
 800a47c:	f7fd fb7f 	bl	8007b7e <memchr>
 800a480:	9a04      	ldr	r2, [sp, #16]
 800a482:	b9d8      	cbnz	r0, 800a4bc <_vfiprintf_r+0x110>
 800a484:	06d1      	lsls	r1, r2, #27
 800a486:	bf44      	itt	mi
 800a488:	2320      	movmi	r3, #32
 800a48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a48e:	0713      	lsls	r3, r2, #28
 800a490:	bf44      	itt	mi
 800a492:	232b      	movmi	r3, #43	@ 0x2b
 800a494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a498:	f89a 3000 	ldrb.w	r3, [sl]
 800a49c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a49e:	d015      	beq.n	800a4cc <_vfiprintf_r+0x120>
 800a4a0:	4654      	mov	r4, sl
 800a4a2:	2000      	movs	r0, #0
 800a4a4:	f04f 0c0a 	mov.w	ip, #10
 800a4a8:	9a07      	ldr	r2, [sp, #28]
 800a4aa:	4621      	mov	r1, r4
 800a4ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4b0:	3b30      	subs	r3, #48	@ 0x30
 800a4b2:	2b09      	cmp	r3, #9
 800a4b4:	d94b      	bls.n	800a54e <_vfiprintf_r+0x1a2>
 800a4b6:	b1b0      	cbz	r0, 800a4e6 <_vfiprintf_r+0x13a>
 800a4b8:	9207      	str	r2, [sp, #28]
 800a4ba:	e014      	b.n	800a4e6 <_vfiprintf_r+0x13a>
 800a4bc:	eba0 0308 	sub.w	r3, r0, r8
 800a4c0:	fa09 f303 	lsl.w	r3, r9, r3
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	46a2      	mov	sl, r4
 800a4c8:	9304      	str	r3, [sp, #16]
 800a4ca:	e7d2      	b.n	800a472 <_vfiprintf_r+0xc6>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	1d19      	adds	r1, r3, #4
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	9103      	str	r1, [sp, #12]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bfbb      	ittet	lt
 800a4d8:	425b      	neglt	r3, r3
 800a4da:	f042 0202 	orrlt.w	r2, r2, #2
 800a4de:	9307      	strge	r3, [sp, #28]
 800a4e0:	9307      	strlt	r3, [sp, #28]
 800a4e2:	bfb8      	it	lt
 800a4e4:	9204      	strlt	r2, [sp, #16]
 800a4e6:	7823      	ldrb	r3, [r4, #0]
 800a4e8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4ea:	d10a      	bne.n	800a502 <_vfiprintf_r+0x156>
 800a4ec:	7863      	ldrb	r3, [r4, #1]
 800a4ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4f0:	d132      	bne.n	800a558 <_vfiprintf_r+0x1ac>
 800a4f2:	9b03      	ldr	r3, [sp, #12]
 800a4f4:	3402      	adds	r4, #2
 800a4f6:	1d1a      	adds	r2, r3, #4
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	9203      	str	r2, [sp, #12]
 800a4fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a500:	9305      	str	r3, [sp, #20]
 800a502:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a5cc <_vfiprintf_r+0x220>
 800a506:	2203      	movs	r2, #3
 800a508:	4650      	mov	r0, sl
 800a50a:	7821      	ldrb	r1, [r4, #0]
 800a50c:	f7fd fb37 	bl	8007b7e <memchr>
 800a510:	b138      	cbz	r0, 800a522 <_vfiprintf_r+0x176>
 800a512:	2240      	movs	r2, #64	@ 0x40
 800a514:	9b04      	ldr	r3, [sp, #16]
 800a516:	eba0 000a 	sub.w	r0, r0, sl
 800a51a:	4082      	lsls	r2, r0
 800a51c:	4313      	orrs	r3, r2
 800a51e:	3401      	adds	r4, #1
 800a520:	9304      	str	r3, [sp, #16]
 800a522:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a526:	2206      	movs	r2, #6
 800a528:	4829      	ldr	r0, [pc, #164]	@ (800a5d0 <_vfiprintf_r+0x224>)
 800a52a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a52e:	f7fd fb26 	bl	8007b7e <memchr>
 800a532:	2800      	cmp	r0, #0
 800a534:	d03f      	beq.n	800a5b6 <_vfiprintf_r+0x20a>
 800a536:	4b27      	ldr	r3, [pc, #156]	@ (800a5d4 <_vfiprintf_r+0x228>)
 800a538:	bb1b      	cbnz	r3, 800a582 <_vfiprintf_r+0x1d6>
 800a53a:	9b03      	ldr	r3, [sp, #12]
 800a53c:	3307      	adds	r3, #7
 800a53e:	f023 0307 	bic.w	r3, r3, #7
 800a542:	3308      	adds	r3, #8
 800a544:	9303      	str	r3, [sp, #12]
 800a546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a548:	443b      	add	r3, r7
 800a54a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a54c:	e76a      	b.n	800a424 <_vfiprintf_r+0x78>
 800a54e:	460c      	mov	r4, r1
 800a550:	2001      	movs	r0, #1
 800a552:	fb0c 3202 	mla	r2, ip, r2, r3
 800a556:	e7a8      	b.n	800a4aa <_vfiprintf_r+0xfe>
 800a558:	2300      	movs	r3, #0
 800a55a:	f04f 0c0a 	mov.w	ip, #10
 800a55e:	4619      	mov	r1, r3
 800a560:	3401      	adds	r4, #1
 800a562:	9305      	str	r3, [sp, #20]
 800a564:	4620      	mov	r0, r4
 800a566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a56a:	3a30      	subs	r2, #48	@ 0x30
 800a56c:	2a09      	cmp	r2, #9
 800a56e:	d903      	bls.n	800a578 <_vfiprintf_r+0x1cc>
 800a570:	2b00      	cmp	r3, #0
 800a572:	d0c6      	beq.n	800a502 <_vfiprintf_r+0x156>
 800a574:	9105      	str	r1, [sp, #20]
 800a576:	e7c4      	b.n	800a502 <_vfiprintf_r+0x156>
 800a578:	4604      	mov	r4, r0
 800a57a:	2301      	movs	r3, #1
 800a57c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a580:	e7f0      	b.n	800a564 <_vfiprintf_r+0x1b8>
 800a582:	ab03      	add	r3, sp, #12
 800a584:	9300      	str	r3, [sp, #0]
 800a586:	462a      	mov	r2, r5
 800a588:	4630      	mov	r0, r6
 800a58a:	4b13      	ldr	r3, [pc, #76]	@ (800a5d8 <_vfiprintf_r+0x22c>)
 800a58c:	a904      	add	r1, sp, #16
 800a58e:	f7fc fa85 	bl	8006a9c <_printf_float>
 800a592:	4607      	mov	r7, r0
 800a594:	1c78      	adds	r0, r7, #1
 800a596:	d1d6      	bne.n	800a546 <_vfiprintf_r+0x19a>
 800a598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a59a:	07d9      	lsls	r1, r3, #31
 800a59c:	d405      	bmi.n	800a5aa <_vfiprintf_r+0x1fe>
 800a59e:	89ab      	ldrh	r3, [r5, #12]
 800a5a0:	059a      	lsls	r2, r3, #22
 800a5a2:	d402      	bmi.n	800a5aa <_vfiprintf_r+0x1fe>
 800a5a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5a6:	f7fd fae9 	bl	8007b7c <__retarget_lock_release_recursive>
 800a5aa:	89ab      	ldrh	r3, [r5, #12]
 800a5ac:	065b      	lsls	r3, r3, #25
 800a5ae:	f53f af1f 	bmi.w	800a3f0 <_vfiprintf_r+0x44>
 800a5b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5b4:	e71e      	b.n	800a3f4 <_vfiprintf_r+0x48>
 800a5b6:	ab03      	add	r3, sp, #12
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	462a      	mov	r2, r5
 800a5bc:	4630      	mov	r0, r6
 800a5be:	4b06      	ldr	r3, [pc, #24]	@ (800a5d8 <_vfiprintf_r+0x22c>)
 800a5c0:	a904      	add	r1, sp, #16
 800a5c2:	f7fc fd09 	bl	8006fd8 <_printf_i>
 800a5c6:	e7e4      	b.n	800a592 <_vfiprintf_r+0x1e6>
 800a5c8:	0800c9a1 	.word	0x0800c9a1
 800a5cc:	0800c9a7 	.word	0x0800c9a7
 800a5d0:	0800c9ab 	.word	0x0800c9ab
 800a5d4:	08006a9d 	.word	0x08006a9d
 800a5d8:	0800a387 	.word	0x0800a387

0800a5dc <__sflush_r>:
 800a5dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e2:	0716      	lsls	r6, r2, #28
 800a5e4:	4605      	mov	r5, r0
 800a5e6:	460c      	mov	r4, r1
 800a5e8:	d454      	bmi.n	800a694 <__sflush_r+0xb8>
 800a5ea:	684b      	ldr	r3, [r1, #4]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	dc02      	bgt.n	800a5f6 <__sflush_r+0x1a>
 800a5f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	dd48      	ble.n	800a688 <__sflush_r+0xac>
 800a5f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5f8:	2e00      	cmp	r6, #0
 800a5fa:	d045      	beq.n	800a688 <__sflush_r+0xac>
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a602:	682f      	ldr	r7, [r5, #0]
 800a604:	6a21      	ldr	r1, [r4, #32]
 800a606:	602b      	str	r3, [r5, #0]
 800a608:	d030      	beq.n	800a66c <__sflush_r+0x90>
 800a60a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a60c:	89a3      	ldrh	r3, [r4, #12]
 800a60e:	0759      	lsls	r1, r3, #29
 800a610:	d505      	bpl.n	800a61e <__sflush_r+0x42>
 800a612:	6863      	ldr	r3, [r4, #4]
 800a614:	1ad2      	subs	r2, r2, r3
 800a616:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a618:	b10b      	cbz	r3, 800a61e <__sflush_r+0x42>
 800a61a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a61c:	1ad2      	subs	r2, r2, r3
 800a61e:	2300      	movs	r3, #0
 800a620:	4628      	mov	r0, r5
 800a622:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a624:	6a21      	ldr	r1, [r4, #32]
 800a626:	47b0      	blx	r6
 800a628:	1c43      	adds	r3, r0, #1
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	d106      	bne.n	800a63c <__sflush_r+0x60>
 800a62e:	6829      	ldr	r1, [r5, #0]
 800a630:	291d      	cmp	r1, #29
 800a632:	d82b      	bhi.n	800a68c <__sflush_r+0xb0>
 800a634:	4a28      	ldr	r2, [pc, #160]	@ (800a6d8 <__sflush_r+0xfc>)
 800a636:	40ca      	lsrs	r2, r1
 800a638:	07d6      	lsls	r6, r2, #31
 800a63a:	d527      	bpl.n	800a68c <__sflush_r+0xb0>
 800a63c:	2200      	movs	r2, #0
 800a63e:	6062      	str	r2, [r4, #4]
 800a640:	6922      	ldr	r2, [r4, #16]
 800a642:	04d9      	lsls	r1, r3, #19
 800a644:	6022      	str	r2, [r4, #0]
 800a646:	d504      	bpl.n	800a652 <__sflush_r+0x76>
 800a648:	1c42      	adds	r2, r0, #1
 800a64a:	d101      	bne.n	800a650 <__sflush_r+0x74>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	b903      	cbnz	r3, 800a652 <__sflush_r+0x76>
 800a650:	6560      	str	r0, [r4, #84]	@ 0x54
 800a652:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a654:	602f      	str	r7, [r5, #0]
 800a656:	b1b9      	cbz	r1, 800a688 <__sflush_r+0xac>
 800a658:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a65c:	4299      	cmp	r1, r3
 800a65e:	d002      	beq.n	800a666 <__sflush_r+0x8a>
 800a660:	4628      	mov	r0, r5
 800a662:	f7fe f909 	bl	8008878 <_free_r>
 800a666:	2300      	movs	r3, #0
 800a668:	6363      	str	r3, [r4, #52]	@ 0x34
 800a66a:	e00d      	b.n	800a688 <__sflush_r+0xac>
 800a66c:	2301      	movs	r3, #1
 800a66e:	4628      	mov	r0, r5
 800a670:	47b0      	blx	r6
 800a672:	4602      	mov	r2, r0
 800a674:	1c50      	adds	r0, r2, #1
 800a676:	d1c9      	bne.n	800a60c <__sflush_r+0x30>
 800a678:	682b      	ldr	r3, [r5, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d0c6      	beq.n	800a60c <__sflush_r+0x30>
 800a67e:	2b1d      	cmp	r3, #29
 800a680:	d001      	beq.n	800a686 <__sflush_r+0xaa>
 800a682:	2b16      	cmp	r3, #22
 800a684:	d11d      	bne.n	800a6c2 <__sflush_r+0xe6>
 800a686:	602f      	str	r7, [r5, #0]
 800a688:	2000      	movs	r0, #0
 800a68a:	e021      	b.n	800a6d0 <__sflush_r+0xf4>
 800a68c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a690:	b21b      	sxth	r3, r3
 800a692:	e01a      	b.n	800a6ca <__sflush_r+0xee>
 800a694:	690f      	ldr	r7, [r1, #16]
 800a696:	2f00      	cmp	r7, #0
 800a698:	d0f6      	beq.n	800a688 <__sflush_r+0xac>
 800a69a:	0793      	lsls	r3, r2, #30
 800a69c:	bf18      	it	ne
 800a69e:	2300      	movne	r3, #0
 800a6a0:	680e      	ldr	r6, [r1, #0]
 800a6a2:	bf08      	it	eq
 800a6a4:	694b      	ldreq	r3, [r1, #20]
 800a6a6:	1bf6      	subs	r6, r6, r7
 800a6a8:	600f      	str	r7, [r1, #0]
 800a6aa:	608b      	str	r3, [r1, #8]
 800a6ac:	2e00      	cmp	r6, #0
 800a6ae:	ddeb      	ble.n	800a688 <__sflush_r+0xac>
 800a6b0:	4633      	mov	r3, r6
 800a6b2:	463a      	mov	r2, r7
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	6a21      	ldr	r1, [r4, #32]
 800a6b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a6bc:	47e0      	blx	ip
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	dc07      	bgt.n	800a6d2 <__sflush_r+0xf6>
 800a6c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ce:	81a3      	strh	r3, [r4, #12]
 800a6d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6d2:	4407      	add	r7, r0
 800a6d4:	1a36      	subs	r6, r6, r0
 800a6d6:	e7e9      	b.n	800a6ac <__sflush_r+0xd0>
 800a6d8:	20400001 	.word	0x20400001

0800a6dc <_fflush_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	690b      	ldr	r3, [r1, #16]
 800a6e0:	4605      	mov	r5, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	b913      	cbnz	r3, 800a6ec <_fflush_r+0x10>
 800a6e6:	2500      	movs	r5, #0
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	b118      	cbz	r0, 800a6f6 <_fflush_r+0x1a>
 800a6ee:	6a03      	ldr	r3, [r0, #32]
 800a6f0:	b90b      	cbnz	r3, 800a6f6 <_fflush_r+0x1a>
 800a6f2:	f7fd f825 	bl	8007740 <__sinit>
 800a6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0f3      	beq.n	800a6e6 <_fflush_r+0xa>
 800a6fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a700:	07d0      	lsls	r0, r2, #31
 800a702:	d404      	bmi.n	800a70e <_fflush_r+0x32>
 800a704:	0599      	lsls	r1, r3, #22
 800a706:	d402      	bmi.n	800a70e <_fflush_r+0x32>
 800a708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a70a:	f7fd fa36 	bl	8007b7a <__retarget_lock_acquire_recursive>
 800a70e:	4628      	mov	r0, r5
 800a710:	4621      	mov	r1, r4
 800a712:	f7ff ff63 	bl	800a5dc <__sflush_r>
 800a716:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a718:	4605      	mov	r5, r0
 800a71a:	07da      	lsls	r2, r3, #31
 800a71c:	d4e4      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a71e:	89a3      	ldrh	r3, [r4, #12]
 800a720:	059b      	lsls	r3, r3, #22
 800a722:	d4e1      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a726:	f7fd fa29 	bl	8007b7c <__retarget_lock_release_recursive>
 800a72a:	e7dd      	b.n	800a6e8 <_fflush_r+0xc>

0800a72c <__swhatbuf_r>:
 800a72c:	b570      	push	{r4, r5, r6, lr}
 800a72e:	460c      	mov	r4, r1
 800a730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a734:	4615      	mov	r5, r2
 800a736:	2900      	cmp	r1, #0
 800a738:	461e      	mov	r6, r3
 800a73a:	b096      	sub	sp, #88	@ 0x58
 800a73c:	da0c      	bge.n	800a758 <__swhatbuf_r+0x2c>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	2100      	movs	r1, #0
 800a742:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a746:	bf14      	ite	ne
 800a748:	2340      	movne	r3, #64	@ 0x40
 800a74a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a74e:	2000      	movs	r0, #0
 800a750:	6031      	str	r1, [r6, #0]
 800a752:	602b      	str	r3, [r5, #0]
 800a754:	b016      	add	sp, #88	@ 0x58
 800a756:	bd70      	pop	{r4, r5, r6, pc}
 800a758:	466a      	mov	r2, sp
 800a75a:	f000 f875 	bl	800a848 <_fstat_r>
 800a75e:	2800      	cmp	r0, #0
 800a760:	dbed      	blt.n	800a73e <__swhatbuf_r+0x12>
 800a762:	9901      	ldr	r1, [sp, #4]
 800a764:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a768:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a76c:	4259      	negs	r1, r3
 800a76e:	4159      	adcs	r1, r3
 800a770:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a774:	e7eb      	b.n	800a74e <__swhatbuf_r+0x22>

0800a776 <__smakebuf_r>:
 800a776:	898b      	ldrh	r3, [r1, #12]
 800a778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a77a:	079d      	lsls	r5, r3, #30
 800a77c:	4606      	mov	r6, r0
 800a77e:	460c      	mov	r4, r1
 800a780:	d507      	bpl.n	800a792 <__smakebuf_r+0x1c>
 800a782:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a786:	6023      	str	r3, [r4, #0]
 800a788:	6123      	str	r3, [r4, #16]
 800a78a:	2301      	movs	r3, #1
 800a78c:	6163      	str	r3, [r4, #20]
 800a78e:	b003      	add	sp, #12
 800a790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a792:	466a      	mov	r2, sp
 800a794:	ab01      	add	r3, sp, #4
 800a796:	f7ff ffc9 	bl	800a72c <__swhatbuf_r>
 800a79a:	9f00      	ldr	r7, [sp, #0]
 800a79c:	4605      	mov	r5, r0
 800a79e:	4639      	mov	r1, r7
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f7fe f8db 	bl	800895c <_malloc_r>
 800a7a6:	b948      	cbnz	r0, 800a7bc <__smakebuf_r+0x46>
 800a7a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ac:	059a      	lsls	r2, r3, #22
 800a7ae:	d4ee      	bmi.n	800a78e <__smakebuf_r+0x18>
 800a7b0:	f023 0303 	bic.w	r3, r3, #3
 800a7b4:	f043 0302 	orr.w	r3, r3, #2
 800a7b8:	81a3      	strh	r3, [r4, #12]
 800a7ba:	e7e2      	b.n	800a782 <__smakebuf_r+0xc>
 800a7bc:	89a3      	ldrh	r3, [r4, #12]
 800a7be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c6:	81a3      	strh	r3, [r4, #12]
 800a7c8:	9b01      	ldr	r3, [sp, #4]
 800a7ca:	6020      	str	r0, [r4, #0]
 800a7cc:	b15b      	cbz	r3, 800a7e6 <__smakebuf_r+0x70>
 800a7ce:	4630      	mov	r0, r6
 800a7d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7d4:	f000 f84a 	bl	800a86c <_isatty_r>
 800a7d8:	b128      	cbz	r0, 800a7e6 <__smakebuf_r+0x70>
 800a7da:	89a3      	ldrh	r3, [r4, #12]
 800a7dc:	f023 0303 	bic.w	r3, r3, #3
 800a7e0:	f043 0301 	orr.w	r3, r3, #1
 800a7e4:	81a3      	strh	r3, [r4, #12]
 800a7e6:	89a3      	ldrh	r3, [r4, #12]
 800a7e8:	431d      	orrs	r5, r3
 800a7ea:	81a5      	strh	r5, [r4, #12]
 800a7ec:	e7cf      	b.n	800a78e <__smakebuf_r+0x18>

0800a7ee <memmove>:
 800a7ee:	4288      	cmp	r0, r1
 800a7f0:	b510      	push	{r4, lr}
 800a7f2:	eb01 0402 	add.w	r4, r1, r2
 800a7f6:	d902      	bls.n	800a7fe <memmove+0x10>
 800a7f8:	4284      	cmp	r4, r0
 800a7fa:	4623      	mov	r3, r4
 800a7fc:	d807      	bhi.n	800a80e <memmove+0x20>
 800a7fe:	1e43      	subs	r3, r0, #1
 800a800:	42a1      	cmp	r1, r4
 800a802:	d008      	beq.n	800a816 <memmove+0x28>
 800a804:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a808:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a80c:	e7f8      	b.n	800a800 <memmove+0x12>
 800a80e:	4601      	mov	r1, r0
 800a810:	4402      	add	r2, r0
 800a812:	428a      	cmp	r2, r1
 800a814:	d100      	bne.n	800a818 <memmove+0x2a>
 800a816:	bd10      	pop	{r4, pc}
 800a818:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a81c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a820:	e7f7      	b.n	800a812 <memmove+0x24>

0800a822 <strncmp>:
 800a822:	b510      	push	{r4, lr}
 800a824:	b16a      	cbz	r2, 800a842 <strncmp+0x20>
 800a826:	3901      	subs	r1, #1
 800a828:	1884      	adds	r4, r0, r2
 800a82a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a82e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a832:	429a      	cmp	r2, r3
 800a834:	d103      	bne.n	800a83e <strncmp+0x1c>
 800a836:	42a0      	cmp	r0, r4
 800a838:	d001      	beq.n	800a83e <strncmp+0x1c>
 800a83a:	2a00      	cmp	r2, #0
 800a83c:	d1f5      	bne.n	800a82a <strncmp+0x8>
 800a83e:	1ad0      	subs	r0, r2, r3
 800a840:	bd10      	pop	{r4, pc}
 800a842:	4610      	mov	r0, r2
 800a844:	e7fc      	b.n	800a840 <strncmp+0x1e>
	...

0800a848 <_fstat_r>:
 800a848:	b538      	push	{r3, r4, r5, lr}
 800a84a:	2300      	movs	r3, #0
 800a84c:	4d06      	ldr	r5, [pc, #24]	@ (800a868 <_fstat_r+0x20>)
 800a84e:	4604      	mov	r4, r0
 800a850:	4608      	mov	r0, r1
 800a852:	4611      	mov	r1, r2
 800a854:	602b      	str	r3, [r5, #0]
 800a856:	f7f7 fb62 	bl	8001f1e <_fstat>
 800a85a:	1c43      	adds	r3, r0, #1
 800a85c:	d102      	bne.n	800a864 <_fstat_r+0x1c>
 800a85e:	682b      	ldr	r3, [r5, #0]
 800a860:	b103      	cbz	r3, 800a864 <_fstat_r+0x1c>
 800a862:	6023      	str	r3, [r4, #0]
 800a864:	bd38      	pop	{r3, r4, r5, pc}
 800a866:	bf00      	nop
 800a868:	200012d0 	.word	0x200012d0

0800a86c <_isatty_r>:
 800a86c:	b538      	push	{r3, r4, r5, lr}
 800a86e:	2300      	movs	r3, #0
 800a870:	4d05      	ldr	r5, [pc, #20]	@ (800a888 <_isatty_r+0x1c>)
 800a872:	4604      	mov	r4, r0
 800a874:	4608      	mov	r0, r1
 800a876:	602b      	str	r3, [r5, #0]
 800a878:	f7f7 fb60 	bl	8001f3c <_isatty>
 800a87c:	1c43      	adds	r3, r0, #1
 800a87e:	d102      	bne.n	800a886 <_isatty_r+0x1a>
 800a880:	682b      	ldr	r3, [r5, #0]
 800a882:	b103      	cbz	r3, 800a886 <_isatty_r+0x1a>
 800a884:	6023      	str	r3, [r4, #0]
 800a886:	bd38      	pop	{r3, r4, r5, pc}
 800a888:	200012d0 	.word	0x200012d0

0800a88c <_sbrk_r>:
 800a88c:	b538      	push	{r3, r4, r5, lr}
 800a88e:	2300      	movs	r3, #0
 800a890:	4d05      	ldr	r5, [pc, #20]	@ (800a8a8 <_sbrk_r+0x1c>)
 800a892:	4604      	mov	r4, r0
 800a894:	4608      	mov	r0, r1
 800a896:	602b      	str	r3, [r5, #0]
 800a898:	f7f7 fb66 	bl	8001f68 <_sbrk>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d102      	bne.n	800a8a6 <_sbrk_r+0x1a>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	b103      	cbz	r3, 800a8a6 <_sbrk_r+0x1a>
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	200012d0 	.word	0x200012d0

0800a8ac <nan>:
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	4901      	ldr	r1, [pc, #4]	@ (800a8b4 <nan+0x8>)
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop
 800a8b4:	7ff80000 	.word	0x7ff80000

0800a8b8 <__assert_func>:
 800a8b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8ba:	4614      	mov	r4, r2
 800a8bc:	461a      	mov	r2, r3
 800a8be:	4b09      	ldr	r3, [pc, #36]	@ (800a8e4 <__assert_func+0x2c>)
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68d8      	ldr	r0, [r3, #12]
 800a8c6:	b14c      	cbz	r4, 800a8dc <__assert_func+0x24>
 800a8c8:	4b07      	ldr	r3, [pc, #28]	@ (800a8e8 <__assert_func+0x30>)
 800a8ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8ce:	9100      	str	r1, [sp, #0]
 800a8d0:	462b      	mov	r3, r5
 800a8d2:	4906      	ldr	r1, [pc, #24]	@ (800a8ec <__assert_func+0x34>)
 800a8d4:	f000 fba8 	bl	800b028 <fiprintf>
 800a8d8:	f000 fbb8 	bl	800b04c <abort>
 800a8dc:	4b04      	ldr	r3, [pc, #16]	@ (800a8f0 <__assert_func+0x38>)
 800a8de:	461c      	mov	r4, r3
 800a8e0:	e7f3      	b.n	800a8ca <__assert_func+0x12>
 800a8e2:	bf00      	nop
 800a8e4:	20000030 	.word	0x20000030
 800a8e8:	0800c9ba 	.word	0x0800c9ba
 800a8ec:	0800c9c7 	.word	0x0800c9c7
 800a8f0:	0800c9f5 	.word	0x0800c9f5

0800a8f4 <_calloc_r>:
 800a8f4:	b570      	push	{r4, r5, r6, lr}
 800a8f6:	fba1 5402 	umull	r5, r4, r1, r2
 800a8fa:	b934      	cbnz	r4, 800a90a <_calloc_r+0x16>
 800a8fc:	4629      	mov	r1, r5
 800a8fe:	f7fe f82d 	bl	800895c <_malloc_r>
 800a902:	4606      	mov	r6, r0
 800a904:	b928      	cbnz	r0, 800a912 <_calloc_r+0x1e>
 800a906:	4630      	mov	r0, r6
 800a908:	bd70      	pop	{r4, r5, r6, pc}
 800a90a:	220c      	movs	r2, #12
 800a90c:	2600      	movs	r6, #0
 800a90e:	6002      	str	r2, [r0, #0]
 800a910:	e7f9      	b.n	800a906 <_calloc_r+0x12>
 800a912:	462a      	mov	r2, r5
 800a914:	4621      	mov	r1, r4
 800a916:	f7fd f8b3 	bl	8007a80 <memset>
 800a91a:	e7f4      	b.n	800a906 <_calloc_r+0x12>

0800a91c <rshift>:
 800a91c:	6903      	ldr	r3, [r0, #16]
 800a91e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a922:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a926:	f100 0414 	add.w	r4, r0, #20
 800a92a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a92e:	dd46      	ble.n	800a9be <rshift+0xa2>
 800a930:	f011 011f 	ands.w	r1, r1, #31
 800a934:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a938:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a93c:	d10c      	bne.n	800a958 <rshift+0x3c>
 800a93e:	4629      	mov	r1, r5
 800a940:	f100 0710 	add.w	r7, r0, #16
 800a944:	42b1      	cmp	r1, r6
 800a946:	d335      	bcc.n	800a9b4 <rshift+0x98>
 800a948:	1a9b      	subs	r3, r3, r2
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	1eea      	subs	r2, r5, #3
 800a94e:	4296      	cmp	r6, r2
 800a950:	bf38      	it	cc
 800a952:	2300      	movcc	r3, #0
 800a954:	4423      	add	r3, r4
 800a956:	e015      	b.n	800a984 <rshift+0x68>
 800a958:	46a1      	mov	r9, r4
 800a95a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a95e:	f1c1 0820 	rsb	r8, r1, #32
 800a962:	40cf      	lsrs	r7, r1
 800a964:	f105 0e04 	add.w	lr, r5, #4
 800a968:	4576      	cmp	r6, lr
 800a96a:	46f4      	mov	ip, lr
 800a96c:	d816      	bhi.n	800a99c <rshift+0x80>
 800a96e:	1a9a      	subs	r2, r3, r2
 800a970:	0092      	lsls	r2, r2, #2
 800a972:	3a04      	subs	r2, #4
 800a974:	3501      	adds	r5, #1
 800a976:	42ae      	cmp	r6, r5
 800a978:	bf38      	it	cc
 800a97a:	2200      	movcc	r2, #0
 800a97c:	18a3      	adds	r3, r4, r2
 800a97e:	50a7      	str	r7, [r4, r2]
 800a980:	b107      	cbz	r7, 800a984 <rshift+0x68>
 800a982:	3304      	adds	r3, #4
 800a984:	42a3      	cmp	r3, r4
 800a986:	eba3 0204 	sub.w	r2, r3, r4
 800a98a:	bf08      	it	eq
 800a98c:	2300      	moveq	r3, #0
 800a98e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a992:	6102      	str	r2, [r0, #16]
 800a994:	bf08      	it	eq
 800a996:	6143      	streq	r3, [r0, #20]
 800a998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a99c:	f8dc c000 	ldr.w	ip, [ip]
 800a9a0:	fa0c fc08 	lsl.w	ip, ip, r8
 800a9a4:	ea4c 0707 	orr.w	r7, ip, r7
 800a9a8:	f849 7b04 	str.w	r7, [r9], #4
 800a9ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9b0:	40cf      	lsrs	r7, r1
 800a9b2:	e7d9      	b.n	800a968 <rshift+0x4c>
 800a9b4:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9b8:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9bc:	e7c2      	b.n	800a944 <rshift+0x28>
 800a9be:	4623      	mov	r3, r4
 800a9c0:	e7e0      	b.n	800a984 <rshift+0x68>

0800a9c2 <__hexdig_fun>:
 800a9c2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a9c6:	2b09      	cmp	r3, #9
 800a9c8:	d802      	bhi.n	800a9d0 <__hexdig_fun+0xe>
 800a9ca:	3820      	subs	r0, #32
 800a9cc:	b2c0      	uxtb	r0, r0
 800a9ce:	4770      	bx	lr
 800a9d0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a9d4:	2b05      	cmp	r3, #5
 800a9d6:	d801      	bhi.n	800a9dc <__hexdig_fun+0x1a>
 800a9d8:	3847      	subs	r0, #71	@ 0x47
 800a9da:	e7f7      	b.n	800a9cc <__hexdig_fun+0xa>
 800a9dc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a9e0:	2b05      	cmp	r3, #5
 800a9e2:	d801      	bhi.n	800a9e8 <__hexdig_fun+0x26>
 800a9e4:	3827      	subs	r0, #39	@ 0x27
 800a9e6:	e7f1      	b.n	800a9cc <__hexdig_fun+0xa>
 800a9e8:	2000      	movs	r0, #0
 800a9ea:	4770      	bx	lr

0800a9ec <__gethex>:
 800a9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f0:	468a      	mov	sl, r1
 800a9f2:	4690      	mov	r8, r2
 800a9f4:	b085      	sub	sp, #20
 800a9f6:	9302      	str	r3, [sp, #8]
 800a9f8:	680b      	ldr	r3, [r1, #0]
 800a9fa:	9001      	str	r0, [sp, #4]
 800a9fc:	1c9c      	adds	r4, r3, #2
 800a9fe:	46a1      	mov	r9, r4
 800aa00:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aa04:	2830      	cmp	r0, #48	@ 0x30
 800aa06:	d0fa      	beq.n	800a9fe <__gethex+0x12>
 800aa08:	eba9 0303 	sub.w	r3, r9, r3
 800aa0c:	f1a3 0b02 	sub.w	fp, r3, #2
 800aa10:	f7ff ffd7 	bl	800a9c2 <__hexdig_fun>
 800aa14:	4605      	mov	r5, r0
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d168      	bne.n	800aaec <__gethex+0x100>
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	4648      	mov	r0, r9
 800aa1e:	499f      	ldr	r1, [pc, #636]	@ (800ac9c <__gethex+0x2b0>)
 800aa20:	f7ff feff 	bl	800a822 <strncmp>
 800aa24:	4607      	mov	r7, r0
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d167      	bne.n	800aafa <__gethex+0x10e>
 800aa2a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aa2e:	4626      	mov	r6, r4
 800aa30:	f7ff ffc7 	bl	800a9c2 <__hexdig_fun>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	d062      	beq.n	800aafe <__gethex+0x112>
 800aa38:	4623      	mov	r3, r4
 800aa3a:	7818      	ldrb	r0, [r3, #0]
 800aa3c:	4699      	mov	r9, r3
 800aa3e:	2830      	cmp	r0, #48	@ 0x30
 800aa40:	f103 0301 	add.w	r3, r3, #1
 800aa44:	d0f9      	beq.n	800aa3a <__gethex+0x4e>
 800aa46:	f7ff ffbc 	bl	800a9c2 <__hexdig_fun>
 800aa4a:	fab0 f580 	clz	r5, r0
 800aa4e:	f04f 0b01 	mov.w	fp, #1
 800aa52:	096d      	lsrs	r5, r5, #5
 800aa54:	464a      	mov	r2, r9
 800aa56:	4616      	mov	r6, r2
 800aa58:	7830      	ldrb	r0, [r6, #0]
 800aa5a:	3201      	adds	r2, #1
 800aa5c:	f7ff ffb1 	bl	800a9c2 <__hexdig_fun>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d1f8      	bne.n	800aa56 <__gethex+0x6a>
 800aa64:	2201      	movs	r2, #1
 800aa66:	4630      	mov	r0, r6
 800aa68:	498c      	ldr	r1, [pc, #560]	@ (800ac9c <__gethex+0x2b0>)
 800aa6a:	f7ff feda 	bl	800a822 <strncmp>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	d13f      	bne.n	800aaf2 <__gethex+0x106>
 800aa72:	b944      	cbnz	r4, 800aa86 <__gethex+0x9a>
 800aa74:	1c74      	adds	r4, r6, #1
 800aa76:	4622      	mov	r2, r4
 800aa78:	4616      	mov	r6, r2
 800aa7a:	7830      	ldrb	r0, [r6, #0]
 800aa7c:	3201      	adds	r2, #1
 800aa7e:	f7ff ffa0 	bl	800a9c2 <__hexdig_fun>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	d1f8      	bne.n	800aa78 <__gethex+0x8c>
 800aa86:	1ba4      	subs	r4, r4, r6
 800aa88:	00a7      	lsls	r7, r4, #2
 800aa8a:	7833      	ldrb	r3, [r6, #0]
 800aa8c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aa90:	2b50      	cmp	r3, #80	@ 0x50
 800aa92:	d13e      	bne.n	800ab12 <__gethex+0x126>
 800aa94:	7873      	ldrb	r3, [r6, #1]
 800aa96:	2b2b      	cmp	r3, #43	@ 0x2b
 800aa98:	d033      	beq.n	800ab02 <__gethex+0x116>
 800aa9a:	2b2d      	cmp	r3, #45	@ 0x2d
 800aa9c:	d034      	beq.n	800ab08 <__gethex+0x11c>
 800aa9e:	2400      	movs	r4, #0
 800aaa0:	1c71      	adds	r1, r6, #1
 800aaa2:	7808      	ldrb	r0, [r1, #0]
 800aaa4:	f7ff ff8d 	bl	800a9c2 <__hexdig_fun>
 800aaa8:	1e43      	subs	r3, r0, #1
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	2b18      	cmp	r3, #24
 800aaae:	d830      	bhi.n	800ab12 <__gethex+0x126>
 800aab0:	f1a0 0210 	sub.w	r2, r0, #16
 800aab4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aab8:	f7ff ff83 	bl	800a9c2 <__hexdig_fun>
 800aabc:	f100 3cff 	add.w	ip, r0, #4294967295
 800aac0:	fa5f fc8c 	uxtb.w	ip, ip
 800aac4:	f1bc 0f18 	cmp.w	ip, #24
 800aac8:	f04f 030a 	mov.w	r3, #10
 800aacc:	d91e      	bls.n	800ab0c <__gethex+0x120>
 800aace:	b104      	cbz	r4, 800aad2 <__gethex+0xe6>
 800aad0:	4252      	negs	r2, r2
 800aad2:	4417      	add	r7, r2
 800aad4:	f8ca 1000 	str.w	r1, [sl]
 800aad8:	b1ed      	cbz	r5, 800ab16 <__gethex+0x12a>
 800aada:	f1bb 0f00 	cmp.w	fp, #0
 800aade:	bf0c      	ite	eq
 800aae0:	2506      	moveq	r5, #6
 800aae2:	2500      	movne	r5, #0
 800aae4:	4628      	mov	r0, r5
 800aae6:	b005      	add	sp, #20
 800aae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaec:	2500      	movs	r5, #0
 800aaee:	462c      	mov	r4, r5
 800aaf0:	e7b0      	b.n	800aa54 <__gethex+0x68>
 800aaf2:	2c00      	cmp	r4, #0
 800aaf4:	d1c7      	bne.n	800aa86 <__gethex+0x9a>
 800aaf6:	4627      	mov	r7, r4
 800aaf8:	e7c7      	b.n	800aa8a <__gethex+0x9e>
 800aafa:	464e      	mov	r6, r9
 800aafc:	462f      	mov	r7, r5
 800aafe:	2501      	movs	r5, #1
 800ab00:	e7c3      	b.n	800aa8a <__gethex+0x9e>
 800ab02:	2400      	movs	r4, #0
 800ab04:	1cb1      	adds	r1, r6, #2
 800ab06:	e7cc      	b.n	800aaa2 <__gethex+0xb6>
 800ab08:	2401      	movs	r4, #1
 800ab0a:	e7fb      	b.n	800ab04 <__gethex+0x118>
 800ab0c:	fb03 0002 	mla	r0, r3, r2, r0
 800ab10:	e7ce      	b.n	800aab0 <__gethex+0xc4>
 800ab12:	4631      	mov	r1, r6
 800ab14:	e7de      	b.n	800aad4 <__gethex+0xe8>
 800ab16:	4629      	mov	r1, r5
 800ab18:	eba6 0309 	sub.w	r3, r6, r9
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	2b07      	cmp	r3, #7
 800ab20:	dc0a      	bgt.n	800ab38 <__gethex+0x14c>
 800ab22:	9801      	ldr	r0, [sp, #4]
 800ab24:	f7fd ffa6 	bl	8008a74 <_Balloc>
 800ab28:	4604      	mov	r4, r0
 800ab2a:	b940      	cbnz	r0, 800ab3e <__gethex+0x152>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	21e4      	movs	r1, #228	@ 0xe4
 800ab30:	4b5b      	ldr	r3, [pc, #364]	@ (800aca0 <__gethex+0x2b4>)
 800ab32:	485c      	ldr	r0, [pc, #368]	@ (800aca4 <__gethex+0x2b8>)
 800ab34:	f7ff fec0 	bl	800a8b8 <__assert_func>
 800ab38:	3101      	adds	r1, #1
 800ab3a:	105b      	asrs	r3, r3, #1
 800ab3c:	e7ef      	b.n	800ab1e <__gethex+0x132>
 800ab3e:	2300      	movs	r3, #0
 800ab40:	f100 0a14 	add.w	sl, r0, #20
 800ab44:	4655      	mov	r5, sl
 800ab46:	469b      	mov	fp, r3
 800ab48:	45b1      	cmp	r9, r6
 800ab4a:	d337      	bcc.n	800abbc <__gethex+0x1d0>
 800ab4c:	f845 bb04 	str.w	fp, [r5], #4
 800ab50:	eba5 050a 	sub.w	r5, r5, sl
 800ab54:	10ad      	asrs	r5, r5, #2
 800ab56:	6125      	str	r5, [r4, #16]
 800ab58:	4658      	mov	r0, fp
 800ab5a:	f7fe f87d 	bl	8008c58 <__hi0bits>
 800ab5e:	016d      	lsls	r5, r5, #5
 800ab60:	f8d8 6000 	ldr.w	r6, [r8]
 800ab64:	1a2d      	subs	r5, r5, r0
 800ab66:	42b5      	cmp	r5, r6
 800ab68:	dd54      	ble.n	800ac14 <__gethex+0x228>
 800ab6a:	1bad      	subs	r5, r5, r6
 800ab6c:	4629      	mov	r1, r5
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f7fe fbff 	bl	8009372 <__any_on>
 800ab74:	4681      	mov	r9, r0
 800ab76:	b178      	cbz	r0, 800ab98 <__gethex+0x1ac>
 800ab78:	f04f 0901 	mov.w	r9, #1
 800ab7c:	1e6b      	subs	r3, r5, #1
 800ab7e:	1159      	asrs	r1, r3, #5
 800ab80:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ab84:	f003 021f 	and.w	r2, r3, #31
 800ab88:	fa09 f202 	lsl.w	r2, r9, r2
 800ab8c:	420a      	tst	r2, r1
 800ab8e:	d003      	beq.n	800ab98 <__gethex+0x1ac>
 800ab90:	454b      	cmp	r3, r9
 800ab92:	dc36      	bgt.n	800ac02 <__gethex+0x216>
 800ab94:	f04f 0902 	mov.w	r9, #2
 800ab98:	4629      	mov	r1, r5
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	f7ff febe 	bl	800a91c <rshift>
 800aba0:	442f      	add	r7, r5
 800aba2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aba6:	42bb      	cmp	r3, r7
 800aba8:	da42      	bge.n	800ac30 <__gethex+0x244>
 800abaa:	4621      	mov	r1, r4
 800abac:	9801      	ldr	r0, [sp, #4]
 800abae:	f7fd ffa1 	bl	8008af4 <_Bfree>
 800abb2:	2300      	movs	r3, #0
 800abb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abb6:	25a3      	movs	r5, #163	@ 0xa3
 800abb8:	6013      	str	r3, [r2, #0]
 800abba:	e793      	b.n	800aae4 <__gethex+0xf8>
 800abbc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800abc0:	2a2e      	cmp	r2, #46	@ 0x2e
 800abc2:	d012      	beq.n	800abea <__gethex+0x1fe>
 800abc4:	2b20      	cmp	r3, #32
 800abc6:	d104      	bne.n	800abd2 <__gethex+0x1e6>
 800abc8:	f845 bb04 	str.w	fp, [r5], #4
 800abcc:	f04f 0b00 	mov.w	fp, #0
 800abd0:	465b      	mov	r3, fp
 800abd2:	7830      	ldrb	r0, [r6, #0]
 800abd4:	9303      	str	r3, [sp, #12]
 800abd6:	f7ff fef4 	bl	800a9c2 <__hexdig_fun>
 800abda:	9b03      	ldr	r3, [sp, #12]
 800abdc:	f000 000f 	and.w	r0, r0, #15
 800abe0:	4098      	lsls	r0, r3
 800abe2:	ea4b 0b00 	orr.w	fp, fp, r0
 800abe6:	3304      	adds	r3, #4
 800abe8:	e7ae      	b.n	800ab48 <__gethex+0x15c>
 800abea:	45b1      	cmp	r9, r6
 800abec:	d8ea      	bhi.n	800abc4 <__gethex+0x1d8>
 800abee:	2201      	movs	r2, #1
 800abf0:	4630      	mov	r0, r6
 800abf2:	492a      	ldr	r1, [pc, #168]	@ (800ac9c <__gethex+0x2b0>)
 800abf4:	9303      	str	r3, [sp, #12]
 800abf6:	f7ff fe14 	bl	800a822 <strncmp>
 800abfa:	9b03      	ldr	r3, [sp, #12]
 800abfc:	2800      	cmp	r0, #0
 800abfe:	d1e1      	bne.n	800abc4 <__gethex+0x1d8>
 800ac00:	e7a2      	b.n	800ab48 <__gethex+0x15c>
 800ac02:	4620      	mov	r0, r4
 800ac04:	1ea9      	subs	r1, r5, #2
 800ac06:	f7fe fbb4 	bl	8009372 <__any_on>
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	d0c2      	beq.n	800ab94 <__gethex+0x1a8>
 800ac0e:	f04f 0903 	mov.w	r9, #3
 800ac12:	e7c1      	b.n	800ab98 <__gethex+0x1ac>
 800ac14:	da09      	bge.n	800ac2a <__gethex+0x23e>
 800ac16:	1b75      	subs	r5, r6, r5
 800ac18:	4621      	mov	r1, r4
 800ac1a:	462a      	mov	r2, r5
 800ac1c:	9801      	ldr	r0, [sp, #4]
 800ac1e:	f7fe f979 	bl	8008f14 <__lshift>
 800ac22:	4604      	mov	r4, r0
 800ac24:	1b7f      	subs	r7, r7, r5
 800ac26:	f100 0a14 	add.w	sl, r0, #20
 800ac2a:	f04f 0900 	mov.w	r9, #0
 800ac2e:	e7b8      	b.n	800aba2 <__gethex+0x1b6>
 800ac30:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac34:	42bd      	cmp	r5, r7
 800ac36:	dd6f      	ble.n	800ad18 <__gethex+0x32c>
 800ac38:	1bed      	subs	r5, r5, r7
 800ac3a:	42ae      	cmp	r6, r5
 800ac3c:	dc34      	bgt.n	800aca8 <__gethex+0x2bc>
 800ac3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d022      	beq.n	800ac8c <__gethex+0x2a0>
 800ac46:	2b03      	cmp	r3, #3
 800ac48:	d024      	beq.n	800ac94 <__gethex+0x2a8>
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d115      	bne.n	800ac7a <__gethex+0x28e>
 800ac4e:	42ae      	cmp	r6, r5
 800ac50:	d113      	bne.n	800ac7a <__gethex+0x28e>
 800ac52:	2e01      	cmp	r6, #1
 800ac54:	d10b      	bne.n	800ac6e <__gethex+0x282>
 800ac56:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac5a:	9a02      	ldr	r2, [sp, #8]
 800ac5c:	2562      	movs	r5, #98	@ 0x62
 800ac5e:	6013      	str	r3, [r2, #0]
 800ac60:	2301      	movs	r3, #1
 800ac62:	6123      	str	r3, [r4, #16]
 800ac64:	f8ca 3000 	str.w	r3, [sl]
 800ac68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac6a:	601c      	str	r4, [r3, #0]
 800ac6c:	e73a      	b.n	800aae4 <__gethex+0xf8>
 800ac6e:	4620      	mov	r0, r4
 800ac70:	1e71      	subs	r1, r6, #1
 800ac72:	f7fe fb7e 	bl	8009372 <__any_on>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d1ed      	bne.n	800ac56 <__gethex+0x26a>
 800ac7a:	4621      	mov	r1, r4
 800ac7c:	9801      	ldr	r0, [sp, #4]
 800ac7e:	f7fd ff39 	bl	8008af4 <_Bfree>
 800ac82:	2300      	movs	r3, #0
 800ac84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac86:	2550      	movs	r5, #80	@ 0x50
 800ac88:	6013      	str	r3, [r2, #0]
 800ac8a:	e72b      	b.n	800aae4 <__gethex+0xf8>
 800ac8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1f3      	bne.n	800ac7a <__gethex+0x28e>
 800ac92:	e7e0      	b.n	800ac56 <__gethex+0x26a>
 800ac94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d1dd      	bne.n	800ac56 <__gethex+0x26a>
 800ac9a:	e7ee      	b.n	800ac7a <__gethex+0x28e>
 800ac9c:	0800c99f 	.word	0x0800c99f
 800aca0:	0800c935 	.word	0x0800c935
 800aca4:	0800c9f6 	.word	0x0800c9f6
 800aca8:	1e6f      	subs	r7, r5, #1
 800acaa:	f1b9 0f00 	cmp.w	r9, #0
 800acae:	d130      	bne.n	800ad12 <__gethex+0x326>
 800acb0:	b127      	cbz	r7, 800acbc <__gethex+0x2d0>
 800acb2:	4639      	mov	r1, r7
 800acb4:	4620      	mov	r0, r4
 800acb6:	f7fe fb5c 	bl	8009372 <__any_on>
 800acba:	4681      	mov	r9, r0
 800acbc:	2301      	movs	r3, #1
 800acbe:	4629      	mov	r1, r5
 800acc0:	1b76      	subs	r6, r6, r5
 800acc2:	2502      	movs	r5, #2
 800acc4:	117a      	asrs	r2, r7, #5
 800acc6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800acca:	f007 071f 	and.w	r7, r7, #31
 800acce:	40bb      	lsls	r3, r7
 800acd0:	4213      	tst	r3, r2
 800acd2:	4620      	mov	r0, r4
 800acd4:	bf18      	it	ne
 800acd6:	f049 0902 	orrne.w	r9, r9, #2
 800acda:	f7ff fe1f 	bl	800a91c <rshift>
 800acde:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ace2:	f1b9 0f00 	cmp.w	r9, #0
 800ace6:	d047      	beq.n	800ad78 <__gethex+0x38c>
 800ace8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800acec:	2b02      	cmp	r3, #2
 800acee:	d015      	beq.n	800ad1c <__gethex+0x330>
 800acf0:	2b03      	cmp	r3, #3
 800acf2:	d017      	beq.n	800ad24 <__gethex+0x338>
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d109      	bne.n	800ad0c <__gethex+0x320>
 800acf8:	f019 0f02 	tst.w	r9, #2
 800acfc:	d006      	beq.n	800ad0c <__gethex+0x320>
 800acfe:	f8da 3000 	ldr.w	r3, [sl]
 800ad02:	ea49 0903 	orr.w	r9, r9, r3
 800ad06:	f019 0f01 	tst.w	r9, #1
 800ad0a:	d10e      	bne.n	800ad2a <__gethex+0x33e>
 800ad0c:	f045 0510 	orr.w	r5, r5, #16
 800ad10:	e032      	b.n	800ad78 <__gethex+0x38c>
 800ad12:	f04f 0901 	mov.w	r9, #1
 800ad16:	e7d1      	b.n	800acbc <__gethex+0x2d0>
 800ad18:	2501      	movs	r5, #1
 800ad1a:	e7e2      	b.n	800ace2 <__gethex+0x2f6>
 800ad1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad1e:	f1c3 0301 	rsb	r3, r3, #1
 800ad22:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d0f0      	beq.n	800ad0c <__gethex+0x320>
 800ad2a:	f04f 0c00 	mov.w	ip, #0
 800ad2e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad32:	f104 0314 	add.w	r3, r4, #20
 800ad36:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ad3a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad44:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad48:	d01b      	beq.n	800ad82 <__gethex+0x396>
 800ad4a:	3201      	adds	r2, #1
 800ad4c:	6002      	str	r2, [r0, #0]
 800ad4e:	2d02      	cmp	r5, #2
 800ad50:	f104 0314 	add.w	r3, r4, #20
 800ad54:	d13c      	bne.n	800add0 <__gethex+0x3e4>
 800ad56:	f8d8 2000 	ldr.w	r2, [r8]
 800ad5a:	3a01      	subs	r2, #1
 800ad5c:	42b2      	cmp	r2, r6
 800ad5e:	d109      	bne.n	800ad74 <__gethex+0x388>
 800ad60:	2201      	movs	r2, #1
 800ad62:	1171      	asrs	r1, r6, #5
 800ad64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad68:	f006 061f 	and.w	r6, r6, #31
 800ad6c:	fa02 f606 	lsl.w	r6, r2, r6
 800ad70:	421e      	tst	r6, r3
 800ad72:	d13a      	bne.n	800adea <__gethex+0x3fe>
 800ad74:	f045 0520 	orr.w	r5, r5, #32
 800ad78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad7a:	601c      	str	r4, [r3, #0]
 800ad7c:	9b02      	ldr	r3, [sp, #8]
 800ad7e:	601f      	str	r7, [r3, #0]
 800ad80:	e6b0      	b.n	800aae4 <__gethex+0xf8>
 800ad82:	4299      	cmp	r1, r3
 800ad84:	f843 cc04 	str.w	ip, [r3, #-4]
 800ad88:	d8d9      	bhi.n	800ad3e <__gethex+0x352>
 800ad8a:	68a3      	ldr	r3, [r4, #8]
 800ad8c:	459b      	cmp	fp, r3
 800ad8e:	db17      	blt.n	800adc0 <__gethex+0x3d4>
 800ad90:	6861      	ldr	r1, [r4, #4]
 800ad92:	9801      	ldr	r0, [sp, #4]
 800ad94:	3101      	adds	r1, #1
 800ad96:	f7fd fe6d 	bl	8008a74 <_Balloc>
 800ad9a:	4681      	mov	r9, r0
 800ad9c:	b918      	cbnz	r0, 800ada6 <__gethex+0x3ba>
 800ad9e:	4602      	mov	r2, r0
 800ada0:	2184      	movs	r1, #132	@ 0x84
 800ada2:	4b19      	ldr	r3, [pc, #100]	@ (800ae08 <__gethex+0x41c>)
 800ada4:	e6c5      	b.n	800ab32 <__gethex+0x146>
 800ada6:	6922      	ldr	r2, [r4, #16]
 800ada8:	f104 010c 	add.w	r1, r4, #12
 800adac:	3202      	adds	r2, #2
 800adae:	0092      	lsls	r2, r2, #2
 800adb0:	300c      	adds	r0, #12
 800adb2:	f7fc fef2 	bl	8007b9a <memcpy>
 800adb6:	4621      	mov	r1, r4
 800adb8:	9801      	ldr	r0, [sp, #4]
 800adba:	f7fd fe9b 	bl	8008af4 <_Bfree>
 800adbe:	464c      	mov	r4, r9
 800adc0:	6923      	ldr	r3, [r4, #16]
 800adc2:	1c5a      	adds	r2, r3, #1
 800adc4:	6122      	str	r2, [r4, #16]
 800adc6:	2201      	movs	r2, #1
 800adc8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800adcc:	615a      	str	r2, [r3, #20]
 800adce:	e7be      	b.n	800ad4e <__gethex+0x362>
 800add0:	6922      	ldr	r2, [r4, #16]
 800add2:	455a      	cmp	r2, fp
 800add4:	dd0b      	ble.n	800adee <__gethex+0x402>
 800add6:	2101      	movs	r1, #1
 800add8:	4620      	mov	r0, r4
 800adda:	f7ff fd9f 	bl	800a91c <rshift>
 800adde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ade2:	3701      	adds	r7, #1
 800ade4:	42bb      	cmp	r3, r7
 800ade6:	f6ff aee0 	blt.w	800abaa <__gethex+0x1be>
 800adea:	2501      	movs	r5, #1
 800adec:	e7c2      	b.n	800ad74 <__gethex+0x388>
 800adee:	f016 061f 	ands.w	r6, r6, #31
 800adf2:	d0fa      	beq.n	800adea <__gethex+0x3fe>
 800adf4:	4453      	add	r3, sl
 800adf6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800adfa:	f7fd ff2d 	bl	8008c58 <__hi0bits>
 800adfe:	f1c6 0620 	rsb	r6, r6, #32
 800ae02:	42b0      	cmp	r0, r6
 800ae04:	dbe7      	blt.n	800add6 <__gethex+0x3ea>
 800ae06:	e7f0      	b.n	800adea <__gethex+0x3fe>
 800ae08:	0800c935 	.word	0x0800c935

0800ae0c <L_shift>:
 800ae0c:	f1c2 0208 	rsb	r2, r2, #8
 800ae10:	0092      	lsls	r2, r2, #2
 800ae12:	b570      	push	{r4, r5, r6, lr}
 800ae14:	f1c2 0620 	rsb	r6, r2, #32
 800ae18:	6843      	ldr	r3, [r0, #4]
 800ae1a:	6804      	ldr	r4, [r0, #0]
 800ae1c:	fa03 f506 	lsl.w	r5, r3, r6
 800ae20:	432c      	orrs	r4, r5
 800ae22:	40d3      	lsrs	r3, r2
 800ae24:	6004      	str	r4, [r0, #0]
 800ae26:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae2a:	4288      	cmp	r0, r1
 800ae2c:	d3f4      	bcc.n	800ae18 <L_shift+0xc>
 800ae2e:	bd70      	pop	{r4, r5, r6, pc}

0800ae30 <__match>:
 800ae30:	b530      	push	{r4, r5, lr}
 800ae32:	6803      	ldr	r3, [r0, #0]
 800ae34:	3301      	adds	r3, #1
 800ae36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae3a:	b914      	cbnz	r4, 800ae42 <__match+0x12>
 800ae3c:	6003      	str	r3, [r0, #0]
 800ae3e:	2001      	movs	r0, #1
 800ae40:	bd30      	pop	{r4, r5, pc}
 800ae42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae46:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ae4a:	2d19      	cmp	r5, #25
 800ae4c:	bf98      	it	ls
 800ae4e:	3220      	addls	r2, #32
 800ae50:	42a2      	cmp	r2, r4
 800ae52:	d0f0      	beq.n	800ae36 <__match+0x6>
 800ae54:	2000      	movs	r0, #0
 800ae56:	e7f3      	b.n	800ae40 <__match+0x10>

0800ae58 <__hexnan>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	2500      	movs	r5, #0
 800ae5e:	680b      	ldr	r3, [r1, #0]
 800ae60:	4682      	mov	sl, r0
 800ae62:	115e      	asrs	r6, r3, #5
 800ae64:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ae68:	f013 031f 	ands.w	r3, r3, #31
 800ae6c:	bf18      	it	ne
 800ae6e:	3604      	addne	r6, #4
 800ae70:	1f37      	subs	r7, r6, #4
 800ae72:	4690      	mov	r8, r2
 800ae74:	46b9      	mov	r9, r7
 800ae76:	463c      	mov	r4, r7
 800ae78:	46ab      	mov	fp, r5
 800ae7a:	b087      	sub	sp, #28
 800ae7c:	6801      	ldr	r1, [r0, #0]
 800ae7e:	9301      	str	r3, [sp, #4]
 800ae80:	f846 5c04 	str.w	r5, [r6, #-4]
 800ae84:	9502      	str	r5, [sp, #8]
 800ae86:	784a      	ldrb	r2, [r1, #1]
 800ae88:	1c4b      	adds	r3, r1, #1
 800ae8a:	9303      	str	r3, [sp, #12]
 800ae8c:	b342      	cbz	r2, 800aee0 <__hexnan+0x88>
 800ae8e:	4610      	mov	r0, r2
 800ae90:	9105      	str	r1, [sp, #20]
 800ae92:	9204      	str	r2, [sp, #16]
 800ae94:	f7ff fd95 	bl	800a9c2 <__hexdig_fun>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	d151      	bne.n	800af40 <__hexnan+0xe8>
 800ae9c:	9a04      	ldr	r2, [sp, #16]
 800ae9e:	9905      	ldr	r1, [sp, #20]
 800aea0:	2a20      	cmp	r2, #32
 800aea2:	d818      	bhi.n	800aed6 <__hexnan+0x7e>
 800aea4:	9b02      	ldr	r3, [sp, #8]
 800aea6:	459b      	cmp	fp, r3
 800aea8:	dd13      	ble.n	800aed2 <__hexnan+0x7a>
 800aeaa:	454c      	cmp	r4, r9
 800aeac:	d206      	bcs.n	800aebc <__hexnan+0x64>
 800aeae:	2d07      	cmp	r5, #7
 800aeb0:	dc04      	bgt.n	800aebc <__hexnan+0x64>
 800aeb2:	462a      	mov	r2, r5
 800aeb4:	4649      	mov	r1, r9
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f7ff ffa8 	bl	800ae0c <L_shift>
 800aebc:	4544      	cmp	r4, r8
 800aebe:	d952      	bls.n	800af66 <__hexnan+0x10e>
 800aec0:	2300      	movs	r3, #0
 800aec2:	f1a4 0904 	sub.w	r9, r4, #4
 800aec6:	f844 3c04 	str.w	r3, [r4, #-4]
 800aeca:	461d      	mov	r5, r3
 800aecc:	464c      	mov	r4, r9
 800aece:	f8cd b008 	str.w	fp, [sp, #8]
 800aed2:	9903      	ldr	r1, [sp, #12]
 800aed4:	e7d7      	b.n	800ae86 <__hexnan+0x2e>
 800aed6:	2a29      	cmp	r2, #41	@ 0x29
 800aed8:	d157      	bne.n	800af8a <__hexnan+0x132>
 800aeda:	3102      	adds	r1, #2
 800aedc:	f8ca 1000 	str.w	r1, [sl]
 800aee0:	f1bb 0f00 	cmp.w	fp, #0
 800aee4:	d051      	beq.n	800af8a <__hexnan+0x132>
 800aee6:	454c      	cmp	r4, r9
 800aee8:	d206      	bcs.n	800aef8 <__hexnan+0xa0>
 800aeea:	2d07      	cmp	r5, #7
 800aeec:	dc04      	bgt.n	800aef8 <__hexnan+0xa0>
 800aeee:	462a      	mov	r2, r5
 800aef0:	4649      	mov	r1, r9
 800aef2:	4620      	mov	r0, r4
 800aef4:	f7ff ff8a 	bl	800ae0c <L_shift>
 800aef8:	4544      	cmp	r4, r8
 800aefa:	d936      	bls.n	800af6a <__hexnan+0x112>
 800aefc:	4623      	mov	r3, r4
 800aefe:	f1a8 0204 	sub.w	r2, r8, #4
 800af02:	f853 1b04 	ldr.w	r1, [r3], #4
 800af06:	429f      	cmp	r7, r3
 800af08:	f842 1f04 	str.w	r1, [r2, #4]!
 800af0c:	d2f9      	bcs.n	800af02 <__hexnan+0xaa>
 800af0e:	1b3b      	subs	r3, r7, r4
 800af10:	f023 0303 	bic.w	r3, r3, #3
 800af14:	3304      	adds	r3, #4
 800af16:	3401      	adds	r4, #1
 800af18:	3e03      	subs	r6, #3
 800af1a:	42b4      	cmp	r4, r6
 800af1c:	bf88      	it	hi
 800af1e:	2304      	movhi	r3, #4
 800af20:	2200      	movs	r2, #0
 800af22:	4443      	add	r3, r8
 800af24:	f843 2b04 	str.w	r2, [r3], #4
 800af28:	429f      	cmp	r7, r3
 800af2a:	d2fb      	bcs.n	800af24 <__hexnan+0xcc>
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	b91b      	cbnz	r3, 800af38 <__hexnan+0xe0>
 800af30:	4547      	cmp	r7, r8
 800af32:	d128      	bne.n	800af86 <__hexnan+0x12e>
 800af34:	2301      	movs	r3, #1
 800af36:	603b      	str	r3, [r7, #0]
 800af38:	2005      	movs	r0, #5
 800af3a:	b007      	add	sp, #28
 800af3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af40:	3501      	adds	r5, #1
 800af42:	2d08      	cmp	r5, #8
 800af44:	f10b 0b01 	add.w	fp, fp, #1
 800af48:	dd06      	ble.n	800af58 <__hexnan+0x100>
 800af4a:	4544      	cmp	r4, r8
 800af4c:	d9c1      	bls.n	800aed2 <__hexnan+0x7a>
 800af4e:	2300      	movs	r3, #0
 800af50:	2501      	movs	r5, #1
 800af52:	f844 3c04 	str.w	r3, [r4, #-4]
 800af56:	3c04      	subs	r4, #4
 800af58:	6822      	ldr	r2, [r4, #0]
 800af5a:	f000 000f 	and.w	r0, r0, #15
 800af5e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af62:	6020      	str	r0, [r4, #0]
 800af64:	e7b5      	b.n	800aed2 <__hexnan+0x7a>
 800af66:	2508      	movs	r5, #8
 800af68:	e7b3      	b.n	800aed2 <__hexnan+0x7a>
 800af6a:	9b01      	ldr	r3, [sp, #4]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0dd      	beq.n	800af2c <__hexnan+0xd4>
 800af70:	f04f 32ff 	mov.w	r2, #4294967295
 800af74:	f1c3 0320 	rsb	r3, r3, #32
 800af78:	40da      	lsrs	r2, r3
 800af7a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800af7e:	4013      	ands	r3, r2
 800af80:	f846 3c04 	str.w	r3, [r6, #-4]
 800af84:	e7d2      	b.n	800af2c <__hexnan+0xd4>
 800af86:	3f04      	subs	r7, #4
 800af88:	e7d0      	b.n	800af2c <__hexnan+0xd4>
 800af8a:	2004      	movs	r0, #4
 800af8c:	e7d5      	b.n	800af3a <__hexnan+0xe2>

0800af8e <__ascii_mbtowc>:
 800af8e:	b082      	sub	sp, #8
 800af90:	b901      	cbnz	r1, 800af94 <__ascii_mbtowc+0x6>
 800af92:	a901      	add	r1, sp, #4
 800af94:	b142      	cbz	r2, 800afa8 <__ascii_mbtowc+0x1a>
 800af96:	b14b      	cbz	r3, 800afac <__ascii_mbtowc+0x1e>
 800af98:	7813      	ldrb	r3, [r2, #0]
 800af9a:	600b      	str	r3, [r1, #0]
 800af9c:	7812      	ldrb	r2, [r2, #0]
 800af9e:	1e10      	subs	r0, r2, #0
 800afa0:	bf18      	it	ne
 800afa2:	2001      	movne	r0, #1
 800afa4:	b002      	add	sp, #8
 800afa6:	4770      	bx	lr
 800afa8:	4610      	mov	r0, r2
 800afaa:	e7fb      	b.n	800afa4 <__ascii_mbtowc+0x16>
 800afac:	f06f 0001 	mvn.w	r0, #1
 800afb0:	e7f8      	b.n	800afa4 <__ascii_mbtowc+0x16>

0800afb2 <_realloc_r>:
 800afb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afb6:	4607      	mov	r7, r0
 800afb8:	4614      	mov	r4, r2
 800afba:	460d      	mov	r5, r1
 800afbc:	b921      	cbnz	r1, 800afc8 <_realloc_r+0x16>
 800afbe:	4611      	mov	r1, r2
 800afc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afc4:	f7fd bcca 	b.w	800895c <_malloc_r>
 800afc8:	b92a      	cbnz	r2, 800afd6 <_realloc_r+0x24>
 800afca:	f7fd fc55 	bl	8008878 <_free_r>
 800afce:	4625      	mov	r5, r4
 800afd0:	4628      	mov	r0, r5
 800afd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afd6:	f000 f840 	bl	800b05a <_malloc_usable_size_r>
 800afda:	4284      	cmp	r4, r0
 800afdc:	4606      	mov	r6, r0
 800afde:	d802      	bhi.n	800afe6 <_realloc_r+0x34>
 800afe0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800afe4:	d8f4      	bhi.n	800afd0 <_realloc_r+0x1e>
 800afe6:	4621      	mov	r1, r4
 800afe8:	4638      	mov	r0, r7
 800afea:	f7fd fcb7 	bl	800895c <_malloc_r>
 800afee:	4680      	mov	r8, r0
 800aff0:	b908      	cbnz	r0, 800aff6 <_realloc_r+0x44>
 800aff2:	4645      	mov	r5, r8
 800aff4:	e7ec      	b.n	800afd0 <_realloc_r+0x1e>
 800aff6:	42b4      	cmp	r4, r6
 800aff8:	4622      	mov	r2, r4
 800affa:	4629      	mov	r1, r5
 800affc:	bf28      	it	cs
 800affe:	4632      	movcs	r2, r6
 800b000:	f7fc fdcb 	bl	8007b9a <memcpy>
 800b004:	4629      	mov	r1, r5
 800b006:	4638      	mov	r0, r7
 800b008:	f7fd fc36 	bl	8008878 <_free_r>
 800b00c:	e7f1      	b.n	800aff2 <_realloc_r+0x40>

0800b00e <__ascii_wctomb>:
 800b00e:	4603      	mov	r3, r0
 800b010:	4608      	mov	r0, r1
 800b012:	b141      	cbz	r1, 800b026 <__ascii_wctomb+0x18>
 800b014:	2aff      	cmp	r2, #255	@ 0xff
 800b016:	d904      	bls.n	800b022 <__ascii_wctomb+0x14>
 800b018:	228a      	movs	r2, #138	@ 0x8a
 800b01a:	f04f 30ff 	mov.w	r0, #4294967295
 800b01e:	601a      	str	r2, [r3, #0]
 800b020:	4770      	bx	lr
 800b022:	2001      	movs	r0, #1
 800b024:	700a      	strb	r2, [r1, #0]
 800b026:	4770      	bx	lr

0800b028 <fiprintf>:
 800b028:	b40e      	push	{r1, r2, r3}
 800b02a:	b503      	push	{r0, r1, lr}
 800b02c:	4601      	mov	r1, r0
 800b02e:	ab03      	add	r3, sp, #12
 800b030:	4805      	ldr	r0, [pc, #20]	@ (800b048 <fiprintf+0x20>)
 800b032:	f853 2b04 	ldr.w	r2, [r3], #4
 800b036:	6800      	ldr	r0, [r0, #0]
 800b038:	9301      	str	r3, [sp, #4]
 800b03a:	f7ff f9b7 	bl	800a3ac <_vfiprintf_r>
 800b03e:	b002      	add	sp, #8
 800b040:	f85d eb04 	ldr.w	lr, [sp], #4
 800b044:	b003      	add	sp, #12
 800b046:	4770      	bx	lr
 800b048:	20000030 	.word	0x20000030

0800b04c <abort>:
 800b04c:	2006      	movs	r0, #6
 800b04e:	b508      	push	{r3, lr}
 800b050:	f000 f834 	bl	800b0bc <raise>
 800b054:	2001      	movs	r0, #1
 800b056:	f7f6 ff13 	bl	8001e80 <_exit>

0800b05a <_malloc_usable_size_r>:
 800b05a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b05e:	1f18      	subs	r0, r3, #4
 800b060:	2b00      	cmp	r3, #0
 800b062:	bfbc      	itt	lt
 800b064:	580b      	ldrlt	r3, [r1, r0]
 800b066:	18c0      	addlt	r0, r0, r3
 800b068:	4770      	bx	lr

0800b06a <_raise_r>:
 800b06a:	291f      	cmp	r1, #31
 800b06c:	b538      	push	{r3, r4, r5, lr}
 800b06e:	4605      	mov	r5, r0
 800b070:	460c      	mov	r4, r1
 800b072:	d904      	bls.n	800b07e <_raise_r+0x14>
 800b074:	2316      	movs	r3, #22
 800b076:	6003      	str	r3, [r0, #0]
 800b078:	f04f 30ff 	mov.w	r0, #4294967295
 800b07c:	bd38      	pop	{r3, r4, r5, pc}
 800b07e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b080:	b112      	cbz	r2, 800b088 <_raise_r+0x1e>
 800b082:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b086:	b94b      	cbnz	r3, 800b09c <_raise_r+0x32>
 800b088:	4628      	mov	r0, r5
 800b08a:	f000 f831 	bl	800b0f0 <_getpid_r>
 800b08e:	4622      	mov	r2, r4
 800b090:	4601      	mov	r1, r0
 800b092:	4628      	mov	r0, r5
 800b094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b098:	f000 b818 	b.w	800b0cc <_kill_r>
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d00a      	beq.n	800b0b6 <_raise_r+0x4c>
 800b0a0:	1c59      	adds	r1, r3, #1
 800b0a2:	d103      	bne.n	800b0ac <_raise_r+0x42>
 800b0a4:	2316      	movs	r3, #22
 800b0a6:	6003      	str	r3, [r0, #0]
 800b0a8:	2001      	movs	r0, #1
 800b0aa:	e7e7      	b.n	800b07c <_raise_r+0x12>
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b0b4:	4798      	blx	r3
 800b0b6:	2000      	movs	r0, #0
 800b0b8:	e7e0      	b.n	800b07c <_raise_r+0x12>
	...

0800b0bc <raise>:
 800b0bc:	4b02      	ldr	r3, [pc, #8]	@ (800b0c8 <raise+0xc>)
 800b0be:	4601      	mov	r1, r0
 800b0c0:	6818      	ldr	r0, [r3, #0]
 800b0c2:	f7ff bfd2 	b.w	800b06a <_raise_r>
 800b0c6:	bf00      	nop
 800b0c8:	20000030 	.word	0x20000030

0800b0cc <_kill_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4d06      	ldr	r5, [pc, #24]	@ (800b0ec <_kill_r+0x20>)
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	4611      	mov	r1, r2
 800b0d8:	602b      	str	r3, [r5, #0]
 800b0da:	f7f6 fec1 	bl	8001e60 <_kill>
 800b0de:	1c43      	adds	r3, r0, #1
 800b0e0:	d102      	bne.n	800b0e8 <_kill_r+0x1c>
 800b0e2:	682b      	ldr	r3, [r5, #0]
 800b0e4:	b103      	cbz	r3, 800b0e8 <_kill_r+0x1c>
 800b0e6:	6023      	str	r3, [r4, #0]
 800b0e8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ea:	bf00      	nop
 800b0ec:	200012d0 	.word	0x200012d0

0800b0f0 <_getpid_r>:
 800b0f0:	f7f6 beaf 	b.w	8001e52 <_getpid>

0800b0f4 <tanh>:
 800b0f4:	4a41      	ldr	r2, [pc, #260]	@ (800b1fc <tanh+0x108>)
 800b0f6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0fa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b0fe:	4293      	cmp	r3, r2
 800b100:	4606      	mov	r6, r0
 800b102:	460f      	mov	r7, r1
 800b104:	460c      	mov	r4, r1
 800b106:	d917      	bls.n	800b138 <tanh+0x44>
 800b108:	4b3d      	ldr	r3, [pc, #244]	@ (800b200 <tanh+0x10c>)
 800b10a:	2900      	cmp	r1, #0
 800b10c:	4632      	mov	r2, r6
 800b10e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b112:	e9d3 4500 	ldrd	r4, r5, [r3]
 800b116:	463b      	mov	r3, r7
 800b118:	db07      	blt.n	800b12a <tanh+0x36>
 800b11a:	f7f5 fb29 	bl	8000770 <__aeabi_ddiv>
 800b11e:	4622      	mov	r2, r4
 800b120:	462b      	mov	r3, r5
 800b122:	f7f5 f845 	bl	80001b0 <__adddf3>
 800b126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b12a:	f7f5 fb21 	bl	8000770 <__aeabi_ddiv>
 800b12e:	4622      	mov	r2, r4
 800b130:	462b      	mov	r3, r5
 800b132:	f7f5 f83b 	bl	80001ac <__aeabi_dsub>
 800b136:	e7f6      	b.n	800b126 <tanh+0x32>
 800b138:	4a32      	ldr	r2, [pc, #200]	@ (800b204 <tanh+0x110>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d856      	bhi.n	800b1ec <tanh+0xf8>
 800b13e:	f1b3 5f72 	cmp.w	r3, #1015021568	@ 0x3c800000
 800b142:	d20b      	bcs.n	800b15c <tanh+0x68>
 800b144:	460b      	mov	r3, r1
 800b146:	492e      	ldr	r1, [pc, #184]	@ (800b200 <tanh+0x10c>)
 800b148:	4602      	mov	r2, r0
 800b14a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b14e:	f7f5 f82f 	bl	80001b0 <__adddf3>
 800b152:	4632      	mov	r2, r6
 800b154:	463b      	mov	r3, r7
 800b156:	f7f5 f9e1 	bl	800051c <__aeabi_dmul>
 800b15a:	e7e4      	b.n	800b126 <tanh+0x32>
 800b15c:	4a2a      	ldr	r2, [pc, #168]	@ (800b208 <tanh+0x114>)
 800b15e:	4d2b      	ldr	r5, [pc, #172]	@ (800b20c <tanh+0x118>)
 800b160:	4293      	cmp	r3, r2
 800b162:	d91f      	bls.n	800b1a4 <tanh+0xb0>
 800b164:	f000 fafa 	bl	800b75c <fabs>
 800b168:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b16c:	f7f5 f9d6 	bl	800051c <__aeabi_dmul>
 800b170:	f000 f876 	bl	800b260 <expm1>
 800b174:	460b      	mov	r3, r1
 800b176:	4922      	ldr	r1, [pc, #136]	@ (800b200 <tanh+0x10c>)
 800b178:	4602      	mov	r2, r0
 800b17a:	e9d1 6700 	ldrd	r6, r7, [r1]
 800b17e:	e9d5 8900 	ldrd	r8, r9, [r5]
 800b182:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b186:	f7f5 f813 	bl	80001b0 <__adddf3>
 800b18a:	4602      	mov	r2, r0
 800b18c:	460b      	mov	r3, r1
 800b18e:	4640      	mov	r0, r8
 800b190:	4649      	mov	r1, r9
 800b192:	f7f5 faed 	bl	8000770 <__aeabi_ddiv>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	4630      	mov	r0, r6
 800b19c:	4639      	mov	r1, r7
 800b19e:	f7f5 f805 	bl	80001ac <__aeabi_dsub>
 800b1a2:	e01b      	b.n	800b1dc <tanh+0xe8>
 800b1a4:	e9d5 6700 	ldrd	r6, r7, [r5]
 800b1a8:	f000 fad8 	bl	800b75c <fabs>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	460b      	mov	r3, r1
 800b1b0:	4630      	mov	r0, r6
 800b1b2:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800b1b6:	f7f5 f9b1 	bl	800051c <__aeabi_dmul>
 800b1ba:	f000 f851 	bl	800b260 <expm1>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	4606      	mov	r6, r0
 800b1c4:	f101 4700 	add.w	r7, r1, #2147483648	@ 0x80000000
 800b1c8:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b1cc:	f7f4 fff0 	bl	80001b0 <__adddf3>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	4630      	mov	r0, r6
 800b1d6:	4639      	mov	r1, r7
 800b1d8:	f7f5 faca 	bl	8000770 <__aeabi_ddiv>
 800b1dc:	2c00      	cmp	r4, #0
 800b1de:	bfbf      	itttt	lt
 800b1e0:	4602      	movlt	r2, r0
 800b1e2:	f101 4300 	addlt.w	r3, r1, #2147483648	@ 0x80000000
 800b1e6:	4610      	movlt	r0, r2
 800b1e8:	4619      	movlt	r1, r3
 800b1ea:	e79c      	b.n	800b126 <tanh+0x32>
 800b1ec:	4b04      	ldr	r3, [pc, #16]	@ (800b200 <tanh+0x10c>)
 800b1ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b1f2:	4b07      	ldr	r3, [pc, #28]	@ (800b210 <tanh+0x11c>)
 800b1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f8:	e7d1      	b.n	800b19e <tanh+0xaa>
 800b1fa:	bf00      	nop
 800b1fc:	7fefffff 	.word	0x7fefffff
 800b200:	0800ccc0 	.word	0x0800ccc0
 800b204:	4035ffff 	.word	0x4035ffff
 800b208:	3fefffff 	.word	0x3fefffff
 800b20c:	0800ccb8 	.word	0x0800ccb8
 800b210:	0800ccb0 	.word	0x0800ccb0

0800b214 <expf>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4605      	mov	r5, r0
 800b218:	f000 faa4 	bl	800b764 <__ieee754_expf>
 800b21c:	4604      	mov	r4, r0
 800b21e:	4628      	mov	r0, r5
 800b220:	f000 fa64 	bl	800b6ec <finitef>
 800b224:	b150      	cbz	r0, 800b23c <expf+0x28>
 800b226:	4628      	mov	r0, r5
 800b228:	490b      	ldr	r1, [pc, #44]	@ (800b258 <expf+0x44>)
 800b22a:	f7f5 ff89 	bl	8001140 <__aeabi_fcmpgt>
 800b22e:	b138      	cbz	r0, 800b240 <expf+0x2c>
 800b230:	f7fc fc78 	bl	8007b24 <__errno>
 800b234:	2322      	movs	r3, #34	@ 0x22
 800b236:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 800b23a:	6003      	str	r3, [r0, #0]
 800b23c:	4620      	mov	r0, r4
 800b23e:	bd38      	pop	{r3, r4, r5, pc}
 800b240:	4628      	mov	r0, r5
 800b242:	4906      	ldr	r1, [pc, #24]	@ (800b25c <expf+0x48>)
 800b244:	f7f5 ff5e 	bl	8001104 <__aeabi_fcmplt>
 800b248:	2800      	cmp	r0, #0
 800b24a:	d0f7      	beq.n	800b23c <expf+0x28>
 800b24c:	f7fc fc6a 	bl	8007b24 <__errno>
 800b250:	2322      	movs	r3, #34	@ 0x22
 800b252:	2400      	movs	r4, #0
 800b254:	6003      	str	r3, [r0, #0]
 800b256:	e7f1      	b.n	800b23c <expf+0x28>
 800b258:	42b17217 	.word	0x42b17217
 800b25c:	c2cff1b5 	.word	0xc2cff1b5

0800b260 <expm1>:
 800b260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b264:	4dcc      	ldr	r5, [pc, #816]	@ (800b598 <expm1+0x338>)
 800b266:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b26a:	42ab      	cmp	r3, r5
 800b26c:	4682      	mov	sl, r0
 800b26e:	468b      	mov	fp, r1
 800b270:	b085      	sub	sp, #20
 800b272:	f001 4400 	and.w	r4, r1, #2147483648	@ 0x80000000
 800b276:	d93e      	bls.n	800b2f6 <expm1+0x96>
 800b278:	4dc8      	ldr	r5, [pc, #800]	@ (800b59c <expm1+0x33c>)
 800b27a:	42ab      	cmp	r3, r5
 800b27c:	d91f      	bls.n	800b2be <expm1+0x5e>
 800b27e:	4dc8      	ldr	r5, [pc, #800]	@ (800b5a0 <expm1+0x340>)
 800b280:	42ab      	cmp	r3, r5
 800b282:	d910      	bls.n	800b2a6 <expm1+0x46>
 800b284:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b288:	4302      	orrs	r2, r0
 800b28a:	d004      	beq.n	800b296 <expm1+0x36>
 800b28c:	4602      	mov	r2, r0
 800b28e:	460b      	mov	r3, r1
 800b290:	f7f4 ff8e 	bl	80001b0 <__adddf3>
 800b294:	e123      	b.n	800b4de <expm1+0x27e>
 800b296:	2c00      	cmp	r4, #0
 800b298:	f000 8123 	beq.w	800b4e2 <expm1+0x282>
 800b29c:	f04f 0a00 	mov.w	sl, #0
 800b2a0:	f8df b300 	ldr.w	fp, [pc, #768]	@ 800b5a4 <expm1+0x344>
 800b2a4:	e11d      	b.n	800b4e2 <expm1+0x282>
 800b2a6:	a3a4      	add	r3, pc, #656	@ (adr r3, 800b538 <expm1+0x2d8>)
 800b2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ac:	f7f5 fbc6 	bl	8000a3c <__aeabi_dcmpgt>
 800b2b0:	b128      	cbz	r0, 800b2be <expm1+0x5e>
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	b005      	add	sp, #20
 800b2b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ba:	f000 ba12 	b.w	800b6e2 <__math_oflow>
 800b2be:	2c00      	cmp	r4, #0
 800b2c0:	f000 80c5 	beq.w	800b44e <expm1+0x1ee>
 800b2c4:	a39e      	add	r3, pc, #632	@ (adr r3, 800b540 <expm1+0x2e0>)
 800b2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ca:	4650      	mov	r0, sl
 800b2cc:	4659      	mov	r1, fp
 800b2ce:	f7f4 ff6f 	bl	80001b0 <__adddf3>
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	f7f5 fb93 	bl	8000a00 <__aeabi_dcmplt>
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	d1de      	bne.n	800b29c <expm1+0x3c>
 800b2de:	a39a      	add	r3, pc, #616	@ (adr r3, 800b548 <expm1+0x2e8>)
 800b2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e4:	4650      	mov	r0, sl
 800b2e6:	4659      	mov	r1, fp
 800b2e8:	f7f5 f918 	bl	800051c <__aeabi_dmul>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	49ad      	ldr	r1, [pc, #692]	@ (800b5a8 <expm1+0x348>)
 800b2f4:	e0b6      	b.n	800b464 <expm1+0x204>
 800b2f6:	4aad      	ldr	r2, [pc, #692]	@ (800b5ac <expm1+0x34c>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	f240 80de 	bls.w	800b4ba <expm1+0x25a>
 800b2fe:	4aac      	ldr	r2, [pc, #688]	@ (800b5b0 <expm1+0x350>)
 800b300:	4293      	cmp	r3, r2
 800b302:	f200 80cf 	bhi.w	800b4a4 <expm1+0x244>
 800b306:	a392      	add	r3, pc, #584	@ (adr r3, 800b550 <expm1+0x2f0>)
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	2c00      	cmp	r4, #0
 800b30e:	f040 8093 	bne.w	800b438 <expm1+0x1d8>
 800b312:	f20f 2944 	addw	r9, pc, #580	@ 0x244
 800b316:	e9d9 8900 	ldrd	r8, r9, [r9]
 800b31a:	f7f4 ff47 	bl	80001ac <__aeabi_dsub>
 800b31e:	2401      	movs	r4, #1
 800b320:	4606      	mov	r6, r0
 800b322:	460f      	mov	r7, r1
 800b324:	4642      	mov	r2, r8
 800b326:	464b      	mov	r3, r9
 800b328:	4630      	mov	r0, r6
 800b32a:	4639      	mov	r1, r7
 800b32c:	f7f4 ff3e 	bl	80001ac <__aeabi_dsub>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	4682      	mov	sl, r0
 800b336:	468b      	mov	fp, r1
 800b338:	4630      	mov	r0, r6
 800b33a:	4639      	mov	r1, r7
 800b33c:	f7f4 ff36 	bl	80001ac <__aeabi_dsub>
 800b340:	4642      	mov	r2, r8
 800b342:	464b      	mov	r3, r9
 800b344:	f7f4 ff32 	bl	80001ac <__aeabi_dsub>
 800b348:	e9cd 0100 	strd	r0, r1, [sp]
 800b34c:	2200      	movs	r2, #0
 800b34e:	4b99      	ldr	r3, [pc, #612]	@ (800b5b4 <expm1+0x354>)
 800b350:	4650      	mov	r0, sl
 800b352:	4659      	mov	r1, fp
 800b354:	f7f5 f8e2 	bl	800051c <__aeabi_dmul>
 800b358:	4606      	mov	r6, r0
 800b35a:	460f      	mov	r7, r1
 800b35c:	4602      	mov	r2, r0
 800b35e:	460b      	mov	r3, r1
 800b360:	4650      	mov	r0, sl
 800b362:	4659      	mov	r1, fp
 800b364:	f7f5 f8da 	bl	800051c <__aeabi_dmul>
 800b368:	a37d      	add	r3, pc, #500	@ (adr r3, 800b560 <expm1+0x300>)
 800b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36e:	4680      	mov	r8, r0
 800b370:	4689      	mov	r9, r1
 800b372:	f7f5 f8d3 	bl	800051c <__aeabi_dmul>
 800b376:	a37c      	add	r3, pc, #496	@ (adr r3, 800b568 <expm1+0x308>)
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	f7f4 ff18 	bl	80001b0 <__adddf3>
 800b380:	4642      	mov	r2, r8
 800b382:	464b      	mov	r3, r9
 800b384:	f7f5 f8ca 	bl	800051c <__aeabi_dmul>
 800b388:	a379      	add	r3, pc, #484	@ (adr r3, 800b570 <expm1+0x310>)
 800b38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38e:	f7f4 ff0d 	bl	80001ac <__aeabi_dsub>
 800b392:	4642      	mov	r2, r8
 800b394:	464b      	mov	r3, r9
 800b396:	f7f5 f8c1 	bl	800051c <__aeabi_dmul>
 800b39a:	a377      	add	r3, pc, #476	@ (adr r3, 800b578 <expm1+0x318>)
 800b39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a0:	f7f4 ff06 	bl	80001b0 <__adddf3>
 800b3a4:	4642      	mov	r2, r8
 800b3a6:	464b      	mov	r3, r9
 800b3a8:	f7f5 f8b8 	bl	800051c <__aeabi_dmul>
 800b3ac:	a374      	add	r3, pc, #464	@ (adr r3, 800b580 <expm1+0x320>)
 800b3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b2:	f7f4 fefb 	bl	80001ac <__aeabi_dsub>
 800b3b6:	4642      	mov	r2, r8
 800b3b8:	464b      	mov	r3, r9
 800b3ba:	f7f5 f8af 	bl	800051c <__aeabi_dmul>
 800b3be:	2200      	movs	r2, #0
 800b3c0:	4b7d      	ldr	r3, [pc, #500]	@ (800b5b8 <expm1+0x358>)
 800b3c2:	f7f4 fef5 	bl	80001b0 <__adddf3>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3ce:	4630      	mov	r0, r6
 800b3d0:	4639      	mov	r1, r7
 800b3d2:	f7f5 f8a3 	bl	800051c <__aeabi_dmul>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	460b      	mov	r3, r1
 800b3da:	2000      	movs	r0, #0
 800b3dc:	4977      	ldr	r1, [pc, #476]	@ (800b5bc <expm1+0x35c>)
 800b3de:	f7f4 fee5 	bl	80001ac <__aeabi_dsub>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	460f      	mov	r7, r1
 800b3ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3ee:	f7f4 fedd 	bl	80001ac <__aeabi_dsub>
 800b3f2:	4632      	mov	r2, r6
 800b3f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3f8:	463b      	mov	r3, r7
 800b3fa:	4650      	mov	r0, sl
 800b3fc:	4659      	mov	r1, fp
 800b3fe:	f7f5 f88d 	bl	800051c <__aeabi_dmul>
 800b402:	4602      	mov	r2, r0
 800b404:	460b      	mov	r3, r1
 800b406:	2000      	movs	r0, #0
 800b408:	496d      	ldr	r1, [pc, #436]	@ (800b5c0 <expm1+0x360>)
 800b40a:	f7f4 fecf 	bl	80001ac <__aeabi_dsub>
 800b40e:	4602      	mov	r2, r0
 800b410:	460b      	mov	r3, r1
 800b412:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b416:	f7f5 f9ab 	bl	8000770 <__aeabi_ddiv>
 800b41a:	4642      	mov	r2, r8
 800b41c:	464b      	mov	r3, r9
 800b41e:	f7f5 f87d 	bl	800051c <__aeabi_dmul>
 800b422:	4602      	mov	r2, r0
 800b424:	460b      	mov	r3, r1
 800b426:	2c00      	cmp	r4, #0
 800b428:	d162      	bne.n	800b4f0 <expm1+0x290>
 800b42a:	4650      	mov	r0, sl
 800b42c:	4659      	mov	r1, fp
 800b42e:	f7f5 f875 	bl	800051c <__aeabi_dmul>
 800b432:	4642      	mov	r2, r8
 800b434:	464b      	mov	r3, r9
 800b436:	e04a      	b.n	800b4ce <expm1+0x26e>
 800b438:	f7f4 feba 	bl	80001b0 <__adddf3>
 800b43c:	f20f 1948 	addw	r9, pc, #328	@ 0x148
 800b440:	e9d9 8900 	ldrd	r8, r9, [r9]
 800b444:	4606      	mov	r6, r0
 800b446:	460f      	mov	r7, r1
 800b448:	f04f 34ff 	mov.w	r4, #4294967295
 800b44c:	e76a      	b.n	800b324 <expm1+0xc4>
 800b44e:	a33e      	add	r3, pc, #248	@ (adr r3, 800b548 <expm1+0x2e8>)
 800b450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b454:	4650      	mov	r0, sl
 800b456:	4659      	mov	r1, fp
 800b458:	f7f5 f860 	bl	800051c <__aeabi_dmul>
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	2000      	movs	r0, #0
 800b462:	4954      	ldr	r1, [pc, #336]	@ (800b5b4 <expm1+0x354>)
 800b464:	f7f4 fea4 	bl	80001b0 <__adddf3>
 800b468:	f7f5 fb08 	bl	8000a7c <__aeabi_d2iz>
 800b46c:	4604      	mov	r4, r0
 800b46e:	f7f4 ffeb 	bl	8000448 <__aeabi_i2d>
 800b472:	a337      	add	r3, pc, #220	@ (adr r3, 800b550 <expm1+0x2f0>)
 800b474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b478:	4680      	mov	r8, r0
 800b47a:	4689      	mov	r9, r1
 800b47c:	f7f5 f84e 	bl	800051c <__aeabi_dmul>
 800b480:	4602      	mov	r2, r0
 800b482:	460b      	mov	r3, r1
 800b484:	4650      	mov	r0, sl
 800b486:	4659      	mov	r1, fp
 800b488:	f7f4 fe90 	bl	80001ac <__aeabi_dsub>
 800b48c:	a332      	add	r3, pc, #200	@ (adr r3, 800b558 <expm1+0x2f8>)
 800b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b492:	4606      	mov	r6, r0
 800b494:	460f      	mov	r7, r1
 800b496:	4640      	mov	r0, r8
 800b498:	4649      	mov	r1, r9
 800b49a:	f7f5 f83f 	bl	800051c <__aeabi_dmul>
 800b49e:	4680      	mov	r8, r0
 800b4a0:	4689      	mov	r9, r1
 800b4a2:	e73f      	b.n	800b324 <expm1+0xc4>
 800b4a4:	a328      	add	r3, pc, #160	@ (adr r3, 800b548 <expm1+0x2e8>)
 800b4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4aa:	f7f5 f837 	bl	800051c <__aeabi_dmul>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	2c00      	cmp	r4, #0
 800b4b4:	f47f af1c 	bne.w	800b2f0 <expm1+0x90>
 800b4b8:	e7d2      	b.n	800b460 <expm1+0x200>
 800b4ba:	4a42      	ldr	r2, [pc, #264]	@ (800b5c4 <expm1+0x364>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d815      	bhi.n	800b4ec <expm1+0x28c>
 800b4c0:	a333      	add	r3, pc, #204	@ (adr r3, 800b590 <expm1+0x330>)
 800b4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c6:	f7f4 fe73 	bl	80001b0 <__adddf3>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	f7f4 fe6d 	bl	80001ac <__aeabi_dsub>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	4650      	mov	r0, sl
 800b4d8:	4659      	mov	r1, fp
 800b4da:	f7f4 fe67 	bl	80001ac <__aeabi_dsub>
 800b4de:	4682      	mov	sl, r0
 800b4e0:	468b      	mov	fp, r1
 800b4e2:	4650      	mov	r0, sl
 800b4e4:	4659      	mov	r1, fp
 800b4e6:	b005      	add	sp, #20
 800b4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ec:	2400      	movs	r4, #0
 800b4ee:	e72d      	b.n	800b34c <expm1+0xec>
 800b4f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4f4:	f7f4 fe5a 	bl	80001ac <__aeabi_dsub>
 800b4f8:	4652      	mov	r2, sl
 800b4fa:	465b      	mov	r3, fp
 800b4fc:	f7f5 f80e 	bl	800051c <__aeabi_dmul>
 800b500:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b504:	f7f4 fe52 	bl	80001ac <__aeabi_dsub>
 800b508:	464b      	mov	r3, r9
 800b50a:	4642      	mov	r2, r8
 800b50c:	f7f4 fe4e 	bl	80001ac <__aeabi_dsub>
 800b510:	1c63      	adds	r3, r4, #1
 800b512:	4606      	mov	r6, r0
 800b514:	460f      	mov	r7, r1
 800b516:	d157      	bne.n	800b5c8 <expm1+0x368>
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	4650      	mov	r0, sl
 800b51e:	4659      	mov	r1, fp
 800b520:	f7f4 fe44 	bl	80001ac <__aeabi_dsub>
 800b524:	2200      	movs	r2, #0
 800b526:	4b23      	ldr	r3, [pc, #140]	@ (800b5b4 <expm1+0x354>)
 800b528:	f7f4 fff8 	bl	800051c <__aeabi_dmul>
 800b52c:	2200      	movs	r2, #0
 800b52e:	4b21      	ldr	r3, [pc, #132]	@ (800b5b4 <expm1+0x354>)
 800b530:	e7d3      	b.n	800b4da <expm1+0x27a>
 800b532:	bf00      	nop
 800b534:	f3af 8000 	nop.w
 800b538:	fefa39ef 	.word	0xfefa39ef
 800b53c:	40862e42 	.word	0x40862e42
 800b540:	c2f8f359 	.word	0xc2f8f359
 800b544:	01a56e1f 	.word	0x01a56e1f
 800b548:	652b82fe 	.word	0x652b82fe
 800b54c:	3ff71547 	.word	0x3ff71547
 800b550:	fee00000 	.word	0xfee00000
 800b554:	3fe62e42 	.word	0x3fe62e42
 800b558:	35793c76 	.word	0x35793c76
 800b55c:	3dea39ef 	.word	0x3dea39ef
 800b560:	6e09c32d 	.word	0x6e09c32d
 800b564:	be8afdb7 	.word	0xbe8afdb7
 800b568:	86e65239 	.word	0x86e65239
 800b56c:	3ed0cfca 	.word	0x3ed0cfca
 800b570:	9eaadbb7 	.word	0x9eaadbb7
 800b574:	3f14ce19 	.word	0x3f14ce19
 800b578:	19fe5585 	.word	0x19fe5585
 800b57c:	3f5a01a0 	.word	0x3f5a01a0
 800b580:	111110f4 	.word	0x111110f4
 800b584:	3fa11111 	.word	0x3fa11111
 800b588:	35793c76 	.word	0x35793c76
 800b58c:	bdea39ef 	.word	0xbdea39ef
 800b590:	8800759c 	.word	0x8800759c
 800b594:	7e37e43c 	.word	0x7e37e43c
 800b598:	40436879 	.word	0x40436879
 800b59c:	40862e41 	.word	0x40862e41
 800b5a0:	7fefffff 	.word	0x7fefffff
 800b5a4:	bff00000 	.word	0xbff00000
 800b5a8:	bfe00000 	.word	0xbfe00000
 800b5ac:	3fd62e42 	.word	0x3fd62e42
 800b5b0:	3ff0a2b1 	.word	0x3ff0a2b1
 800b5b4:	3fe00000 	.word	0x3fe00000
 800b5b8:	3ff00000 	.word	0x3ff00000
 800b5bc:	40080000 	.word	0x40080000
 800b5c0:	40180000 	.word	0x40180000
 800b5c4:	3c8fffff 	.word	0x3c8fffff
 800b5c8:	2c01      	cmp	r4, #1
 800b5ca:	d125      	bne.n	800b618 <expm1+0x3b8>
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	4659      	mov	r1, fp
 800b5d2:	4b32      	ldr	r3, [pc, #200]	@ (800b69c <expm1+0x43c>)
 800b5d4:	f7f5 fa14 	bl	8000a00 <__aeabi_dcmplt>
 800b5d8:	b188      	cbz	r0, 800b5fe <expm1+0x39e>
 800b5da:	2200      	movs	r2, #0
 800b5dc:	4650      	mov	r0, sl
 800b5de:	4659      	mov	r1, fp
 800b5e0:	4b2f      	ldr	r3, [pc, #188]	@ (800b6a0 <expm1+0x440>)
 800b5e2:	f7f4 fde5 	bl	80001b0 <__adddf3>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	4639      	mov	r1, r7
 800b5ee:	f7f4 fddd 	bl	80001ac <__aeabi_dsub>
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800b5f8:	f7f4 ff90 	bl	800051c <__aeabi_dmul>
 800b5fc:	e76f      	b.n	800b4de <expm1+0x27e>
 800b5fe:	4632      	mov	r2, r6
 800b600:	463b      	mov	r3, r7
 800b602:	4650      	mov	r0, sl
 800b604:	4659      	mov	r1, fp
 800b606:	f7f4 fdd1 	bl	80001ac <__aeabi_dsub>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	f7f4 fdcf 	bl	80001b0 <__adddf3>
 800b612:	2200      	movs	r2, #0
 800b614:	4b23      	ldr	r3, [pc, #140]	@ (800b6a4 <expm1+0x444>)
 800b616:	e63b      	b.n	800b290 <expm1+0x30>
 800b618:	1c63      	adds	r3, r4, #1
 800b61a:	2b39      	cmp	r3, #57	@ 0x39
 800b61c:	ea4f 5504 	mov.w	r5, r4, lsl #20
 800b620:	d90e      	bls.n	800b640 <expm1+0x3e0>
 800b622:	4652      	mov	r2, sl
 800b624:	465b      	mov	r3, fp
 800b626:	f7f4 fdc1 	bl	80001ac <__aeabi_dsub>
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	2000      	movs	r0, #0
 800b630:	491c      	ldr	r1, [pc, #112]	@ (800b6a4 <expm1+0x444>)
 800b632:	f7f4 fdbb 	bl	80001ac <__aeabi_dsub>
 800b636:	186b      	adds	r3, r5, r1
 800b638:	4619      	mov	r1, r3
 800b63a:	2200      	movs	r2, #0
 800b63c:	4b19      	ldr	r3, [pc, #100]	@ (800b6a4 <expm1+0x444>)
 800b63e:	e74c      	b.n	800b4da <expm1+0x27a>
 800b640:	2c13      	cmp	r4, #19
 800b642:	f04f 0200 	mov.w	r2, #0
 800b646:	dc17      	bgt.n	800b678 <expm1+0x418>
 800b648:	f44f 1600 	mov.w	r6, #2097152	@ 0x200000
 800b64c:	fa46 f404 	asr.w	r4, r6, r4
 800b650:	f1c4 537f 	rsb	r3, r4, #1069547520	@ 0x3fc00000
 800b654:	f503 1340 	add.w	r3, r3, #3145728	@ 0x300000
 800b658:	4616      	mov	r6, r2
 800b65a:	461f      	mov	r7, r3
 800b65c:	4652      	mov	r2, sl
 800b65e:	465b      	mov	r3, fp
 800b660:	f7f4 fda4 	bl	80001ac <__aeabi_dsub>
 800b664:	4602      	mov	r2, r0
 800b666:	460b      	mov	r3, r1
 800b668:	4630      	mov	r0, r6
 800b66a:	4639      	mov	r1, r7
 800b66c:	f7f4 fd9e 	bl	80001ac <__aeabi_dsub>
 800b670:	4682      	mov	sl, r0
 800b672:	eb05 0b01 	add.w	fp, r5, r1
 800b676:	e734      	b.n	800b4e2 <expm1+0x282>
 800b678:	f5c4 747f 	rsb	r4, r4, #1020	@ 0x3fc
 800b67c:	3403      	adds	r4, #3
 800b67e:	0523      	lsls	r3, r4, #20
 800b680:	f7f4 fd96 	bl	80001b0 <__adddf3>
 800b684:	4602      	mov	r2, r0
 800b686:	460b      	mov	r3, r1
 800b688:	4650      	mov	r0, sl
 800b68a:	4659      	mov	r1, fp
 800b68c:	f7f4 fd8e 	bl	80001ac <__aeabi_dsub>
 800b690:	2200      	movs	r2, #0
 800b692:	4b04      	ldr	r3, [pc, #16]	@ (800b6a4 <expm1+0x444>)
 800b694:	f7f4 fd8c 	bl	80001b0 <__adddf3>
 800b698:	e7ea      	b.n	800b670 <expm1+0x410>
 800b69a:	bf00      	nop
 800b69c:	bfd00000 	.word	0xbfd00000
 800b6a0:	3fe00000 	.word	0x3fe00000
 800b6a4:	3ff00000 	.word	0x3ff00000

0800b6a8 <with_errno>:
 800b6a8:	b570      	push	{r4, r5, r6, lr}
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	460d      	mov	r5, r1
 800b6ae:	4616      	mov	r6, r2
 800b6b0:	f7fc fa38 	bl	8007b24 <__errno>
 800b6b4:	4629      	mov	r1, r5
 800b6b6:	6006      	str	r6, [r0, #0]
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	bd70      	pop	{r4, r5, r6, pc}

0800b6bc <xflow>:
 800b6bc:	b513      	push	{r0, r1, r4, lr}
 800b6be:	4604      	mov	r4, r0
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	4610      	mov	r0, r2
 800b6c4:	b10c      	cbz	r4, 800b6ca <xflow+0xe>
 800b6c6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b6ca:	e9cd 2300 	strd	r2, r3, [sp]
 800b6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6d2:	f7f4 ff23 	bl	800051c <__aeabi_dmul>
 800b6d6:	2222      	movs	r2, #34	@ 0x22
 800b6d8:	b002      	add	sp, #8
 800b6da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6de:	f7ff bfe3 	b.w	800b6a8 <with_errno>

0800b6e2 <__math_oflow>:
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800b6e8:	f7ff bfe8 	b.w	800b6bc <xflow>

0800b6ec <finitef>:
 800b6ec:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b6f0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b6f4:	bfac      	ite	ge
 800b6f6:	2000      	movge	r0, #0
 800b6f8:	2001      	movlt	r0, #1
 800b6fa:	4770      	bx	lr

0800b6fc <fminf>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	4604      	mov	r4, r0
 800b700:	460d      	mov	r5, r1
 800b702:	f000 f811 	bl	800b728 <__fpclassifyf>
 800b706:	b910      	cbnz	r0, 800b70e <fminf+0x12>
 800b708:	462c      	mov	r4, r5
 800b70a:	4620      	mov	r0, r4
 800b70c:	bd38      	pop	{r3, r4, r5, pc}
 800b70e:	4628      	mov	r0, r5
 800b710:	f000 f80a 	bl	800b728 <__fpclassifyf>
 800b714:	2800      	cmp	r0, #0
 800b716:	d0f8      	beq.n	800b70a <fminf+0xe>
 800b718:	4629      	mov	r1, r5
 800b71a:	4620      	mov	r0, r4
 800b71c:	f7f5 fcf2 	bl	8001104 <__aeabi_fcmplt>
 800b720:	2800      	cmp	r0, #0
 800b722:	d0f1      	beq.n	800b708 <fminf+0xc>
 800b724:	e7f1      	b.n	800b70a <fminf+0xe>
	...

0800b728 <__fpclassifyf>:
 800b728:	f030 4000 	bics.w	r0, r0, #2147483648	@ 0x80000000
 800b72c:	d00d      	beq.n	800b74a <__fpclassifyf+0x22>
 800b72e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800b732:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800b736:	d30a      	bcc.n	800b74e <__fpclassifyf+0x26>
 800b738:	4b07      	ldr	r3, [pc, #28]	@ (800b758 <__fpclassifyf+0x30>)
 800b73a:	1e42      	subs	r2, r0, #1
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d908      	bls.n	800b752 <__fpclassifyf+0x2a>
 800b740:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800b744:	4258      	negs	r0, r3
 800b746:	4158      	adcs	r0, r3
 800b748:	4770      	bx	lr
 800b74a:	2002      	movs	r0, #2
 800b74c:	4770      	bx	lr
 800b74e:	2004      	movs	r0, #4
 800b750:	4770      	bx	lr
 800b752:	2003      	movs	r0, #3
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	007ffffe 	.word	0x007ffffe

0800b75c <fabs>:
 800b75c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b760:	4619      	mov	r1, r3
 800b762:	4770      	bx	lr

0800b764 <__ieee754_expf>:
 800b764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b768:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800b76c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800b770:	4604      	mov	r4, r0
 800b772:	d904      	bls.n	800b77e <__ieee754_expf+0x1a>
 800b774:	4601      	mov	r1, r0
 800b776:	f7f5 fa1f 	bl	8000bb8 <__addsf3>
 800b77a:	4604      	mov	r4, r0
 800b77c:	e005      	b.n	800b78a <__ieee754_expf+0x26>
 800b77e:	ea4f 76d0 	mov.w	r6, r0, lsr #31
 800b782:	d105      	bne.n	800b790 <__ieee754_expf+0x2c>
 800b784:	2e00      	cmp	r6, #0
 800b786:	f040 80c3 	bne.w	800b910 <__ieee754_expf+0x1ac>
 800b78a:	4620      	mov	r0, r4
 800b78c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b790:	4960      	ldr	r1, [pc, #384]	@ (800b914 <__ieee754_expf+0x1b0>)
 800b792:	4288      	cmp	r0, r1
 800b794:	dd04      	ble.n	800b7a0 <__ieee754_expf+0x3c>
 800b796:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b79a:	2000      	movs	r0, #0
 800b79c:	f000 b8f3 	b.w	800b986 <__math_oflowf>
 800b7a0:	2800      	cmp	r0, #0
 800b7a2:	da07      	bge.n	800b7b4 <__ieee754_expf+0x50>
 800b7a4:	4a5c      	ldr	r2, [pc, #368]	@ (800b918 <__ieee754_expf+0x1b4>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d904      	bls.n	800b7b4 <__ieee754_expf+0x50>
 800b7aa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7ae:	2000      	movs	r0, #0
 800b7b0:	f000 b8e5 	b.w	800b97e <__math_uflowf>
 800b7b4:	4a59      	ldr	r2, [pc, #356]	@ (800b91c <__ieee754_expf+0x1b8>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d971      	bls.n	800b89e <__ieee754_expf+0x13a>
 800b7ba:	4a59      	ldr	r2, [pc, #356]	@ (800b920 <__ieee754_expf+0x1bc>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d851      	bhi.n	800b864 <__ieee754_expf+0x100>
 800b7c0:	4b58      	ldr	r3, [pc, #352]	@ (800b924 <__ieee754_expf+0x1c0>)
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800b7c8:	f7f5 f9f4 	bl	8000bb4 <__aeabi_fsub>
 800b7cc:	4605      	mov	r5, r0
 800b7ce:	4b56      	ldr	r3, [pc, #344]	@ (800b928 <__ieee754_expf+0x1c4>)
 800b7d0:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 800b7d4:	f086 0301 	eor.w	r3, r6, #1
 800b7d8:	eba3 0806 	sub.w	r8, r3, r6
 800b7dc:	4639      	mov	r1, r7
 800b7de:	4628      	mov	r0, r5
 800b7e0:	f7f5 f9e8 	bl	8000bb4 <__aeabi_fsub>
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	4621      	mov	r1, r4
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f7f5 faed 	bl	8000dc8 <__aeabi_fmul>
 800b7ee:	4606      	mov	r6, r0
 800b7f0:	494e      	ldr	r1, [pc, #312]	@ (800b92c <__ieee754_expf+0x1c8>)
 800b7f2:	f7f5 fae9 	bl	8000dc8 <__aeabi_fmul>
 800b7f6:	494e      	ldr	r1, [pc, #312]	@ (800b930 <__ieee754_expf+0x1cc>)
 800b7f8:	f7f5 f9dc 	bl	8000bb4 <__aeabi_fsub>
 800b7fc:	4631      	mov	r1, r6
 800b7fe:	f7f5 fae3 	bl	8000dc8 <__aeabi_fmul>
 800b802:	494c      	ldr	r1, [pc, #304]	@ (800b934 <__ieee754_expf+0x1d0>)
 800b804:	f7f5 f9d8 	bl	8000bb8 <__addsf3>
 800b808:	4631      	mov	r1, r6
 800b80a:	f7f5 fadd 	bl	8000dc8 <__aeabi_fmul>
 800b80e:	494a      	ldr	r1, [pc, #296]	@ (800b938 <__ieee754_expf+0x1d4>)
 800b810:	f7f5 f9d0 	bl	8000bb4 <__aeabi_fsub>
 800b814:	4631      	mov	r1, r6
 800b816:	f7f5 fad7 	bl	8000dc8 <__aeabi_fmul>
 800b81a:	4948      	ldr	r1, [pc, #288]	@ (800b93c <__ieee754_expf+0x1d8>)
 800b81c:	f7f5 f9cc 	bl	8000bb8 <__addsf3>
 800b820:	4631      	mov	r1, r6
 800b822:	f7f5 fad1 	bl	8000dc8 <__aeabi_fmul>
 800b826:	4601      	mov	r1, r0
 800b828:	4620      	mov	r0, r4
 800b82a:	f7f5 f9c3 	bl	8000bb4 <__aeabi_fsub>
 800b82e:	4601      	mov	r1, r0
 800b830:	4606      	mov	r6, r0
 800b832:	4620      	mov	r0, r4
 800b834:	f7f5 fac8 	bl	8000dc8 <__aeabi_fmul>
 800b838:	4681      	mov	r9, r0
 800b83a:	f1b8 0f00 	cmp.w	r8, #0
 800b83e:	d143      	bne.n	800b8c8 <__ieee754_expf+0x164>
 800b840:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800b844:	4630      	mov	r0, r6
 800b846:	f7f5 f9b5 	bl	8000bb4 <__aeabi_fsub>
 800b84a:	4601      	mov	r1, r0
 800b84c:	4648      	mov	r0, r9
 800b84e:	f7f5 fb6f 	bl	8000f30 <__aeabi_fdiv>
 800b852:	4621      	mov	r1, r4
 800b854:	f7f5 f9ae 	bl	8000bb4 <__aeabi_fsub>
 800b858:	4601      	mov	r1, r0
 800b85a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800b85e:	f7f5 f9a9 	bl	8000bb4 <__aeabi_fsub>
 800b862:	e78a      	b.n	800b77a <__ieee754_expf+0x16>
 800b864:	4936      	ldr	r1, [pc, #216]	@ (800b940 <__ieee754_expf+0x1dc>)
 800b866:	4620      	mov	r0, r4
 800b868:	f7f5 faae 	bl	8000dc8 <__aeabi_fmul>
 800b86c:	4b35      	ldr	r3, [pc, #212]	@ (800b944 <__ieee754_expf+0x1e0>)
 800b86e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800b872:	f7f5 f9a1 	bl	8000bb8 <__addsf3>
 800b876:	f7f5 fc6d 	bl	8001154 <__aeabi_f2iz>
 800b87a:	4680      	mov	r8, r0
 800b87c:	f7f5 fa50 	bl	8000d20 <__aeabi_i2f>
 800b880:	4931      	ldr	r1, [pc, #196]	@ (800b948 <__ieee754_expf+0x1e4>)
 800b882:	4606      	mov	r6, r0
 800b884:	f7f5 faa0 	bl	8000dc8 <__aeabi_fmul>
 800b888:	4601      	mov	r1, r0
 800b88a:	4620      	mov	r0, r4
 800b88c:	f7f5 f992 	bl	8000bb4 <__aeabi_fsub>
 800b890:	492e      	ldr	r1, [pc, #184]	@ (800b94c <__ieee754_expf+0x1e8>)
 800b892:	4605      	mov	r5, r0
 800b894:	4630      	mov	r0, r6
 800b896:	f7f5 fa97 	bl	8000dc8 <__aeabi_fmul>
 800b89a:	4607      	mov	r7, r0
 800b89c:	e79e      	b.n	800b7dc <__ieee754_expf+0x78>
 800b89e:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800b8a2:	d20c      	bcs.n	800b8be <__ieee754_expf+0x15a>
 800b8a4:	492a      	ldr	r1, [pc, #168]	@ (800b950 <__ieee754_expf+0x1ec>)
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f7f5 f986 	bl	8000bb8 <__addsf3>
 800b8ac:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800b8b0:	f7f5 fc46 	bl	8001140 <__aeabi_fcmpgt>
 800b8b4:	b130      	cbz	r0, 800b8c4 <__ieee754_expf+0x160>
 800b8b6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	e75b      	b.n	800b776 <__ieee754_expf+0x12>
 800b8be:	f04f 0800 	mov.w	r8, #0
 800b8c2:	e790      	b.n	800b7e6 <__ieee754_expf+0x82>
 800b8c4:	4680      	mov	r8, r0
 800b8c6:	e78e      	b.n	800b7e6 <__ieee754_expf+0x82>
 800b8c8:	4631      	mov	r1, r6
 800b8ca:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800b8ce:	f7f5 f971 	bl	8000bb4 <__aeabi_fsub>
 800b8d2:	4601      	mov	r1, r0
 800b8d4:	4648      	mov	r0, r9
 800b8d6:	f7f5 fb2b 	bl	8000f30 <__aeabi_fdiv>
 800b8da:	4601      	mov	r1, r0
 800b8dc:	4638      	mov	r0, r7
 800b8de:	f7f5 f969 	bl	8000bb4 <__aeabi_fsub>
 800b8e2:	4629      	mov	r1, r5
 800b8e4:	f7f5 f966 	bl	8000bb4 <__aeabi_fsub>
 800b8e8:	4601      	mov	r1, r0
 800b8ea:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800b8ee:	f7f5 f961 	bl	8000bb4 <__aeabi_fsub>
 800b8f2:	f118 0f7d 	cmn.w	r8, #125	@ 0x7d
 800b8f6:	db02      	blt.n	800b8fe <__ieee754_expf+0x19a>
 800b8f8:	eb00 54c8 	add.w	r4, r0, r8, lsl #23
 800b8fc:	e745      	b.n	800b78a <__ieee754_expf+0x26>
 800b8fe:	f108 0864 	add.w	r8, r8, #100	@ 0x64
 800b902:	f04f 6158 	mov.w	r1, #226492416	@ 0xd800000
 800b906:	eb00 50c8 	add.w	r0, r0, r8, lsl #23
 800b90a:	f7f5 fa5d 	bl	8000dc8 <__aeabi_fmul>
 800b90e:	e734      	b.n	800b77a <__ieee754_expf+0x16>
 800b910:	2400      	movs	r4, #0
 800b912:	e73a      	b.n	800b78a <__ieee754_expf+0x26>
 800b914:	42b17217 	.word	0x42b17217
 800b918:	42cff1b5 	.word	0x42cff1b5
 800b91c:	3eb17218 	.word	0x3eb17218
 800b920:	3f851591 	.word	0x3f851591
 800b924:	0800ccd0 	.word	0x0800ccd0
 800b928:	0800ccc8 	.word	0x0800ccc8
 800b92c:	3331bb4c 	.word	0x3331bb4c
 800b930:	35ddea0e 	.word	0x35ddea0e
 800b934:	388ab355 	.word	0x388ab355
 800b938:	3b360b61 	.word	0x3b360b61
 800b93c:	3e2aaaab 	.word	0x3e2aaaab
 800b940:	3fb8aa3b 	.word	0x3fb8aa3b
 800b944:	0800ccd8 	.word	0x0800ccd8
 800b948:	3f317180 	.word	0x3f317180
 800b94c:	3717f7d1 	.word	0x3717f7d1
 800b950:	7149f2ca 	.word	0x7149f2ca

0800b954 <with_errnof>:
 800b954:	b538      	push	{r3, r4, r5, lr}
 800b956:	4604      	mov	r4, r0
 800b958:	460d      	mov	r5, r1
 800b95a:	f7fc f8e3 	bl	8007b24 <__errno>
 800b95e:	6005      	str	r5, [r0, #0]
 800b960:	4620      	mov	r0, r4
 800b962:	bd38      	pop	{r3, r4, r5, pc}

0800b964 <xflowf>:
 800b964:	b508      	push	{r3, lr}
 800b966:	b140      	cbz	r0, 800b97a <xflowf+0x16>
 800b968:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800b96c:	f7f5 fa2c 	bl	8000dc8 <__aeabi_fmul>
 800b970:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b974:	2122      	movs	r1, #34	@ 0x22
 800b976:	f7ff bfed 	b.w	800b954 <with_errnof>
 800b97a:	4608      	mov	r0, r1
 800b97c:	e7f6      	b.n	800b96c <xflowf+0x8>

0800b97e <__math_uflowf>:
 800b97e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800b982:	f7ff bfef 	b.w	800b964 <xflowf>

0800b986 <__math_oflowf>:
 800b986:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800b98a:	f7ff bfeb 	b.w	800b964 <xflowf>
	...

0800b990 <_init>:
 800b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b992:	bf00      	nop
 800b994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b996:	bc08      	pop	{r3}
 800b998:	469e      	mov	lr, r3
 800b99a:	4770      	bx	lr

0800b99c <_fini>:
 800b99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99e:	bf00      	nop
 800b9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9a2:	bc08      	pop	{r3}
 800b9a4:	469e      	mov	lr, r3
 800b9a6:	4770      	bx	lr
