{
  "module_name": "pinctrl-cedarfork.c",
  "hash_id": "531cd11b05aa67bdc0c92033f6d441c23f7700769f9b3e889bd1a5fbf6db32ee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-cedarfork.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define CDF_PAD_OWN\t0x020\n#define CDF_PADCFGLOCK\t0x0c0\n#define CDF_HOSTSW_OWN\t0x120\n#define CDF_GPI_IS\t0x200\n#define CDF_GPI_IE\t0x230\n\n#define CDF_GPP(r, s, e)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t}\n\n#define CDF_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, CDF)\n\n \nstatic const struct pinctrl_pin_desc cdf_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"GBE_SDP_TIMESYNC0_S2N\"),\n\tPINCTRL_PIN(1, \"GBE_SDP_TIMESYNC1_S2N\"),\n\tPINCTRL_PIN(2, \"GBE_SDP_TIMESYNC2_S2N\"),\n\tPINCTRL_PIN(3, \"GBE_SDP_TIMESYNC3_S2N\"),\n\tPINCTRL_PIN(4, \"GBE0_I2C_CLK\"),\n\tPINCTRL_PIN(5, \"GBE0_I2C_DATA\"),\n\tPINCTRL_PIN(6, \"GBE1_I2C_CLK\"),\n\tPINCTRL_PIN(7, \"GBE1_I2C_DATA\"),\n\tPINCTRL_PIN(8, \"GBE2_I2C_CLK\"),\n\tPINCTRL_PIN(9, \"GBE2_I2C_DATA\"),\n\tPINCTRL_PIN(10, \"GBE3_I2C_CLK\"),\n\tPINCTRL_PIN(11, \"GBE3_I2C_DATA\"),\n\tPINCTRL_PIN(12, \"GBE0_LED0\"),\n\tPINCTRL_PIN(13, \"GBE0_LED1\"),\n\tPINCTRL_PIN(14, \"GBE0_LED2\"),\n\tPINCTRL_PIN(15, \"GBE1_LED0\"),\n\tPINCTRL_PIN(16, \"GBE1_LED1\"),\n\tPINCTRL_PIN(17, \"GBE1_LED2\"),\n\tPINCTRL_PIN(18, \"GBE2_LED0\"),\n\tPINCTRL_PIN(19, \"GBE2_LED1\"),\n\tPINCTRL_PIN(20, \"GBE2_LED2\"),\n\tPINCTRL_PIN(21, \"GBE3_LED0\"),\n\tPINCTRL_PIN(22, \"GBE3_LED1\"),\n\tPINCTRL_PIN(23, \"GBE3_LED2\"),\n\t \n\tPINCTRL_PIN(24, \"NCSI_RXD0\"),\n\tPINCTRL_PIN(25, \"NCSI_CLK_IN\"),\n\tPINCTRL_PIN(26, \"NCSI_RXD1\"),\n\tPINCTRL_PIN(27, \"NCSI_CRS_DV\"),\n\tPINCTRL_PIN(28, \"NCSI_ARB_IN\"),\n\tPINCTRL_PIN(29, \"NCSI_TX_EN\"),\n\tPINCTRL_PIN(30, \"NCSI_TXD0\"),\n\tPINCTRL_PIN(31, \"NCSI_TXD1\"),\n\tPINCTRL_PIN(32, \"NCSI_ARB_OUT\"),\n\tPINCTRL_PIN(33, \"GBE_SMB_CLK\"),\n\tPINCTRL_PIN(34, \"GBE_SMB_DATA\"),\n\tPINCTRL_PIN(35, \"GBE_SMB_ALRT_N\"),\n\tPINCTRL_PIN(36, \"THERMTRIP_N\"),\n\tPINCTRL_PIN(37, \"PCHHOT_N\"),\n\tPINCTRL_PIN(38, \"ERROR0_N\"),\n\tPINCTRL_PIN(39, \"ERROR1_N\"),\n\tPINCTRL_PIN(40, \"ERROR2_N\"),\n\tPINCTRL_PIN(41, \"MSMI_N\"),\n\tPINCTRL_PIN(42, \"CATERR_N\"),\n\tPINCTRL_PIN(43, \"MEMTRIP_N\"),\n\tPINCTRL_PIN(44, \"UART0_RXD\"),\n\tPINCTRL_PIN(45, \"UART0_TXD\"),\n\tPINCTRL_PIN(46, \"GBE_UART_RXD\"),\n\tPINCTRL_PIN(47, \"GBE_UART_TXD\"),\n\t \n\tPINCTRL_PIN(48, \"GBE_GPIO13\"),\n\tPINCTRL_PIN(49, \"AUX_PWR\"),\n\tPINCTRL_PIN(50, \"UART0_RTS\"),\n\tPINCTRL_PIN(51, \"UART0_CTS\"),\n\tPINCTRL_PIN(52, \"FAN_PWM_0\"),\n\tPINCTRL_PIN(53, \"FAN_PWM_1\"),\n\tPINCTRL_PIN(54, \"FAN_PWM_2\"),\n\tPINCTRL_PIN(55, \"FAN_PWM_3\"),\n\tPINCTRL_PIN(56, \"FAN_TACH_0\"),\n\tPINCTRL_PIN(57, \"FAN_TACH_1\"),\n\tPINCTRL_PIN(58, \"FAN_TACH_2\"),\n\tPINCTRL_PIN(59, \"FAN_TACH_3\"),\n\tPINCTRL_PIN(60, \"ME_SMB0_CLK\"),\n\tPINCTRL_PIN(61, \"ME_SMB0_DATA\"),\n\tPINCTRL_PIN(62, \"ME_SMB0_ALRT_N\"),\n\tPINCTRL_PIN(63, \"ME_SMB1_CLK\"),\n\tPINCTRL_PIN(64, \"ME_SMB1_DATA\"),\n\tPINCTRL_PIN(65, \"ME_SMB1_ALRT_N\"),\n\tPINCTRL_PIN(66, \"ME_SMB2_CLK\"),\n\tPINCTRL_PIN(67, \"ME_SMB2_DATA\"),\n\tPINCTRL_PIN(68, \"ME_SMB2_ALRT_N\"),\n\tPINCTRL_PIN(69, \"GBE_MNG_I2C_CLK\"),\n\tPINCTRL_PIN(70, \"GBE_MNG_I2C_DATA\"),\n\t \n\tPINCTRL_PIN(71, \"IE_UART_RXD\"),\n\tPINCTRL_PIN(72, \"IE_UART_TXD\"),\n\tPINCTRL_PIN(73, \"VPP_SMB_CLK\"),\n\tPINCTRL_PIN(74, \"VPP_SMB_DATA\"),\n\tPINCTRL_PIN(75, \"VPP_SMB_ALRT_N\"),\n\tPINCTRL_PIN(76, \"PCIE_CLKREQ0_N\"),\n\tPINCTRL_PIN(77, \"PCIE_CLKREQ1_N\"),\n\tPINCTRL_PIN(78, \"PCIE_CLKREQ2_N\"),\n\tPINCTRL_PIN(79, \"PCIE_CLKREQ3_N\"),\n\tPINCTRL_PIN(80, \"PCIE_CLKREQ4_N\"),\n\tPINCTRL_PIN(81, \"PCIE_CLKREQ5_N\"),\n\tPINCTRL_PIN(82, \"PCIE_CLKREQ6_N\"),\n\tPINCTRL_PIN(83, \"PCIE_CLKREQ7_N\"),\n\tPINCTRL_PIN(84, \"PCIE_CLKREQ8_N\"),\n\tPINCTRL_PIN(85, \"PCIE_CLKREQ9_N\"),\n\tPINCTRL_PIN(86, \"FLEX_CLK_SE0\"),\n\tPINCTRL_PIN(87, \"FLEX_CLK_SE1\"),\n\tPINCTRL_PIN(88, \"FLEX_CLK1_50\"),\n\tPINCTRL_PIN(89, \"FLEX_CLK2_50\"),\n\tPINCTRL_PIN(90, \"FLEX_CLK_125\"),\n\t \n\tPINCTRL_PIN(91, \"TCK_PCH\"),\n\tPINCTRL_PIN(92, \"JTAGX_PCH\"),\n\tPINCTRL_PIN(93, \"TRST_N_PCH\"),\n\tPINCTRL_PIN(94, \"TMS_PCH\"),\n\tPINCTRL_PIN(95, \"TDI_PCH\"),\n\tPINCTRL_PIN(96, \"TDO_PCH\"),\n\t \n\tPINCTRL_PIN(97, \"CX_PRDY_N\"),\n\tPINCTRL_PIN(98, \"CX_PREQ_N\"),\n\tPINCTRL_PIN(99, \"CPU_FBREAK_OUT_N\"),\n\tPINCTRL_PIN(100, \"TRIGGER0_N\"),\n\tPINCTRL_PIN(101, \"TRIGGER1_N\"),\n\t \n\tPINCTRL_PIN(102, \"DBG_PTI_CLK0\"),\n\tPINCTRL_PIN(103, \"DBG_PTI_CLK3\"),\n\tPINCTRL_PIN(104, \"DBG_PTI_DATA0\"),\n\tPINCTRL_PIN(105, \"DBG_PTI_DATA1\"),\n\tPINCTRL_PIN(106, \"DBG_PTI_DATA2\"),\n\tPINCTRL_PIN(107, \"DBG_PTI_DATA3\"),\n\tPINCTRL_PIN(108, \"DBG_PTI_DATA4\"),\n\tPINCTRL_PIN(109, \"DBG_PTI_DATA5\"),\n\tPINCTRL_PIN(110, \"DBG_PTI_DATA6\"),\n\tPINCTRL_PIN(111, \"DBG_PTI_DATA7\"),\n\t \n\tPINCTRL_PIN(112, \"DBG_PTI_DATA8\"),\n\tPINCTRL_PIN(113, \"DBG_PTI_DATA9\"),\n\tPINCTRL_PIN(114, \"DBG_PTI_DATA10\"),\n\tPINCTRL_PIN(115, \"DBG_PTI_DATA11\"),\n\tPINCTRL_PIN(116, \"DBG_PTI_DATA12\"),\n\tPINCTRL_PIN(117, \"DBG_PTI_DATA13\"),\n\tPINCTRL_PIN(118, \"DBG_PTI_DATA14\"),\n\tPINCTRL_PIN(119, \"DBG_PTI_DATA15\"),\n\tPINCTRL_PIN(120, \"DBG_SPARE0\"),\n\tPINCTRL_PIN(121, \"DBG_SPARE1\"),\n\tPINCTRL_PIN(122, \"DBG_SPARE2\"),\n\tPINCTRL_PIN(123, \"DBG_SPARE3\"),\n\t \n\tPINCTRL_PIN(124, \"CPU_PWR_GOOD\"),\n\tPINCTRL_PIN(125, \"PLTRST_CPU_N\"),\n\tPINCTRL_PIN(126, \"NAC_RESET_NAC_N\"),\n\tPINCTRL_PIN(127, \"PCH_SBLINK_RX\"),\n\tPINCTRL_PIN(128, \"PCH_SBLINK_TX\"),\n\tPINCTRL_PIN(129, \"PMSYNC_CLK\"),\n\tPINCTRL_PIN(130, \"CPU_ERR0_N\"),\n\tPINCTRL_PIN(131, \"CPU_ERR1_N\"),\n\tPINCTRL_PIN(132, \"CPU_ERR2_N\"),\n\tPINCTRL_PIN(133, \"CPU_THERMTRIP_N\"),\n\tPINCTRL_PIN(134, \"CPU_MSMI_N\"),\n\tPINCTRL_PIN(135, \"CPU_CATERR_N\"),\n\tPINCTRL_PIN(136, \"CPU_MEMTRIP_N\"),\n\tPINCTRL_PIN(137, \"NAC_GR_N\"),\n\tPINCTRL_PIN(138, \"NAC_XTAL_VALID\"),\n\tPINCTRL_PIN(139, \"NAC_WAKE_N\"),\n\tPINCTRL_PIN(140, \"NAC_SBLINK_CLK_S2N\"),\n\tPINCTRL_PIN(141, \"NAC_SBLINK_N2S\"),\n\tPINCTRL_PIN(142, \"NAC_SBLINK_S2N\"),\n\tPINCTRL_PIN(143, \"NAC_SBLINK_CLK_N2S\"),\n\t \n\tPINCTRL_PIN(144, \"ME_PECI\"),\n\t \n\tPINCTRL_PIN(145, \"NAC_RMII_CLK\"),\n\tPINCTRL_PIN(146, \"NAC_RGMII_CLK\"),\n\tPINCTRL_PIN(147, \"NAC_GBE_SMB_CLK_TX_N2S\"),\n\tPINCTRL_PIN(148, \"NAC_GBE_SMB_DATA_TX_N2S\"),\n\tPINCTRL_PIN(149, \"NAC_SPARE2\"),\n\tPINCTRL_PIN(150, \"NAC_INIT_SX_WAKE_N\"),\n\tPINCTRL_PIN(151, \"NAC_GBE_GPIO0_S2N\"),\n\tPINCTRL_PIN(152, \"NAC_GBE_GPIO1_S2N\"),\n\tPINCTRL_PIN(153, \"NAC_GBE_GPIO2_S2N\"),\n\tPINCTRL_PIN(154, \"NAC_GBE_GPIO3_S2N\"),\n\tPINCTRL_PIN(155, \"NAC_NCSI_RXD0\"),\n\tPINCTRL_PIN(156, \"NAC_NCSI_CLK_IN\"),\n\tPINCTRL_PIN(157, \"NAC_NCSI_RXD1\"),\n\tPINCTRL_PIN(158, \"NAC_NCSI_CRS_DV\"),\n\tPINCTRL_PIN(159, \"NAC_NCSI_ARB_IN\"),\n\tPINCTRL_PIN(160, \"NAC_NCSI_TX_EN\"),\n\tPINCTRL_PIN(161, \"NAC_NCSI_TXD0\"),\n\tPINCTRL_PIN(162, \"NAC_NCSI_TXD1\"),\n\tPINCTRL_PIN(163, \"NAC_NCSI_ARB_OUT\"),\n\tPINCTRL_PIN(164, \"NAC_NCSI_OE_N\"),\n\tPINCTRL_PIN(165, \"NAC_GBE_SMB_CLK_RX_S2N\"),\n\tPINCTRL_PIN(166, \"NAC_GBE_SMB_DATA_RX_S2N\"),\n\tPINCTRL_PIN(167, \"NAC_GBE_SMB_ALRT_N\"),\n\t \n\tPINCTRL_PIN(168, \"USB_OC0_N\"),\n\tPINCTRL_PIN(169, \"GBE_GPIO0\"),\n\tPINCTRL_PIN(170, \"GBE_GPIO1\"),\n\tPINCTRL_PIN(171, \"GBE_GPIO2\"),\n\tPINCTRL_PIN(172, \"GBE_GPIO3\"),\n\tPINCTRL_PIN(173, \"GBE_GPIO4\"),\n\tPINCTRL_PIN(174, \"GBE_GPIO5\"),\n\tPINCTRL_PIN(175, \"GBE_GPIO6\"),\n\tPINCTRL_PIN(176, \"GBE_GPIO7\"),\n\tPINCTRL_PIN(177, \"SPI_TPM_CS_N\"),\n\tPINCTRL_PIN(178, \"GBE_GPIO9\"),\n\tPINCTRL_PIN(179, \"GBE_GPIO10\"),\n\tPINCTRL_PIN(180, \"GBE_GPIO11\"),\n\tPINCTRL_PIN(181, \"GBE_GPIO12\"),\n\tPINCTRL_PIN(182, \"PECI_SMB_DATA\"),\n\tPINCTRL_PIN(183, \"SATA0_LED_N\"),\n\tPINCTRL_PIN(184, \"SATA1_LED_N\"),\n\tPINCTRL_PIN(185, \"SATA_PDETECT0\"),\n\tPINCTRL_PIN(186, \"SATA_PDETECT1\"),\n\tPINCTRL_PIN(187, \"SATA0_SDOUT\"),\n\tPINCTRL_PIN(188, \"SATA1_SDOUT\"),\n\tPINCTRL_PIN(189, \"SATA2_LED_N\"),\n\tPINCTRL_PIN(190, \"SATA_PDETECT2\"),\n\tPINCTRL_PIN(191, \"SATA2_SDOUT\"),\n\t \n\tPINCTRL_PIN(192, \"ESPI_IO0\"),\n\tPINCTRL_PIN(193, \"ESPI_IO1\"),\n\tPINCTRL_PIN(194, \"ESPI_IO2\"),\n\tPINCTRL_PIN(195, \"ESPI_IO3\"),\n\tPINCTRL_PIN(196, \"ESPI_CLK\"),\n\tPINCTRL_PIN(197, \"ESPI_RST_N\"),\n\tPINCTRL_PIN(198, \"ESPI_CS0_N\"),\n\tPINCTRL_PIN(199, \"ESPI_ALRT0_N\"),\n\tPINCTRL_PIN(200, \"ESPI_CS1_N\"),\n\tPINCTRL_PIN(201, \"ESPI_ALRT1_N\"),\n\tPINCTRL_PIN(202, \"ESPI_CLK_LOOPBK\"),\n\t \n\tPINCTRL_PIN(203, \"SPI_CS0_N\"),\n\tPINCTRL_PIN(204, \"SPI_CS1_N\"),\n\tPINCTRL_PIN(205, \"SPI_MOSI_IO0\"),\n\tPINCTRL_PIN(206, \"SPI_MISO_IO1\"),\n\tPINCTRL_PIN(207, \"SPI_IO2\"),\n\tPINCTRL_PIN(208, \"SPI_IO3\"),\n\tPINCTRL_PIN(209, \"SPI_CLK\"),\n\tPINCTRL_PIN(210, \"SPI_CLK_LOOPBK\"),\n\tPINCTRL_PIN(211, \"SUSPWRDNACK\"),\n\tPINCTRL_PIN(212, \"PMU_SUSCLK\"),\n\tPINCTRL_PIN(213, \"ADR_COMPLETE\"),\n\tPINCTRL_PIN(214, \"ADR_TRIGGER_N\"),\n\tPINCTRL_PIN(215, \"PMU_SLP_S45_N\"),\n\tPINCTRL_PIN(216, \"PMU_SLP_S3_N\"),\n\tPINCTRL_PIN(217, \"PMU_WAKE_N\"),\n\tPINCTRL_PIN(218, \"PMU_PWRBTN_N\"),\n\tPINCTRL_PIN(219, \"PMU_RESETBUTTON_N\"),\n\tPINCTRL_PIN(220, \"PMU_PLTRST_N\"),\n\tPINCTRL_PIN(221, \"SUS_STAT_N\"),\n\tPINCTRL_PIN(222, \"PMU_I2C_CLK\"),\n\tPINCTRL_PIN(223, \"PMU_I2C_DATA\"),\n\tPINCTRL_PIN(224, \"PECI_SMB_CLK\"),\n\tPINCTRL_PIN(225, \"PECI_SMB_ALRT_N\"),\n\t \n\tPINCTRL_PIN(226, \"EMMC_CMD\"),\n\tPINCTRL_PIN(227, \"EMMC_STROBE\"),\n\tPINCTRL_PIN(228, \"EMMC_CLK\"),\n\tPINCTRL_PIN(229, \"EMMC_D0\"),\n\tPINCTRL_PIN(230, \"EMMC_D1\"),\n\tPINCTRL_PIN(231, \"EMMC_D2\"),\n\tPINCTRL_PIN(232, \"EMMC_D3\"),\n\tPINCTRL_PIN(233, \"EMMC_D4\"),\n\tPINCTRL_PIN(234, \"EMMC_D5\"),\n\tPINCTRL_PIN(235, \"EMMC_D6\"),\n\tPINCTRL_PIN(236, \"EMMC_D7\"),\n};\n\nstatic const struct intel_padgroup cdf_community0_gpps[] = {\n\tCDF_GPP(0, 0, 23),\t \n\tCDF_GPP(1, 24, 47),\t \n\tCDF_GPP(2, 48, 70),\t \n\tCDF_GPP(3, 71, 90),\t \n\tCDF_GPP(4, 91, 96),\t \n\tCDF_GPP(5, 97, 101),\t \n\tCDF_GPP(6, 102, 111),\t \n\tCDF_GPP(7, 112, 123),\t \n\tCDF_GPP(8, 124, 143),\t \n\tCDF_GPP(9, 144, 144),\t \n\tCDF_GPP(10, 145, 167),\t \n};\n\nstatic const struct intel_padgroup cdf_community1_gpps[] = {\n\tCDF_GPP(0, 168, 191),\t \n\tCDF_GPP(1, 192, 202),\t \n\tCDF_GPP(2, 203, 225),\t \n\tCDF_GPP(3, 226, 236),\t \n};\n\nstatic const struct intel_community cdf_communities[] = {\n\tCDF_COMMUNITY(0, 0, 167, cdf_community0_gpps),\t\t \n\tCDF_COMMUNITY(1, 168, 236, cdf_community1_gpps),\t \n};\n\nstatic const struct intel_pinctrl_soc_data cdf_soc_data = {\n\t.pins = cdf_pins,\n\t.npins = ARRAY_SIZE(cdf_pins),\n\t.communities = cdf_communities,\n\t.ncommunities = ARRAY_SIZE(cdf_communities),\n};\n\nstatic INTEL_PINCTRL_PM_OPS(cdf_pinctrl_pm_ops);\n\nstatic const struct acpi_device_id cdf_pinctrl_acpi_match[] = {\n\t{ \"INTC3001\", (kernel_ulong_t)&cdf_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, cdf_pinctrl_acpi_match);\n\nstatic struct platform_driver cdf_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"cedarfork-pinctrl\",\n\t\t.acpi_match_table = cdf_pinctrl_acpi_match,\n\t\t.pm = &cdf_pinctrl_pm_ops,\n\t},\n};\n\nstatic int __init cdf_pinctrl_init(void)\n{\n\treturn platform_driver_register(&cdf_pinctrl_driver);\n}\nsubsys_initcall(cdf_pinctrl_init);\n\nstatic void __exit cdf_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&cdf_pinctrl_driver);\n}\nmodule_exit(cdf_pinctrl_exit);\n\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Cedar Fork PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}