@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[9] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[8] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[7] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[6] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[5] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[4] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[3] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[2] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[1] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance txClkCount[0] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5117,8z\projects\counter\impl1\reveal_workspace\tmpreveal\uart_packets_rvl.v":481:4:481:9|Removing sequential instance BitsSent[3:0] (in view: work.UART_uniq_1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\reeve\git\EEE5117,8Z\Projects\Counter\impl1\Counter_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock ipClk with period 20.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
