# RTL2GDS_MyJourney
ğŸš€ A hands-on journey from RTL to GDSII with open-source EDA tools. This repo documents my work in the VSD RISC-V SoC Tapeout Program, covering synthesis, simulation, floorplanning, placement, routing, and sign-off checks. It serves as both a learning log and a reference for ASIC design with OpenLane.

Welcome to my repository! ğŸ‰  
This project documents my hands-on experience with the RISC-V Reference SoC Tapeout Program (VSD).  

ğŸ‘‰ The goal: take a design from ğŸ”´ RTL Design â ğŸ”µ Synthesis â ğŸŸ£ Physical Design â ğŸ¯ Tapeout Ready
 using **open-source tools** only.  


ğŸŒ± Week 0 â€“ Foundation Week  

 *Environment Setup + Tool Installation* ğŸ› ï¸  

Before designing silicon, the lab needs its instruments!  
This week focused on setting up the **complete RTL-to-GDSII toolchain**.  

âœ… Tasks Completed  

| Task | Description | Status |
|------|-------------|--------|
| Task 0 | Install & verify the full EDA toolkit | âœ” Done |

ğŸ”§ Tools Installed & Verified  

| Tool | Purpose | Status |
|------|---------|--------|
| **Yosys** | RTL synthesis & logic optimization | âœ… Verified |
| **Icarus Verilog** | Verilog compilation & simulation | âœ… Verified |
| **GTKWave** | Waveform viewing & debugging | âœ… Verified |
| **Ngspice** | Analog & mixed-signal simulation | âœ… Verified |
| **Magic** | VLSI layout design + DRC check | âœ… Verified |



ğŸ¯ Program Objectives  

| Aspect | Focus |
|--------|-------|
| **Learning Path** | End-to-end SoC design: RTL â Synthesis â Physical â Tapeout |
| **Tools** | Open-source EDA stack (Yosys, OpenLane, Magic, etc.) |
| **Industry Relevance** | Real-world semiconductor workflows |
| **Collaboration** | Part of Indiaâ€™s largest RISC-V tapeout initiative |
| **Scale** | 3500+ participants contributing |
| **Impact** | Strengthening Indiaâ€™s semiconductor ecosystem |



 ğŸ™ Acknowledgments  

A huge thanks to [![Kunal Ghosh](https://img.shields.io/badge/GitHub-Kunal%20Ghosh-black?logo=github)](https://github.com/kunalghosh)
 and the VSD TEAM for leading this initiative ğŸ’¡  

Also grateful to the supporting organizations:  

| Organization | Role | Impact |
|--------------|------|--------|
| **RISC-V International** | Open ISA leadership | Global ecosystem |
| **India Semiconductor Mission (ISM)** | Govt. initiative | National semiconductor strategy |
| **VLSI Society of India (VSI)** | Industry body | Professional growth |
| **Efabless** | Open-source tapeout platform | Democratizing silicon |


ğŸš€ Mission Statement  

> *â€œEmpowering the next generation of semiconductor engineers through open-source, hands-on silicon design.â€*  


ğŸ“… Weekly Progress Tracker  

âœ” Week 0 â€“ Tools & setup complete  
ğŸ”œ Week 1+ â€“ RTL design, synthesis, floorplanning, PnR, signoff, and tapeout readiness  

Stay tuned â€“ the journey continues! ğŸŒŸ  
