{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"5"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_Out.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"4096 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_Z_uZ_2_temp_shreg"
                  , "Start Cycle":"1"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":251
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"60"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_Out.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":11
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":158
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_Z_uZ_2_temp_shreg"
                  , "Start Cycle":"49"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":139
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":20
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":21
              , "name":"_Z_uZ_2_temp_shreg"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":129
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"512B requested\n512B implemented"
                    }
                  ]
                  , "Requested size":"512 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"4096 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":25
      , "name":"kernel_xLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":26
          , "name":"kernel_xLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"kernel_xLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"29"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"kernel_xLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"kernel_xLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"kernel_xLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":88
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":89
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":84
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"34"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":36
      , "name":"kernel_yLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":37
          , "name":"kernel_yLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"kernel_yLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"40"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"kernel_yLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"kernel_yLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":41
          , "name":"kernel_yLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":112
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"127"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":113
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":108
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"45"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":46
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":47
          , "name":"kernel_unloader.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":48
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":260
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"ddot.cl"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"_unloader_mem_channel"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":35
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":10
      , "name":"_Out_unloader_channel"
      , "debug":
      [
        [
          {
            "filename":"ddot.cl"
            , "line":122
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"64 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":12
      , "name":"_xLoader_uX_channel"
      , "debug":
      [
        [
          {
            "filename":"ddot.cl"
            , "line":122
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":14
      , "name":"_yLoader_uY_channel"
      , "debug":
      [
        [
          {
            "filename":"ddot.cl"
            , "line":122
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":9
      , "to":10
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":14
      , "to":13
    }
    , {
      "from":21
      , "to":8
    }
    , {
      "from":15
      , "to":21
    }
    , {
      "from":5
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":19
      , "to":5
    }
    , {
      "from":5
      , "to":16
    }
    , {
      "from":8
      , "to":17
    }
    , {
      "from":9
      , "to":17
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":4
      , "to":18
    }
    , {
      "from":11
      , "to":19
    }
    , {
      "from":13
      , "to":19
    }
    , {
      "from":15
      , "to":19
    }
    , {
      "from":16
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":18
      , "to":11
    }
    , {
      "from":18
      , "to":13
    }
    , {
      "from":11
      , "to":15
    }
    , {
      "from":13
      , "to":15
    }
    , {
      "from":32
      , "to":12
    }
    , {
      "from":29
      , "to":27
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":29
      , "to":28
    }
    , {
      "from":34
      , "to":29
    }
    , {
      "from":34
      , "to":33
    }
    , {
      "from":27
      , "to":33
    }
    , {
      "from":31
      , "to":34
    }
    , {
      "from":32
      , "to":34
    }
    , {
      "from":33
      , "to":31
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":35
      , "to":31
    }
    , {
      "from":43
      , "to":14
    }
    , {
      "from":40
      , "to":38
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":40
      , "to":39
    }
    , {
      "from":45
      , "to":40
    }
    , {
      "from":45
      , "to":44
    }
    , {
      "from":38
      , "to":44
    }
    , {
      "from":42
      , "to":45
    }
    , {
      "from":43
      , "to":45
    }
    , {
      "from":44
      , "to":42
    }
    , {
      "from":42
      , "to":43
    }
    , {
      "from":35
      , "to":42
    }
    , {
      "from":10
      , "to":48
    }
    , {
      "from":48
      , "to":51
    }
    , {
      "from":49
      , "to":51
    }
    , {
      "from":50
      , "to":48
    }
    , {
      "from":48
      , "to":49
    }
    , {
      "from":49
      , "to":35
    }
  ]
}
