# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cyclic_shift.srcs/sources_1/ip/cyclic_fifo_generator_0/sim/cyclic_fifo_generator_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/new/modulo_12.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/modulo_12_1_nomalize/sim/modulo_12_1_nomalize.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/new/dis_alpha_gen.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/dis_alpha_gen_0/sim/dis_alpha_gen_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/alpha_modulo_12_0/sim/alpha_modulo_12_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/phase_gen.srcs/sources_1/new/phase_gen.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/cyc_phase_gen_0/sim/cyc_phase_gen_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/new/modulo_n.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/modulo_30_2/sim/modulo_30_2.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/sim/scramble_sequence_1bit_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/base_seq.srcs/sources_1/new/base_sequence.v" \
"../../../../cyclic_shift.srcs/sources_1/ip/ba_se_0/sim/ba_se_0.v" \
"../../../../cyclic_shift.srcs/sources_1/new/cyclic_gen.v" \
"../../../../cyclic_shift.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
