(module HCPL-181-000E (layer F.Cu) (tedit 5D8C7A59)
  (descr HCPL-181-000E)
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value HCPL-181-000E (at 0.62738 -3.5687) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -4.2 -2.325) (end 4.2 -2.325) (layer Dwgs.User) (width 0.05))
  (fp_line (start 4.2 -2.325) (end 4.2 2.325) (layer Dwgs.User) (width 0.05))
  (fp_line (start 4.2 2.325) (end -4.2 2.325) (layer Dwgs.User) (width 0.05))
  (fp_line (start -4.2 2.325) (end -4.2 -2.325) (layer Dwgs.User) (width 0.05))
  (fp_line (start -2.2 -1.85) (end 2.2 -1.85) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.2 -1.85) (end 2.2 1.85) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.2 1.85) (end -2.2 1.85) (layer Dwgs.User) (width 0.1))
  (fp_line (start -2.2 1.85) (end -2.2 -1.85) (layer Dwgs.User) (width 0.1))
  (fp_line (start -2.2 0.69) (end 0.34 -1.85) (layer Dwgs.User) (width 0.1))
  (fp_line (start -1.85 -1.85) (end 1.85 -1.85) (layer F.SilkS) (width 0.2))
  (fp_line (start 1.85 -1.85) (end 1.85 1.85) (layer F.SilkS) (width 0.2))
  (fp_line (start 1.85 1.85) (end -1.85 1.85) (layer F.SilkS) (width 0.2))
  (fp_line (start -1.85 1.85) (end -1.85 -1.85) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.95 -1.945) (end -2.2 -1.945) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -3.075 -1.27 90) (size 0.65 1.75) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -3.075 1.27 90) (size 0.65 1.75) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 3.075 1.27 90) (size 0.65 1.75) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 3.075 -1.27 90) (size 0.65 1.75) (layers F.Cu F.Paste F.Mask))
)
