// Seed: 1193916582
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3
);
  assign id_3 = 1;
  type_8(
      1'h0, "", 1'h0
  );
  assign id_1 = id_0;
  logic id_4;
  logic id_5 = id_4;
  logic id_6;
  type_12(
      .id_0(1), .id_1(id_2), .id_2(id_4), .id_3(id_0), .id_4(1), .id_5(id_5), .id_6(1), .id_7(1)
  );
  initial id_2 <= id_6 * id_6;
endmodule
