INFO-FLOW: Workspace D:/maclogger_2022_30port_64bit/maclogger/solution1 opened at Mon Dec 19 09:54:09 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5ev-sfvc784-2-i 
Execute       create_platform xczu5ev-sfvc784-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
Command       create_platform done; 1.74 sec.
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.251 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.037 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.195 sec.
Execute   set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
Execute     create_platform xczu5ev-sfvc784-2-i -board  
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.195 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./maclogger/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
Execute     set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.21 seconds; current allocated memory: 120.719 MB.
INFO: [HLS 200-10] Analyzing design file 'recv_mac_msg.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling recv_mac_msg.cpp as C++
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang recv_mac_msg.cpp -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.cpp.clang.err.log 
Command       ap_eval done; 1.019 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top mac_logger -name=mac_logger 
Execute       source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.963 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.568 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.557 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.956 sec.
Execute         source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.003 sec.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.009 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.749 sec.
INFO: [HLS 200-10] Analyzing design file 'mac_logger_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling mac_logger_test.cpp as C++
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang mac_logger_test.cpp -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.cpp.clang.err.log 
Command       ap_eval done; 0.266 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top mac_logger -name=mac_logger 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.659 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.171 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.565 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.568 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.015 sec.
Command       clang_tidy done; 1.051 sec.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.891 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.736 sec.
INFO: [HLS 200-10] Analyzing design file 'mac_logger.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling mac_logger.cpp as C++
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang mac_logger.cpp -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.cpp.clang.err.log 
Command       ap_eval done; 0.275 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top mac_logger -name=mac_logger 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.654 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/.systemc_flag -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.157 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/all.directive.json -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.853 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.559 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.011 sec.
Command       clang_tidy done; 1.057 sec.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.866 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.707 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.865 seconds; current allocated memory: 124.332 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.g.bc" "D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.g.bc" "D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/recv_mac_msg.g.bc D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_test.g.bc D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.g.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.783 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.785 sec.
Execute       run_link_or_opt -opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 1.786 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.789 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.107 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.109 sec.
Execute       run_link_or_opt -opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mac_logger -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mac_logger -reflow-float-conversion -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.091 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.093 sec.
Execute       run_link_or_opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.181 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.183 sec.
Execute       run_link_or_opt -opt -out D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mac_logger 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mac_logger -mllvm -hls-db-dir -mllvm D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.254 sec.
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_28_1'(mac_logger.cpp:28:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 64 in loop 'VITIS_LOOP_32_2'(mac_logger.cpp:32:19) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'anonymous'(mac_logger.cpp:103:2) has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:103:2)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_log_ddr'(mac_logger.cpp:965:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:965:4)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 in loop 'tx_2_tap_ddr'(mac_logger.cpp:1025:4) has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mac_logger.cpp:1025:4)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.676 seconds; current allocated memory: 125.207 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 125.207 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mac_logger -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.0.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.475 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 136.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.1.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.209 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 140.266 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.g.1.bc to D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.1.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (mac_logger.cpp:71) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'rx_fifo' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rx_macfifo_data' (mac_logger.cpp:100) in function 'rx_fifo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'rx_fifo' completely with a factor of 16.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_logger' (mac_logger.cpp:1042), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rx_ringbuffer_header'
	 'rx_fifo'
	 'tx_ddr'.
Command         transform done; 0.942 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:520:8) to (mac_logger.cpp:540:3) in function 'tx_ddr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mac_logger.cpp:80:7) to (mac_logger.cpp:91:20) in function 'rx_fifo'... converting 4 basic blocks.
Command         transform done; 0.402 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 169.590 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.2.bc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:926:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:988:16)
INFO: [HLS 200-472] Inferring partial write operation for 'log_header' (mac_logger.cpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tap_header' (mac_logger.cpp:34:16)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:50:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:51:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:66:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:67:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_buf' (mac_logger.cpp:75:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:82:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' (mac_logger.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_buf' 
Command         transform done; 2.585 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.588 seconds; current allocated memory: 327.953 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.677 sec.
Command     elaborate done; 37.243 sec.
Execute     ap_eval exec zip -j D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.197 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mac_logger' ...
Execute       ap_set_top_model mac_logger 
Execute       get_model_list mac_logger -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mac_logger 
Execute       preproc_iomode -model tx_ddr 
Execute       preproc_iomode -model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       preproc_iomode -model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       preproc_iomode -model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       preproc_iomode -model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       preproc_iomode -model rx_fifo 
Execute       preproc_iomode -model rx_fifo_Pipeline_4 
Execute       preproc_iomode -model rx_fifo_Pipeline_rx_macfifo_data 
Execute       preproc_iomode -model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       preproc_iomode -model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       preproc_iomode -model rx_ringbuffer_header 
Execute       preproc_iomode -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       preproc_iomode -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list mac_logger -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       apply_spec_resource_limit rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       apply_spec_resource_limit rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : rx_ringbuffer_header ...
Execute       set_default_model rx_ringbuffer_header 
Execute       apply_spec_resource_limit rx_ringbuffer_header 
INFO-FLOW: Configuring Module : rx_fifo_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       apply_spec_resource_limit rx_fifo_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Configuring Module : rx_fifo_Pipeline_VITIS_LOOP_91_2 ...
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       apply_spec_resource_limit rx_fifo_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Configuring Module : rx_fifo_Pipeline_rx_macfifo_data ...
Execute       set_default_model rx_fifo_Pipeline_rx_macfifo_data 
Execute       apply_spec_resource_limit rx_fifo_Pipeline_rx_macfifo_data 
INFO-FLOW: Configuring Module : rx_fifo_Pipeline_4 ...
Execute       set_default_model rx_fifo_Pipeline_4 
Execute       apply_spec_resource_limit rx_fifo_Pipeline_4 
INFO-FLOW: Configuring Module : rx_fifo ...
Execute       set_default_model rx_fifo 
Execute       apply_spec_resource_limit rx_fifo 
INFO-FLOW: Configuring Module : tx_ddr_Pipeline_VITIS_LOOP_924_1 ...
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       apply_spec_resource_limit tx_ddr_Pipeline_VITIS_LOOP_924_1 
INFO-FLOW: Configuring Module : tx_ddr_Pipeline_tx_2_log_ddr ...
Execute       set_default_model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       apply_spec_resource_limit tx_ddr_Pipeline_tx_2_log_ddr 
INFO-FLOW: Configuring Module : tx_ddr_Pipeline_VITIS_LOOP_986_2 ...
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       apply_spec_resource_limit tx_ddr_Pipeline_VITIS_LOOP_986_2 
INFO-FLOW: Configuring Module : tx_ddr_Pipeline_tx_2_tap_ddr ...
Execute       set_default_model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       apply_spec_resource_limit tx_ddr_Pipeline_tx_2_tap_ddr 
INFO-FLOW: Configuring Module : tx_ddr ...
Execute       set_default_model tx_ddr 
Execute       apply_spec_resource_limit tx_ddr 
INFO-FLOW: Configuring Module : mac_logger ...
Execute       set_default_model mac_logger 
Execute       apply_spec_resource_limit mac_logger 
INFO-FLOW: Model list for preprocess: entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 ...
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       cdfg_preprocess -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       cdfg_preprocess -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: rx_ringbuffer_header ...
Execute       set_default_model rx_ringbuffer_header 
Execute       cdfg_preprocess -model rx_ringbuffer_header 
Execute       rtl_gen_preprocess rx_ringbuffer_header 
INFO-FLOW: Preprocessing Module: rx_fifo_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       cdfg_preprocess -model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Preprocessing Module: rx_fifo_Pipeline_VITIS_LOOP_91_2 ...
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       cdfg_preprocess -model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Preprocessing Module: rx_fifo_Pipeline_rx_macfifo_data ...
Execute       set_default_model rx_fifo_Pipeline_rx_macfifo_data 
Execute       cdfg_preprocess -model rx_fifo_Pipeline_rx_macfifo_data 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_rx_macfifo_data 
INFO-FLOW: Preprocessing Module: rx_fifo_Pipeline_4 ...
Execute       set_default_model rx_fifo_Pipeline_4 
Execute       cdfg_preprocess -model rx_fifo_Pipeline_4 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_4 
INFO-FLOW: Preprocessing Module: rx_fifo ...
Execute       set_default_model rx_fifo 
Execute       cdfg_preprocess -model rx_fifo 
Execute       rtl_gen_preprocess rx_fifo 
INFO-FLOW: Preprocessing Module: tx_ddr_Pipeline_VITIS_LOOP_924_1 ...
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       cdfg_preprocess -model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_VITIS_LOOP_924_1 
INFO-FLOW: Preprocessing Module: tx_ddr_Pipeline_tx_2_log_ddr ...
Execute       set_default_model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       cdfg_preprocess -model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_tx_2_log_ddr 
INFO-FLOW: Preprocessing Module: tx_ddr_Pipeline_VITIS_LOOP_986_2 ...
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       cdfg_preprocess -model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_VITIS_LOOP_986_2 
INFO-FLOW: Preprocessing Module: tx_ddr_Pipeline_tx_2_tap_ddr ...
Execute       set_default_model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       cdfg_preprocess -model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_tx_2_tap_ddr 
INFO-FLOW: Preprocessing Module: tx_ddr ...
Execute       set_default_model tx_ddr 
Execute       cdfg_preprocess -model tx_ddr 
Command       cdfg_preprocess done; 0.127 sec.
Execute       rtl_gen_preprocess tx_ddr 
INFO-FLOW: Preprocessing Module: mac_logger ...
Execute       set_default_model mac_logger 
Execute       cdfg_preprocess -model mac_logger 
Execute       rtl_gen_preprocess mac_logger 
INFO-FLOW: Model list for synthesis: entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 332.531 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 334.211 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       schedule -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 335.555 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       bind -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 335.656 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       schedule -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 336.094 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.
Execute       set_default_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       bind -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 336.211 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_ringbuffer_header 
Execute       schedule -model rx_ringbuffer_header 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 336.355 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.sched.adb -f 
INFO-FLOW: Finish scheduling rx_ringbuffer_header.
Execute       set_default_model rx_ringbuffer_header 
Execute       bind -model rx_ringbuffer_header 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 336.426 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.bind.adb -f 
INFO-FLOW: Finish binding rx_ringbuffer_header.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       schedule -model rx_fifo_Pipeline_VITIS_LOOP_71_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 336.613 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.sched.adb -f 
INFO-FLOW: Finish scheduling rx_fifo_Pipeline_VITIS_LOOP_71_1.
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       bind -model rx_fifo_Pipeline_VITIS_LOOP_71_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 336.613 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.bind.adb -f 
INFO-FLOW: Finish binding rx_fifo_Pipeline_VITIS_LOOP_71_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       schedule -model rx_fifo_Pipeline_VITIS_LOOP_91_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 337.180 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.sched.adb -f 
INFO-FLOW: Finish scheduling rx_fifo_Pipeline_VITIS_LOOP_91_2.
Execute       set_default_model rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       bind -model rx_fifo_Pipeline_VITIS_LOOP_91_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 337.191 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.bind.adb -f 
INFO-FLOW: Finish binding rx_fifo_Pipeline_VITIS_LOOP_91_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_fifo_Pipeline_rx_macfifo_data 
Execute       schedule -model rx_fifo_Pipeline_rx_macfifo_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rx_macfifo_data'.
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'rx_fifo_Pipeline_rx_macfifo_data' (loop 'rx_macfifo_data'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('fifo_axi_full_addr_read_15', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73) and bus read operation ('fifo_axi_full_addr_read', mac_logger.cpp:73) on port 'fifo_axi_full' (mac_logger.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop 'rx_macfifo_data'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 338.352 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.186 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.sched.adb -f 
INFO-FLOW: Finish scheduling rx_fifo_Pipeline_rx_macfifo_data.
Execute       set_default_model rx_fifo_Pipeline_rx_macfifo_data 
Execute       bind -model rx_fifo_Pipeline_rx_macfifo_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 338.375 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.116 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.bind.adb -f 
INFO-FLOW: Finish binding rx_fifo_Pipeline_rx_macfifo_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_fifo_Pipeline_4 
Execute       schedule -model rx_fifo_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 338.414 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling rx_fifo_Pipeline_4.
Execute       set_default_model rx_fifo_Pipeline_4 
Execute       bind -model rx_fifo_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 338.414 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding rx_fifo_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rx_fifo 
Execute       schedule -model rx_fifo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 338.996 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.118 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.sched.adb -f 
INFO-FLOW: Finish scheduling rx_fifo.
Execute       set_default_model rx_fifo 
Execute       bind -model rx_fifo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 339.266 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.162 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.bind.adb -f 
INFO-FLOW: Finish binding rx_fifo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       schedule -model tx_ddr_Pipeline_VITIS_LOOP_924_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_924_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_924_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 339.520 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.sched.adb -f 
INFO-FLOW: Finish scheduling tx_ddr_Pipeline_VITIS_LOOP_924_1.
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       bind -model tx_ddr_Pipeline_VITIS_LOOP_924_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.652 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.bind.adb -f 
INFO-FLOW: Finish binding tx_ddr_Pipeline_VITIS_LOOP_924_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       schedule -model tx_ddr_Pipeline_tx_2_log_ddr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_log_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'tx_2_log_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 339.781 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.sched.adb -f 
INFO-FLOW: Finish scheduling tx_ddr_Pipeline_tx_2_log_ddr.
Execute       set_default_model tx_ddr_Pipeline_tx_2_log_ddr 
Execute       bind -model tx_ddr_Pipeline_tx_2_log_ddr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 339.797 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.bind.adb -f 
INFO-FLOW: Finish binding tx_ddr_Pipeline_tx_2_log_ddr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       schedule -model tx_ddr_Pipeline_VITIS_LOOP_986_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_986_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_986_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 339.859 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.sched.adb -f 
INFO-FLOW: Finish scheduling tx_ddr_Pipeline_VITIS_LOOP_986_2.
Execute       set_default_model tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       bind -model tx_ddr_Pipeline_VITIS_LOOP_986_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 339.930 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.bind.adb -f 
INFO-FLOW: Finish binding tx_ddr_Pipeline_VITIS_LOOP_986_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       schedule -model tx_ddr_Pipeline_tx_2_tap_ddr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tx_2_tap_ddr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'tx_2_tap_ddr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 340.188 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.sched.adb -f 
INFO-FLOW: Finish scheduling tx_ddr_Pipeline_tx_2_tap_ddr.
Execute       set_default_model tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       bind -model tx_ddr_Pipeline_tx_2_tap_ddr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 340.207 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.bind.adb -f 
INFO-FLOW: Finish binding tx_ddr_Pipeline_tx_2_tap_ddr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tx_ddr 
Execute       schedule -model tx_ddr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.486 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.532 seconds; current allocated memory: 361.316 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.914 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.sched.adb -f 
Command       db_write done; 0.475 sec.
INFO-FLOW: Finish scheduling tx_ddr.
Execute       set_default_model tx_ddr 
Execute       bind -model tx_ddr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.901 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.293 seconds; current allocated memory: 377.551 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.147 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.bind.adb -f 
Command       db_write done; 0.489 sec.
INFO-FLOW: Finish binding tx_ddr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mac_logger 
Execute       schedule -model mac_logger 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.817 seconds; current allocated memory: 377.551 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.sched.adb -f 
INFO-FLOW: Finish scheduling mac_logger.
Execute       set_default_model mac_logger 
Execute       bind -model mac_logger 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.334 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 377.551 MB.
Execute       syn_report -verbosereport -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.872 sec.
Execute       db_write -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.bind.adb -f 
INFO-FLOW: Finish binding mac_logger.
Execute       get_model_list mac_logger -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       rtl_gen_preprocess rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess rx_ringbuffer_header 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_rx_macfifo_data 
Execute       rtl_gen_preprocess rx_fifo_Pipeline_4 
Execute       rtl_gen_preprocess rx_fifo 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_tx_2_log_ddr 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       rtl_gen_preprocess tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       rtl_gen_preprocess tx_ddr 
Execute       rtl_gen_preprocess mac_logger 
INFO-FLOW: Model list for RTL generation: entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 377.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 377.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       gen_rtl rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
Execute       syn_report -csynth -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute       syn_report -verbosereport -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.adb 
Execute       db_write -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2/m_axi_ps_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2'.
Command       create_rtl_model done; 0.281 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 377.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       gen_rtl rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
Execute       syn_report -csynth -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute       syn_report -verbosereport -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.adb 
Execute       db_write -model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ringbuffer_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_ringbuffer_header -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ringbuffer_header'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 377.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_ringbuffer_header -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_ringbuffer_header 
Execute       gen_rtl rx_ringbuffer_header -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_ringbuffer_header 
Execute       syn_report -csynth -model rx_ringbuffer_header -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_ringbuffer_header -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_ringbuffer_header_csynth.xml 
Execute       syn_report -verbosereport -model rx_ringbuffer_header -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_ringbuffer_header -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.adb 
Execute       db_write -model rx_ringbuffer_header -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_ringbuffer_header -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_fifo_Pipeline_VITIS_LOOP_71_1 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 377.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_fifo_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       gen_rtl rx_fifo_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_fifo_Pipeline_VITIS_LOOP_71_1 
Execute       syn_report -csynth -model rx_fifo_Pipeline_VITIS_LOOP_71_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_VITIS_LOOP_71_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_fifo_Pipeline_VITIS_LOOP_71_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_VITIS_LOOP_71_1_csynth.xml 
Execute       syn_report -verbosereport -model rx_fifo_Pipeline_VITIS_LOOP_71_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_fifo_Pipeline_VITIS_LOOP_71_1 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.adb 
Execute       db_write -model rx_fifo_Pipeline_VITIS_LOOP_71_1 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_fifo_Pipeline_VITIS_LOOP_71_1 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_fifo_Pipeline_VITIS_LOOP_91_2 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 378.102 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_fifo_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       gen_rtl rx_fifo_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_fifo_Pipeline_VITIS_LOOP_91_2 
Execute       syn_report -csynth -model rx_fifo_Pipeline_VITIS_LOOP_91_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_VITIS_LOOP_91_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_fifo_Pipeline_VITIS_LOOP_91_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_VITIS_LOOP_91_2_csynth.xml 
Execute       syn_report -verbosereport -model rx_fifo_Pipeline_VITIS_LOOP_91_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_fifo_Pipeline_VITIS_LOOP_91_2 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.adb 
Execute       db_write -model rx_fifo_Pipeline_VITIS_LOOP_91_2 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_fifo_Pipeline_VITIS_LOOP_91_2 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_rx_macfifo_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_fifo_Pipeline_rx_macfifo_data -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_rx_macfifo_data' pipeline 'rx_macfifo_data' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_rx_macfifo_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 379.457 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_fifo_Pipeline_rx_macfifo_data -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_fifo_Pipeline_rx_macfifo_data 
Execute       gen_rtl rx_fifo_Pipeline_rx_macfifo_data -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_fifo_Pipeline_rx_macfifo_data 
Execute       syn_report -csynth -model rx_fifo_Pipeline_rx_macfifo_data -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_rx_macfifo_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_fifo_Pipeline_rx_macfifo_data -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_rx_macfifo_data_csynth.xml 
Execute       syn_report -verbosereport -model rx_fifo_Pipeline_rx_macfifo_data -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.171 sec.
Execute       db_write -model rx_fifo_Pipeline_rx_macfifo_data -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.adb 
Execute       db_write -model rx_fifo_Pipeline_rx_macfifo_data -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_fifo_Pipeline_rx_macfifo_data -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_fifo_Pipeline_4 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_fifo_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rx_fifo_Pipeline_4/m_axi_fifo_axi_full_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo_Pipeline_4'.
Command       create_rtl_model done; 0.238 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 381.145 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_fifo_Pipeline_4 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_fifo_Pipeline_4 
Execute       gen_rtl rx_fifo_Pipeline_4 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_fifo_Pipeline_4 
Execute       syn_report -csynth -model rx_fifo_Pipeline_4 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_fifo_Pipeline_4 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model rx_fifo_Pipeline_4 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rx_fifo_Pipeline_4 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.adb 
Execute       db_write -model rx_fifo_Pipeline_4 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_fifo_Pipeline_4 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rx_fifo -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_fifo'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 383.906 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl rx_fifo -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_rx_fifo 
Execute       gen_rtl rx_fifo -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_rx_fifo 
Execute       syn_report -csynth -model rx_fifo -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rx_fifo -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/rx_fifo_csynth.xml 
Execute       syn_report -verbosereport -model rx_fifo -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.194 sec.
Execute       db_write -model rx_fifo -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.adb 
Execute       db_write -model rx_fifo -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rx_fifo -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model tx_ddr_Pipeline_VITIS_LOOP_924_1 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_924_1' pipeline 'VITIS_LOOP_924_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 385.789 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl tx_ddr_Pipeline_VITIS_LOOP_924_1 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       gen_rtl tx_ddr_Pipeline_VITIS_LOOP_924_1 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_tx_ddr_Pipeline_VITIS_LOOP_924_1 
Execute       syn_report -csynth -model tx_ddr_Pipeline_VITIS_LOOP_924_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_VITIS_LOOP_924_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model tx_ddr_Pipeline_VITIS_LOOP_924_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_VITIS_LOOP_924_1_csynth.xml 
Execute       syn_report -verbosereport -model tx_ddr_Pipeline_VITIS_LOOP_924_1 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model tx_ddr_Pipeline_VITIS_LOOP_924_1 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.adb 
Execute       db_write -model tx_ddr_Pipeline_VITIS_LOOP_924_1 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tx_ddr_Pipeline_VITIS_LOOP_924_1 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_log_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model tx_ddr_Pipeline_tx_2_log_ddr -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_log_ddr' pipeline 'tx_2_log_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_log_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_log_ddr'.
Command       create_rtl_model done; 0.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 386.551 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl tx_ddr_Pipeline_tx_2_log_ddr -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_tx_ddr_Pipeline_tx_2_log_ddr 
Execute       gen_rtl tx_ddr_Pipeline_tx_2_log_ddr -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_tx_ddr_Pipeline_tx_2_log_ddr 
Execute       syn_report -csynth -model tx_ddr_Pipeline_tx_2_log_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_tx_2_log_ddr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model tx_ddr_Pipeline_tx_2_log_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_tx_2_log_ddr_csynth.xml 
Execute       syn_report -verbosereport -model tx_ddr_Pipeline_tx_2_log_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model tx_ddr_Pipeline_tx_2_log_ddr -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.adb 
Execute       db_write -model tx_ddr_Pipeline_tx_2_log_ddr -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tx_ddr_Pipeline_tx_2_log_ddr -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model tx_ddr_Pipeline_VITIS_LOOP_986_2 -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_VITIS_LOOP_986_2' pipeline 'VITIS_LOOP_986_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_VITIS_LOOP_986_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 387.676 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl tx_ddr_Pipeline_VITIS_LOOP_986_2 -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       gen_rtl tx_ddr_Pipeline_VITIS_LOOP_986_2 -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_tx_ddr_Pipeline_VITIS_LOOP_986_2 
Execute       syn_report -csynth -model tx_ddr_Pipeline_VITIS_LOOP_986_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_VITIS_LOOP_986_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model tx_ddr_Pipeline_VITIS_LOOP_986_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_VITIS_LOOP_986_2_csynth.xml 
Execute       syn_report -verbosereport -model tx_ddr_Pipeline_VITIS_LOOP_986_2 -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model tx_ddr_Pipeline_VITIS_LOOP_986_2 -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.adb 
Execute       db_write -model tx_ddr_Pipeline_VITIS_LOOP_986_2 -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tx_ddr_Pipeline_VITIS_LOOP_986_2 -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr_Pipeline_tx_2_tap_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model tx_ddr_Pipeline_tx_2_tap_ddr -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ddr_Pipeline_tx_2_tap_ddr' pipeline 'tx_2_tap_ddr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tx_ddr_Pipeline_tx_2_tap_ddr/m_axi_ps_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr_Pipeline_tx_2_tap_ddr'.
Command       create_rtl_model done; 0.304 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 388.430 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl tx_ddr_Pipeline_tx_2_tap_ddr -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       gen_rtl tx_ddr_Pipeline_tx_2_tap_ddr -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_tx_ddr_Pipeline_tx_2_tap_ddr 
Execute       syn_report -csynth -model tx_ddr_Pipeline_tx_2_tap_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_tx_2_tap_ddr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model tx_ddr_Pipeline_tx_2_tap_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_Pipeline_tx_2_tap_ddr_csynth.xml 
Execute       syn_report -verbosereport -model tx_ddr_Pipeline_tx_2_tap_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model tx_ddr_Pipeline_tx_2_tap_ddr -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.adb 
Execute       db_write -model tx_ddr_Pipeline_tx_2_tap_ddr -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tx_ddr_Pipeline_tx_2_tap_ddr -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ddr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model tx_ddr -top_prefix mac_logger_ -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'counter_vlan100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_vlan129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter_droped' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_log_tx_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_tap_tx_index' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ddr'.
INFO: [RTMG 210-278] Implementing memory 'mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 2.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.406 seconds; current allocated memory: 407.141 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl tx_ddr -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger_tx_ddr 
Command       gen_rtl done; 0.21 sec.
Execute       gen_rtl tx_ddr -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger_tx_ddr 
Command       gen_rtl done; 0.165 sec.
Execute       syn_report -csynth -model tx_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.544 sec.
Execute       syn_report -rtlxml -model tx_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/tx_ddr_csynth.xml 
Command       syn_report done; 0.251 sec.
Execute       syn_report -verbosereport -model tx_ddr -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.409 sec.
Execute       db_write -model tx_ddr -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.adb 
Command       db_write done; 0.755 sec.
Execute       db_write -model tx_ddr -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tx_ddr -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_logger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mac_logger -top_prefix  -sub_prefix mac_logger_ -mg_file D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/mac_fifo' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ps' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/driver' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/status' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/writeStatus' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/logger_vlan_enable_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan100_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan101_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan102_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan103_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan104_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan105_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan106_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan107_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan108_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan109_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan110_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan111_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan112_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan113_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan114_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan115_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan116_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan117_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan118_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan119_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan120_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan121_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan122_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan123_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan124_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan125_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan126_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan127_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan128_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/vlan129_received' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/droped' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/multicast_recv_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_filter_enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan100_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan101_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan102_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan103_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan104_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan105_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan106_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan107_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan108_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan109_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan110_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan111_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan112_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan113_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan114_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan115_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan116_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan117_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan118_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan119_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan120_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan121_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan122_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan123_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan124_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan125_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan126_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan127_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan128_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_lsb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/unicast_vlan129_macaddr_msb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/log_all_mask' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_logger/fifo_axi_full_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_logger' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'fifo', 'fifo_axi_full_offset', 'ddr', 'driver', 'status', 'writeStatus', 'logger_vlan_enable_mask', 'vlan100_received', 'vlan101_received', 'vlan102_received', 'vlan103_received', 'vlan104_received', 'vlan105_received', 'vlan106_received', 'vlan107_received', 'vlan108_received', 'vlan109_received', 'vlan110_received', 'vlan111_received', 'vlan112_received', 'vlan113_received', 'vlan114_received', 'vlan115_received', 'vlan116_received', 'vlan117_received', 'vlan118_received', 'vlan119_received', 'vlan120_received', 'vlan121_received', 'vlan122_received', 'vlan123_received', 'vlan124_received', 'vlan125_received', 'vlan126_received', 'vlan127_received', 'vlan128_received', 'vlan129_received', 'droped', 'multicast_recv_enable', 'unicast_filter_enable', 'unicast_vlan100_macaddr_lsb', 'unicast_vlan100_macaddr_msb', 'unicast_vlan101_macaddr_lsb', 'unicast_vlan101_macaddr_msb', 'unicast_vlan102_macaddr_lsb', 'unicast_vlan102_macaddr_msb', 'unicast_vlan103_macaddr_lsb', 'unicast_vlan103_macaddr_msb', 'unicast_vlan104_macaddr_lsb', 'unicast_vlan104_macaddr_msb', 'unicast_vlan105_macaddr_lsb', 'unicast_vlan105_macaddr_msb', 'unicast_vlan106_macaddr_lsb', 'unicast_vlan106_macaddr_msb', 'unicast_vlan107_macaddr_lsb', 'unicast_vlan107_macaddr_msb', 'unicast_vlan108_macaddr_lsb', 'unicast_vlan108_macaddr_msb', 'unicast_vlan109_macaddr_lsb', 'unicast_vlan109_macaddr_msb', 'unicast_vlan110_macaddr_lsb', 'unicast_vlan110_macaddr_msb', 'unicast_vlan111_macaddr_lsb', 'unicast_vlan111_macaddr_msb', 'unicast_vlan112_macaddr_lsb', 'unicast_vlan112_macaddr_msb', 'unicast_vlan113_macaddr_lsb', 'unicast_vlan113_macaddr_msb', 'unicast_vlan114_macaddr_lsb', 'unicast_vlan114_macaddr_msb', 'unicast_vlan115_macaddr_lsb', 'unicast_vlan115_macaddr_msb', 'unicast_vlan116_macaddr_lsb', 'unicast_vlan116_macaddr_msb', 'unicast_vlan117_macaddr_lsb', 'unicast_vlan117_macaddr_msb', 'unicast_vlan118_macaddr_lsb', 'unicast_vlan118_macaddr_msb', 'unicast_vlan119_macaddr_lsb', 'unicast_vlan119_macaddr_msb', 'unicast_vlan120_macaddr_lsb', 'unicast_vlan120_macaddr_msb', 'unicast_vlan121_macaddr_lsb', 'unicast_vlan121_macaddr_msb', 'unicast_vlan122_macaddr_lsb', 'unicast_vlan122_macaddr_msb', 'unicast_vlan123_macaddr_lsb', 'unicast_vlan123_macaddr_msb', 'unicast_vlan124_macaddr_lsb', 'unicast_vlan124_macaddr_msb', 'unicast_vlan125_macaddr_lsb', 'unicast_vlan125_macaddr_msb', 'unicast_vlan126_macaddr_lsb', 'unicast_vlan126_macaddr_msb', 'unicast_vlan127_macaddr_lsb', 'unicast_vlan127_macaddr_msb', 'unicast_vlan128_macaddr_lsb', 'unicast_vlan128_macaddr_msb', 'unicast_vlan129_macaddr_lsb', 'unicast_vlan129_macaddr_msb', 'log_all_mask' to AXI-Lite port axilites.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_logger'.
INFO: [HLS 200-740] Implementing PIPO mac_logger_data_buf_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'mac_logger_data_buf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO mac_logger_log_header_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'mac_logger_log_header_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'logger_vlan_enable_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'multicast_recv_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_filter_enable_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan100_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan101_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan102_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan103_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan104_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan105_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan106_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan107_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan108_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan109_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan110_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan111_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan112_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan113_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan114_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan115_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan116_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan117_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan118_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan119_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan120_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan121_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan122_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan123_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan124_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan125_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan126_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan127_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan128_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_lsb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unicast_vlan129_macaddr_msb_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'log_all_mask_c_U(mac_logger_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ddr_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'driver_c_channel_U(mac_logger_fifo_w64_d2_S)' using Shift Registers.
Command       create_rtl_model done; 2.732 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.654 seconds; current allocated memory: 435.438 MB.
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       gen_rtl mac_logger -istop -style xilinx -f -lang vhdl -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/vhdl/mac_logger 
Execute       gen_rtl mac_logger -istop -style xilinx -f -lang vlog -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/verilog/mac_logger 
Execute       syn_report -csynth -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/mac_logger_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/mac_logger_csynth.xml 
Execute       syn_report -verbosereport -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.896 sec.
Execute       db_write -model mac_logger -f -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.adb 
Execute       db_write -model mac_logger -bindview -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mac_logger -p D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger 
Execute       export_constraint_db -f -tool general -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.constraint.tcl 
Execute       syn_report -designview -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.design.xml 
Command       syn_report done; 0.799 sec.
Execute       syn_report -csynthDesign -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mac_logger -o D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.protoinst 
Execute       sc_get_clocks mac_logger 
Execute       sc_get_portdomain mac_logger 
INFO-FLOW: Model list for RTL component generation: entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_ringbuffer_header] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.compgen.tcl 
INFO-FLOW: Handling components in module [rx_fifo_Pipeline_VITIS_LOOP_71_1] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_fifo_Pipeline_VITIS_LOOP_91_2] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_fifo_Pipeline_rx_macfifo_data] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_fifo_Pipeline_4] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rx_fifo] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.compgen.tcl 
INFO-FLOW: Found component mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [tx_ddr_Pipeline_VITIS_LOOP_924_1] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tx_ddr_Pipeline_tx_2_log_ddr] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tx_ddr_Pipeline_VITIS_LOOP_986_2] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tx_ddr_Pipeline_tx_2_tap_ddr] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.compgen.tcl 
INFO-FLOW: Found component mac_logger_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tx_ddr] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.compgen.tcl 
INFO-FLOW: Found component mac_logger_urem_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model mac_logger_urem_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component mac_logger_mul_32s_32s_32_1_1.
INFO-FLOW: Append model mac_logger_mul_32s_32s_32_1_1
INFO-FLOW: Found component mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W.
INFO-FLOW: Append model mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [mac_logger] ... 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.tcl 
INFO-FLOW: Found component mac_logger_data_buf_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model mac_logger_data_buf_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component mac_logger_data_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model mac_logger_data_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component mac_logger_log_header_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model mac_logger_log_header_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component mac_logger_log_header_RAM_AUTO_1R1W.
INFO-FLOW: Append model mac_logger_log_header_RAM_AUTO_1R1W
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w32_d3_S.
INFO-FLOW: Append model mac_logger_fifo_w32_d3_S
INFO-FLOW: Found component mac_logger_fifo_w64_d2_S.
INFO-FLOW: Append model mac_logger_fifo_w64_d2_S
INFO-FLOW: Found component mac_logger_fifo_w64_d2_S.
INFO-FLOW: Append model mac_logger_fifo_w64_d2_S
INFO-FLOW: Found component mac_logger_mac_fifo_m_axi.
INFO-FLOW: Append model mac_logger_mac_fifo_m_axi
INFO-FLOW: Found component mac_logger_ps_m_axi.
INFO-FLOW: Append model mac_logger_ps_m_axi
INFO-FLOW: Found component mac_logger_fifo_axi_full_m_axi.
INFO-FLOW: Append model mac_logger_fifo_axi_full_m_axi
INFO-FLOW: Found component mac_logger_axilites_s_axi.
INFO-FLOW: Append model mac_logger_axilites_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model rx_ringbuffer_header
INFO-FLOW: Append model rx_fifo_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: Append model rx_fifo_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: Append model rx_fifo_Pipeline_rx_macfifo_data
INFO-FLOW: Append model rx_fifo_Pipeline_4
INFO-FLOW: Append model rx_fifo
INFO-FLOW: Append model tx_ddr_Pipeline_VITIS_LOOP_924_1
INFO-FLOW: Append model tx_ddr_Pipeline_tx_2_log_ddr
INFO-FLOW: Append model tx_ddr_Pipeline_VITIS_LOOP_986_2
INFO-FLOW: Append model tx_ddr_Pipeline_tx_2_tap_ddr
INFO-FLOW: Append model tx_ddr
INFO-FLOW: Append model mac_logger
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_flow_control_loop_pipe_sequential_init mac_logger_urem_32ns_32ns_32_36_seq_1 mac_logger_mul_32s_32s_32_1_1 mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W mac_logger_data_buf_RAM_AUTO_1R1W_memcore mac_logger_data_buf_RAM_AUTO_1R1W mac_logger_log_header_RAM_AUTO_1R1W_memcore mac_logger_log_header_RAM_AUTO_1R1W mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w32_d3_S mac_logger_fifo_w64_d2_S mac_logger_fifo_w64_d2_S mac_logger_mac_fifo_m_axi mac_logger_ps_m_axi mac_logger_fifo_axi_full_m_axi mac_logger_axilites_s_axi entry_proc rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_ringbuffer_header rx_fifo_Pipeline_VITIS_LOOP_71_1 rx_fifo_Pipeline_VITIS_LOOP_91_2 rx_fifo_Pipeline_rx_macfifo_data rx_fifo_Pipeline_4 rx_fifo tx_ddr_Pipeline_VITIS_LOOP_924_1 tx_ddr_Pipeline_tx_2_log_ddr tx_ddr_Pipeline_VITIS_LOOP_986_2 tx_ddr_Pipeline_tx_2_tap_ddr tx_ddr mac_logger
INFO-FLOW: Generating D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mac_logger_urem_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model mac_logger_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mac_logger_data_buf_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model mac_logger_data_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mac_logger_log_header_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model mac_logger_log_header_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w32_d3_S
INFO-FLOW: To file: write model mac_logger_fifo_w64_d2_S
INFO-FLOW: To file: write model mac_logger_fifo_w64_d2_S
INFO-FLOW: To file: write model mac_logger_mac_fifo_m_axi
INFO-FLOW: To file: write model mac_logger_ps_m_axi
INFO-FLOW: To file: write model mac_logger_fifo_axi_full_m_axi
INFO-FLOW: To file: write model mac_logger_axilites_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model rx_ringbuffer_header
INFO-FLOW: To file: write model rx_fifo_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: To file: write model rx_fifo_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: To file: write model rx_fifo_Pipeline_rx_macfifo_data
INFO-FLOW: To file: write model rx_fifo_Pipeline_4
INFO-FLOW: To file: write model rx_fifo
INFO-FLOW: To file: write model tx_ddr_Pipeline_VITIS_LOOP_924_1
INFO-FLOW: To file: write model tx_ddr_Pipeline_tx_2_log_ddr
INFO-FLOW: To file: write model tx_ddr_Pipeline_VITIS_LOOP_986_2
INFO-FLOW: To file: write model tx_ddr_Pipeline_tx_2_tap_ddr
INFO-FLOW: To file: write model tx_ddr
INFO-FLOW: To file: write model mac_logger
INFO-FLOW: Generating D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/vhdl' dstVlogDir='D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/vlog' tclDir='D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db' modelList='mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_urem_32ns_32ns_32_36_seq_1
mac_logger_mul_32s_32s_32_1_1
mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W
mac_logger_data_buf_RAM_AUTO_1R1W_memcore
mac_logger_data_buf_RAM_AUTO_1R1W
mac_logger_log_header_RAM_AUTO_1R1W_memcore
mac_logger_log_header_RAM_AUTO_1R1W
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w64_d2_S
mac_logger_fifo_w64_d2_S
mac_logger_mac_fifo_m_axi
mac_logger_ps_m_axi
mac_logger_fifo_axi_full_m_axi
mac_logger_axilites_s_axi
entry_proc
rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1
rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2
rx_ringbuffer_header
rx_fifo_Pipeline_VITIS_LOOP_71_1
rx_fifo_Pipeline_VITIS_LOOP_91_2
rx_fifo_Pipeline_rx_macfifo_data
rx_fifo_Pipeline_4
rx_fifo
tx_ddr_Pipeline_VITIS_LOOP_924_1
tx_ddr_Pipeline_tx_2_log_ddr
tx_ddr_Pipeline_VITIS_LOOP_986_2
tx_ddr_Pipeline_tx_2_tap_ddr
tx_ddr
mac_logger
' expOnly='0'
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.compgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.tcl 
Execute         source ./axilites.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 444.613 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mac_logger_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name rx_ringbuffer_header
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/maclogger_2022_30port_64bit/maclogger/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_urem_32ns_32ns_32_36_seq_1
mac_logger_mul_32s_32s_32_1_1
mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W
mac_logger_data_buf_RAM_AUTO_1R1W_memcore
mac_logger_data_buf_RAM_AUTO_1R1W
mac_logger_log_header_RAM_AUTO_1R1W_memcore
mac_logger_log_header_RAM_AUTO_1R1W
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w64_d2_S
mac_logger_fifo_w64_d2_S
mac_logger_mac_fifo_m_axi
mac_logger_ps_m_axi
mac_logger_fifo_axi_full_m_axi
mac_logger_axilites_s_axi
entry_proc
rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1
rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2
rx_ringbuffer_header
rx_fifo_Pipeline_VITIS_LOOP_71_1
rx_fifo_Pipeline_VITIS_LOOP_91_2
rx_fifo_Pipeline_rx_macfifo_data
rx_fifo_Pipeline_4
rx_fifo
tx_ddr_Pipeline_VITIS_LOOP_924_1
tx_ddr_Pipeline_tx_2_log_ddr
tx_ddr_Pipeline_VITIS_LOOP_986_2
tx_ddr_Pipeline_tx_2_tap_ddr
tx_ddr
mac_logger
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.constraint.tcl 
Execute       sc_get_clocks mac_logger 
Execute       source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME axilites_s_axi_U SOURCE {} VARIABLE {} MODULE mac_logger LOOP {} BUNDLEDNAME axilites DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fifo_axi_full_m_axi_U SOURCE {} VARIABLE {} MODULE mac_logger LOOP {} BUNDLEDNAME fifo_axi_full DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mac_fifo_m_axi_U SOURCE {} VARIABLE {} MODULE mac_logger LOOP {} BUNDLEDNAME mac_fifo DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ps_m_axi_U SOURCE {} VARIABLE {} MODULE mac_logger LOOP {} BUNDLEDNAME ps DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mac_logger MODULE2INSTS {mac_logger mac_logger entry_proc entry_proc_U0 rx_ringbuffer_header rx_ringbuffer_header_U0 rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83 rx_fifo rx_fifo_U0 rx_fifo_Pipeline_VITIS_LOOP_71_1 grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 rx_fifo_Pipeline_VITIS_LOOP_91_2 grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 rx_fifo_Pipeline_rx_macfifo_data grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 rx_fifo_Pipeline_4 grp_rx_fifo_Pipeline_4_fu_292 tx_ddr tx_ddr_U0 tx_ddr_Pipeline_VITIS_LOOP_924_1 grp_tx_ddr_Pipeline_VITIS_LOOP_924_1_fu_4084 tx_ddr_Pipeline_tx_2_log_ddr grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_4091 tx_ddr_Pipeline_VITIS_LOOP_986_2 grp_tx_ddr_Pipeline_VITIS_LOOP_986_2_fu_4101 tx_ddr_Pipeline_tx_2_tap_ddr grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_4108} INST2MODULE {mac_logger mac_logger entry_proc_U0 entry_proc rx_ringbuffer_header_U0 rx_ringbuffer_header grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74 rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83 rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 rx_fifo_U0 rx_fifo grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 rx_fifo_Pipeline_VITIS_LOOP_71_1 grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 rx_fifo_Pipeline_VITIS_LOOP_91_2 grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 rx_fifo_Pipeline_rx_macfifo_data grp_rx_fifo_Pipeline_4_fu_292 rx_fifo_Pipeline_4 tx_ddr_U0 tx_ddr grp_tx_ddr_Pipeline_VITIS_LOOP_924_1_fu_4084 tx_ddr_Pipeline_VITIS_LOOP_924_1 grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_4091 tx_ddr_Pipeline_tx_2_log_ddr grp_tx_ddr_Pipeline_VITIS_LOOP_986_2_fu_4101 tx_ddr_Pipeline_VITIS_LOOP_986_2 grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_4108 tx_ddr_Pipeline_tx_2_tap_ddr} INSTDATA {mac_logger {DEPTH 1 CHILDREN {entry_proc_U0 rx_ringbuffer_header_U0 rx_fifo_U0 tx_ddr_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} rx_ringbuffer_header_U0 {DEPTH 2 CHILDREN {grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83}} grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74 {DEPTH 3 CHILDREN {}} grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83 {DEPTH 3 CHILDREN {}} rx_fifo_U0 {DEPTH 2 CHILDREN {grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 grp_rx_fifo_Pipeline_4_fu_292}} grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265 {DEPTH 3 CHILDREN {}} grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273 {DEPTH 3 CHILDREN {}} grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281 {DEPTH 3 CHILDREN {}} grp_rx_fifo_Pipeline_4_fu_292 {DEPTH 3 CHILDREN {}} tx_ddr_U0 {DEPTH 2 CHILDREN {grp_tx_ddr_Pipeline_VITIS_LOOP_924_1_fu_4084 grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_4091 grp_tx_ddr_Pipeline_VITIS_LOOP_986_2_fu_4101 grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_4108}} grp_tx_ddr_Pipeline_VITIS_LOOP_924_1_fu_4084 {DEPTH 3 CHILDREN {}} grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_4091 {DEPTH 3 CHILDREN {}} grp_tx_ddr_Pipeline_VITIS_LOOP_986_2_fu_4101 {DEPTH 3 CHILDREN {}} grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_4108 {DEPTH 3 CHILDREN {}}} MODULEDATA {rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_96_p2 SOURCE mac_logger.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_96_p2 SOURCE mac_logger.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_fifo_Pipeline_VITIS_LOOP_71_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_105_p2 SOURCE mac_logger.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_fifo_Pipeline_VITIS_LOOP_91_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_97_p2 SOURCE mac_logger.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_128_p2 SOURCE mac_logger.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_fifo_Pipeline_rx_macfifo_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_300_p2 SOURCE mac_logger.cpp:100 VARIABLE add_ln100 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_1_fu_328_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_1 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_2_fu_338_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_2 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_3_fu_348_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_3 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_4_fu_358_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_4 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_5_fu_368_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_5 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_6_fu_378_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_6 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_7_fu_388_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_7 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_9_fu_408_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_9 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_10_fu_418_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_10 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_11_fu_428_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_11 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_12_fu_438_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_12 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_13_fu_448_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_13 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_14_fu_458_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_14 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx94_sum1_15_fu_468_p2 SOURCE mac_logger.cpp:103 VARIABLE arrayidx94_sum1_15 LOOP rx_macfifo_data BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_fifo_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx103_sum3_fu_133_p2 SOURCE {} VARIABLE arrayidx103_sum3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_113_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_fifo {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp_buf_U SOURCE mac_logger.cpp:70 VARIABLE tmp_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_303_p2 SOURCE mac_logger.cpp:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_334_p2 SOURCE mac_logger.cpp:54 VARIABLE add_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME WordLength_fu_517_p2 SOURCE mac_logger.cpp:55 VARIABLE WordLength LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_459_p2 SOURCE {} VARIABLE empty_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_566_p2 SOURCE mac_logger.cpp:83 VARIABLE add_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_576_p2 SOURCE mac_logger.cpp:84 VARIABLE add_ln84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_671_p2 SOURCE mac_logger.cpp:97 VARIABLE add_ln97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_2_fu_677_p2 SOURCE mac_logger.cpp:97 VARIABLE add_ln97_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_ddr_Pipeline_VITIS_LOOP_924_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln924_fu_75_p2 SOURCE mac_logger.cpp:924 VARIABLE add_ln924 LOOP VITIS_LOOP_924_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_ddr_Pipeline_tx_2_log_ddr {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln965_fu_133_p2 SOURCE mac_logger.cpp:965 VARIABLE add_ln965 LOOP tx_2_log_ddr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_ddr_Pipeline_VITIS_LOOP_986_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln986_fu_75_p2 SOURCE mac_logger.cpp:986 VARIABLE add_ln986 LOOP VITIS_LOOP_986_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_ddr_Pipeline_tx_2_tap_ddr {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1025_fu_133_p2 SOURCE mac_logger.cpp:1025 VARIABLE add_ln1025 LOOP tx_2_tap_ddr BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_ddr {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME log_header_U SOURCE {} VARIABLE log_header LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tap_header_U SOURCE {} VARIABLE tap_header LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_fu_4443_p2 SOURCE mac_logger.cpp:466 VARIABLE add_ln466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_fu_4455_p2 SOURCE mac_logger.cpp:462 VARIABLE add_ln462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_4467_p2 SOURCE mac_logger.cpp:458 VARIABLE add_ln458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln454_fu_4479_p2 SOURCE mac_logger.cpp:454 VARIABLE add_ln454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln450_fu_4491_p2 SOURCE mac_logger.cpp:450 VARIABLE add_ln450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln446_fu_4503_p2 SOURCE mac_logger.cpp:446 VARIABLE add_ln446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_4515_p2 SOURCE mac_logger.cpp:442 VARIABLE add_ln442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_4527_p2 SOURCE mac_logger.cpp:438 VARIABLE add_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln434_fu_4539_p2 SOURCE mac_logger.cpp:434 VARIABLE add_ln434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln430_fu_4551_p2 SOURCE mac_logger.cpp:430 VARIABLE add_ln430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_4563_p2 SOURCE mac_logger.cpp:426 VARIABLE add_ln426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_4575_p2 SOURCE mac_logger.cpp:422 VARIABLE add_ln422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_4587_p2 SOURCE mac_logger.cpp:418 VARIABLE add_ln418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln414_fu_4599_p2 SOURCE mac_logger.cpp:414 VARIABLE add_ln414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_4611_p2 SOURCE mac_logger.cpp:410 VARIABLE add_ln410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_4623_p2 SOURCE mac_logger.cpp:406 VARIABLE add_ln406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_4635_p2 SOURCE mac_logger.cpp:402 VARIABLE add_ln402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_4647_p2 SOURCE mac_logger.cpp:398 VARIABLE add_ln398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_4659_p2 SOURCE mac_logger.cpp:394 VARIABLE add_ln394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln390_fu_4671_p2 SOURCE mac_logger.cpp:390 VARIABLE add_ln390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_4683_p2 SOURCE mac_logger.cpp:386 VARIABLE add_ln386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_4695_p2 SOURCE mac_logger.cpp:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_fu_4707_p2 SOURCE mac_logger.cpp:378 VARIABLE add_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_4719_p2 SOURCE mac_logger.cpp:374 VARIABLE add_ln374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln370_fu_4731_p2 SOURCE mac_logger.cpp:370 VARIABLE add_ln370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_4743_p2 SOURCE mac_logger.cpp:366 VARIABLE add_ln366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_4755_p2 SOURCE mac_logger.cpp:362 VARIABLE add_ln362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_fu_4767_p2 SOURCE mac_logger.cpp:358 VARIABLE add_ln358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_4779_p2 SOURCE mac_logger.cpp:354 VARIABLE add_ln354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_4791_p2 SOURCE mac_logger.cpp:350 VARIABLE add_ln350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln470_fu_4803_p2 SOURCE mac_logger.cpp:470 VARIABLE add_ln470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_7344_p2 SOURCE mac_logger.cpp:524 VARIABLE add_ln524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_1_fu_7375_p2 SOURCE mac_logger.cpp:524 VARIABLE add_ln524_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_header_1_fu_7406_p2 SOURCE mac_logger.cpp:526 VARIABLE next_header_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_header_2_fu_7411_p2 SOURCE mac_logger.cpp:529 VARIABLE next_header_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_fu_7459_p2 SOURCE mac_logger.cpp:535 VARIABLE add_ln535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7599_p0 SOURCE mac_logger.cpp:957 VARIABLE add_ln957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4227_p2 SOURCE mac_logger.cpp:962 VARIABLE add_ln962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME N_fu_7731_p2 SOURCE mac_logger.cpp:962 VARIABLE N LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U176 SOURCE mac_logger.cpp:956 VARIABLE mul1421 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln965_fu_7764_p2 SOURCE mac_logger.cpp:965 VARIABLE add_ln965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln965_1_fu_7774_p2 SOURCE mac_logger.cpp:965 VARIABLE add_ln965_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln975_fu_7789_p2 SOURCE mac_logger.cpp:975 VARIABLE add_ln975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_7903_p0 SOURCE mac_logger.cpp:1019 VARIABLE add_ln1019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4227_p2 SOURCE mac_logger.cpp:1022 VARIABLE add_ln1022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME N_1_fu_8035_p2 SOURCE mac_logger.cpp:1022 VARIABLE N_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U178 SOURCE mac_logger.cpp:1018 VARIABLE mul1583 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1025_fu_8068_p2 SOURCE mac_logger.cpp:1025 VARIABLE add_ln1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1025_1_fu_8078_p2 SOURCE mac_logger.cpp:1025 VARIABLE add_ln1025_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1034_fu_8093_p2 SOURCE mac_logger.cpp:1034 VARIABLE add_ln1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} mac_logger {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME log_all_mask_c_U SOURCE mac_logger.cpp:1277 VARIABLE log_all_mask_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan129_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan129_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan129_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan129_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan128_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan128_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan128_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan128_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan127_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan127_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan127_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan127_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan126_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan126_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan126_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan126_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan125_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan125_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan125_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan125_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan124_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan124_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan124_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan124_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan123_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan123_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan123_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan123_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan122_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan122_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan122_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan122_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan121_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan121_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan121_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan121_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan120_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan120_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan120_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan120_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan119_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan119_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan119_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan119_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan118_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan118_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan118_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan118_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan117_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan117_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan117_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan117_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan116_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan116_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan116_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan116_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan115_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan115_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan115_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan115_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan114_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan114_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan114_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan114_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan113_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan113_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan113_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan113_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan112_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan112_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan112_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan112_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan111_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan111_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan111_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan111_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan110_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan110_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan110_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan110_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan109_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan109_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan109_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan109_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan108_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan108_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan108_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan108_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan107_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan107_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan107_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan107_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan106_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan106_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan106_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan106_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan105_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan105_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan105_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan105_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan104_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan104_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan104_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan104_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan103_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan103_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan103_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan103_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan102_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan102_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan102_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan102_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan101_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan101_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan101_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan101_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan100_macaddr_msb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan100_macaddr_msb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_vlan100_macaddr_lsb_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_vlan100_macaddr_lsb_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME unicast_filter_enable_c_U SOURCE mac_logger.cpp:1277 VARIABLE unicast_filter_enable_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME multicast_recv_enable_c_U SOURCE mac_logger.cpp:1277 VARIABLE multicast_recv_enable_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME logger_vlan_enable_mask_c_U SOURCE mac_logger.cpp:1277 VARIABLE logger_vlan_enable_mask_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME data_buf_U SOURCE {} VARIABLE data_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME log_header_U SOURCE mac_logger.cpp:1279 VARIABLE log_header LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tap_header_U SOURCE mac_logger.cpp:1280 VARIABLE tap_header LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ddr_c_channel_U SOURCE mac_logger.cpp:1283 VARIABLE ddr_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME driver_c_channel_U SOURCE mac_logger.cpp:1283 VARIABLE driver_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 6 BRAM 4 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} rx_ringbuffer_header {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 25.119 seconds; current allocated memory: 461.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_logger.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_logger.
Execute       syn_report -model mac_logger -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 52.981 sec.
Command   csynth_design done; 90.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51 seconds. CPU system time: 2 seconds. Elapsed time: 90.45 seconds; current allocated memory: 340.793 MB.
Command ap_source done; 103.116 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/maclogger_2022_30port_64bit/maclogger/solution1 opened at Mon Dec 19 09:57:04 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5ev-sfvc784-2-i 
Execute       create_platform xczu5ev-sfvc784-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
Command       create_platform done; 1.217 sec.
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.122 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.388 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.512 sec.
Execute   set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
Execute     create_platform xczu5ev-sfvc784-2-i -board  
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.193 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./maclogger/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./maclogger/solution1/directives.tcl
Execute     set_directive_top -name mac_logger mac_logger 
INFO: [HLS 200-1510] Running: set_directive_top -name mac_logger mac_logger 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=mac_logger xml_exists=0
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mac_logger
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=105
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=103 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_rx_fifo_tmp_buf_RAM_AUTO_1R1W
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_flow_control_loop_pipe_sequential_init
mac_logger_urem_32ns_32ns_32_36_seq_1
mac_logger_mul_32s_32s_32_1_1
mac_logger_tx_ddr_log_header_RAM_AUTO_1R1W
mac_logger_data_buf_RAM_AUTO_1R1W_memcore
mac_logger_data_buf_RAM_AUTO_1R1W
mac_logger_log_header_RAM_AUTO_1R1W_memcore
mac_logger_log_header_RAM_AUTO_1R1W
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w32_d3_S
mac_logger_fifo_w64_d2_S
mac_logger_fifo_w64_d2_S
mac_logger_mac_fifo_m_axi
mac_logger_ps_m_axi
mac_logger_fifo_axi_full_m_axi
mac_logger_axilites_s_axi
entry_proc
rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1
rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2
rx_ringbuffer_header
rx_fifo_Pipeline_VITIS_LOOP_71_1
rx_fifo_Pipeline_VITIS_LOOP_91_2
rx_fifo_Pipeline_rx_macfifo_data
rx_fifo_Pipeline_4
rx_fifo
tx_ddr_Pipeline_VITIS_LOOP_924_1
tx_ddr_Pipeline_tx_2_log_ddr
tx_ddr_Pipeline_VITIS_LOOP_986_2
tx_ddr_Pipeline_tx_2_tap_ddr
tx_ddr
mac_logger
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_ringbuffer_header.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_rx_macfifo_data.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo_Pipeline_4.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/rx_fifo.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_924_1.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_log_ddr.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_VITIS_LOOP_986_2.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr_Pipeline_tx_2_tap_ddr.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/tx_ddr.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.constraint.tcl 
Execute     sc_get_clocks mac_logger 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mac_logger
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.compgen.dataonly.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=mac_logger
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.rtl_wrap.cfg.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.constraint.tcl 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/mac_logger.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/maclogger_2022_30port_64bit/maclogger/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/maclogger_2022_30port_64bit/maclogger/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/maclogger_2022_30port_64bit/maclogger/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s maclogger/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file maclogger/solution1/impl/export.zip
Command   export_design done; 55.444 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25 seconds. CPU system time: 0 seconds. Elapsed time: 55.444 seconds; current allocated memory: 17.191 MB.
Command ap_source done; 67.278 sec.
Execute cleanup_all 
