<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Constant_Unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Constant_Unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Constant_Unit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DOF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DOF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DOF_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EX_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EX_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EX_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_decoder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_decoder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXA_B_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUXA_B_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUXA_B_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mod_Function_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mod_Function_unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mod_Function_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mod_Function_unit_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RISC_CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOP_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WB_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="WB_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="WB_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WB_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memDATA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memDATA_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memDATA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memDATA_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523372823" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523372823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523448334" xil_pn:in_ck="6255695766222638121" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523448334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Constant_Unit.v"/>
      <outfile xil_pn:name="Constant_Unit_tb.v"/>
      <outfile xil_pn:name="DOF.v"/>
      <outfile xil_pn:name="DOF_tb.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_tb.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_tb.v"/>
      <outfile xil_pn:name="Instruction_decoder.v"/>
      <outfile xil_pn:name="Instruction_decoder_tb.v"/>
      <outfile xil_pn:name="MUXA_B.v"/>
      <outfile xil_pn:name="MUXA_B_tb.v"/>
      <outfile xil_pn:name="Mod_Function_unit.v"/>
      <outfile xil_pn:name="Mod_Function_unit_tb.v"/>
      <outfile xil_pn:name="PATT.INC"/>
      <outfile xil_pn:name="PROG.INC"/>
      <outfile xil_pn:name="RISC_CPU.v"/>
      <outfile xil_pn:name="TOP.v"/>
      <outfile xil_pn:name="TOP_tb.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="WB_tb.v"/>
      <outfile xil_pn:name="memDATA.v"/>
      <outfile xil_pn:name="memDATA_tb.v"/>
      <outfile xil_pn:name="memPROG.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="replicator.v"/>
    </transform>
    <transform xil_pn:end_ts="1523448242" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1221890311036425755" xil_pn:start_ts="1523448242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523448242" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8333064023437685635" xil_pn:start_ts="1523448242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523381567" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7258232853066617099" xil_pn:start_ts="1523381567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523448336" xil_pn:in_ck="6255695766222638121" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523448336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Constant_Unit.v"/>
      <outfile xil_pn:name="Constant_Unit_tb.v"/>
      <outfile xil_pn:name="DOF.v"/>
      <outfile xil_pn:name="DOF_tb.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_tb.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_tb.v"/>
      <outfile xil_pn:name="Instruction_decoder.v"/>
      <outfile xil_pn:name="Instruction_decoder_tb.v"/>
      <outfile xil_pn:name="MUXA_B.v"/>
      <outfile xil_pn:name="MUXA_B_tb.v"/>
      <outfile xil_pn:name="Mod_Function_unit.v"/>
      <outfile xil_pn:name="Mod_Function_unit_tb.v"/>
      <outfile xil_pn:name="PATT.INC"/>
      <outfile xil_pn:name="PROG.INC"/>
      <outfile xil_pn:name="RISC_CPU.v"/>
      <outfile xil_pn:name="TOP.v"/>
      <outfile xil_pn:name="TOP_tb.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="WB_tb.v"/>
      <outfile xil_pn:name="memDATA.v"/>
      <outfile xil_pn:name="memDATA_tb.v"/>
      <outfile xil_pn:name="memPROG.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="replicator.v"/>
    </transform>
    <transform xil_pn:end_ts="1523448337" xil_pn:in_ck="6255695766222638121" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-312790178819978343" xil_pn:start_ts="1523448336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="WB_tb_beh.prj"/>
      <outfile xil_pn:name="WB_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523448337" xil_pn:in_ck="-5849200023799060935" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3583505579450055868" xil_pn:start_ts="1523448337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="WB_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
