
nucleo-f401re-freertos-drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004df8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004f98  08004f98  00014f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ff8  08004ff8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004ff8  08004ff8  00014ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005000  08005000  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005000  08005000  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005004  08005004  00015004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005008  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049ec  20000010  08005018  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200049fc  08005018  000249fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000165f6  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b5d  00000000  00000000  00036636  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001270  00000000  00000000  00039198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001138  00000000  00000000  0003a408  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002bcb  00000000  00000000  0003b540  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f2be  00000000  00000000  0003e10b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094bfb  00000000  00000000  0004d3c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1fc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d80  00000000  00000000  000e2040  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004f80 	.word	0x08004f80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004f80 	.word	0x08004f80

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e4:	f000 fa7a 	bl	80009dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e8:	f000 f818 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ec:	f000 f8ac 	bl	8000648 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004f0:	f000 f880 	bl	80005f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004f4:	f001 ffd0 	bl	8002498 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004f8:	4a05      	ldr	r2, [pc, #20]	; (8000510 <main+0x30>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	4805      	ldr	r0, [pc, #20]	; (8000514 <main+0x34>)
 80004fe:	f002 f835 	bl	800256c <osThreadNew>
 8000502:	4602      	mov	r2, r0
 8000504:	4b04      	ldr	r3, [pc, #16]	; (8000518 <main+0x38>)
 8000506:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000508:	f001 fffa 	bl	8002500 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800050c:	e7fe      	b.n	800050c <main+0x2c>
 800050e:	bf00      	nop
 8000510:	08004fbc 	.word	0x08004fbc
 8000514:	08000729 	.word	0x08000729
 8000518:	20004934 	.word	0x20004934

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b094      	sub	sp, #80	; 0x50
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0320 	add.w	r3, r7, #32
 8000526:	2230      	movs	r2, #48	; 0x30
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f004 fd1f 	bl	8004f6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	f107 030c 	add.w	r3, r7, #12
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000540:	2300      	movs	r3, #0
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	4b29      	ldr	r3, [pc, #164]	; (80005ec <SystemClock_Config+0xd0>)
 8000546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000548:	4a28      	ldr	r2, [pc, #160]	; (80005ec <SystemClock_Config+0xd0>)
 800054a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800054e:	6413      	str	r3, [r2, #64]	; 0x40
 8000550:	4b26      	ldr	r3, [pc, #152]	; (80005ec <SystemClock_Config+0xd0>)
 8000552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800055c:	2300      	movs	r3, #0
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	4b23      	ldr	r3, [pc, #140]	; (80005f0 <SystemClock_Config+0xd4>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000568:	4a21      	ldr	r2, [pc, #132]	; (80005f0 <SystemClock_Config+0xd4>)
 800056a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800056e:	6013      	str	r3, [r2, #0]
 8000570:	4b1f      	ldr	r3, [pc, #124]	; (80005f0 <SystemClock_Config+0xd4>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800057c:	2302      	movs	r3, #2
 800057e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000580:	2301      	movs	r3, #1
 8000582:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000584:	2310      	movs	r3, #16
 8000586:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000588:	2302      	movs	r3, #2
 800058a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800058c:	2300      	movs	r3, #0
 800058e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000590:	2310      	movs	r3, #16
 8000592:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000594:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000598:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800059a:	2304      	movs	r3, #4
 800059c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800059e:	2307      	movs	r3, #7
 80005a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a2:	f107 0320 	add.w	r3, r7, #32
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 fcf2 	bl	8000f90 <HAL_RCC_OscConfig>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005b2:	f000 f8db 	bl	800076c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b6:	230f      	movs	r3, #15
 80005b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ba:	2302      	movs	r3, #2
 80005bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2102      	movs	r1, #2
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 ff4c 	bl	8001470 <HAL_RCC_ClockConfig>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005de:	f000 f8c5 	bl	800076c <Error_Handler>
  }
}
 80005e2:	bf00      	nop
 80005e4:	3750      	adds	r7, #80	; 0x50
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40023800 	.word	0x40023800
 80005f0:	40007000 	.word	0x40007000

080005f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f8:	4b11      	ldr	r3, [pc, #68]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 80005fa:	4a12      	ldr	r2, [pc, #72]	; (8000644 <MX_USART2_UART_Init+0x50>)
 80005fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005fe:	4b10      	ldr	r3, [pc, #64]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 8000600:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000604:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 8000608:	2200      	movs	r2, #0
 800060a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800060c:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 800060e:	2200      	movs	r2, #0
 8000610:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 8000614:	2200      	movs	r2, #0
 8000616:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000618:	4b09      	ldr	r3, [pc, #36]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 800061a:	220c      	movs	r2, #12
 800061c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061e:	4b08      	ldr	r3, [pc, #32]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 8000620:	2200      	movs	r2, #0
 8000622:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 8000626:	2200      	movs	r2, #0
 8000628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800062a:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_USART2_UART_Init+0x4c>)
 800062c:	f001 fb62 	bl	8001cf4 <HAL_UART_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000636:	f000 f899 	bl	800076c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20004938 	.word	0x20004938
 8000644:	40004400 	.word	0x40004400

08000648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	4b2d      	ldr	r3, [pc, #180]	; (8000718 <MX_GPIO_Init+0xd0>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a2c      	ldr	r2, [pc, #176]	; (8000718 <MX_GPIO_Init+0xd0>)
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b2a      	ldr	r3, [pc, #168]	; (8000718 <MX_GPIO_Init+0xd0>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0304 	and.w	r3, r3, #4
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	4b26      	ldr	r3, [pc, #152]	; (8000718 <MX_GPIO_Init+0xd0>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a25      	ldr	r2, [pc, #148]	; (8000718 <MX_GPIO_Init+0xd0>)
 8000684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b23      	ldr	r3, [pc, #140]	; (8000718 <MX_GPIO_Init+0xd0>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <MX_GPIO_Init+0xd0>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a1e      	ldr	r2, [pc, #120]	; (8000718 <MX_GPIO_Init+0xd0>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b1c      	ldr	r3, [pc, #112]	; (8000718 <MX_GPIO_Init+0xd0>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	4b18      	ldr	r3, [pc, #96]	; (8000718 <MX_GPIO_Init+0xd0>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a17      	ldr	r2, [pc, #92]	; (8000718 <MX_GPIO_Init+0xd0>)
 80006bc:	f043 0302 	orr.w	r3, r3, #2
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b15      	ldr	r3, [pc, #84]	; (8000718 <MX_GPIO_Init+0xd0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2120      	movs	r1, #32
 80006d2:	4812      	ldr	r0, [pc, #72]	; (800071c <MX_GPIO_Init+0xd4>)
 80006d4:	f000 fc28 	bl	8000f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006de:	4b10      	ldr	r3, [pc, #64]	; (8000720 <MX_GPIO_Init+0xd8>)
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	480d      	ldr	r0, [pc, #52]	; (8000724 <MX_GPIO_Init+0xdc>)
 80006ee:	f000 fa99 	bl	8000c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006f2:	2320      	movs	r3, #32
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f6:	2301      	movs	r3, #1
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fe:	2300      	movs	r3, #0
 8000700:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	4619      	mov	r1, r3
 8000708:	4804      	ldr	r0, [pc, #16]	; (800071c <MX_GPIO_Init+0xd4>)
 800070a:	f000 fa8b 	bl	8000c24 <HAL_GPIO_Init>

}
 800070e:	bf00      	nop
 8000710:	3728      	adds	r7, #40	; 0x28
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40023800 	.word	0x40023800
 800071c:	40020000 	.word	0x40020000
 8000720:	10210000 	.word	0x10210000
 8000724:	40020800 	.word	0x40020800

08000728 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000730:	2120      	movs	r1, #32
 8000732:	4804      	ldr	r0, [pc, #16]	; (8000744 <StartDefaultTask+0x1c>)
 8000734:	f000 fc11 	bl	8000f5a <HAL_GPIO_TogglePin>
    osDelay(500);
 8000738:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073c:	f001 ffbc 	bl	80026b8 <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000740:	e7f6      	b.n	8000730 <StartDefaultTask+0x8>
 8000742:	bf00      	nop
 8000744:	40020000 	.word	0x40020000

08000748 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a04      	ldr	r2, [pc, #16]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d101      	bne.n	800075e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800075a:	f000 f961 	bl	8000a20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40014800 	.word	0x40014800

0800076c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
	...

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_MspInit+0x54>)
 8000788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800078a:	4a11      	ldr	r2, [pc, #68]	; (80007d0 <HAL_MspInit+0x54>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000790:	6453      	str	r3, [r2, #68]	; 0x44
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <HAL_MspInit+0x54>)
 8000794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_MspInit+0x54>)
 80007a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a6:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <HAL_MspInit+0x54>)
 80007a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ac:	6413      	str	r3, [r2, #64]	; 0x40
 80007ae:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <HAL_MspInit+0x54>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	210f      	movs	r1, #15
 80007be:	f06f 0001 	mvn.w	r0, #1
 80007c2:	f000 fa05 	bl	8000bd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800

080007d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a19      	ldr	r2, [pc, #100]	; (8000858 <HAL_UART_MspInit+0x84>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d12b      	bne.n	800084e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <HAL_UART_MspInit+0x88>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <HAL_UART_MspInit+0x88>)
 8000800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000804:	6413      	str	r3, [r2, #64]	; 0x40
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <HAL_UART_MspInit+0x88>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <HAL_UART_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a10      	ldr	r2, [pc, #64]	; (800085c <HAL_UART_MspInit+0x88>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <HAL_UART_MspInit+0x88>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800082e:	230c      	movs	r3, #12
 8000830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800083e:	2307      	movs	r3, #7
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <HAL_UART_MspInit+0x8c>)
 800084a:	f000 f9eb 	bl	8000c24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	; 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40004400 	.word	0x40004400
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000

08000864 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08c      	sub	sp, #48	; 0x30
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 8000874:	2200      	movs	r2, #0
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	201a      	movs	r0, #26
 800087a:	f000 f9a9 	bl	8000bd0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
 800087e:	201a      	movs	r0, #26
 8000880:	f000 f9c2 	bl	8000c08 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	4b1e      	ldr	r3, [pc, #120]	; (8000904 <HAL_InitTick+0xa0>)
 800088a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088c:	4a1d      	ldr	r2, [pc, #116]	; (8000904 <HAL_InitTick+0xa0>)
 800088e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000892:	6453      	str	r3, [r2, #68]	; 0x44
 8000894:	4b1b      	ldr	r3, [pc, #108]	; (8000904 <HAL_InitTick+0xa0>)
 8000896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008a0:	f107 0210 	add.w	r2, r7, #16
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4611      	mov	r1, r2
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 ffd2 	bl	8001854 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008b0:	f000 ffbc 	bl	800182c <HAL_RCC_GetPCLK2Freq>
 80008b4:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b8:	4a13      	ldr	r2, [pc, #76]	; (8000908 <HAL_InitTick+0xa4>)
 80008ba:	fba2 2303 	umull	r2, r3, r2, r3
 80008be:	0c9b      	lsrs	r3, r3, #18
 80008c0:	3b01      	subs	r3, #1
 80008c2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80008c4:	4b11      	ldr	r3, [pc, #68]	; (800090c <HAL_InitTick+0xa8>)
 80008c6:	4a12      	ldr	r2, [pc, #72]	; (8000910 <HAL_InitTick+0xac>)
 80008c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 80008ca:	4b10      	ldr	r3, [pc, #64]	; (800090c <HAL_InitTick+0xa8>)
 80008cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008d0:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80008d2:	4a0e      	ldr	r2, [pc, #56]	; (800090c <HAL_InitTick+0xa8>)
 80008d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008d6:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <HAL_InitTick+0xa8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_InitTick+0xa8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80008e4:	4809      	ldr	r0, [pc, #36]	; (800090c <HAL_InitTick+0xa8>)
 80008e6:	f000 ffe7 	bl	80018b8 <HAL_TIM_Base_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d104      	bne.n	80008fa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 80008f0:	4806      	ldr	r0, [pc, #24]	; (800090c <HAL_InitTick+0xa8>)
 80008f2:	f001 f816 	bl	8001922 <HAL_TIM_Base_Start_IT>
 80008f6:	4603      	mov	r3, r0
 80008f8:	e000      	b.n	80008fc <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3730      	adds	r7, #48	; 0x30
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40023800 	.word	0x40023800
 8000908:	431bde83 	.word	0x431bde83
 800090c:	20004978 	.word	0x20004978
 8000910:	40014800 	.word	0x40014800

08000914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000926:	e7fe      	b.n	8000926 <HardFault_Handler+0x4>

08000928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800092c:	e7fe      	b.n	800092c <MemManage_Handler+0x4>

0800092e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000932:	e7fe      	b.n	8000932 <BusFault_Handler+0x4>

08000934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <UsageFault_Handler+0x4>

0800093a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800094c:	4802      	ldr	r0, [pc, #8]	; (8000958 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800094e:	f001 f80c 	bl	800196a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	20004978 	.word	0x20004978

0800095c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <SystemInit+0x28>)
 8000962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000966:	4a07      	ldr	r2, [pc, #28]	; (8000984 <SystemInit+0x28>)
 8000968:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800096c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000970:	4b04      	ldr	r3, [pc, #16]	; (8000984 <SystemInit+0x28>)
 8000972:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000976:	609a      	str	r2, [r3, #8]
#endif
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800098c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800098e:	e003      	b.n	8000998 <LoopCopyDataInit>

08000990 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000992:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000994:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000996:	3104      	adds	r1, #4

08000998 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000998:	480b      	ldr	r0, [pc, #44]	; (80009c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800099a:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800099c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800099e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009a0:	d3f6      	bcc.n	8000990 <CopyDataInit>
  ldr  r2, =_sbss
 80009a2:	4a0b      	ldr	r2, [pc, #44]	; (80009d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009a4:	e002      	b.n	80009ac <LoopFillZerobss>

080009a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009a8:	f842 3b04 	str.w	r3, [r2], #4

080009ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009ac:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009b0:	d3f9      	bcc.n	80009a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009b2:	f7ff ffd3 	bl	800095c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009b6:	f004 faab 	bl	8004f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ba:	f7ff fd91 	bl	80004e0 <main>
  bx  lr    
 80009be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009c0:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80009c4:	08005008 	.word	0x08005008
  ldr  r0, =_sdata
 80009c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009cc:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80009d0:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80009d4:	200049fc 	.word	0x200049fc

080009d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d8:	e7fe      	b.n	80009d8 <ADC_IRQHandler>
	...

080009dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <HAL_Init+0x40>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <HAL_Init+0x40>)
 80009e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <HAL_Init+0x40>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a0a      	ldr	r2, [pc, #40]	; (8000a1c <HAL_Init+0x40>)
 80009f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f8:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <HAL_Init+0x40>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a07      	ldr	r2, [pc, #28]	; (8000a1c <HAL_Init+0x40>)
 80009fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a04:	2003      	movs	r0, #3
 8000a06:	f000 f8d8 	bl	8000bba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f7ff ff2a 	bl	8000864 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a10:	f7ff feb4 	bl	800077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40023c00 	.word	0x40023c00

08000a20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_IncTick+0x20>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	461a      	mov	r2, r3
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <HAL_IncTick+0x24>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4413      	add	r3, r2
 8000a30:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <HAL_IncTick+0x24>)
 8000a32:	6013      	str	r3, [r2, #0]
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000008 	.word	0x20000008
 8000a44:	200049b8 	.word	0x200049b8

08000a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a4c:	4b03      	ldr	r3, [pc, #12]	; (8000a5c <HAL_GetTick+0x14>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	200049b8 	.word	0x200049b8

08000a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f003 0307 	and.w	r3, r3, #7
 8000a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a76:	68ba      	ldr	r2, [r7, #8]
 8000a78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a92:	4a04      	ldr	r2, [pc, #16]	; (8000aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	60d3      	str	r3, [r2, #12]
}
 8000a98:	bf00      	nop
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	e000ed00 	.word	0xe000ed00

08000aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aac:	4b04      	ldr	r3, [pc, #16]	; (8000ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	0a1b      	lsrs	r3, r3, #8
 8000ab2:	f003 0307 	and.w	r3, r3, #7
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	db0b      	blt.n	8000aee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	f003 021f 	and.w	r2, r3, #31
 8000adc:	4907      	ldr	r1, [pc, #28]	; (8000afc <__NVIC_EnableIRQ+0x38>)
 8000ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae2:	095b      	lsrs	r3, r3, #5
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	e000e100 	.word	0xe000e100

08000b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	6039      	str	r1, [r7, #0]
 8000b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	db0a      	blt.n	8000b2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	490c      	ldr	r1, [pc, #48]	; (8000b4c <__NVIC_SetPriority+0x4c>)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	0112      	lsls	r2, r2, #4
 8000b20:	b2d2      	uxtb	r2, r2
 8000b22:	440b      	add	r3, r1
 8000b24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b28:	e00a      	b.n	8000b40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4908      	ldr	r1, [pc, #32]	; (8000b50 <__NVIC_SetPriority+0x50>)
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	f003 030f 	and.w	r3, r3, #15
 8000b36:	3b04      	subs	r3, #4
 8000b38:	0112      	lsls	r2, r2, #4
 8000b3a:	b2d2      	uxtb	r2, r2
 8000b3c:	440b      	add	r3, r1
 8000b3e:	761a      	strb	r2, [r3, #24]
}
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	e000e100 	.word	0xe000e100
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b089      	sub	sp, #36	; 0x24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	60f8      	str	r0, [r7, #12]
 8000b5c:	60b9      	str	r1, [r7, #8]
 8000b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	f1c3 0307 	rsb	r3, r3, #7
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	bf28      	it	cs
 8000b72:	2304      	movcs	r3, #4
 8000b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	3304      	adds	r3, #4
 8000b7a:	2b06      	cmp	r3, #6
 8000b7c:	d902      	bls.n	8000b84 <NVIC_EncodePriority+0x30>
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	3b03      	subs	r3, #3
 8000b82:	e000      	b.n	8000b86 <NVIC_EncodePriority+0x32>
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b88:	f04f 32ff 	mov.w	r2, #4294967295
 8000b8c:	69bb      	ldr	r3, [r7, #24]
 8000b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b92:	43da      	mvns	r2, r3
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	401a      	ands	r2, r3
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba6:	43d9      	mvns	r1, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bac:	4313      	orrs	r3, r2
         );
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3724      	adds	r7, #36	; 0x24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f7ff ff4c 	bl	8000a60 <__NVIC_SetPriorityGrouping>
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
 8000bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000be2:	f7ff ff61 	bl	8000aa8 <__NVIC_GetPriorityGrouping>
 8000be6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	68b9      	ldr	r1, [r7, #8]
 8000bec:	6978      	ldr	r0, [r7, #20]
 8000bee:	f7ff ffb1 	bl	8000b54 <NVIC_EncodePriority>
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ff80 	bl	8000b00 <__NVIC_SetPriority>
}
 8000c00:	bf00      	nop
 8000c02:	3718      	adds	r7, #24
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff54 	bl	8000ac4 <__NVIC_EnableIRQ>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
 8000c3e:	e159      	b.n	8000ef4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c40:	2201      	movs	r2, #1
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	fa02 f303 	lsl.w	r3, r2, r3
 8000c48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	697a      	ldr	r2, [r7, #20]
 8000c50:	4013      	ands	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	f040 8148 	bne.w	8000eee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d00b      	beq.n	8000c7e <HAL_GPIO_Init+0x5a>
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d007      	beq.n	8000c7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c72:	2b11      	cmp	r3, #17
 8000c74:	d003      	beq.n	8000c7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	2b12      	cmp	r3, #18
 8000c7c:	d130      	bne.n	8000ce0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	689b      	ldr	r3, [r3, #8]
 8000c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c84:	69fb      	ldr	r3, [r7, #28]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	2203      	movs	r2, #3
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	4013      	ands	r3, r2
 8000c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	68da      	ldr	r2, [r3, #12]
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	69ba      	ldr	r2, [r7, #24]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	69ba      	ldr	r2, [r7, #24]
 8000cac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	69ba      	ldr	r2, [r7, #24]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	091b      	lsrs	r3, r3, #4
 8000cca:	f003 0201 	and.w	r2, r3, #1
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	69ba      	ldr	r2, [r7, #24]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	69ba      	ldr	r2, [r7, #24]
 8000cde:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	2203      	movs	r2, #3
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	69ba      	ldr	r2, [r7, #24]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	689a      	ldr	r2, [r3, #8]
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	2b02      	cmp	r3, #2
 8000d16:	d003      	beq.n	8000d20 <HAL_GPIO_Init+0xfc>
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2b12      	cmp	r3, #18
 8000d1e:	d123      	bne.n	8000d68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	08da      	lsrs	r2, r3, #3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3208      	adds	r2, #8
 8000d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	f003 0307 	and.w	r3, r3, #7
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	220f      	movs	r2, #15
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	69ba      	ldr	r2, [r7, #24]
 8000d40:	4013      	ands	r3, r2
 8000d42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	691a      	ldr	r2, [r3, #16]
 8000d48:	69fb      	ldr	r3, [r7, #28]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	08da      	lsrs	r2, r3, #3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3208      	adds	r2, #8
 8000d62:	69b9      	ldr	r1, [r7, #24]
 8000d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	2203      	movs	r2, #3
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	69ba      	ldr	r2, [r7, #24]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f003 0203 	and.w	r2, r3, #3
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	69ba      	ldr	r2, [r7, #24]
 8000d9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f000 80a2 	beq.w	8000eee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	4b56      	ldr	r3, [pc, #344]	; (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db2:	4a55      	ldr	r2, [pc, #340]	; (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000db4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000db8:	6453      	str	r3, [r2, #68]	; 0x44
 8000dba:	4b53      	ldr	r3, [pc, #332]	; (8000f08 <HAL_GPIO_Init+0x2e4>)
 8000dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dc6:	4a51      	ldr	r2, [pc, #324]	; (8000f0c <HAL_GPIO_Init+0x2e8>)
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	3302      	adds	r3, #2
 8000dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f003 0303 	and.w	r3, r3, #3
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	220f      	movs	r2, #15
 8000dde:	fa02 f303 	lsl.w	r3, r2, r3
 8000de2:	43db      	mvns	r3, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4013      	ands	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a48      	ldr	r2, [pc, #288]	; (8000f10 <HAL_GPIO_Init+0x2ec>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d019      	beq.n	8000e26 <HAL_GPIO_Init+0x202>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a47      	ldr	r2, [pc, #284]	; (8000f14 <HAL_GPIO_Init+0x2f0>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d013      	beq.n	8000e22 <HAL_GPIO_Init+0x1fe>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a46      	ldr	r2, [pc, #280]	; (8000f18 <HAL_GPIO_Init+0x2f4>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d00d      	beq.n	8000e1e <HAL_GPIO_Init+0x1fa>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a45      	ldr	r2, [pc, #276]	; (8000f1c <HAL_GPIO_Init+0x2f8>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d007      	beq.n	8000e1a <HAL_GPIO_Init+0x1f6>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a44      	ldr	r2, [pc, #272]	; (8000f20 <HAL_GPIO_Init+0x2fc>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d101      	bne.n	8000e16 <HAL_GPIO_Init+0x1f2>
 8000e12:	2304      	movs	r3, #4
 8000e14:	e008      	b.n	8000e28 <HAL_GPIO_Init+0x204>
 8000e16:	2307      	movs	r3, #7
 8000e18:	e006      	b.n	8000e28 <HAL_GPIO_Init+0x204>
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e004      	b.n	8000e28 <HAL_GPIO_Init+0x204>
 8000e1e:	2302      	movs	r3, #2
 8000e20:	e002      	b.n	8000e28 <HAL_GPIO_Init+0x204>
 8000e22:	2301      	movs	r3, #1
 8000e24:	e000      	b.n	8000e28 <HAL_GPIO_Init+0x204>
 8000e26:	2300      	movs	r3, #0
 8000e28:	69fa      	ldr	r2, [r7, #28]
 8000e2a:	f002 0203 	and.w	r2, r2, #3
 8000e2e:	0092      	lsls	r2, r2, #2
 8000e30:	4093      	lsls	r3, r2
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e38:	4934      	ldr	r1, [pc, #208]	; (8000f0c <HAL_GPIO_Init+0x2e8>)
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	3302      	adds	r3, #2
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e46:	4b37      	ldr	r3, [pc, #220]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4013      	ands	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e6a:	4a2e      	ldr	r2, [pc, #184]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e70:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d003      	beq.n	8000e94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e94:	4a23      	ldr	r2, [pc, #140]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000e96:	69bb      	ldr	r3, [r7, #24]
 8000e98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e9a:	4b22      	ldr	r3, [pc, #136]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ebe:	4a19      	ldr	r2, [pc, #100]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d003      	beq.n	8000ee8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ee8:	4a0e      	ldr	r2, [pc, #56]	; (8000f24 <HAL_GPIO_Init+0x300>)
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	61fb      	str	r3, [r7, #28]
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	2b0f      	cmp	r3, #15
 8000ef8:	f67f aea2 	bls.w	8000c40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000efc:	bf00      	nop
 8000efe:	3724      	adds	r7, #36	; 0x24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40013800 	.word	0x40013800
 8000f10:	40020000 	.word	0x40020000
 8000f14:	40020400 	.word	0x40020400
 8000f18:	40020800 	.word	0x40020800
 8000f1c:	40020c00 	.word	0x40020c00
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40013c00 	.word	0x40013c00

08000f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
 8000f34:	4613      	mov	r3, r2
 8000f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f38:	787b      	ldrb	r3, [r7, #1]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f3e:	887a      	ldrh	r2, [r7, #2]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f44:	e003      	b.n	8000f4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f46:	887b      	ldrh	r3, [r7, #2]
 8000f48:	041a      	lsls	r2, r3, #16
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	619a      	str	r2, [r3, #24]
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b083      	sub	sp, #12
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	460b      	mov	r3, r1
 8000f64:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	695a      	ldr	r2, [r3, #20]
 8000f6a:	887b      	ldrh	r3, [r7, #2]
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d104      	bne.n	8000f7e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f74:	887b      	ldrh	r3, [r7, #2]
 8000f76:	041a      	lsls	r2, r3, #16
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000f7c:	e002      	b.n	8000f84 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000f7e:	887a      	ldrh	r2, [r7, #2]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	619a      	str	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e25b      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d075      	beq.n	800109a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fae:	4ba3      	ldr	r3, [pc, #652]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	f003 030c 	and.w	r3, r3, #12
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d00c      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fba:	4ba0      	ldr	r3, [pc, #640]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fc2:	2b08      	cmp	r3, #8
 8000fc4:	d112      	bne.n	8000fec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fc6:	4b9d      	ldr	r3, [pc, #628]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000fd2:	d10b      	bne.n	8000fec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd4:	4b99      	ldr	r3, [pc, #612]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d05b      	beq.n	8001098 <HAL_RCC_OscConfig+0x108>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d157      	bne.n	8001098 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e236      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff4:	d106      	bne.n	8001004 <HAL_RCC_OscConfig+0x74>
 8000ff6:	4b91      	ldr	r3, [pc, #580]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a90      	ldr	r2, [pc, #576]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8000ffc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	e01d      	b.n	8001040 <HAL_RCC_OscConfig+0xb0>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800100c:	d10c      	bne.n	8001028 <HAL_RCC_OscConfig+0x98>
 800100e:	4b8b      	ldr	r3, [pc, #556]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a8a      	ldr	r2, [pc, #552]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	4b88      	ldr	r3, [pc, #544]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a87      	ldr	r2, [pc, #540]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e00b      	b.n	8001040 <HAL_RCC_OscConfig+0xb0>
 8001028:	4b84      	ldr	r3, [pc, #528]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a83      	ldr	r2, [pc, #524]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800102e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b81      	ldr	r3, [pc, #516]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a80      	ldr	r2, [pc, #512]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800103a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800103e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fcfe 	bl	8000a48 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fcfa 	bl	8000a48 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	; 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e1fb      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001062:	4b76      	ldr	r3, [pc, #472]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0xc0>
 800106e:	e014      	b.n	800109a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fcea 	bl	8000a48 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001078:	f7ff fce6 	bl	8000a48 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b64      	cmp	r3, #100	; 0x64
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e1e7      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108a:	4b6c      	ldr	r3, [pc, #432]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0xe8>
 8001096:	e000      	b.n	800109a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d063      	beq.n	800116e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010a6:	4b65      	ldr	r3, [pc, #404]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	f003 030c 	and.w	r3, r3, #12
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d00b      	beq.n	80010ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010b2:	4b62      	ldr	r3, [pc, #392]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010ba:	2b08      	cmp	r3, #8
 80010bc:	d11c      	bne.n	80010f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010be:	4b5f      	ldr	r3, [pc, #380]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d116      	bne.n	80010f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ca:	4b5c      	ldr	r3, [pc, #368]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d005      	beq.n	80010e2 <HAL_RCC_OscConfig+0x152>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d001      	beq.n	80010e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e1bb      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e2:	4b56      	ldr	r3, [pc, #344]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	691b      	ldr	r3, [r3, #16]
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	4952      	ldr	r1, [pc, #328]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80010f2:	4313      	orrs	r3, r2
 80010f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010f6:	e03a      	b.n	800116e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d020      	beq.n	8001142 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001100:	4b4f      	ldr	r3, [pc, #316]	; (8001240 <HAL_RCC_OscConfig+0x2b0>)
 8001102:	2201      	movs	r2, #1
 8001104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001106:	f7ff fc9f 	bl	8000a48 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800110e:	f7ff fc9b 	bl	8000a48 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e19c      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001120:	4b46      	ldr	r3, [pc, #280]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f0      	beq.n	800110e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112c:	4b43      	ldr	r3, [pc, #268]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4940      	ldr	r1, [pc, #256]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800113c:	4313      	orrs	r3, r2
 800113e:	600b      	str	r3, [r1, #0]
 8001140:	e015      	b.n	800116e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001142:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <HAL_RCC_OscConfig+0x2b0>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001148:	f7ff fc7e 	bl	8000a48 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001150:	f7ff fc7a 	bl	8000a48 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e17b      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001162:	4b36      	ldr	r3, [pc, #216]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f0      	bne.n	8001150 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0308 	and.w	r3, r3, #8
 8001176:	2b00      	cmp	r3, #0
 8001178:	d030      	beq.n	80011dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d016      	beq.n	80011b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001182:	4b30      	ldr	r3, [pc, #192]	; (8001244 <HAL_RCC_OscConfig+0x2b4>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001188:	f7ff fc5e 	bl	8000a48 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001190:	f7ff fc5a 	bl	8000a48 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e15b      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a2:	4b26      	ldr	r3, [pc, #152]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x200>
 80011ae:	e015      	b.n	80011dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011b0:	4b24      	ldr	r3, [pc, #144]	; (8001244 <HAL_RCC_OscConfig+0x2b4>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b6:	f7ff fc47 	bl	8000a48 <HAL_GetTick>
 80011ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011be:	f7ff fc43 	bl	8000a48 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e144      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d0:	4b1a      	ldr	r3, [pc, #104]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80011d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011d4:	f003 0302 	and.w	r3, r3, #2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f0      	bne.n	80011be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0304 	and.w	r3, r3, #4
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 80a0 	beq.w	800132a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ea:	2300      	movs	r3, #0
 80011ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d10f      	bne.n	800121a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	4a0e      	ldr	r2, [pc, #56]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001208:	6413      	str	r3, [r2, #64]	; 0x40
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <HAL_RCC_OscConfig+0x2ac>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001216:	2301      	movs	r3, #1
 8001218:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_RCC_OscConfig+0x2b8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001222:	2b00      	cmp	r3, #0
 8001224:	d121      	bne.n	800126a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <HAL_RCC_OscConfig+0x2b8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a07      	ldr	r2, [pc, #28]	; (8001248 <HAL_RCC_OscConfig+0x2b8>)
 800122c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001232:	f7ff fc09 	bl	8000a48 <HAL_GetTick>
 8001236:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001238:	e011      	b.n	800125e <HAL_RCC_OscConfig+0x2ce>
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	42470000 	.word	0x42470000
 8001244:	42470e80 	.word	0x42470e80
 8001248:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800124c:	f7ff fbfc 	bl	8000a48 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e0fd      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125e:	4b81      	ldr	r3, [pc, #516]	; (8001464 <HAL_RCC_OscConfig+0x4d4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001266:	2b00      	cmp	r3, #0
 8001268:	d0f0      	beq.n	800124c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d106      	bne.n	8001280 <HAL_RCC_OscConfig+0x2f0>
 8001272:	4b7d      	ldr	r3, [pc, #500]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001276:	4a7c      	ldr	r2, [pc, #496]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6713      	str	r3, [r2, #112]	; 0x70
 800127e:	e01c      	b.n	80012ba <HAL_RCC_OscConfig+0x32a>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	2b05      	cmp	r3, #5
 8001286:	d10c      	bne.n	80012a2 <HAL_RCC_OscConfig+0x312>
 8001288:	4b77      	ldr	r3, [pc, #476]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800128a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800128c:	4a76      	ldr	r2, [pc, #472]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800128e:	f043 0304 	orr.w	r3, r3, #4
 8001292:	6713      	str	r3, [r2, #112]	; 0x70
 8001294:	4b74      	ldr	r3, [pc, #464]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001298:	4a73      	ldr	r2, [pc, #460]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6713      	str	r3, [r2, #112]	; 0x70
 80012a0:	e00b      	b.n	80012ba <HAL_RCC_OscConfig+0x32a>
 80012a2:	4b71      	ldr	r3, [pc, #452]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80012a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012a6:	4a70      	ldr	r2, [pc, #448]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80012a8:	f023 0301 	bic.w	r3, r3, #1
 80012ac:	6713      	str	r3, [r2, #112]	; 0x70
 80012ae:	4b6e      	ldr	r3, [pc, #440]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80012b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012b2:	4a6d      	ldr	r2, [pc, #436]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80012b4:	f023 0304 	bic.w	r3, r3, #4
 80012b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d015      	beq.n	80012ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c2:	f7ff fbc1 	bl	8000a48 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c8:	e00a      	b.n	80012e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012ca:	f7ff fbbd 	bl	8000a48 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d8:	4293      	cmp	r3, r2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e0bc      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e0:	4b61      	ldr	r3, [pc, #388]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80012e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0ee      	beq.n	80012ca <HAL_RCC_OscConfig+0x33a>
 80012ec:	e014      	b.n	8001318 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ee:	f7ff fbab 	bl	8000a48 <HAL_GetTick>
 80012f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012f4:	e00a      	b.n	800130c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012f6:	f7ff fba7 	bl	8000a48 <HAL_GetTick>
 80012fa:	4602      	mov	r2, r0
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	f241 3288 	movw	r2, #5000	; 0x1388
 8001304:	4293      	cmp	r3, r2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e0a6      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800130c:	4b56      	ldr	r3, [pc, #344]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800130e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001310:	f003 0302 	and.w	r3, r3, #2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1ee      	bne.n	80012f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d105      	bne.n	800132a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800131e:	4b52      	ldr	r3, [pc, #328]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	4a51      	ldr	r2, [pc, #324]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001324:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 8092 	beq.w	8001458 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001334:	4b4c      	ldr	r3, [pc, #304]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 030c 	and.w	r3, r3, #12
 800133c:	2b08      	cmp	r3, #8
 800133e:	d05c      	beq.n	80013fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d141      	bne.n	80013cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001348:	4b48      	ldr	r3, [pc, #288]	; (800146c <HAL_RCC_OscConfig+0x4dc>)
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134e:	f7ff fb7b 	bl	8000a48 <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001354:	e008      	b.n	8001368 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001356:	f7ff fb77 	bl	8000a48 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e078      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001368:	4b3f      	ldr	r3, [pc, #252]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1f0      	bne.n	8001356 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	69da      	ldr	r2, [r3, #28]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001382:	019b      	lsls	r3, r3, #6
 8001384:	431a      	orrs	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800138a:	085b      	lsrs	r3, r3, #1
 800138c:	3b01      	subs	r3, #1
 800138e:	041b      	lsls	r3, r3, #16
 8001390:	431a      	orrs	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001396:	061b      	lsls	r3, r3, #24
 8001398:	4933      	ldr	r1, [pc, #204]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 800139a:	4313      	orrs	r3, r2
 800139c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800139e:	4b33      	ldr	r3, [pc, #204]	; (800146c <HAL_RCC_OscConfig+0x4dc>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a4:	f7ff fb50 	bl	8000a48 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ac:	f7ff fb4c 	bl	8000a48 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e04d      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013be:	4b2a      	ldr	r3, [pc, #168]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0f0      	beq.n	80013ac <HAL_RCC_OscConfig+0x41c>
 80013ca:	e045      	b.n	8001458 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013cc:	4b27      	ldr	r3, [pc, #156]	; (800146c <HAL_RCC_OscConfig+0x4dc>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d2:	f7ff fb39 	bl	8000a48 <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013da:	f7ff fb35 	bl	8000a48 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e036      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ec:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1f0      	bne.n	80013da <HAL_RCC_OscConfig+0x44a>
 80013f8:	e02e      	b.n	8001458 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d101      	bne.n	8001406 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e029      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <HAL_RCC_OscConfig+0x4d8>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	429a      	cmp	r2, r3
 8001418:	d11c      	bne.n	8001454 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001424:	429a      	cmp	r2, r3
 8001426:	d115      	bne.n	8001454 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800142e:	4013      	ands	r3, r2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001434:	4293      	cmp	r3, r2
 8001436:	d10d      	bne.n	8001454 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001442:	429a      	cmp	r2, r3
 8001444:	d106      	bne.n	8001454 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40007000 	.word	0x40007000
 8001468:	40023800 	.word	0x40023800
 800146c:	42470060 	.word	0x42470060

08001470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0cc      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001484:	4b68      	ldr	r3, [pc, #416]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 030f 	and.w	r3, r3, #15
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d90c      	bls.n	80014ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001492:	4b65      	ldr	r3, [pc, #404]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001494:	683a      	ldr	r2, [r7, #0]
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800149a:	4b63      	ldr	r3, [pc, #396]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d001      	beq.n	80014ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e0b8      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d020      	beq.n	80014fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d005      	beq.n	80014d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014c4:	4b59      	ldr	r3, [pc, #356]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	4a58      	ldr	r2, [pc, #352]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014dc:	4b53      	ldr	r3, [pc, #332]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	4a52      	ldr	r2, [pc, #328]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e8:	4b50      	ldr	r3, [pc, #320]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	494d      	ldr	r1, [pc, #308]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d044      	beq.n	8001590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d107      	bne.n	800151e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	4b47      	ldr	r3, [pc, #284]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d119      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e07f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d003      	beq.n	800152e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800152a:	2b03      	cmp	r3, #3
 800152c:	d107      	bne.n	800153e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152e:	4b3f      	ldr	r3, [pc, #252]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d109      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e06f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153e:	4b3b      	ldr	r3, [pc, #236]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e067      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800154e:	4b37      	ldr	r3, [pc, #220]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f023 0203 	bic.w	r2, r3, #3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	4934      	ldr	r1, [pc, #208]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 800155c:	4313      	orrs	r3, r2
 800155e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001560:	f7ff fa72 	bl	8000a48 <HAL_GetTick>
 8001564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001566:	e00a      	b.n	800157e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001568:	f7ff fa6e 	bl	8000a48 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	f241 3288 	movw	r2, #5000	; 0x1388
 8001576:	4293      	cmp	r3, r2
 8001578:	d901      	bls.n	800157e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e04f      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157e:	4b2b      	ldr	r3, [pc, #172]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 020c 	and.w	r2, r3, #12
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	429a      	cmp	r2, r3
 800158e:	d1eb      	bne.n	8001568 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001590:	4b25      	ldr	r3, [pc, #148]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 030f 	and.w	r3, r3, #15
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d20c      	bcs.n	80015b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a6:	4b20      	ldr	r3, [pc, #128]	; (8001628 <HAL_RCC_ClockConfig+0x1b8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d001      	beq.n	80015b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e032      	b.n	800161e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d008      	beq.n	80015d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c4:	4b19      	ldr	r3, [pc, #100]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	4916      	ldr	r1, [pc, #88]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d009      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	490e      	ldr	r1, [pc, #56]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015f6:	f000 f821 	bl	800163c <HAL_RCC_GetSysClockFreq>
 80015fa:	4601      	mov	r1, r0
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <HAL_RCC_ClockConfig+0x1bc>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	091b      	lsrs	r3, r3, #4
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <HAL_RCC_ClockConfig+0x1c0>)
 8001608:	5cd3      	ldrb	r3, [r2, r3]
 800160a:	fa21 f303 	lsr.w	r3, r1, r3
 800160e:	4a09      	ldr	r2, [pc, #36]	; (8001634 <HAL_RCC_ClockConfig+0x1c4>)
 8001610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <HAL_RCC_ClockConfig+0x1c8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff f924 	bl	8000864 <HAL_InitTick>

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023c00 	.word	0x40023c00
 800162c:	40023800 	.word	0x40023800
 8001630:	08004fe0 	.word	0x08004fe0
 8001634:	20000000 	.word	0x20000000
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800163c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	2300      	movs	r3, #0
 800164c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001652:	4b63      	ldr	r3, [pc, #396]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 030c 	and.w	r3, r3, #12
 800165a:	2b04      	cmp	r3, #4
 800165c:	d007      	beq.n	800166e <HAL_RCC_GetSysClockFreq+0x32>
 800165e:	2b08      	cmp	r3, #8
 8001660:	d008      	beq.n	8001674 <HAL_RCC_GetSysClockFreq+0x38>
 8001662:	2b00      	cmp	r3, #0
 8001664:	f040 80b4 	bne.w	80017d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001668:	4b5e      	ldr	r3, [pc, #376]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800166a:	60bb      	str	r3, [r7, #8]
       break;
 800166c:	e0b3      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800166e:	4b5e      	ldr	r3, [pc, #376]	; (80017e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001670:	60bb      	str	r3, [r7, #8]
      break;
 8001672:	e0b0      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001674:	4b5a      	ldr	r3, [pc, #360]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800167c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800167e:	4b58      	ldr	r3, [pc, #352]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d04a      	beq.n	8001720 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800168a:	4b55      	ldr	r3, [pc, #340]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	099b      	lsrs	r3, r3, #6
 8001690:	f04f 0400 	mov.w	r4, #0
 8001694:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001698:	f04f 0200 	mov.w	r2, #0
 800169c:	ea03 0501 	and.w	r5, r3, r1
 80016a0:	ea04 0602 	and.w	r6, r4, r2
 80016a4:	4629      	mov	r1, r5
 80016a6:	4632      	mov	r2, r6
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	f04f 0400 	mov.w	r4, #0
 80016b0:	0154      	lsls	r4, r2, #5
 80016b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016b6:	014b      	lsls	r3, r1, #5
 80016b8:	4619      	mov	r1, r3
 80016ba:	4622      	mov	r2, r4
 80016bc:	1b49      	subs	r1, r1, r5
 80016be:	eb62 0206 	sbc.w	r2, r2, r6
 80016c2:	f04f 0300 	mov.w	r3, #0
 80016c6:	f04f 0400 	mov.w	r4, #0
 80016ca:	0194      	lsls	r4, r2, #6
 80016cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80016d0:	018b      	lsls	r3, r1, #6
 80016d2:	1a5b      	subs	r3, r3, r1
 80016d4:	eb64 0402 	sbc.w	r4, r4, r2
 80016d8:	f04f 0100 	mov.w	r1, #0
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	00e2      	lsls	r2, r4, #3
 80016e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80016e6:	00d9      	lsls	r1, r3, #3
 80016e8:	460b      	mov	r3, r1
 80016ea:	4614      	mov	r4, r2
 80016ec:	195b      	adds	r3, r3, r5
 80016ee:	eb44 0406 	adc.w	r4, r4, r6
 80016f2:	f04f 0100 	mov.w	r1, #0
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	0262      	lsls	r2, r4, #9
 80016fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001700:	0259      	lsls	r1, r3, #9
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	4618      	mov	r0, r3
 8001708:	4621      	mov	r1, r4
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f04f 0400 	mov.w	r4, #0
 8001710:	461a      	mov	r2, r3
 8001712:	4623      	mov	r3, r4
 8001714:	f7fe fd64 	bl	80001e0 <__aeabi_uldivmod>
 8001718:	4603      	mov	r3, r0
 800171a:	460c      	mov	r4, r1
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	e049      	b.n	80017b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001720:	4b2f      	ldr	r3, [pc, #188]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	099b      	lsrs	r3, r3, #6
 8001726:	f04f 0400 	mov.w	r4, #0
 800172a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	ea03 0501 	and.w	r5, r3, r1
 8001736:	ea04 0602 	and.w	r6, r4, r2
 800173a:	4629      	mov	r1, r5
 800173c:	4632      	mov	r2, r6
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	f04f 0400 	mov.w	r4, #0
 8001746:	0154      	lsls	r4, r2, #5
 8001748:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800174c:	014b      	lsls	r3, r1, #5
 800174e:	4619      	mov	r1, r3
 8001750:	4622      	mov	r2, r4
 8001752:	1b49      	subs	r1, r1, r5
 8001754:	eb62 0206 	sbc.w	r2, r2, r6
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	f04f 0400 	mov.w	r4, #0
 8001760:	0194      	lsls	r4, r2, #6
 8001762:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001766:	018b      	lsls	r3, r1, #6
 8001768:	1a5b      	subs	r3, r3, r1
 800176a:	eb64 0402 	sbc.w	r4, r4, r2
 800176e:	f04f 0100 	mov.w	r1, #0
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	00e2      	lsls	r2, r4, #3
 8001778:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800177c:	00d9      	lsls	r1, r3, #3
 800177e:	460b      	mov	r3, r1
 8001780:	4614      	mov	r4, r2
 8001782:	195b      	adds	r3, r3, r5
 8001784:	eb44 0406 	adc.w	r4, r4, r6
 8001788:	f04f 0100 	mov.w	r1, #0
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	02a2      	lsls	r2, r4, #10
 8001792:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001796:	0299      	lsls	r1, r3, #10
 8001798:	460b      	mov	r3, r1
 800179a:	4614      	mov	r4, r2
 800179c:	4618      	mov	r0, r3
 800179e:	4621      	mov	r1, r4
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f04f 0400 	mov.w	r4, #0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4623      	mov	r3, r4
 80017aa:	f7fe fd19 	bl	80001e0 <__aeabi_uldivmod>
 80017ae:	4603      	mov	r3, r0
 80017b0:	460c      	mov	r4, r1
 80017b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	0c1b      	lsrs	r3, r3, #16
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	3301      	adds	r3, #1
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017cc:	60bb      	str	r3, [r7, #8]
      break;
 80017ce:	e002      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80017d2:	60bb      	str	r3, [r7, #8]
      break;
 80017d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017d6:	68bb      	ldr	r3, [r7, #8]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017e0:	40023800 	.word	0x40023800
 80017e4:	00f42400 	.word	0x00f42400
 80017e8:	007a1200 	.word	0x007a1200

080017ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <HAL_RCC_GetHCLKFreq+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000000 	.word	0x20000000

08001804 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001808:	f7ff fff0 	bl	80017ec <HAL_RCC_GetHCLKFreq>
 800180c:	4601      	mov	r1, r0
 800180e:	4b05      	ldr	r3, [pc, #20]	; (8001824 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	0a9b      	lsrs	r3, r3, #10
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	4a03      	ldr	r2, [pc, #12]	; (8001828 <HAL_RCC_GetPCLK1Freq+0x24>)
 800181a:	5cd3      	ldrb	r3, [r2, r3]
 800181c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001820:	4618      	mov	r0, r3
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40023800 	.word	0x40023800
 8001828:	08004ff0 	.word	0x08004ff0

0800182c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001830:	f7ff ffdc 	bl	80017ec <HAL_RCC_GetHCLKFreq>
 8001834:	4601      	mov	r1, r0
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	0b5b      	lsrs	r3, r3, #13
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	4a03      	ldr	r2, [pc, #12]	; (8001850 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001842:	5cd3      	ldrb	r3, [r2, r3]
 8001844:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001848:	4618      	mov	r0, r3
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40023800 	.word	0x40023800
 8001850:	08004ff0 	.word	0x08004ff0

08001854 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	220f      	movs	r2, #15
 8001862:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001864:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <HAL_RCC_GetClockConfig+0x5c>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <HAL_RCC_GetClockConfig+0x5c>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800187c:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <HAL_RCC_GetClockConfig+0x5c>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <HAL_RCC_GetClockConfig+0x5c>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	08db      	lsrs	r3, r3, #3
 800188e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001896:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <HAL_RCC_GetClockConfig+0x60>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 020f 	and.w	r2, r3, #15
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	601a      	str	r2, [r3, #0]
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40023c00 	.word	0x40023c00

080018b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e01d      	b.n	8001906 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d106      	bne.n	80018e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f815 	bl	800190e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2202      	movs	r2, #2
 80018e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3304      	adds	r3, #4
 80018f4:	4619      	mov	r1, r3
 80018f6:	4610      	mov	r0, r2
 80018f8:	f000 f968 	bl	8001bcc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f042 0201 	orr.w	r2, r2, #1
 8001938:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2b06      	cmp	r3, #6
 800194a:	d007      	beq.n	800195c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f042 0201 	orr.w	r2, r2, #1
 800195a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b02      	cmp	r3, #2
 800197e:	d122      	bne.n	80019c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b02      	cmp	r3, #2
 800198c:	d11b      	bne.n	80019c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f06f 0202 	mvn.w	r2, #2
 8001996:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f003 0303 	and.w	r3, r3, #3
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 f8ee 	bl	8001b8e <HAL_TIM_IC_CaptureCallback>
 80019b2:	e005      	b.n	80019c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f8e0 	bl	8001b7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 f8f1 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d122      	bne.n	8001a1a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d11b      	bne.n	8001a1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f06f 0204 	mvn.w	r2, #4
 80019ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2202      	movs	r2, #2
 80019f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f000 f8c4 	bl	8001b8e <HAL_TIM_IC_CaptureCallback>
 8001a06:	e005      	b.n	8001a14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 f8b6 	bl	8001b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 f8c7 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	691b      	ldr	r3, [r3, #16]
 8001a20:	f003 0308 	and.w	r3, r3, #8
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d122      	bne.n	8001a6e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d11b      	bne.n	8001a6e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f06f 0208 	mvn.w	r2, #8
 8001a3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2204      	movs	r2, #4
 8001a44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	69db      	ldr	r3, [r3, #28]
 8001a4c:	f003 0303 	and.w	r3, r3, #3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 f89a 	bl	8001b8e <HAL_TIM_IC_CaptureCallback>
 8001a5a:	e005      	b.n	8001a68 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f88c 	bl	8001b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 f89d 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	f003 0310 	and.w	r3, r3, #16
 8001a78:	2b10      	cmp	r3, #16
 8001a7a:	d122      	bne.n	8001ac2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	2b10      	cmp	r3, #16
 8001a88:	d11b      	bne.n	8001ac2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f06f 0210 	mvn.w	r2, #16
 8001a92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2208      	movs	r2, #8
 8001a98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f870 	bl	8001b8e <HAL_TIM_IC_CaptureCallback>
 8001aae:	e005      	b.n	8001abc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f862 	bl	8001b7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f873 	bl	8001ba2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d10e      	bne.n	8001aee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d107      	bne.n	8001aee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f06f 0201 	mvn.w	r2, #1
 8001ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7fe fe2d 	bl	8000748 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af8:	2b80      	cmp	r3, #128	; 0x80
 8001afa:	d10e      	bne.n	8001b1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	2b80      	cmp	r3, #128	; 0x80
 8001b08:	d107      	bne.n	8001b1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f000 f8e3 	bl	8001ce0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b24:	2b40      	cmp	r3, #64	; 0x40
 8001b26:	d10e      	bne.n	8001b46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b32:	2b40      	cmp	r3, #64	; 0x40
 8001b34:	d107      	bne.n	8001b46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f838 	bl	8001bb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	f003 0320 	and.w	r3, r3, #32
 8001b50:	2b20      	cmp	r3, #32
 8001b52:	d10e      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	2b20      	cmp	r3, #32
 8001b60:	d107      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f06f 0220 	mvn.w	r2, #32
 8001b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f000 f8ad 	bl	8001ccc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a34      	ldr	r2, [pc, #208]	; (8001cb0 <TIM_Base_SetConfig+0xe4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d00f      	beq.n	8001c04 <TIM_Base_SetConfig+0x38>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bea:	d00b      	beq.n	8001c04 <TIM_Base_SetConfig+0x38>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a31      	ldr	r2, [pc, #196]	; (8001cb4 <TIM_Base_SetConfig+0xe8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d007      	beq.n	8001c04 <TIM_Base_SetConfig+0x38>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a30      	ldr	r2, [pc, #192]	; (8001cb8 <TIM_Base_SetConfig+0xec>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d003      	beq.n	8001c04 <TIM_Base_SetConfig+0x38>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a2f      	ldr	r2, [pc, #188]	; (8001cbc <TIM_Base_SetConfig+0xf0>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d108      	bne.n	8001c16 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a25      	ldr	r2, [pc, #148]	; (8001cb0 <TIM_Base_SetConfig+0xe4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01b      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c24:	d017      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a22      	ldr	r2, [pc, #136]	; (8001cb4 <TIM_Base_SetConfig+0xe8>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a21      	ldr	r2, [pc, #132]	; (8001cb8 <TIM_Base_SetConfig+0xec>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d00f      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a20      	ldr	r2, [pc, #128]	; (8001cbc <TIM_Base_SetConfig+0xf0>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d00b      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a1f      	ldr	r2, [pc, #124]	; (8001cc0 <TIM_Base_SetConfig+0xf4>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d007      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a1e      	ldr	r2, [pc, #120]	; (8001cc4 <TIM_Base_SetConfig+0xf8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d003      	beq.n	8001c56 <TIM_Base_SetConfig+0x8a>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a1d      	ldr	r2, [pc, #116]	; (8001cc8 <TIM_Base_SetConfig+0xfc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d108      	bne.n	8001c68 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a08      	ldr	r2, [pc, #32]	; (8001cb0 <TIM_Base_SetConfig+0xe4>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d103      	bne.n	8001c9c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	615a      	str	r2, [r3, #20]
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40010000 	.word	0x40010000
 8001cb4:	40000400 	.word	0x40000400
 8001cb8:	40000800 	.word	0x40000800
 8001cbc:	40000c00 	.word	0x40000c00
 8001cc0:	40014000 	.word	0x40014000
 8001cc4:	40014400 	.word	0x40014400
 8001cc8:	40014800 	.word	0x40014800

08001ccc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e03f      	b.n	8001d86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d106      	bne.n	8001d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7fe fd5a 	bl	80007d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2224      	movs	r2, #36	; 0x24
 8001d24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 f829 	bl	8001d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	691a      	ldr	r2, [r3, #16]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	695a      	ldr	r2, [r3, #20]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2220      	movs	r2, #32
 8001d78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2220      	movs	r2, #32
 8001d80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001dd2:	f023 030c 	bic.w	r3, r3, #12
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6812      	ldr	r2, [r2, #0]
 8001dda:	68f9      	ldr	r1, [r7, #12]
 8001ddc:	430b      	orrs	r3, r1
 8001dde:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	699a      	ldr	r2, [r3, #24]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dfe:	f040 818b 	bne.w	8002118 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4ac1      	ldr	r2, [pc, #772]	; (800210c <UART_SetConfig+0x37c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d005      	beq.n	8001e18 <UART_SetConfig+0x88>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4abf      	ldr	r2, [pc, #764]	; (8002110 <UART_SetConfig+0x380>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	f040 80bd 	bne.w	8001f92 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e18:	f7ff fd08 	bl	800182c <HAL_RCC_GetPCLK2Freq>
 8001e1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	461d      	mov	r5, r3
 8001e22:	f04f 0600 	mov.w	r6, #0
 8001e26:	46a8      	mov	r8, r5
 8001e28:	46b1      	mov	r9, r6
 8001e2a:	eb18 0308 	adds.w	r3, r8, r8
 8001e2e:	eb49 0409 	adc.w	r4, r9, r9
 8001e32:	4698      	mov	r8, r3
 8001e34:	46a1      	mov	r9, r4
 8001e36:	eb18 0805 	adds.w	r8, r8, r5
 8001e3a:	eb49 0906 	adc.w	r9, r9, r6
 8001e3e:	f04f 0100 	mov.w	r1, #0
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001e4a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001e4e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001e52:	4688      	mov	r8, r1
 8001e54:	4691      	mov	r9, r2
 8001e56:	eb18 0005 	adds.w	r0, r8, r5
 8001e5a:	eb49 0106 	adc.w	r1, r9, r6
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	461d      	mov	r5, r3
 8001e64:	f04f 0600 	mov.w	r6, #0
 8001e68:	196b      	adds	r3, r5, r5
 8001e6a:	eb46 0406 	adc.w	r4, r6, r6
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4623      	mov	r3, r4
 8001e72:	f7fe f9b5 	bl	80001e0 <__aeabi_uldivmod>
 8001e76:	4603      	mov	r3, r0
 8001e78:	460c      	mov	r4, r1
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4ba5      	ldr	r3, [pc, #660]	; (8002114 <UART_SetConfig+0x384>)
 8001e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	461d      	mov	r5, r3
 8001e8c:	f04f 0600 	mov.w	r6, #0
 8001e90:	46a9      	mov	r9, r5
 8001e92:	46b2      	mov	sl, r6
 8001e94:	eb19 0309 	adds.w	r3, r9, r9
 8001e98:	eb4a 040a 	adc.w	r4, sl, sl
 8001e9c:	4699      	mov	r9, r3
 8001e9e:	46a2      	mov	sl, r4
 8001ea0:	eb19 0905 	adds.w	r9, r9, r5
 8001ea4:	eb4a 0a06 	adc.w	sl, sl, r6
 8001ea8:	f04f 0100 	mov.w	r1, #0
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001eb4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001eb8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001ebc:	4689      	mov	r9, r1
 8001ebe:	4692      	mov	sl, r2
 8001ec0:	eb19 0005 	adds.w	r0, r9, r5
 8001ec4:	eb4a 0106 	adc.w	r1, sl, r6
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	461d      	mov	r5, r3
 8001ece:	f04f 0600 	mov.w	r6, #0
 8001ed2:	196b      	adds	r3, r5, r5
 8001ed4:	eb46 0406 	adc.w	r4, r6, r6
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4623      	mov	r3, r4
 8001edc:	f7fe f980 	bl	80001e0 <__aeabi_uldivmod>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	460c      	mov	r4, r1
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b8b      	ldr	r3, [pc, #556]	; (8002114 <UART_SetConfig+0x384>)
 8001ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	2164      	movs	r1, #100	; 0x64
 8001ef0:	fb01 f303 	mul.w	r3, r1, r3
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	3332      	adds	r3, #50	; 0x32
 8001efa:	4a86      	ldr	r2, [pc, #536]	; (8002114 <UART_SetConfig+0x384>)
 8001efc:	fba2 2303 	umull	r2, r3, r2, r3
 8001f00:	095b      	lsrs	r3, r3, #5
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001f08:	4498      	add	r8, r3
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	461d      	mov	r5, r3
 8001f0e:	f04f 0600 	mov.w	r6, #0
 8001f12:	46a9      	mov	r9, r5
 8001f14:	46b2      	mov	sl, r6
 8001f16:	eb19 0309 	adds.w	r3, r9, r9
 8001f1a:	eb4a 040a 	adc.w	r4, sl, sl
 8001f1e:	4699      	mov	r9, r3
 8001f20:	46a2      	mov	sl, r4
 8001f22:	eb19 0905 	adds.w	r9, r9, r5
 8001f26:	eb4a 0a06 	adc.w	sl, sl, r6
 8001f2a:	f04f 0100 	mov.w	r1, #0
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001f3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001f3e:	4689      	mov	r9, r1
 8001f40:	4692      	mov	sl, r2
 8001f42:	eb19 0005 	adds.w	r0, r9, r5
 8001f46:	eb4a 0106 	adc.w	r1, sl, r6
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	461d      	mov	r5, r3
 8001f50:	f04f 0600 	mov.w	r6, #0
 8001f54:	196b      	adds	r3, r5, r5
 8001f56:	eb46 0406 	adc.w	r4, r6, r6
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4623      	mov	r3, r4
 8001f5e:	f7fe f93f 	bl	80001e0 <__aeabi_uldivmod>
 8001f62:	4603      	mov	r3, r0
 8001f64:	460c      	mov	r4, r1
 8001f66:	461a      	mov	r2, r3
 8001f68:	4b6a      	ldr	r3, [pc, #424]	; (8002114 <UART_SetConfig+0x384>)
 8001f6a:	fba3 1302 	umull	r1, r3, r3, r2
 8001f6e:	095b      	lsrs	r3, r3, #5
 8001f70:	2164      	movs	r1, #100	; 0x64
 8001f72:	fb01 f303 	mul.w	r3, r1, r3
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	3332      	adds	r3, #50	; 0x32
 8001f7c:	4a65      	ldr	r2, [pc, #404]	; (8002114 <UART_SetConfig+0x384>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	095b      	lsrs	r3, r3, #5
 8001f84:	f003 0207 	and.w	r2, r3, #7
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4442      	add	r2, r8
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	e26f      	b.n	8002472 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f92:	f7ff fc37 	bl	8001804 <HAL_RCC_GetPCLK1Freq>
 8001f96:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	461d      	mov	r5, r3
 8001f9c:	f04f 0600 	mov.w	r6, #0
 8001fa0:	46a8      	mov	r8, r5
 8001fa2:	46b1      	mov	r9, r6
 8001fa4:	eb18 0308 	adds.w	r3, r8, r8
 8001fa8:	eb49 0409 	adc.w	r4, r9, r9
 8001fac:	4698      	mov	r8, r3
 8001fae:	46a1      	mov	r9, r4
 8001fb0:	eb18 0805 	adds.w	r8, r8, r5
 8001fb4:	eb49 0906 	adc.w	r9, r9, r6
 8001fb8:	f04f 0100 	mov.w	r1, #0
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001fc4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001fc8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001fcc:	4688      	mov	r8, r1
 8001fce:	4691      	mov	r9, r2
 8001fd0:	eb18 0005 	adds.w	r0, r8, r5
 8001fd4:	eb49 0106 	adc.w	r1, r9, r6
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	461d      	mov	r5, r3
 8001fde:	f04f 0600 	mov.w	r6, #0
 8001fe2:	196b      	adds	r3, r5, r5
 8001fe4:	eb46 0406 	adc.w	r4, r6, r6
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4623      	mov	r3, r4
 8001fec:	f7fe f8f8 	bl	80001e0 <__aeabi_uldivmod>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	460c      	mov	r4, r1
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b47      	ldr	r3, [pc, #284]	; (8002114 <UART_SetConfig+0x384>)
 8001ff8:	fba3 2302 	umull	r2, r3, r3, r2
 8001ffc:	095b      	lsrs	r3, r3, #5
 8001ffe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	461d      	mov	r5, r3
 8002006:	f04f 0600 	mov.w	r6, #0
 800200a:	46a9      	mov	r9, r5
 800200c:	46b2      	mov	sl, r6
 800200e:	eb19 0309 	adds.w	r3, r9, r9
 8002012:	eb4a 040a 	adc.w	r4, sl, sl
 8002016:	4699      	mov	r9, r3
 8002018:	46a2      	mov	sl, r4
 800201a:	eb19 0905 	adds.w	r9, r9, r5
 800201e:	eb4a 0a06 	adc.w	sl, sl, r6
 8002022:	f04f 0100 	mov.w	r1, #0
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800202e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002032:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002036:	4689      	mov	r9, r1
 8002038:	4692      	mov	sl, r2
 800203a:	eb19 0005 	adds.w	r0, r9, r5
 800203e:	eb4a 0106 	adc.w	r1, sl, r6
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	461d      	mov	r5, r3
 8002048:	f04f 0600 	mov.w	r6, #0
 800204c:	196b      	adds	r3, r5, r5
 800204e:	eb46 0406 	adc.w	r4, r6, r6
 8002052:	461a      	mov	r2, r3
 8002054:	4623      	mov	r3, r4
 8002056:	f7fe f8c3 	bl	80001e0 <__aeabi_uldivmod>
 800205a:	4603      	mov	r3, r0
 800205c:	460c      	mov	r4, r1
 800205e:	461a      	mov	r2, r3
 8002060:	4b2c      	ldr	r3, [pc, #176]	; (8002114 <UART_SetConfig+0x384>)
 8002062:	fba3 1302 	umull	r1, r3, r3, r2
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2164      	movs	r1, #100	; 0x64
 800206a:	fb01 f303 	mul.w	r3, r1, r3
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	3332      	adds	r3, #50	; 0x32
 8002074:	4a27      	ldr	r2, [pc, #156]	; (8002114 <UART_SetConfig+0x384>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002082:	4498      	add	r8, r3
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	461d      	mov	r5, r3
 8002088:	f04f 0600 	mov.w	r6, #0
 800208c:	46a9      	mov	r9, r5
 800208e:	46b2      	mov	sl, r6
 8002090:	eb19 0309 	adds.w	r3, r9, r9
 8002094:	eb4a 040a 	adc.w	r4, sl, sl
 8002098:	4699      	mov	r9, r3
 800209a:	46a2      	mov	sl, r4
 800209c:	eb19 0905 	adds.w	r9, r9, r5
 80020a0:	eb4a 0a06 	adc.w	sl, sl, r6
 80020a4:	f04f 0100 	mov.w	r1, #0
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80020b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80020b8:	4689      	mov	r9, r1
 80020ba:	4692      	mov	sl, r2
 80020bc:	eb19 0005 	adds.w	r0, r9, r5
 80020c0:	eb4a 0106 	adc.w	r1, sl, r6
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	461d      	mov	r5, r3
 80020ca:	f04f 0600 	mov.w	r6, #0
 80020ce:	196b      	adds	r3, r5, r5
 80020d0:	eb46 0406 	adc.w	r4, r6, r6
 80020d4:	461a      	mov	r2, r3
 80020d6:	4623      	mov	r3, r4
 80020d8:	f7fe f882 	bl	80001e0 <__aeabi_uldivmod>
 80020dc:	4603      	mov	r3, r0
 80020de:	460c      	mov	r4, r1
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <UART_SetConfig+0x384>)
 80020e4:	fba3 1302 	umull	r1, r3, r3, r2
 80020e8:	095b      	lsrs	r3, r3, #5
 80020ea:	2164      	movs	r1, #100	; 0x64
 80020ec:	fb01 f303 	mul.w	r3, r1, r3
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	3332      	adds	r3, #50	; 0x32
 80020f6:	4a07      	ldr	r2, [pc, #28]	; (8002114 <UART_SetConfig+0x384>)
 80020f8:	fba2 2303 	umull	r2, r3, r2, r3
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	f003 0207 	and.w	r2, r3, #7
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4442      	add	r2, r8
 8002108:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800210a:	e1b2      	b.n	8002472 <UART_SetConfig+0x6e2>
 800210c:	40011000 	.word	0x40011000
 8002110:	40011400 	.word	0x40011400
 8002114:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4ad7      	ldr	r2, [pc, #860]	; (800247c <UART_SetConfig+0x6ec>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d005      	beq.n	800212e <UART_SetConfig+0x39e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4ad6      	ldr	r2, [pc, #856]	; (8002480 <UART_SetConfig+0x6f0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	f040 80d1 	bne.w	80022d0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800212e:	f7ff fb7d 	bl	800182c <HAL_RCC_GetPCLK2Freq>
 8002132:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	469a      	mov	sl, r3
 8002138:	f04f 0b00 	mov.w	fp, #0
 800213c:	46d0      	mov	r8, sl
 800213e:	46d9      	mov	r9, fp
 8002140:	eb18 0308 	adds.w	r3, r8, r8
 8002144:	eb49 0409 	adc.w	r4, r9, r9
 8002148:	4698      	mov	r8, r3
 800214a:	46a1      	mov	r9, r4
 800214c:	eb18 080a 	adds.w	r8, r8, sl
 8002150:	eb49 090b 	adc.w	r9, r9, fp
 8002154:	f04f 0100 	mov.w	r1, #0
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002160:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002164:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002168:	4688      	mov	r8, r1
 800216a:	4691      	mov	r9, r2
 800216c:	eb1a 0508 	adds.w	r5, sl, r8
 8002170:	eb4b 0609 	adc.w	r6, fp, r9
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	4619      	mov	r1, r3
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	f04f 0400 	mov.w	r4, #0
 8002186:	0094      	lsls	r4, r2, #2
 8002188:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800218c:	008b      	lsls	r3, r1, #2
 800218e:	461a      	mov	r2, r3
 8002190:	4623      	mov	r3, r4
 8002192:	4628      	mov	r0, r5
 8002194:	4631      	mov	r1, r6
 8002196:	f7fe f823 	bl	80001e0 <__aeabi_uldivmod>
 800219a:	4603      	mov	r3, r0
 800219c:	460c      	mov	r4, r1
 800219e:	461a      	mov	r2, r3
 80021a0:	4bb8      	ldr	r3, [pc, #736]	; (8002484 <UART_SetConfig+0x6f4>)
 80021a2:	fba3 2302 	umull	r2, r3, r3, r2
 80021a6:	095b      	lsrs	r3, r3, #5
 80021a8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	469b      	mov	fp, r3
 80021b0:	f04f 0c00 	mov.w	ip, #0
 80021b4:	46d9      	mov	r9, fp
 80021b6:	46e2      	mov	sl, ip
 80021b8:	eb19 0309 	adds.w	r3, r9, r9
 80021bc:	eb4a 040a 	adc.w	r4, sl, sl
 80021c0:	4699      	mov	r9, r3
 80021c2:	46a2      	mov	sl, r4
 80021c4:	eb19 090b 	adds.w	r9, r9, fp
 80021c8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80021cc:	f04f 0100 	mov.w	r1, #0
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021e0:	4689      	mov	r9, r1
 80021e2:	4692      	mov	sl, r2
 80021e4:	eb1b 0509 	adds.w	r5, fp, r9
 80021e8:	eb4c 060a 	adc.w	r6, ip, sl
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	4619      	mov	r1, r3
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	f04f 0400 	mov.w	r4, #0
 80021fe:	0094      	lsls	r4, r2, #2
 8002200:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002204:	008b      	lsls	r3, r1, #2
 8002206:	461a      	mov	r2, r3
 8002208:	4623      	mov	r3, r4
 800220a:	4628      	mov	r0, r5
 800220c:	4631      	mov	r1, r6
 800220e:	f7fd ffe7 	bl	80001e0 <__aeabi_uldivmod>
 8002212:	4603      	mov	r3, r0
 8002214:	460c      	mov	r4, r1
 8002216:	461a      	mov	r2, r3
 8002218:	4b9a      	ldr	r3, [pc, #616]	; (8002484 <UART_SetConfig+0x6f4>)
 800221a:	fba3 1302 	umull	r1, r3, r3, r2
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	2164      	movs	r1, #100	; 0x64
 8002222:	fb01 f303 	mul.w	r3, r1, r3
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	3332      	adds	r3, #50	; 0x32
 800222c:	4a95      	ldr	r2, [pc, #596]	; (8002484 <UART_SetConfig+0x6f4>)
 800222e:	fba2 2303 	umull	r2, r3, r2, r3
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002238:	4498      	add	r8, r3
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	469b      	mov	fp, r3
 800223e:	f04f 0c00 	mov.w	ip, #0
 8002242:	46d9      	mov	r9, fp
 8002244:	46e2      	mov	sl, ip
 8002246:	eb19 0309 	adds.w	r3, r9, r9
 800224a:	eb4a 040a 	adc.w	r4, sl, sl
 800224e:	4699      	mov	r9, r3
 8002250:	46a2      	mov	sl, r4
 8002252:	eb19 090b 	adds.w	r9, r9, fp
 8002256:	eb4a 0a0c 	adc.w	sl, sl, ip
 800225a:	f04f 0100 	mov.w	r1, #0
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002266:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800226a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800226e:	4689      	mov	r9, r1
 8002270:	4692      	mov	sl, r2
 8002272:	eb1b 0509 	adds.w	r5, fp, r9
 8002276:	eb4c 060a 	adc.w	r6, ip, sl
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4619      	mov	r1, r3
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	f04f 0400 	mov.w	r4, #0
 800228c:	0094      	lsls	r4, r2, #2
 800228e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002292:	008b      	lsls	r3, r1, #2
 8002294:	461a      	mov	r2, r3
 8002296:	4623      	mov	r3, r4
 8002298:	4628      	mov	r0, r5
 800229a:	4631      	mov	r1, r6
 800229c:	f7fd ffa0 	bl	80001e0 <__aeabi_uldivmod>
 80022a0:	4603      	mov	r3, r0
 80022a2:	460c      	mov	r4, r1
 80022a4:	461a      	mov	r2, r3
 80022a6:	4b77      	ldr	r3, [pc, #476]	; (8002484 <UART_SetConfig+0x6f4>)
 80022a8:	fba3 1302 	umull	r1, r3, r3, r2
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	2164      	movs	r1, #100	; 0x64
 80022b0:	fb01 f303 	mul.w	r3, r1, r3
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	3332      	adds	r3, #50	; 0x32
 80022ba:	4a72      	ldr	r2, [pc, #456]	; (8002484 <UART_SetConfig+0x6f4>)
 80022bc:	fba2 2303 	umull	r2, r3, r2, r3
 80022c0:	095b      	lsrs	r3, r3, #5
 80022c2:	f003 020f 	and.w	r2, r3, #15
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4442      	add	r2, r8
 80022cc:	609a      	str	r2, [r3, #8]
 80022ce:	e0d0      	b.n	8002472 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80022d0:	f7ff fa98 	bl	8001804 <HAL_RCC_GetPCLK1Freq>
 80022d4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	469a      	mov	sl, r3
 80022da:	f04f 0b00 	mov.w	fp, #0
 80022de:	46d0      	mov	r8, sl
 80022e0:	46d9      	mov	r9, fp
 80022e2:	eb18 0308 	adds.w	r3, r8, r8
 80022e6:	eb49 0409 	adc.w	r4, r9, r9
 80022ea:	4698      	mov	r8, r3
 80022ec:	46a1      	mov	r9, r4
 80022ee:	eb18 080a 	adds.w	r8, r8, sl
 80022f2:	eb49 090b 	adc.w	r9, r9, fp
 80022f6:	f04f 0100 	mov.w	r1, #0
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002302:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002306:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800230a:	4688      	mov	r8, r1
 800230c:	4691      	mov	r9, r2
 800230e:	eb1a 0508 	adds.w	r5, sl, r8
 8002312:	eb4b 0609 	adc.w	r6, fp, r9
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	4619      	mov	r1, r3
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	f04f 0400 	mov.w	r4, #0
 8002328:	0094      	lsls	r4, r2, #2
 800232a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800232e:	008b      	lsls	r3, r1, #2
 8002330:	461a      	mov	r2, r3
 8002332:	4623      	mov	r3, r4
 8002334:	4628      	mov	r0, r5
 8002336:	4631      	mov	r1, r6
 8002338:	f7fd ff52 	bl	80001e0 <__aeabi_uldivmod>
 800233c:	4603      	mov	r3, r0
 800233e:	460c      	mov	r4, r1
 8002340:	461a      	mov	r2, r3
 8002342:	4b50      	ldr	r3, [pc, #320]	; (8002484 <UART_SetConfig+0x6f4>)
 8002344:	fba3 2302 	umull	r2, r3, r3, r2
 8002348:	095b      	lsrs	r3, r3, #5
 800234a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	469b      	mov	fp, r3
 8002352:	f04f 0c00 	mov.w	ip, #0
 8002356:	46d9      	mov	r9, fp
 8002358:	46e2      	mov	sl, ip
 800235a:	eb19 0309 	adds.w	r3, r9, r9
 800235e:	eb4a 040a 	adc.w	r4, sl, sl
 8002362:	4699      	mov	r9, r3
 8002364:	46a2      	mov	sl, r4
 8002366:	eb19 090b 	adds.w	r9, r9, fp
 800236a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800236e:	f04f 0100 	mov.w	r1, #0
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800237a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800237e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002382:	4689      	mov	r9, r1
 8002384:	4692      	mov	sl, r2
 8002386:	eb1b 0509 	adds.w	r5, fp, r9
 800238a:	eb4c 060a 	adc.w	r6, ip, sl
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	4619      	mov	r1, r3
 8002394:	f04f 0200 	mov.w	r2, #0
 8002398:	f04f 0300 	mov.w	r3, #0
 800239c:	f04f 0400 	mov.w	r4, #0
 80023a0:	0094      	lsls	r4, r2, #2
 80023a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80023a6:	008b      	lsls	r3, r1, #2
 80023a8:	461a      	mov	r2, r3
 80023aa:	4623      	mov	r3, r4
 80023ac:	4628      	mov	r0, r5
 80023ae:	4631      	mov	r1, r6
 80023b0:	f7fd ff16 	bl	80001e0 <__aeabi_uldivmod>
 80023b4:	4603      	mov	r3, r0
 80023b6:	460c      	mov	r4, r1
 80023b8:	461a      	mov	r2, r3
 80023ba:	4b32      	ldr	r3, [pc, #200]	; (8002484 <UART_SetConfig+0x6f4>)
 80023bc:	fba3 1302 	umull	r1, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	2164      	movs	r1, #100	; 0x64
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	3332      	adds	r3, #50	; 0x32
 80023ce:	4a2d      	ldr	r2, [pc, #180]	; (8002484 <UART_SetConfig+0x6f4>)
 80023d0:	fba2 2303 	umull	r2, r3, r2, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023da:	4498      	add	r8, r3
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	469b      	mov	fp, r3
 80023e0:	f04f 0c00 	mov.w	ip, #0
 80023e4:	46d9      	mov	r9, fp
 80023e6:	46e2      	mov	sl, ip
 80023e8:	eb19 0309 	adds.w	r3, r9, r9
 80023ec:	eb4a 040a 	adc.w	r4, sl, sl
 80023f0:	4699      	mov	r9, r3
 80023f2:	46a2      	mov	sl, r4
 80023f4:	eb19 090b 	adds.w	r9, r9, fp
 80023f8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80023fc:	f04f 0100 	mov.w	r1, #0
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002408:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800240c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002410:	4689      	mov	r9, r1
 8002412:	4692      	mov	sl, r2
 8002414:	eb1b 0509 	adds.w	r5, fp, r9
 8002418:	eb4c 060a 	adc.w	r6, ip, sl
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	4619      	mov	r1, r3
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	f04f 0400 	mov.w	r4, #0
 800242e:	0094      	lsls	r4, r2, #2
 8002430:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002434:	008b      	lsls	r3, r1, #2
 8002436:	461a      	mov	r2, r3
 8002438:	4623      	mov	r3, r4
 800243a:	4628      	mov	r0, r5
 800243c:	4631      	mov	r1, r6
 800243e:	f7fd fecf 	bl	80001e0 <__aeabi_uldivmod>
 8002442:	4603      	mov	r3, r0
 8002444:	460c      	mov	r4, r1
 8002446:	461a      	mov	r2, r3
 8002448:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <UART_SetConfig+0x6f4>)
 800244a:	fba3 1302 	umull	r1, r3, r3, r2
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	2164      	movs	r1, #100	; 0x64
 8002452:	fb01 f303 	mul.w	r3, r1, r3
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	3332      	adds	r3, #50	; 0x32
 800245c:	4a09      	ldr	r2, [pc, #36]	; (8002484 <UART_SetConfig+0x6f4>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	f003 020f 	and.w	r2, r3, #15
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4442      	add	r2, r8
 800246e:	609a      	str	r2, [r3, #8]
}
 8002470:	e7ff      	b.n	8002472 <UART_SetConfig+0x6e2>
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800247c:	40011000 	.word	0x40011000
 8002480:	40011400 	.word	0x40011400
 8002484:	51eb851f 	.word	0x51eb851f

08002488 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
	...

08002498 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800249e:	f3ef 8305 	mrs	r3, IPSR
 80024a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80024a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10f      	bne.n	80024ca <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024aa:	f3ef 8310 	mrs	r3, PRIMASK
 80024ae:	607b      	str	r3, [r7, #4]
  return(result);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d105      	bne.n	80024c2 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80024b6:	f3ef 8311 	mrs	r3, BASEPRI
 80024ba:	603b      	str	r3, [r7, #0]
  return(result);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d007      	beq.n	80024d2 <osKernelInitialize+0x3a>
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <osKernelInitialize+0x64>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d103      	bne.n	80024d2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80024ca:	f06f 0305 	mvn.w	r3, #5
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	e00c      	b.n	80024ec <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <osKernelInitialize+0x64>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d105      	bne.n	80024e6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80024da:	4b08      	ldr	r3, [pc, #32]	; (80024fc <osKernelInitialize+0x64>)
 80024dc:	2201      	movs	r2, #1
 80024de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e002      	b.n	80024ec <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80024ec:	68fb      	ldr	r3, [r7, #12]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	2000002c 	.word	0x2000002c

08002500 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002506:	f3ef 8305 	mrs	r3, IPSR
 800250a:	60bb      	str	r3, [r7, #8]
  return(result);
 800250c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10f      	bne.n	8002532 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002512:	f3ef 8310 	mrs	r3, PRIMASK
 8002516:	607b      	str	r3, [r7, #4]
  return(result);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d105      	bne.n	800252a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800251e:	f3ef 8311 	mrs	r3, BASEPRI
 8002522:	603b      	str	r3, [r7, #0]
  return(result);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d007      	beq.n	800253a <osKernelStart+0x3a>
 800252a:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <osKernelStart+0x68>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d103      	bne.n	800253a <osKernelStart+0x3a>
    stat = osErrorISR;
 8002532:	f06f 0305 	mvn.w	r3, #5
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	e010      	b.n	800255c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800253a:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <osKernelStart+0x68>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d109      	bne.n	8002556 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002542:	f7ff ffa1 	bl	8002488 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <osKernelStart+0x68>)
 8002548:	2202      	movs	r2, #2
 800254a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800254c:	f001 fc86 	bl	8003e5c <vTaskStartScheduler>
      stat = osOK;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e002      	b.n	800255c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8002556:	f04f 33ff 	mov.w	r3, #4294967295
 800255a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800255c:	68fb      	ldr	r3, [r7, #12]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	2000002c 	.word	0x2000002c

0800256c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b090      	sub	sp, #64	; 0x40
 8002570:	af04      	add	r7, sp, #16
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002578:	2300      	movs	r3, #0
 800257a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800257c:	f3ef 8305 	mrs	r3, IPSR
 8002580:	61fb      	str	r3, [r7, #28]
  return(result);
 8002582:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8002584:	2b00      	cmp	r3, #0
 8002586:	f040 808f 	bne.w	80026a8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800258a:	f3ef 8310 	mrs	r3, PRIMASK
 800258e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002596:	f3ef 8311 	mrs	r3, BASEPRI
 800259a:	617b      	str	r3, [r7, #20]
  return(result);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <osThreadNew+0x3e>
 80025a2:	4b44      	ldr	r3, [pc, #272]	; (80026b4 <osThreadNew+0x148>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d07e      	beq.n	80026a8 <osThreadNew+0x13c>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d07b      	beq.n	80026a8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80025b4:	2318      	movs	r3, #24
 80025b6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80025bc:	f04f 33ff 	mov.w	r3, #4294967295
 80025c0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d045      	beq.n	8002654 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <osThreadNew+0x6a>
        name = attr->name;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d008      	beq.n	80025fc <osThreadNew+0x90>
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ec:	2b38      	cmp	r3, #56	; 0x38
 80025ee:	d805      	bhi.n	80025fc <osThreadNew+0x90>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <osThreadNew+0x94>
        return (NULL);
 80025fc:	2300      	movs	r3, #0
 80025fe:	e054      	b.n	80026aa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	089b      	lsrs	r3, r3, #2
 800260e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d00e      	beq.n	8002636 <osThreadNew+0xca>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	2b5b      	cmp	r3, #91	; 0x5b
 800261e:	d90a      	bls.n	8002636 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002624:	2b00      	cmp	r3, #0
 8002626:	d006      	beq.n	8002636 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d002      	beq.n	8002636 <osThreadNew+0xca>
        mem = 1;
 8002630:	2301      	movs	r3, #1
 8002632:	623b      	str	r3, [r7, #32]
 8002634:	e010      	b.n	8002658 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10c      	bne.n	8002658 <osThreadNew+0xec>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d108      	bne.n	8002658 <osThreadNew+0xec>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d104      	bne.n	8002658 <osThreadNew+0xec>
          mem = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	623b      	str	r3, [r7, #32]
 8002652:	e001      	b.n	8002658 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d110      	bne.n	8002680 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002666:	9202      	str	r2, [sp, #8]
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002672:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f001 fa1f 	bl	8003ab8 <xTaskCreateStatic>
 800267a:	4603      	mov	r3, r0
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	e013      	b.n	80026a8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d110      	bne.n	80026a8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002688:	b29a      	uxth	r2, r3
 800268a:	f107 0310 	add.w	r3, r7, #16
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f001 fa67 	bl	8003b6c <xTaskCreate>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d001      	beq.n	80026a8 <osThreadNew+0x13c>
          hTask = NULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80026a8:	693b      	ldr	r3, [r7, #16]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3730      	adds	r7, #48	; 0x30
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	2000002c 	.word	0x2000002c

080026b8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026c0:	f3ef 8305 	mrs	r3, IPSR
 80026c4:	613b      	str	r3, [r7, #16]
  return(result);
 80026c6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10f      	bne.n	80026ec <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026cc:	f3ef 8310 	mrs	r3, PRIMASK
 80026d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d105      	bne.n	80026e4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80026d8:	f3ef 8311 	mrs	r3, BASEPRI
 80026dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <osDelay+0x3c>
 80026e4:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <osDelay+0x58>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d103      	bne.n	80026f4 <osDelay+0x3c>
    stat = osErrorISR;
 80026ec:	f06f 0305 	mvn.w	r3, #5
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	e007      	b.n	8002704 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d002      	beq.n	8002704 <osDelay+0x4c>
      vTaskDelay(ticks);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f001 fb78 	bl	8003df4 <vTaskDelay>
    }
  }

  return (stat);
 8002704:	697b      	ldr	r3, [r7, #20]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2000002c 	.word	0x2000002c

08002714 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a07      	ldr	r2, [pc, #28]	; (8002740 <vApplicationGetIdleTaskMemory+0x2c>)
 8002724:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	4a06      	ldr	r2, [pc, #24]	; (8002744 <vApplicationGetIdleTaskMemory+0x30>)
 800272a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2280      	movs	r2, #128	; 0x80
 8002730:	601a      	str	r2, [r3, #0]
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	20000030 	.word	0x20000030
 8002744:	2000008c 	.word	0x2000008c

08002748 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4a07      	ldr	r2, [pc, #28]	; (8002774 <vApplicationGetTimerTaskMemory+0x2c>)
 8002758:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	4a06      	ldr	r2, [pc, #24]	; (8002778 <vApplicationGetTimerTaskMemory+0x30>)
 800275e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002766:	601a      	str	r2, [r3, #0]
}
 8002768:	bf00      	nop
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	2000028c 	.word	0x2000028c
 8002778:	200002e8 	.word	0x200002e8

0800277c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002784:	2300      	movs	r3, #0
 8002786:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002788:	f001 fbcc 	bl	8003f24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800278c:	4b57      	ldr	r3, [pc, #348]	; (80028ec <pvPortMalloc+0x170>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002794:	f000 f90c 	bl	80029b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002798:	4b55      	ldr	r3, [pc, #340]	; (80028f0 <pvPortMalloc+0x174>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f040 808c 	bne.w	80028be <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d01c      	beq.n	80027e6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80027ac:	2208      	movs	r2, #8
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4413      	add	r3, r2
 80027b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d013      	beq.n	80027e6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f023 0307 	bic.w	r3, r3, #7
 80027c4:	3308      	adds	r3, #8
 80027c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d6:	f383 8811 	msr	BASEPRI, r3
 80027da:	f3bf 8f6f 	isb	sy
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	e7fe      	b.n	80027e4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d068      	beq.n	80028be <pvPortMalloc+0x142>
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <pvPortMalloc+0x178>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d863      	bhi.n	80028be <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80027f6:	4b40      	ldr	r3, [pc, #256]	; (80028f8 <pvPortMalloc+0x17c>)
 80027f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80027fa:	4b3f      	ldr	r3, [pc, #252]	; (80028f8 <pvPortMalloc+0x17c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002800:	e004      	b.n	800280c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	429a      	cmp	r2, r3
 8002814:	d903      	bls.n	800281e <pvPortMalloc+0xa2>
 8002816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f1      	bne.n	8002802 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800281e:	4b33      	ldr	r3, [pc, #204]	; (80028ec <pvPortMalloc+0x170>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002824:	429a      	cmp	r2, r3
 8002826:	d04a      	beq.n	80028be <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002828:	6a3b      	ldr	r3, [r7, #32]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2208      	movs	r2, #8
 800282e:	4413      	add	r3, r2
 8002830:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	6a3b      	ldr	r3, [r7, #32]
 8002838:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	1ad2      	subs	r2, r2, r3
 8002842:	2308      	movs	r3, #8
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	429a      	cmp	r2, r3
 8002848:	d91e      	bls.n	8002888 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800284a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4413      	add	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	2b00      	cmp	r3, #0
 800285a:	d009      	beq.n	8002870 <pvPortMalloc+0xf4>
 800285c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002860:	f383 8811 	msr	BASEPRI, r3
 8002864:	f3bf 8f6f 	isb	sy
 8002868:	f3bf 8f4f 	dsb	sy
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	e7fe      	b.n	800286e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	1ad2      	subs	r2, r2, r3
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002882:	69b8      	ldr	r0, [r7, #24]
 8002884:	f000 f8f6 	bl	8002a74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002888:	4b1a      	ldr	r3, [pc, #104]	; (80028f4 <pvPortMalloc+0x178>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	4a18      	ldr	r2, [pc, #96]	; (80028f4 <pvPortMalloc+0x178>)
 8002894:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002896:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <pvPortMalloc+0x178>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b18      	ldr	r3, [pc, #96]	; (80028fc <pvPortMalloc+0x180>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d203      	bcs.n	80028aa <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80028a2:	4b14      	ldr	r3, [pc, #80]	; (80028f4 <pvPortMalloc+0x178>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a15      	ldr	r2, [pc, #84]	; (80028fc <pvPortMalloc+0x180>)
 80028a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <pvPortMalloc+0x174>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	431a      	orrs	r2, r3
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80028be:	f001 fb3f 	bl	8003f40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d009      	beq.n	80028e0 <pvPortMalloc+0x164>
 80028cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d0:	f383 8811 	msr	BASEPRI, r3
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	f3bf 8f4f 	dsb	sy
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	e7fe      	b.n	80028de <pvPortMalloc+0x162>
	return pvReturn;
 80028e0:	69fb      	ldr	r3, [r7, #28]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3728      	adds	r7, #40	; 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	200042f0 	.word	0x200042f0
 80028f0:	200042fc 	.word	0x200042fc
 80028f4:	200042f4 	.word	0x200042f4
 80028f8:	200042e8 	.word	0x200042e8
 80028fc:	200042f8 	.word	0x200042f8

08002900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d046      	beq.n	80029a0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002912:	2308      	movs	r3, #8
 8002914:	425b      	negs	r3, r3
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4413      	add	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <vPortFree+0xa8>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <vPortFree+0x42>
 800292e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002932:	f383 8811 	msr	BASEPRI, r3
 8002936:	f3bf 8f6f 	isb	sy
 800293a:	f3bf 8f4f 	dsb	sy
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	e7fe      	b.n	8002940 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d009      	beq.n	800295e <vPortFree+0x5e>
 800294a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800294e:	f383 8811 	msr	BASEPRI, r3
 8002952:	f3bf 8f6f 	isb	sy
 8002956:	f3bf 8f4f 	dsb	sy
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	e7fe      	b.n	800295c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <vPortFree+0xa8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d019      	beq.n	80029a0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d115      	bne.n	80029a0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <vPortFree+0xa8>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	43db      	mvns	r3, r3
 800297e:	401a      	ands	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002984:	f001 face 	bl	8003f24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	4b07      	ldr	r3, [pc, #28]	; (80029ac <vPortFree+0xac>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4413      	add	r3, r2
 8002992:	4a06      	ldr	r2, [pc, #24]	; (80029ac <vPortFree+0xac>)
 8002994:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002996:	6938      	ldr	r0, [r7, #16]
 8002998:	f000 f86c 	bl	8002a74 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800299c:	f001 fad0 	bl	8003f40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80029a0:	bf00      	nop
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	200042fc 	.word	0x200042fc
 80029ac:	200042f4 	.word	0x200042f4

080029b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80029b6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80029ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80029bc:	4b27      	ldr	r3, [pc, #156]	; (8002a5c <prvHeapInit+0xac>)
 80029be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00c      	beq.n	80029e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3307      	adds	r3, #7
 80029ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f023 0307 	bic.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	4a1f      	ldr	r2, [pc, #124]	; (8002a5c <prvHeapInit+0xac>)
 80029e0:	4413      	add	r3, r2
 80029e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80029e8:	4a1d      	ldr	r2, [pc, #116]	; (8002a60 <prvHeapInit+0xb0>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80029ee:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <prvHeapInit+0xb0>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	4413      	add	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80029fc:	2208      	movs	r2, #8
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f023 0307 	bic.w	r3, r3, #7
 8002a0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a15      	ldr	r2, [pc, #84]	; (8002a64 <prvHeapInit+0xb4>)
 8002a10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002a12:	4b14      	ldr	r3, [pc, #80]	; (8002a64 <prvHeapInit+0xb4>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2200      	movs	r2, #0
 8002a18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002a1a:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <prvHeapInit+0xb4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	1ad2      	subs	r2, r2, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002a30:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <prvHeapInit+0xb4>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <prvHeapInit+0xb8>)
 8002a3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	4a09      	ldr	r2, [pc, #36]	; (8002a6c <prvHeapInit+0xbc>)
 8002a46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002a48:	4b09      	ldr	r3, [pc, #36]	; (8002a70 <prvHeapInit+0xc0>)
 8002a4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002a4e:	601a      	str	r2, [r3, #0]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	200006e8 	.word	0x200006e8
 8002a60:	200042e8 	.word	0x200042e8
 8002a64:	200042f0 	.word	0x200042f0
 8002a68:	200042f8 	.word	0x200042f8
 8002a6c:	200042f4 	.word	0x200042f4
 8002a70:	200042fc 	.word	0x200042fc

08002a74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002a7c:	4b28      	ldr	r3, [pc, #160]	; (8002b20 <prvInsertBlockIntoFreeList+0xac>)
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	e002      	b.n	8002a88 <prvInsertBlockIntoFreeList+0x14>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d8f7      	bhi.n	8002a82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d108      	bne.n	8002ab6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	441a      	add	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	441a      	add	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d118      	bne.n	8002afc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <prvInsertBlockIntoFreeList+0xb0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d00d      	beq.n	8002af2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	441a      	add	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	e008      	b.n	8002b04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <prvInsertBlockIntoFreeList+0xb0>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	e003      	b.n	8002b04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d002      	beq.n	8002b12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200042e8 	.word	0x200042e8
 8002b24:	200042f0 	.word	0x200042f0

08002b28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f103 0208 	add.w	r2, r3, #8
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f103 0208 	add.w	r2, r3, #8
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f103 0208 	add.w	r2, r3, #8
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b82:	b480      	push	{r7}
 8002b84:	b085      	sub	sp, #20
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	601a      	str	r2, [r3, #0]
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b085      	sub	sp, #20
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be0:	d103      	bne.n	8002bea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	e00c      	b.n	8002c04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3308      	adds	r3, #8
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	e002      	b.n	8002bf8 <vListInsert+0x2e>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d2f6      	bcs.n	8002bf2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	1c5a      	adds	r2, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	601a      	str	r2, [r3, #0]
}
 8002c30:	bf00      	nop
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6892      	ldr	r2, [r2, #8]
 8002c52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6852      	ldr	r2, [r2, #4]
 8002c5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d103      	bne.n	8002c70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689a      	ldr	r2, [r3, #8]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	1e5a      	subs	r2, r3, #1
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	3b04      	subs	r3, #4
 8002ca0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ca8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	3b04      	subs	r3, #4
 8002cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	f023 0201 	bic.w	r2, r3, #1
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	3b04      	subs	r3, #4
 8002cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002cc0:	4a0c      	ldr	r2, [pc, #48]	; (8002cf4 <pxPortInitialiseStack+0x64>)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	3b14      	subs	r3, #20
 8002cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3b04      	subs	r3, #4
 8002cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f06f 0202 	mvn.w	r2, #2
 8002cde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	3b20      	subs	r3, #32
 8002ce4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	08002cf9 	.word	0x08002cf9

08002cf8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002d02:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <prvTaskExitError+0x50>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d0a:	d009      	beq.n	8002d20 <prvTaskExitError+0x28>
 8002d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d10:	f383 8811 	msr	BASEPRI, r3
 8002d14:	f3bf 8f6f 	isb	sy
 8002d18:	f3bf 8f4f 	dsb	sy
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	e7fe      	b.n	8002d1e <prvTaskExitError+0x26>
 8002d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d24:	f383 8811 	msr	BASEPRI, r3
 8002d28:	f3bf 8f6f 	isb	sy
 8002d2c:	f3bf 8f4f 	dsb	sy
 8002d30:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002d32:	bf00      	nop
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0fc      	beq.n	8002d34 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002d3a:	bf00      	nop
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	2000000c 	.word	0x2000000c
 8002d4c:	00000000 	.word	0x00000000

08002d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002d50:	4b07      	ldr	r3, [pc, #28]	; (8002d70 <pxCurrentTCBConst2>)
 8002d52:	6819      	ldr	r1, [r3, #0]
 8002d54:	6808      	ldr	r0, [r1, #0]
 8002d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d5a:	f380 8809 	msr	PSP, r0
 8002d5e:	f3bf 8f6f 	isb	sy
 8002d62:	f04f 0000 	mov.w	r0, #0
 8002d66:	f380 8811 	msr	BASEPRI, r0
 8002d6a:	4770      	bx	lr
 8002d6c:	f3af 8000 	nop.w

08002d70 <pxCurrentTCBConst2>:
 8002d70:	20004308 	.word	0x20004308
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop

08002d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002d78:	4808      	ldr	r0, [pc, #32]	; (8002d9c <prvPortStartFirstTask+0x24>)
 8002d7a:	6800      	ldr	r0, [r0, #0]
 8002d7c:	6800      	ldr	r0, [r0, #0]
 8002d7e:	f380 8808 	msr	MSP, r0
 8002d82:	f04f 0000 	mov.w	r0, #0
 8002d86:	f380 8814 	msr	CONTROL, r0
 8002d8a:	b662      	cpsie	i
 8002d8c:	b661      	cpsie	f
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	f3bf 8f6f 	isb	sy
 8002d96:	df00      	svc	0
 8002d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002d9a:	bf00      	nop
 8002d9c:	e000ed08 	.word	0xe000ed08

08002da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002da6:	4b44      	ldr	r3, [pc, #272]	; (8002eb8 <xPortStartScheduler+0x118>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a44      	ldr	r2, [pc, #272]	; (8002ebc <xPortStartScheduler+0x11c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d109      	bne.n	8002dc4 <xPortStartScheduler+0x24>
 8002db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db4:	f383 8811 	msr	BASEPRI, r3
 8002db8:	f3bf 8f6f 	isb	sy
 8002dbc:	f3bf 8f4f 	dsb	sy
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	e7fe      	b.n	8002dc2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002dc4:	4b3c      	ldr	r3, [pc, #240]	; (8002eb8 <xPortStartScheduler+0x118>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a3d      	ldr	r2, [pc, #244]	; (8002ec0 <xPortStartScheduler+0x120>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d109      	bne.n	8002de2 <xPortStartScheduler+0x42>
 8002dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd2:	f383 8811 	msr	BASEPRI, r3
 8002dd6:	f3bf 8f6f 	isb	sy
 8002dda:	f3bf 8f4f 	dsb	sy
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	e7fe      	b.n	8002de0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002de2:	4b38      	ldr	r3, [pc, #224]	; (8002ec4 <xPortStartScheduler+0x124>)
 8002de4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	22ff      	movs	r2, #255	; 0xff
 8002df2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4b30      	ldr	r3, [pc, #192]	; (8002ec8 <xPortStartScheduler+0x128>)
 8002e08:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e0a:	4b30      	ldr	r3, [pc, #192]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e0c:	2207      	movs	r2, #7
 8002e0e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e10:	e009      	b.n	8002e26 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8002e12:	4b2e      	ldr	r3, [pc, #184]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a2c      	ldr	r2, [pc, #176]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e1a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e26:	78fb      	ldrb	r3, [r7, #3]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2e:	2b80      	cmp	r3, #128	; 0x80
 8002e30:	d0ef      	beq.n	8002e12 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e32:	4b26      	ldr	r3, [pc, #152]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f1c3 0307 	rsb	r3, r3, #7
 8002e3a:	2b04      	cmp	r3, #4
 8002e3c:	d009      	beq.n	8002e52 <xPortStartScheduler+0xb2>
 8002e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e42:	f383 8811 	msr	BASEPRI, r3
 8002e46:	f3bf 8f6f 	isb	sy
 8002e4a:	f3bf 8f4f 	dsb	sy
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	e7fe      	b.n	8002e50 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e52:	4b1e      	ldr	r3, [pc, #120]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	021b      	lsls	r3, r3, #8
 8002e58:	4a1c      	ldr	r2, [pc, #112]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e5a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e64:	4a19      	ldr	r2, [pc, #100]	; (8002ecc <xPortStartScheduler+0x12c>)
 8002e66:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <xPortStartScheduler+0x130>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <xPortStartScheduler+0x130>)
 8002e76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e7a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002e7c:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <xPortStartScheduler+0x130>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a13      	ldr	r2, [pc, #76]	; (8002ed0 <xPortStartScheduler+0x130>)
 8002e82:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002e86:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002e88:	f000 f8d6 	bl	8003038 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002e8c:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <xPortStartScheduler+0x134>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002e92:	f000 f8f5 	bl	8003080 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002e96:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <xPortStartScheduler+0x138>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a0f      	ldr	r2, [pc, #60]	; (8002ed8 <xPortStartScheduler+0x138>)
 8002e9c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002ea0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002ea2:	f7ff ff69 	bl	8002d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002ea6:	f001 f9af 	bl	8004208 <vTaskSwitchContext>
	prvTaskExitError();
 8002eaa:	f7ff ff25 	bl	8002cf8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	e000ed00 	.word	0xe000ed00
 8002ebc:	410fc271 	.word	0x410fc271
 8002ec0:	410fc270 	.word	0x410fc270
 8002ec4:	e000e400 	.word	0xe000e400
 8002ec8:	20004300 	.word	0x20004300
 8002ecc:	20004304 	.word	0x20004304
 8002ed0:	e000ed20 	.word	0xe000ed20
 8002ed4:	2000000c 	.word	0x2000000c
 8002ed8:	e000ef34 	.word	0xe000ef34

08002edc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee6:	f383 8811 	msr	BASEPRI, r3
 8002eea:	f3bf 8f6f 	isb	sy
 8002eee:	f3bf 8f4f 	dsb	sy
 8002ef2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002ef4:	4b0e      	ldr	r3, [pc, #56]	; (8002f30 <vPortEnterCritical+0x54>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	4a0d      	ldr	r2, [pc, #52]	; (8002f30 <vPortEnterCritical+0x54>)
 8002efc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002efe:	4b0c      	ldr	r3, [pc, #48]	; (8002f30 <vPortEnterCritical+0x54>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d10e      	bne.n	8002f24 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f06:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <vPortEnterCritical+0x58>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d009      	beq.n	8002f24 <vPortEnterCritical+0x48>
 8002f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f14:	f383 8811 	msr	BASEPRI, r3
 8002f18:	f3bf 8f6f 	isb	sy
 8002f1c:	f3bf 8f4f 	dsb	sy
 8002f20:	603b      	str	r3, [r7, #0]
 8002f22:	e7fe      	b.n	8002f22 <vPortEnterCritical+0x46>
	}
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	2000000c 	.word	0x2000000c
 8002f34:	e000ed04 	.word	0xe000ed04

08002f38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002f3e:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <vPortExitCritical+0x4c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d109      	bne.n	8002f5a <vPortExitCritical+0x22>
 8002f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4a:	f383 8811 	msr	BASEPRI, r3
 8002f4e:	f3bf 8f6f 	isb	sy
 8002f52:	f3bf 8f4f 	dsb	sy
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	e7fe      	b.n	8002f58 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <vPortExitCritical+0x4c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	4a08      	ldr	r2, [pc, #32]	; (8002f84 <vPortExitCritical+0x4c>)
 8002f62:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002f64:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <vPortExitCritical+0x4c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d104      	bne.n	8002f76 <vPortExitCritical+0x3e>
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	2000000c 	.word	0x2000000c
	...

08002f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002f90:	f3ef 8009 	mrs	r0, PSP
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <pxCurrentTCBConst>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	f01e 0f10 	tst.w	lr, #16
 8002fa0:	bf08      	it	eq
 8002fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002faa:	6010      	str	r0, [r2, #0]
 8002fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002fb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002fb4:	f380 8811 	msr	BASEPRI, r0
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f001 f922 	bl	8004208 <vTaskSwitchContext>
 8002fc4:	f04f 0000 	mov.w	r0, #0
 8002fc8:	f380 8811 	msr	BASEPRI, r0
 8002fcc:	bc09      	pop	{r0, r3}
 8002fce:	6819      	ldr	r1, [r3, #0]
 8002fd0:	6808      	ldr	r0, [r1, #0]
 8002fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fd6:	f01e 0f10 	tst.w	lr, #16
 8002fda:	bf08      	it	eq
 8002fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002fe0:	f380 8809 	msr	PSP, r0
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	f3af 8000 	nop.w

08002ff0 <pxCurrentTCBConst>:
 8002ff0:	20004308 	.word	0x20004308
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002ff4:	bf00      	nop
 8002ff6:	bf00      	nop

08002ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8002ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003002:	f383 8811 	msr	BASEPRI, r3
 8003006:	f3bf 8f6f 	isb	sy
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003010:	f001 f842 	bl	8004098 <xTaskIncrementTick>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800301a:	4b06      	ldr	r3, [pc, #24]	; (8003034 <SysTick_Handler+0x3c>)
 800301c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	2300      	movs	r3, #0
 8003024:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	e000ed04 	.word	0xe000ed04

08003038 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800303c:	4b0b      	ldr	r3, [pc, #44]	; (800306c <vPortSetupTimerInterrupt+0x34>)
 800303e:	2200      	movs	r2, #0
 8003040:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003042:	4b0b      	ldr	r3, [pc, #44]	; (8003070 <vPortSetupTimerInterrupt+0x38>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003048:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <vPortSetupTimerInterrupt+0x3c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a0a      	ldr	r2, [pc, #40]	; (8003078 <vPortSetupTimerInterrupt+0x40>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	099b      	lsrs	r3, r3, #6
 8003054:	4a09      	ldr	r2, [pc, #36]	; (800307c <vPortSetupTimerInterrupt+0x44>)
 8003056:	3b01      	subs	r3, #1
 8003058:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800305a:	4b04      	ldr	r3, [pc, #16]	; (800306c <vPortSetupTimerInterrupt+0x34>)
 800305c:	2207      	movs	r2, #7
 800305e:	601a      	str	r2, [r3, #0]
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000e010 	.word	0xe000e010
 8003070:	e000e018 	.word	0xe000e018
 8003074:	20000000 	.word	0x20000000
 8003078:	10624dd3 	.word	0x10624dd3
 800307c:	e000e014 	.word	0xe000e014

08003080 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003080:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003090 <vPortEnableVFP+0x10>
 8003084:	6801      	ldr	r1, [r0, #0]
 8003086:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800308a:	6001      	str	r1, [r0, #0]
 800308c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800308e:	bf00      	nop
 8003090:	e000ed88 	.word	0xe000ed88

08003094 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800309a:	f3ef 8305 	mrs	r3, IPSR
 800309e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	d913      	bls.n	80030ce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80030a6:	4a16      	ldr	r2, [pc, #88]	; (8003100 <vPortValidateInterruptPriority+0x6c>)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80030b0:	4b14      	ldr	r3, [pc, #80]	; (8003104 <vPortValidateInterruptPriority+0x70>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	7afa      	ldrb	r2, [r7, #11]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d209      	bcs.n	80030ce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80030ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030be:	f383 8811 	msr	BASEPRI, r3
 80030c2:	f3bf 8f6f 	isb	sy
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	e7fe      	b.n	80030cc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80030ce:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <vPortValidateInterruptPriority+0x74>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80030d6:	4b0d      	ldr	r3, [pc, #52]	; (800310c <vPortValidateInterruptPriority+0x78>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d909      	bls.n	80030f2 <vPortValidateInterruptPriority+0x5e>
 80030de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e2:	f383 8811 	msr	BASEPRI, r3
 80030e6:	f3bf 8f6f 	isb	sy
 80030ea:	f3bf 8f4f 	dsb	sy
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	e7fe      	b.n	80030f0 <vPortValidateInterruptPriority+0x5c>
	}
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e3f0 	.word	0xe000e3f0
 8003104:	20004300 	.word	0x20004300
 8003108:	e000ed0c 	.word	0xe000ed0c
 800310c:	20004304 	.word	0x20004304

08003110 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d109      	bne.n	8003138 <xQueueGenericReset+0x28>
 8003124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003128:	f383 8811 	msr	BASEPRI, r3
 800312c:	f3bf 8f6f 	isb	sy
 8003130:	f3bf 8f4f 	dsb	sy
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	e7fe      	b.n	8003136 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003138:	f7ff fed0 	bl	8002edc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003144:	68f9      	ldr	r1, [r7, #12]
 8003146:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003148:	fb01 f303 	mul.w	r3, r1, r3
 800314c:	441a      	add	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003168:	3b01      	subs	r3, #1
 800316a:	68f9      	ldr	r1, [r7, #12]
 800316c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800316e:	fb01 f303 	mul.w	r3, r1, r3
 8003172:	441a      	add	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	22ff      	movs	r2, #255	; 0xff
 800317c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	22ff      	movs	r2, #255	; 0xff
 8003184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d114      	bne.n	80031b8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d01a      	beq.n	80031cc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	3310      	adds	r3, #16
 800319a:	4618      	mov	r0, r3
 800319c:	f001 f8de 	bl	800435c <xTaskRemoveFromEventList>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d012      	beq.n	80031cc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80031a6:	4b0d      	ldr	r3, [pc, #52]	; (80031dc <xQueueGenericReset+0xcc>)
 80031a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	f3bf 8f4f 	dsb	sy
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	e009      	b.n	80031cc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	3310      	adds	r3, #16
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff fcb3 	bl	8002b28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3324      	adds	r3, #36	; 0x24
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fcae 	bl	8002b28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80031cc:	f7ff feb4 	bl	8002f38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80031d0:	2301      	movs	r3, #1
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	e000ed04 	.word	0xe000ed04

080031e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08e      	sub	sp, #56	; 0x38
 80031e4:	af02      	add	r7, sp, #8
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
 80031ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <xQueueGenericCreateStatic+0x28>
 80031f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f8:	f383 8811 	msr	BASEPRI, r3
 80031fc:	f3bf 8f6f 	isb	sy
 8003200:	f3bf 8f4f 	dsb	sy
 8003204:	62bb      	str	r3, [r7, #40]	; 0x28
 8003206:	e7fe      	b.n	8003206 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <xQueueGenericCreateStatic+0x42>
 800320e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003212:	f383 8811 	msr	BASEPRI, r3
 8003216:	f3bf 8f6f 	isb	sy
 800321a:	f3bf 8f4f 	dsb	sy
 800321e:	627b      	str	r3, [r7, #36]	; 0x24
 8003220:	e7fe      	b.n	8003220 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d002      	beq.n	800322e <xQueueGenericCreateStatic+0x4e>
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <xQueueGenericCreateStatic+0x52>
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <xQueueGenericCreateStatic+0x54>
 8003232:	2300      	movs	r3, #0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d109      	bne.n	800324c <xQueueGenericCreateStatic+0x6c>
 8003238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800323c:	f383 8811 	msr	BASEPRI, r3
 8003240:	f3bf 8f6f 	isb	sy
 8003244:	f3bf 8f4f 	dsb	sy
 8003248:	623b      	str	r3, [r7, #32]
 800324a:	e7fe      	b.n	800324a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d102      	bne.n	8003258 <xQueueGenericCreateStatic+0x78>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <xQueueGenericCreateStatic+0x7c>
 8003258:	2301      	movs	r3, #1
 800325a:	e000      	b.n	800325e <xQueueGenericCreateStatic+0x7e>
 800325c:	2300      	movs	r3, #0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d109      	bne.n	8003276 <xQueueGenericCreateStatic+0x96>
 8003262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003266:	f383 8811 	msr	BASEPRI, r3
 800326a:	f3bf 8f6f 	isb	sy
 800326e:	f3bf 8f4f 	dsb	sy
 8003272:	61fb      	str	r3, [r7, #28]
 8003274:	e7fe      	b.n	8003274 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003276:	2350      	movs	r3, #80	; 0x50
 8003278:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b50      	cmp	r3, #80	; 0x50
 800327e:	d009      	beq.n	8003294 <xQueueGenericCreateStatic+0xb4>
 8003280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003284:	f383 8811 	msr	BASEPRI, r3
 8003288:	f3bf 8f6f 	isb	sy
 800328c:	f3bf 8f4f 	dsb	sy
 8003290:	61bb      	str	r3, [r7, #24]
 8003292:	e7fe      	b.n	8003292 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003294:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800329a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00d      	beq.n	80032bc <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80032a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80032a8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80032ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	4613      	mov	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f805 	bl	80032c6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80032bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80032be:	4618      	mov	r0, r3
 80032c0:	3730      	adds	r7, #48	; 0x30
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b084      	sub	sp, #16
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
 80032d2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d103      	bne.n	80032e2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	e002      	b.n	80032e8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80032f4:	2101      	movs	r1, #1
 80032f6:	69b8      	ldr	r0, [r7, #24]
 80032f8:	f7ff ff0a 	bl	8003110 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003304:	bf00      	nop
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08e      	sub	sp, #56	; 0x38
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800331a:	2300      	movs	r3, #0
 800331c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <xQueueGenericSend+0x30>
 8003328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332c:	f383 8811 	msr	BASEPRI, r3
 8003330:	f3bf 8f6f 	isb	sy
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	62bb      	str	r3, [r7, #40]	; 0x28
 800333a:	e7fe      	b.n	800333a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d103      	bne.n	800334a <xQueueGenericSend+0x3e>
 8003342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <xQueueGenericSend+0x42>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <xQueueGenericSend+0x44>
 800334e:	2300      	movs	r3, #0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d109      	bne.n	8003368 <xQueueGenericSend+0x5c>
 8003354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003358:	f383 8811 	msr	BASEPRI, r3
 800335c:	f3bf 8f6f 	isb	sy
 8003360:	f3bf 8f4f 	dsb	sy
 8003364:	627b      	str	r3, [r7, #36]	; 0x24
 8003366:	e7fe      	b.n	8003366 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d103      	bne.n	8003376 <xQueueGenericSend+0x6a>
 800336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <xQueueGenericSend+0x6e>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <xQueueGenericSend+0x70>
 800337a:	2300      	movs	r3, #0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d109      	bne.n	8003394 <xQueueGenericSend+0x88>
 8003380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003384:	f383 8811 	msr	BASEPRI, r3
 8003388:	f3bf 8f6f 	isb	sy
 800338c:	f3bf 8f4f 	dsb	sy
 8003390:	623b      	str	r3, [r7, #32]
 8003392:	e7fe      	b.n	8003392 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003394:	f001 f998 	bl	80046c8 <xTaskGetSchedulerState>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d102      	bne.n	80033a4 <xQueueGenericSend+0x98>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <xQueueGenericSend+0x9c>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <xQueueGenericSend+0x9e>
 80033a8:	2300      	movs	r3, #0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d109      	bne.n	80033c2 <xQueueGenericSend+0xb6>
 80033ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	61fb      	str	r3, [r7, #28]
 80033c0:	e7fe      	b.n	80033c0 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80033c2:	f7ff fd8b 	bl	8002edc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80033c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d302      	bcc.n	80033d8 <xQueueGenericSend+0xcc>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d129      	bne.n	800342c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	68b9      	ldr	r1, [r7, #8]
 80033dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033de:	f000 f9ff 	bl	80037e0 <prvCopyDataToQueue>
 80033e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d010      	beq.n	800340e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ee:	3324      	adds	r3, #36	; 0x24
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 ffb3 	bl	800435c <xTaskRemoveFromEventList>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d013      	beq.n	8003424 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80033fc:	4b3f      	ldr	r3, [pc, #252]	; (80034fc <xQueueGenericSend+0x1f0>)
 80033fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	f3bf 8f4f 	dsb	sy
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	e00a      	b.n	8003424 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800340e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003410:	2b00      	cmp	r3, #0
 8003412:	d007      	beq.n	8003424 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003414:	4b39      	ldr	r3, [pc, #228]	; (80034fc <xQueueGenericSend+0x1f0>)
 8003416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	f3bf 8f4f 	dsb	sy
 8003420:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003424:	f7ff fd88 	bl	8002f38 <vPortExitCritical>
				return pdPASS;
 8003428:	2301      	movs	r3, #1
 800342a:	e063      	b.n	80034f4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d103      	bne.n	800343a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003432:	f7ff fd81 	bl	8002f38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003436:	2300      	movs	r3, #0
 8003438:	e05c      	b.n	80034f4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800343a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800343c:	2b00      	cmp	r3, #0
 800343e:	d106      	bne.n	800344e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003440:	f107 0314 	add.w	r3, r7, #20
 8003444:	4618      	mov	r0, r3
 8003446:	f000 ffeb 	bl	8004420 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800344a:	2301      	movs	r3, #1
 800344c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800344e:	f7ff fd73 	bl	8002f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003452:	f000 fd67 	bl	8003f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003456:	f7ff fd41 	bl	8002edc <vPortEnterCritical>
 800345a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003460:	b25b      	sxtb	r3, r3
 8003462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003466:	d103      	bne.n	8003470 <xQueueGenericSend+0x164>
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003472:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003476:	b25b      	sxtb	r3, r3
 8003478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347c:	d103      	bne.n	8003486 <xQueueGenericSend+0x17a>
 800347e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003486:	f7ff fd57 	bl	8002f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800348a:	1d3a      	adds	r2, r7, #4
 800348c:	f107 0314 	add.w	r3, r7, #20
 8003490:	4611      	mov	r1, r2
 8003492:	4618      	mov	r0, r3
 8003494:	f000 ffda 	bl	800444c <xTaskCheckForTimeOut>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d124      	bne.n	80034e8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800349e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034a0:	f000 fa96 	bl	80039d0 <prvIsQueueFull>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d018      	beq.n	80034dc <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80034aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ac:	3310      	adds	r3, #16
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 ff04 	bl	80042c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80034b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034ba:	f000 fa21 	bl	8003900 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80034be:	f000 fd3f 	bl	8003f40 <xTaskResumeAll>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f47f af7c 	bne.w	80033c2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80034ca:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <xQueueGenericSend+0x1f0>)
 80034cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034d0:	601a      	str	r2, [r3, #0]
 80034d2:	f3bf 8f4f 	dsb	sy
 80034d6:	f3bf 8f6f 	isb	sy
 80034da:	e772      	b.n	80033c2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80034dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034de:	f000 fa0f 	bl	8003900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034e2:	f000 fd2d 	bl	8003f40 <xTaskResumeAll>
 80034e6:	e76c      	b.n	80033c2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80034e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034ea:	f000 fa09 	bl	8003900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034ee:	f000 fd27 	bl	8003f40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80034f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3738      	adds	r7, #56	; 0x38
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	e000ed04 	.word	0xe000ed04

08003500 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08e      	sub	sp, #56	; 0x38
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003514:	2b00      	cmp	r3, #0
 8003516:	d109      	bne.n	800352c <xQueueGenericSendFromISR+0x2c>
 8003518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351c:	f383 8811 	msr	BASEPRI, r3
 8003520:	f3bf 8f6f 	isb	sy
 8003524:	f3bf 8f4f 	dsb	sy
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
 800352a:	e7fe      	b.n	800352a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <xQueueGenericSendFromISR+0x3a>
 8003532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <xQueueGenericSendFromISR+0x3e>
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <xQueueGenericSendFromISR+0x40>
 800353e:	2300      	movs	r3, #0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d109      	bne.n	8003558 <xQueueGenericSendFromISR+0x58>
 8003544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003548:	f383 8811 	msr	BASEPRI, r3
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	623b      	str	r3, [r7, #32]
 8003556:	e7fe      	b.n	8003556 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d103      	bne.n	8003566 <xQueueGenericSendFromISR+0x66>
 800355e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <xQueueGenericSendFromISR+0x6a>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <xQueueGenericSendFromISR+0x6c>
 800356a:	2300      	movs	r3, #0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d109      	bne.n	8003584 <xQueueGenericSendFromISR+0x84>
 8003570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003574:	f383 8811 	msr	BASEPRI, r3
 8003578:	f3bf 8f6f 	isb	sy
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	61fb      	str	r3, [r7, #28]
 8003582:	e7fe      	b.n	8003582 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003584:	f7ff fd86 	bl	8003094 <vPortValidateInterruptPriority>
	__asm volatile
 8003588:	f3ef 8211 	mrs	r2, BASEPRI
 800358c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003590:	f383 8811 	msr	BASEPRI, r3
 8003594:	f3bf 8f6f 	isb	sy
 8003598:	f3bf 8f4f 	dsb	sy
 800359c:	61ba      	str	r2, [r7, #24]
 800359e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80035a0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80035a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d302      	bcc.n	80035b6 <xQueueGenericSendFromISR+0xb6>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d12c      	bne.n	8003610 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80035b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	68b9      	ldr	r1, [r7, #8]
 80035c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035c6:	f000 f90b 	bl	80037e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80035ca:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80035ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d2:	d112      	bne.n	80035fa <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d016      	beq.n	800360a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035de:	3324      	adds	r3, #36	; 0x24
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 febb 	bl	800435c <xTaskRemoveFromEventList>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00e      	beq.n	800360a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	e007      	b.n	800360a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80035fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035fe:	3301      	adds	r3, #1
 8003600:	b2db      	uxtb	r3, r3
 8003602:	b25a      	sxtb	r2, r3
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800360a:	2301      	movs	r3, #1
 800360c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800360e:	e001      	b.n	8003614 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003610:	2300      	movs	r3, #0
 8003612:	637b      	str	r3, [r7, #52]	; 0x34
 8003614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003616:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800361e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003620:	4618      	mov	r0, r3
 8003622:	3738      	adds	r7, #56	; 0x38
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08c      	sub	sp, #48	; 0x30
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003634:	2300      	movs	r3, #0
 8003636:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800363c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800363e:	2b00      	cmp	r3, #0
 8003640:	d109      	bne.n	8003656 <xQueueReceive+0x2e>
	__asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	623b      	str	r3, [r7, #32]
 8003654:	e7fe      	b.n	8003654 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d103      	bne.n	8003664 <xQueueReceive+0x3c>
 800365c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <xQueueReceive+0x40>
 8003664:	2301      	movs	r3, #1
 8003666:	e000      	b.n	800366a <xQueueReceive+0x42>
 8003668:	2300      	movs	r3, #0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <xQueueReceive+0x5a>
 800366e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	61fb      	str	r3, [r7, #28]
 8003680:	e7fe      	b.n	8003680 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003682:	f001 f821 	bl	80046c8 <xTaskGetSchedulerState>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d102      	bne.n	8003692 <xQueueReceive+0x6a>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <xQueueReceive+0x6e>
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <xQueueReceive+0x70>
 8003696:	2300      	movs	r3, #0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d109      	bne.n	80036b0 <xQueueReceive+0x88>
 800369c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a0:	f383 8811 	msr	BASEPRI, r3
 80036a4:	f3bf 8f6f 	isb	sy
 80036a8:	f3bf 8f4f 	dsb	sy
 80036ac:	61bb      	str	r3, [r7, #24]
 80036ae:	e7fe      	b.n	80036ae <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036b0:	f7ff fc14 	bl	8002edc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01f      	beq.n	8003700 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036c0:	68b9      	ldr	r1, [r7, #8]
 80036c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036c4:	f000 f8f6 	bl	80038b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	1e5a      	subs	r2, r3, #1
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ce:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00f      	beq.n	80036f8 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036da:	3310      	adds	r3, #16
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 fe3d 	bl	800435c <xTaskRemoveFromEventList>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80036e8:	4b3c      	ldr	r3, [pc, #240]	; (80037dc <xQueueReceive+0x1b4>)
 80036ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	f3bf 8f4f 	dsb	sy
 80036f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80036f8:	f7ff fc1e 	bl	8002f38 <vPortExitCritical>
				return pdPASS;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e069      	b.n	80037d4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d103      	bne.n	800370e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003706:	f7ff fc17 	bl	8002f38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800370a:	2300      	movs	r3, #0
 800370c:	e062      	b.n	80037d4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800370e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003710:	2b00      	cmp	r3, #0
 8003712:	d106      	bne.n	8003722 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003714:	f107 0310 	add.w	r3, r7, #16
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fe81 	bl	8004420 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800371e:	2301      	movs	r3, #1
 8003720:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003722:	f7ff fc09 	bl	8002f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003726:	f000 fbfd 	bl	8003f24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800372a:	f7ff fbd7 	bl	8002edc <vPortEnterCritical>
 800372e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003730:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003734:	b25b      	sxtb	r3, r3
 8003736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373a:	d103      	bne.n	8003744 <xQueueReceive+0x11c>
 800373c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003746:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800374a:	b25b      	sxtb	r3, r3
 800374c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003750:	d103      	bne.n	800375a <xQueueReceive+0x132>
 8003752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800375a:	f7ff fbed 	bl	8002f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800375e:	1d3a      	adds	r2, r7, #4
 8003760:	f107 0310 	add.w	r3, r7, #16
 8003764:	4611      	mov	r1, r2
 8003766:	4618      	mov	r0, r3
 8003768:	f000 fe70 	bl	800444c <xTaskCheckForTimeOut>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d123      	bne.n	80037ba <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003774:	f000 f916 	bl	80039a4 <prvIsQueueEmpty>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d017      	beq.n	80037ae <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800377e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003780:	3324      	adds	r3, #36	; 0x24
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	4611      	mov	r1, r2
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fd9a 	bl	80042c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800378c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800378e:	f000 f8b7 	bl	8003900 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003792:	f000 fbd5 	bl	8003f40 <xTaskResumeAll>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d189      	bne.n	80036b0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <xQueueReceive+0x1b4>)
 800379e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	f3bf 8f4f 	dsb	sy
 80037a8:	f3bf 8f6f 	isb	sy
 80037ac:	e780      	b.n	80036b0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80037ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037b0:	f000 f8a6 	bl	8003900 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037b4:	f000 fbc4 	bl	8003f40 <xTaskResumeAll>
 80037b8:	e77a      	b.n	80036b0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80037ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037bc:	f000 f8a0 	bl	8003900 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037c0:	f000 fbbe 	bl	8003f40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037c6:	f000 f8ed 	bl	80039a4 <prvIsQueueEmpty>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f43f af6f 	beq.w	80036b0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80037d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3730      	adds	r7, #48	; 0x30
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	e000ed04 	.word	0xe000ed04

080037e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10d      	bne.n	800381a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d14d      	bne.n	80038a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 ff7a 	bl	8004704 <xTaskPriorityDisinherit>
 8003810:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	e043      	b.n	80038a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d119      	bne.n	8003854 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6858      	ldr	r0, [r3, #4]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003828:	461a      	mov	r2, r3
 800382a:	68b9      	ldr	r1, [r7, #8]
 800382c:	f001 fb94 	bl	8004f58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	441a      	add	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	d32b      	bcc.n	80038a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	605a      	str	r2, [r3, #4]
 8003852:	e026      	b.n	80038a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68d8      	ldr	r0, [r3, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	461a      	mov	r2, r3
 800385e:	68b9      	ldr	r1, [r7, #8]
 8003860:	f001 fb7a 	bl	8004f58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	425b      	negs	r3, r3
 800386e:	441a      	add	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d207      	bcs.n	8003890 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003888:	425b      	negs	r3, r3
 800388a:	441a      	add	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d105      	bne.n	80038a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d002      	beq.n	80038a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	3b01      	subs	r3, #1
 80038a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80038aa:	697b      	ldr	r3, [r7, #20]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d018      	beq.n	80038f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	441a      	add	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d303      	bcc.n	80038e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68d9      	ldr	r1, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f0:	461a      	mov	r2, r3
 80038f2:	6838      	ldr	r0, [r7, #0]
 80038f4:	f001 fb30 	bl	8004f58 <memcpy>
	}
}
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003908:	f7ff fae8 	bl	8002edc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003912:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003914:	e011      	b.n	800393a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	2b00      	cmp	r3, #0
 800391c:	d012      	beq.n	8003944 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3324      	adds	r3, #36	; 0x24
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fd1a 	bl	800435c <xTaskRemoveFromEventList>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800392e:	f000 fded 	bl	800450c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	3b01      	subs	r3, #1
 8003936:	b2db      	uxtb	r3, r3
 8003938:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800393a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393e:	2b00      	cmp	r3, #0
 8003940:	dce9      	bgt.n	8003916 <prvUnlockQueue+0x16>
 8003942:	e000      	b.n	8003946 <prvUnlockQueue+0x46>
					break;
 8003944:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	22ff      	movs	r2, #255	; 0xff
 800394a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800394e:	f7ff faf3 	bl	8002f38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003952:	f7ff fac3 	bl	8002edc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800395c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800395e:	e011      	b.n	8003984 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d012      	beq.n	800398e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3310      	adds	r3, #16
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fcf5 	bl	800435c <xTaskRemoveFromEventList>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003978:	f000 fdc8 	bl	800450c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800397c:	7bbb      	ldrb	r3, [r7, #14]
 800397e:	3b01      	subs	r3, #1
 8003980:	b2db      	uxtb	r3, r3
 8003982:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003984:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003988:	2b00      	cmp	r3, #0
 800398a:	dce9      	bgt.n	8003960 <prvUnlockQueue+0x60>
 800398c:	e000      	b.n	8003990 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800398e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	22ff      	movs	r2, #255	; 0xff
 8003994:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003998:	f7ff face 	bl	8002f38 <vPortExitCritical>
}
 800399c:	bf00      	nop
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039ac:	f7ff fa96 	bl	8002edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d102      	bne.n	80039be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80039b8:	2301      	movs	r3, #1
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	e001      	b.n	80039c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039c2:	f7ff fab9 	bl	8002f38 <vPortExitCritical>

	return xReturn;
 80039c6:	68fb      	ldr	r3, [r7, #12]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039d8:	f7ff fa80 	bl	8002edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d102      	bne.n	80039ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039e8:	2301      	movs	r3, #1
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e001      	b.n	80039f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039f2:	f7ff faa1 	bl	8002f38 <vPortExitCritical>

	return xReturn;
 80039f6:	68fb      	ldr	r3, [r7, #12]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
 8003a0e:	e014      	b.n	8003a3a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003a10:	4a0e      	ldr	r2, [pc, #56]	; (8003a4c <vQueueAddToRegistry+0x4c>)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10b      	bne.n	8003a34 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003a1c:	490b      	ldr	r1, [pc, #44]	; (8003a4c <vQueueAddToRegistry+0x4c>)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003a26:	4a09      	ldr	r2, [pc, #36]	; (8003a4c <vQueueAddToRegistry+0x4c>)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a32:	e005      	b.n	8003a40 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	3301      	adds	r3, #1
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b07      	cmp	r3, #7
 8003a3e:	d9e7      	bls.n	8003a10 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a40:	bf00      	nop
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	200049bc 	.word	0x200049bc

08003a50 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a60:	f7ff fa3c 	bl	8002edc <vPortEnterCritical>
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a6a:	b25b      	sxtb	r3, r3
 8003a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a70:	d103      	bne.n	8003a7a <vQueueWaitForMessageRestricted+0x2a>
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a80:	b25b      	sxtb	r3, r3
 8003a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a86:	d103      	bne.n	8003a90 <vQueueWaitForMessageRestricted+0x40>
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a90:	f7ff fa52 	bl	8002f38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d106      	bne.n	8003aaa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	3324      	adds	r3, #36	; 0x24
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	68b9      	ldr	r1, [r7, #8]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 fc2f 	bl	8004308 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003aaa:	6978      	ldr	r0, [r7, #20]
 8003aac:	f7ff ff28 	bl	8003900 <prvUnlockQueue>
	}
 8003ab0:	bf00      	nop
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08e      	sub	sp, #56	; 0x38
 8003abc:	af04      	add	r7, sp, #16
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d109      	bne.n	8003ae0 <xTaskCreateStatic+0x28>
 8003acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad0:	f383 8811 	msr	BASEPRI, r3
 8003ad4:	f3bf 8f6f 	isb	sy
 8003ad8:	f3bf 8f4f 	dsb	sy
 8003adc:	623b      	str	r3, [r7, #32]
 8003ade:	e7fe      	b.n	8003ade <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d109      	bne.n	8003afa <xTaskCreateStatic+0x42>
 8003ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	e7fe      	b.n	8003af8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003afa:	235c      	movs	r3, #92	; 0x5c
 8003afc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	2b5c      	cmp	r3, #92	; 0x5c
 8003b02:	d009      	beq.n	8003b18 <xTaskCreateStatic+0x60>
 8003b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b08:	f383 8811 	msr	BASEPRI, r3
 8003b0c:	f3bf 8f6f 	isb	sy
 8003b10:	f3bf 8f4f 	dsb	sy
 8003b14:	61bb      	str	r3, [r7, #24]
 8003b16:	e7fe      	b.n	8003b16 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003b18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d01e      	beq.n	8003b5e <xTaskCreateStatic+0xa6>
 8003b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d01b      	beq.n	8003b5e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b28:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b2e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b38:	2300      	movs	r3, #0
 8003b3a:	9303      	str	r3, [sp, #12]
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	9302      	str	r3, [sp, #8]
 8003b40:	f107 0314 	add.w	r3, r7, #20
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f850 	bl	8003bf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b58:	f000 f8dc 	bl	8003d14 <prvAddNewTaskToReadyList>
 8003b5c:	e001      	b.n	8003b62 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b62:	697b      	ldr	r3, [r7, #20]
	}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3728      	adds	r7, #40	; 0x28
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08c      	sub	sp, #48	; 0x30
 8003b70:	af04      	add	r7, sp, #16
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	603b      	str	r3, [r7, #0]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b7c:	88fb      	ldrh	r3, [r7, #6]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7fe fdfb 	bl	800277c <pvPortMalloc>
 8003b86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00e      	beq.n	8003bac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b8e:	205c      	movs	r0, #92	; 0x5c
 8003b90:	f7fe fdf4 	bl	800277c <pvPortMalloc>
 8003b94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	631a      	str	r2, [r3, #48]	; 0x30
 8003ba2:	e005      	b.n	8003bb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ba4:	6978      	ldr	r0, [r7, #20]
 8003ba6:	f7fe feab 	bl	8002900 <vPortFree>
 8003baa:	e001      	b.n	8003bb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d017      	beq.n	8003be6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003bbe:	88fa      	ldrh	r2, [r7, #6]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	9303      	str	r3, [sp, #12]
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	9302      	str	r3, [sp, #8]
 8003bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	68b9      	ldr	r1, [r7, #8]
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f80e 	bl	8003bf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bda:	69f8      	ldr	r0, [r7, #28]
 8003bdc:	f000 f89a 	bl	8003d14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003be0:	2301      	movs	r3, #1
 8003be2:	61bb      	str	r3, [r7, #24]
 8003be4:	e002      	b.n	8003bec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003be6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bec:	69bb      	ldr	r3, [r7, #24]
	}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3720      	adds	r7, #32
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b088      	sub	sp, #32
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	607a      	str	r2, [r7, #4]
 8003c02:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c06:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	21a5      	movs	r1, #165	; 0xa5
 8003c10:	f001 f9ad 	bl	8004f6e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	f023 0307 	bic.w	r3, r3, #7
 8003c2c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d009      	beq.n	8003c4c <prvInitialiseNewTask+0x56>
 8003c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e7fe      	b.n	8003c4a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d01f      	beq.n	8003c92 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	e012      	b.n	8003c7e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	7819      	ldrb	r1, [r3, #0]
 8003c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	4413      	add	r3, r2
 8003c66:	3334      	adds	r3, #52	; 0x34
 8003c68:	460a      	mov	r2, r1
 8003c6a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	4413      	add	r3, r2
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d006      	beq.n	8003c86 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	2b0f      	cmp	r3, #15
 8003c82:	d9e9      	bls.n	8003c58 <prvInitialiseNewTask+0x62>
 8003c84:	e000      	b.n	8003c88 <prvInitialiseNewTask+0x92>
			{
				break;
 8003c86:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c90:	e003      	b.n	8003c9a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9c:	2b37      	cmp	r3, #55	; 0x37
 8003c9e:	d901      	bls.n	8003ca4 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ca0:	2337      	movs	r3, #55	; 0x37
 8003ca2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ca8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb8:	3304      	adds	r3, #4
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fe ff54 	bl	8002b68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc2:	3318      	adds	r3, #24
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fe ff4f 	bl	8002b68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ccc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cde:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	68f9      	ldr	r1, [r7, #12]
 8003cf2:	69b8      	ldr	r0, [r7, #24]
 8003cf4:	f7fe ffcc 	bl	8002c90 <pxPortInitialiseStack>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d0a:	bf00      	nop
 8003d0c:	3720      	adds	r7, #32
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
	...

08003d14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d1c:	f7ff f8de 	bl	8002edc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d20:	4b2d      	ldr	r3, [pc, #180]	; (8003dd8 <prvAddNewTaskToReadyList+0xc4>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3301      	adds	r3, #1
 8003d26:	4a2c      	ldr	r2, [pc, #176]	; (8003dd8 <prvAddNewTaskToReadyList+0xc4>)
 8003d28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	; (8003ddc <prvAddNewTaskToReadyList+0xc8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d32:	4a2a      	ldr	r2, [pc, #168]	; (8003ddc <prvAddNewTaskToReadyList+0xc8>)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d38:	4b27      	ldr	r3, [pc, #156]	; (8003dd8 <prvAddNewTaskToReadyList+0xc4>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d110      	bne.n	8003d62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d40:	f000 fc08 	bl	8004554 <prvInitialiseTaskLists>
 8003d44:	e00d      	b.n	8003d62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d46:	4b26      	ldr	r3, [pc, #152]	; (8003de0 <prvAddNewTaskToReadyList+0xcc>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d109      	bne.n	8003d62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d4e:	4b23      	ldr	r3, [pc, #140]	; (8003ddc <prvAddNewTaskToReadyList+0xc8>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d802      	bhi.n	8003d62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d5c:	4a1f      	ldr	r2, [pc, #124]	; (8003ddc <prvAddNewTaskToReadyList+0xc8>)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d62:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <prvAddNewTaskToReadyList+0xd0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	3301      	adds	r3, #1
 8003d68:	4a1e      	ldr	r2, [pc, #120]	; (8003de4 <prvAddNewTaskToReadyList+0xd0>)
 8003d6a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	; (8003de4 <prvAddNewTaskToReadyList+0xd0>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d78:	4b1b      	ldr	r3, [pc, #108]	; (8003de8 <prvAddNewTaskToReadyList+0xd4>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d903      	bls.n	8003d88 <prvAddNewTaskToReadyList+0x74>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d84:	4a18      	ldr	r2, [pc, #96]	; (8003de8 <prvAddNewTaskToReadyList+0xd4>)
 8003d86:	6013      	str	r3, [r2, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4a15      	ldr	r2, [pc, #84]	; (8003dec <prvAddNewTaskToReadyList+0xd8>)
 8003d96:	441a      	add	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4610      	mov	r0, r2
 8003da0:	f7fe feef 	bl	8002b82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003da4:	f7ff f8c8 	bl	8002f38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003da8:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <prvAddNewTaskToReadyList+0xcc>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00e      	beq.n	8003dce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003db0:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <prvAddNewTaskToReadyList+0xc8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d207      	bcs.n	8003dce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <prvAddNewTaskToReadyList+0xdc>)
 8003dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dce:	bf00      	nop
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	200047dc 	.word	0x200047dc
 8003ddc:	20004308 	.word	0x20004308
 8003de0:	200047e8 	.word	0x200047e8
 8003de4:	200047f8 	.word	0x200047f8
 8003de8:	200047e4 	.word	0x200047e4
 8003dec:	2000430c 	.word	0x2000430c
 8003df0:	e000ed04 	.word	0xe000ed04

08003df4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e06:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <vTaskDelay+0x60>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d009      	beq.n	8003e22 <vTaskDelay+0x2e>
 8003e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	60bb      	str	r3, [r7, #8]
 8003e20:	e7fe      	b.n	8003e20 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003e22:	f000 f87f 	bl	8003f24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e26:	2100      	movs	r1, #0
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fcd7 	bl	80047dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e2e:	f000 f887 	bl	8003f40 <xTaskResumeAll>
 8003e32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d107      	bne.n	8003e4a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003e3a:	4b07      	ldr	r3, [pc, #28]	; (8003e58 <vTaskDelay+0x64>)
 8003e3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	f3bf 8f4f 	dsb	sy
 8003e46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e4a:	bf00      	nop
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	20004804 	.word	0x20004804
 8003e58:	e000ed04 	.word	0xe000ed04

08003e5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	; 0x28
 8003e60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e62:	2300      	movs	r3, #0
 8003e64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e6a:	463a      	mov	r2, r7
 8003e6c:	1d39      	adds	r1, r7, #4
 8003e6e:	f107 0308 	add.w	r3, r7, #8
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe fc4e 	bl	8002714 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e78:	6839      	ldr	r1, [r7, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	9202      	str	r2, [sp, #8]
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	2300      	movs	r3, #0
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	2300      	movs	r3, #0
 8003e88:	460a      	mov	r2, r1
 8003e8a:	4920      	ldr	r1, [pc, #128]	; (8003f0c <vTaskStartScheduler+0xb0>)
 8003e8c:	4820      	ldr	r0, [pc, #128]	; (8003f10 <vTaskStartScheduler+0xb4>)
 8003e8e:	f7ff fe13 	bl	8003ab8 <xTaskCreateStatic>
 8003e92:	4602      	mov	r2, r0
 8003e94:	4b1f      	ldr	r3, [pc, #124]	; (8003f14 <vTaskStartScheduler+0xb8>)
 8003e96:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e98:	4b1e      	ldr	r3, [pc, #120]	; (8003f14 <vTaskStartScheduler+0xb8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	e001      	b.n	8003eaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d102      	bne.n	8003eb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003eb0:	f000 fce8 	bl	8004884 <xTimerCreateTimerTask>
 8003eb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d115      	bne.n	8003ee8 <vTaskStartScheduler+0x8c>
 8003ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ece:	4b12      	ldr	r3, [pc, #72]	; (8003f18 <vTaskStartScheduler+0xbc>)
 8003ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ed6:	4b11      	ldr	r3, [pc, #68]	; (8003f1c <vTaskStartScheduler+0xc0>)
 8003ed8:	2201      	movs	r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003edc:	4b10      	ldr	r3, [pc, #64]	; (8003f20 <vTaskStartScheduler+0xc4>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ee2:	f7fe ff5d 	bl	8002da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ee6:	e00d      	b.n	8003f04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d109      	bne.n	8003f04 <vTaskStartScheduler+0xa8>
 8003ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	e7fe      	b.n	8003f02 <vTaskStartScheduler+0xa6>
}
 8003f04:	bf00      	nop
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	08004fa4 	.word	0x08004fa4
 8003f10:	08004525 	.word	0x08004525
 8003f14:	20004800 	.word	0x20004800
 8003f18:	200047fc 	.word	0x200047fc
 8003f1c:	200047e8 	.word	0x200047e8
 8003f20:	200047e0 	.word	0x200047e0

08003f24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <vTaskSuspendAll+0x18>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	4a03      	ldr	r2, [pc, #12]	; (8003f3c <vTaskSuspendAll+0x18>)
 8003f30:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003f32:	bf00      	nop
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	20004804 	.word	0x20004804

08003f40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f4e:	4b41      	ldr	r3, [pc, #260]	; (8004054 <xTaskResumeAll+0x114>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d109      	bne.n	8003f6a <xTaskResumeAll+0x2a>
 8003f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	603b      	str	r3, [r7, #0]
 8003f68:	e7fe      	b.n	8003f68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f6a:	f7fe ffb7 	bl	8002edc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f6e:	4b39      	ldr	r3, [pc, #228]	; (8004054 <xTaskResumeAll+0x114>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	4a37      	ldr	r2, [pc, #220]	; (8004054 <xTaskResumeAll+0x114>)
 8003f76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f78:	4b36      	ldr	r3, [pc, #216]	; (8004054 <xTaskResumeAll+0x114>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d162      	bne.n	8004046 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f80:	4b35      	ldr	r3, [pc, #212]	; (8004058 <xTaskResumeAll+0x118>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d05e      	beq.n	8004046 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f88:	e02f      	b.n	8003fea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f8a:	4b34      	ldr	r3, [pc, #208]	; (800405c <xTaskResumeAll+0x11c>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3318      	adds	r3, #24
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fe50 	bl	8002c3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fe fe4b 	bl	8002c3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003faa:	4b2d      	ldr	r3, [pc, #180]	; (8004060 <xTaskResumeAll+0x120>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d903      	bls.n	8003fba <xTaskResumeAll+0x7a>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb6:	4a2a      	ldr	r2, [pc, #168]	; (8004060 <xTaskResumeAll+0x120>)
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4a27      	ldr	r2, [pc, #156]	; (8004064 <xTaskResumeAll+0x124>)
 8003fc8:	441a      	add	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	4619      	mov	r1, r3
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	f7fe fdd6 	bl	8002b82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fda:	4b23      	ldr	r3, [pc, #140]	; (8004068 <xTaskResumeAll+0x128>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d302      	bcc.n	8003fea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003fe4:	4b21      	ldr	r3, [pc, #132]	; (800406c <xTaskResumeAll+0x12c>)
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fea:	4b1c      	ldr	r3, [pc, #112]	; (800405c <xTaskResumeAll+0x11c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1cb      	bne.n	8003f8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ff8:	f000 fb46 	bl	8004688 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003ffc:	4b1c      	ldr	r3, [pc, #112]	; (8004070 <xTaskResumeAll+0x130>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d010      	beq.n	800402a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004008:	f000 f846 	bl	8004098 <xTaskIncrementTick>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004012:	4b16      	ldr	r3, [pc, #88]	; (800406c <xTaskResumeAll+0x12c>)
 8004014:	2201      	movs	r2, #1
 8004016:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3b01      	subs	r3, #1
 800401c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f1      	bne.n	8004008 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004024:	4b12      	ldr	r3, [pc, #72]	; (8004070 <xTaskResumeAll+0x130>)
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800402a:	4b10      	ldr	r3, [pc, #64]	; (800406c <xTaskResumeAll+0x12c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004032:	2301      	movs	r3, #1
 8004034:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004036:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <xTaskResumeAll+0x134>)
 8004038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004046:	f7fe ff77 	bl	8002f38 <vPortExitCritical>

	return xAlreadyYielded;
 800404a:	68bb      	ldr	r3, [r7, #8]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20004804 	.word	0x20004804
 8004058:	200047dc 	.word	0x200047dc
 800405c:	2000479c 	.word	0x2000479c
 8004060:	200047e4 	.word	0x200047e4
 8004064:	2000430c 	.word	0x2000430c
 8004068:	20004308 	.word	0x20004308
 800406c:	200047f0 	.word	0x200047f0
 8004070:	200047ec 	.word	0x200047ec
 8004074:	e000ed04 	.word	0xe000ed04

08004078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800407e:	4b05      	ldr	r3, [pc, #20]	; (8004094 <xTaskGetTickCount+0x1c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004084:	687b      	ldr	r3, [r7, #4]
}
 8004086:	4618      	mov	r0, r3
 8004088:	370c      	adds	r7, #12
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	200047e0 	.word	0x200047e0

08004098 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040a2:	4b4e      	ldr	r3, [pc, #312]	; (80041dc <xTaskIncrementTick+0x144>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 8088 	bne.w	80041bc <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040ac:	4b4c      	ldr	r3, [pc, #304]	; (80041e0 <xTaskIncrementTick+0x148>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3301      	adds	r3, #1
 80040b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040b4:	4a4a      	ldr	r2, [pc, #296]	; (80041e0 <xTaskIncrementTick+0x148>)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d11f      	bne.n	8004100 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80040c0:	4b48      	ldr	r3, [pc, #288]	; (80041e4 <xTaskIncrementTick+0x14c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d009      	beq.n	80040de <xTaskIncrementTick+0x46>
 80040ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	e7fe      	b.n	80040dc <xTaskIncrementTick+0x44>
 80040de:	4b41      	ldr	r3, [pc, #260]	; (80041e4 <xTaskIncrementTick+0x14c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	60fb      	str	r3, [r7, #12]
 80040e4:	4b40      	ldr	r3, [pc, #256]	; (80041e8 <xTaskIncrementTick+0x150>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a3e      	ldr	r2, [pc, #248]	; (80041e4 <xTaskIncrementTick+0x14c>)
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	4a3e      	ldr	r2, [pc, #248]	; (80041e8 <xTaskIncrementTick+0x150>)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	4b3e      	ldr	r3, [pc, #248]	; (80041ec <xTaskIncrementTick+0x154>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	3301      	adds	r3, #1
 80040f8:	4a3c      	ldr	r2, [pc, #240]	; (80041ec <xTaskIncrementTick+0x154>)
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	f000 fac4 	bl	8004688 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004100:	4b3b      	ldr	r3, [pc, #236]	; (80041f0 <xTaskIncrementTick+0x158>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	429a      	cmp	r2, r3
 8004108:	d349      	bcc.n	800419e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800410a:	4b36      	ldr	r3, [pc, #216]	; (80041e4 <xTaskIncrementTick+0x14c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d104      	bne.n	800411e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004114:	4b36      	ldr	r3, [pc, #216]	; (80041f0 <xTaskIncrementTick+0x158>)
 8004116:	f04f 32ff 	mov.w	r2, #4294967295
 800411a:	601a      	str	r2, [r3, #0]
					break;
 800411c:	e03f      	b.n	800419e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800411e:	4b31      	ldr	r3, [pc, #196]	; (80041e4 <xTaskIncrementTick+0x14c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	429a      	cmp	r2, r3
 8004134:	d203      	bcs.n	800413e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004136:	4a2e      	ldr	r2, [pc, #184]	; (80041f0 <xTaskIncrementTick+0x158>)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800413c:	e02f      	b.n	800419e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	3304      	adds	r3, #4
 8004142:	4618      	mov	r0, r3
 8004144:	f7fe fd7a 	bl	8002c3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	2b00      	cmp	r3, #0
 800414e:	d004      	beq.n	800415a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	3318      	adds	r3, #24
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe fd71 	bl	8002c3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415e:	4b25      	ldr	r3, [pc, #148]	; (80041f4 <xTaskIncrementTick+0x15c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d903      	bls.n	800416e <xTaskIncrementTick+0xd6>
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416a:	4a22      	ldr	r2, [pc, #136]	; (80041f4 <xTaskIncrementTick+0x15c>)
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004172:	4613      	mov	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	4a1f      	ldr	r2, [pc, #124]	; (80041f8 <xTaskIncrementTick+0x160>)
 800417c:	441a      	add	r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	3304      	adds	r3, #4
 8004182:	4619      	mov	r1, r3
 8004184:	4610      	mov	r0, r2
 8004186:	f7fe fcfc 	bl	8002b82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418e:	4b1b      	ldr	r3, [pc, #108]	; (80041fc <xTaskIncrementTick+0x164>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004194:	429a      	cmp	r2, r3
 8004196:	d3b8      	bcc.n	800410a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004198:	2301      	movs	r3, #1
 800419a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800419c:	e7b5      	b.n	800410a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800419e:	4b17      	ldr	r3, [pc, #92]	; (80041fc <xTaskIncrementTick+0x164>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a4:	4914      	ldr	r1, [pc, #80]	; (80041f8 <xTaskIncrementTick+0x160>)
 80041a6:	4613      	mov	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d907      	bls.n	80041c6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80041b6:	2301      	movs	r3, #1
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	e004      	b.n	80041c6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80041bc:	4b10      	ldr	r3, [pc, #64]	; (8004200 <xTaskIncrementTick+0x168>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3301      	adds	r3, #1
 80041c2:	4a0f      	ldr	r2, [pc, #60]	; (8004200 <xTaskIncrementTick+0x168>)
 80041c4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80041c6:	4b0f      	ldr	r3, [pc, #60]	; (8004204 <xTaskIncrementTick+0x16c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80041ce:	2301      	movs	r3, #1
 80041d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80041d2:	697b      	ldr	r3, [r7, #20]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	20004804 	.word	0x20004804
 80041e0:	200047e0 	.word	0x200047e0
 80041e4:	20004794 	.word	0x20004794
 80041e8:	20004798 	.word	0x20004798
 80041ec:	200047f4 	.word	0x200047f4
 80041f0:	200047fc 	.word	0x200047fc
 80041f4:	200047e4 	.word	0x200047e4
 80041f8:	2000430c 	.word	0x2000430c
 80041fc:	20004308 	.word	0x20004308
 8004200:	200047ec 	.word	0x200047ec
 8004204:	200047f0 	.word	0x200047f0

08004208 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800420e:	4b27      	ldr	r3, [pc, #156]	; (80042ac <vTaskSwitchContext+0xa4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004216:	4b26      	ldr	r3, [pc, #152]	; (80042b0 <vTaskSwitchContext+0xa8>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800421c:	e040      	b.n	80042a0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800421e:	4b24      	ldr	r3, [pc, #144]	; (80042b0 <vTaskSwitchContext+0xa8>)
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004224:	4b23      	ldr	r3, [pc, #140]	; (80042b4 <vTaskSwitchContext+0xac>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	e00f      	b.n	800424c <vTaskSwitchContext+0x44>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d109      	bne.n	8004246 <vTaskSwitchContext+0x3e>
 8004232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	607b      	str	r3, [r7, #4]
 8004244:	e7fe      	b.n	8004244 <vTaskSwitchContext+0x3c>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3b01      	subs	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	491a      	ldr	r1, [pc, #104]	; (80042b8 <vTaskSwitchContext+0xb0>)
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0e5      	beq.n	800422c <vTaskSwitchContext+0x24>
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4a13      	ldr	r2, [pc, #76]	; (80042b8 <vTaskSwitchContext+0xb0>)
 800426c:	4413      	add	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	3308      	adds	r3, #8
 8004282:	429a      	cmp	r2, r3
 8004284:	d104      	bne.n	8004290 <vTaskSwitchContext+0x88>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	605a      	str	r2, [r3, #4]
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	4a09      	ldr	r2, [pc, #36]	; (80042bc <vTaskSwitchContext+0xb4>)
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	4a06      	ldr	r2, [pc, #24]	; (80042b4 <vTaskSwitchContext+0xac>)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6013      	str	r3, [r2, #0]
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	20004804 	.word	0x20004804
 80042b0:	200047f0 	.word	0x200047f0
 80042b4:	200047e4 	.word	0x200047e4
 80042b8:	2000430c 	.word	0x2000430c
 80042bc:	20004308 	.word	0x20004308

080042c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <vTaskPlaceOnEventList+0x24>
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	e7fe      	b.n	80042e2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <vTaskPlaceOnEventList+0x44>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3318      	adds	r3, #24
 80042ea:	4619      	mov	r1, r3
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7fe fc6c 	bl	8002bca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042f2:	2101      	movs	r1, #1
 80042f4:	6838      	ldr	r0, [r7, #0]
 80042f6:	f000 fa71 	bl	80047dc <prvAddCurrentTaskToDelayedList>
}
 80042fa:	bf00      	nop
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	20004308 	.word	0x20004308

08004308 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d109      	bne.n	800432e <vTaskPlaceOnEventListRestricted+0x26>
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	e7fe      	b.n	800432c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800432e:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <vTaskPlaceOnEventListRestricted+0x50>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3318      	adds	r3, #24
 8004334:	4619      	mov	r1, r3
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f7fe fc23 	bl	8002b82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004342:	f04f 33ff 	mov.w	r3, #4294967295
 8004346:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	68b8      	ldr	r0, [r7, #8]
 800434c:	f000 fa46 	bl	80047dc <prvAddCurrentTaskToDelayedList>
	}
 8004350:	bf00      	nop
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	20004308 	.word	0x20004308

0800435c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d109      	bne.n	8004386 <xTaskRemoveFromEventList+0x2a>
 8004372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004376:	f383 8811 	msr	BASEPRI, r3
 800437a:	f3bf 8f6f 	isb	sy
 800437e:	f3bf 8f4f 	dsb	sy
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e7fe      	b.n	8004384 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	3318      	adds	r3, #24
 800438a:	4618      	mov	r0, r3
 800438c:	f7fe fc56 	bl	8002c3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004390:	4b1d      	ldr	r3, [pc, #116]	; (8004408 <xTaskRemoveFromEventList+0xac>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11d      	bne.n	80043d4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	3304      	adds	r3, #4
 800439c:	4618      	mov	r0, r3
 800439e:	f7fe fc4d 	bl	8002c3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a6:	4b19      	ldr	r3, [pc, #100]	; (800440c <xTaskRemoveFromEventList+0xb0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d903      	bls.n	80043b6 <xTaskRemoveFromEventList+0x5a>
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b2:	4a16      	ldr	r2, [pc, #88]	; (800440c <xTaskRemoveFromEventList+0xb0>)
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ba:	4613      	mov	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	4a13      	ldr	r2, [pc, #76]	; (8004410 <xTaskRemoveFromEventList+0xb4>)
 80043c4:	441a      	add	r2, r3
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	3304      	adds	r3, #4
 80043ca:	4619      	mov	r1, r3
 80043cc:	4610      	mov	r0, r2
 80043ce:	f7fe fbd8 	bl	8002b82 <vListInsertEnd>
 80043d2:	e005      	b.n	80043e0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	3318      	adds	r3, #24
 80043d8:	4619      	mov	r1, r3
 80043da:	480e      	ldr	r0, [pc, #56]	; (8004414 <xTaskRemoveFromEventList+0xb8>)
 80043dc:	f7fe fbd1 	bl	8002b82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043e4:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <xTaskRemoveFromEventList+0xbc>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d905      	bls.n	80043fa <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043ee:	2301      	movs	r3, #1
 80043f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043f2:	4b0a      	ldr	r3, [pc, #40]	; (800441c <xTaskRemoveFromEventList+0xc0>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	e001      	b.n	80043fe <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80043fe:	697b      	ldr	r3, [r7, #20]
}
 8004400:	4618      	mov	r0, r3
 8004402:	3718      	adds	r7, #24
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	20004804 	.word	0x20004804
 800440c:	200047e4 	.word	0x200047e4
 8004410:	2000430c 	.word	0x2000430c
 8004414:	2000479c 	.word	0x2000479c
 8004418:	20004308 	.word	0x20004308
 800441c:	200047f0 	.word	0x200047f0

08004420 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004428:	4b06      	ldr	r3, [pc, #24]	; (8004444 <vTaskInternalSetTimeOutState+0x24>)
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004430:	4b05      	ldr	r3, [pc, #20]	; (8004448 <vTaskInternalSetTimeOutState+0x28>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	605a      	str	r2, [r3, #4]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	200047f4 	.word	0x200047f4
 8004448:	200047e0 	.word	0x200047e0

0800444c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d109      	bne.n	8004470 <xTaskCheckForTimeOut+0x24>
 800445c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	613b      	str	r3, [r7, #16]
 800446e:	e7fe      	b.n	800446e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d109      	bne.n	800448a <xTaskCheckForTimeOut+0x3e>
 8004476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447a:	f383 8811 	msr	BASEPRI, r3
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	60fb      	str	r3, [r7, #12]
 8004488:	e7fe      	b.n	8004488 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800448a:	f7fe fd27 	bl	8002edc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800448e:	4b1d      	ldr	r3, [pc, #116]	; (8004504 <xTaskCheckForTimeOut+0xb8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a6:	d102      	bne.n	80044ae <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044a8:	2300      	movs	r3, #0
 80044aa:	61fb      	str	r3, [r7, #28]
 80044ac:	e023      	b.n	80044f6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	4b15      	ldr	r3, [pc, #84]	; (8004508 <xTaskCheckForTimeOut+0xbc>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d007      	beq.n	80044ca <xTaskCheckForTimeOut+0x7e>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d302      	bcc.n	80044ca <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044c4:	2301      	movs	r3, #1
 80044c6:	61fb      	str	r3, [r7, #28]
 80044c8:	e015      	b.n	80044f6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d20b      	bcs.n	80044ec <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	1ad2      	subs	r2, r2, r3
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f7ff ff9d 	bl	8004420 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61fb      	str	r3, [r7, #28]
 80044ea:	e004      	b.n	80044f6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044f2:	2301      	movs	r3, #1
 80044f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80044f6:	f7fe fd1f 	bl	8002f38 <vPortExitCritical>

	return xReturn;
 80044fa:	69fb      	ldr	r3, [r7, #28]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3720      	adds	r7, #32
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	200047e0 	.word	0x200047e0
 8004508:	200047f4 	.word	0x200047f4

0800450c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004510:	4b03      	ldr	r3, [pc, #12]	; (8004520 <vTaskMissedYield+0x14>)
 8004512:	2201      	movs	r2, #1
 8004514:	601a      	str	r2, [r3, #0]
}
 8004516:	bf00      	nop
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	200047f0 	.word	0x200047f0

08004524 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800452c:	f000 f852 	bl	80045d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <prvIdleTask+0x28>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d9f9      	bls.n	800452c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004538:	4b05      	ldr	r3, [pc, #20]	; (8004550 <prvIdleTask+0x2c>)
 800453a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800453e:	601a      	str	r2, [r3, #0]
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004548:	e7f0      	b.n	800452c <prvIdleTask+0x8>
 800454a:	bf00      	nop
 800454c:	2000430c 	.word	0x2000430c
 8004550:	e000ed04 	.word	0xe000ed04

08004554 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800455a:	2300      	movs	r3, #0
 800455c:	607b      	str	r3, [r7, #4]
 800455e:	e00c      	b.n	800457a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	4613      	mov	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	4413      	add	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4a12      	ldr	r2, [pc, #72]	; (80045b4 <prvInitialiseTaskLists+0x60>)
 800456c:	4413      	add	r3, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f7fe fada 	bl	8002b28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3301      	adds	r3, #1
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b37      	cmp	r3, #55	; 0x37
 800457e:	d9ef      	bls.n	8004560 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004580:	480d      	ldr	r0, [pc, #52]	; (80045b8 <prvInitialiseTaskLists+0x64>)
 8004582:	f7fe fad1 	bl	8002b28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004586:	480d      	ldr	r0, [pc, #52]	; (80045bc <prvInitialiseTaskLists+0x68>)
 8004588:	f7fe face 	bl	8002b28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800458c:	480c      	ldr	r0, [pc, #48]	; (80045c0 <prvInitialiseTaskLists+0x6c>)
 800458e:	f7fe facb 	bl	8002b28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004592:	480c      	ldr	r0, [pc, #48]	; (80045c4 <prvInitialiseTaskLists+0x70>)
 8004594:	f7fe fac8 	bl	8002b28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004598:	480b      	ldr	r0, [pc, #44]	; (80045c8 <prvInitialiseTaskLists+0x74>)
 800459a:	f7fe fac5 	bl	8002b28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800459e:	4b0b      	ldr	r3, [pc, #44]	; (80045cc <prvInitialiseTaskLists+0x78>)
 80045a0:	4a05      	ldr	r2, [pc, #20]	; (80045b8 <prvInitialiseTaskLists+0x64>)
 80045a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045a4:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <prvInitialiseTaskLists+0x7c>)
 80045a6:	4a05      	ldr	r2, [pc, #20]	; (80045bc <prvInitialiseTaskLists+0x68>)
 80045a8:	601a      	str	r2, [r3, #0]
}
 80045aa:	bf00      	nop
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	2000430c 	.word	0x2000430c
 80045b8:	2000476c 	.word	0x2000476c
 80045bc:	20004780 	.word	0x20004780
 80045c0:	2000479c 	.word	0x2000479c
 80045c4:	200047b0 	.word	0x200047b0
 80045c8:	200047c8 	.word	0x200047c8
 80045cc:	20004794 	.word	0x20004794
 80045d0:	20004798 	.word	0x20004798

080045d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045da:	e019      	b.n	8004610 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045dc:	f7fe fc7e 	bl	8002edc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045e0:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <prvCheckTasksWaitingTermination+0x4c>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3304      	adds	r3, #4
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7fe fb25 	bl	8002c3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045f2:	4b0c      	ldr	r3, [pc, #48]	; (8004624 <prvCheckTasksWaitingTermination+0x50>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	3b01      	subs	r3, #1
 80045f8:	4a0a      	ldr	r2, [pc, #40]	; (8004624 <prvCheckTasksWaitingTermination+0x50>)
 80045fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80045fc:	4b0a      	ldr	r3, [pc, #40]	; (8004628 <prvCheckTasksWaitingTermination+0x54>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3b01      	subs	r3, #1
 8004602:	4a09      	ldr	r2, [pc, #36]	; (8004628 <prvCheckTasksWaitingTermination+0x54>)
 8004604:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004606:	f7fe fc97 	bl	8002f38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f80e 	bl	800462c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <prvCheckTasksWaitingTermination+0x54>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1e1      	bne.n	80045dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004618:	bf00      	nop
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	200047b0 	.word	0x200047b0
 8004624:	200047dc 	.word	0x200047dc
 8004628:	200047c4 	.word	0x200047c4

0800462c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800463a:	2b00      	cmp	r3, #0
 800463c:	d108      	bne.n	8004650 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	4618      	mov	r0, r3
 8004644:	f7fe f95c 	bl	8002900 <vPortFree>
				vPortFree( pxTCB );
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f7fe f959 	bl	8002900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800464e:	e017      	b.n	8004680 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004656:	2b01      	cmp	r3, #1
 8004658:	d103      	bne.n	8004662 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fe f950 	bl	8002900 <vPortFree>
	}
 8004660:	e00e      	b.n	8004680 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004668:	2b02      	cmp	r3, #2
 800466a:	d009      	beq.n	8004680 <prvDeleteTCB+0x54>
 800466c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	60fb      	str	r3, [r7, #12]
 800467e:	e7fe      	b.n	800467e <prvDeleteTCB+0x52>
	}
 8004680:	bf00      	nop
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800468e:	4b0c      	ldr	r3, [pc, #48]	; (80046c0 <prvResetNextTaskUnblockTime+0x38>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d104      	bne.n	80046a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004698:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <prvResetNextTaskUnblockTime+0x3c>)
 800469a:	f04f 32ff 	mov.w	r2, #4294967295
 800469e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046a0:	e008      	b.n	80046b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046a2:	4b07      	ldr	r3, [pc, #28]	; (80046c0 <prvResetNextTaskUnblockTime+0x38>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	4a04      	ldr	r2, [pc, #16]	; (80046c4 <prvResetNextTaskUnblockTime+0x3c>)
 80046b2:	6013      	str	r3, [r2, #0]
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	20004794 	.word	0x20004794
 80046c4:	200047fc 	.word	0x200047fc

080046c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046ce:	4b0b      	ldr	r3, [pc, #44]	; (80046fc <xTaskGetSchedulerState+0x34>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d102      	bne.n	80046dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046d6:	2301      	movs	r3, #1
 80046d8:	607b      	str	r3, [r7, #4]
 80046da:	e008      	b.n	80046ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046dc:	4b08      	ldr	r3, [pc, #32]	; (8004700 <xTaskGetSchedulerState+0x38>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d102      	bne.n	80046ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046e4:	2302      	movs	r3, #2
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	e001      	b.n	80046ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046ea:	2300      	movs	r3, #0
 80046ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046ee:	687b      	ldr	r3, [r7, #4]
	}
 80046f0:	4618      	mov	r0, r3
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	200047e8 	.word	0x200047e8
 8004700:	20004804 	.word	0x20004804

08004704 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004710:	2300      	movs	r3, #0
 8004712:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d054      	beq.n	80047c4 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800471a:	4b2d      	ldr	r3, [pc, #180]	; (80047d0 <xTaskPriorityDisinherit+0xcc>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	429a      	cmp	r2, r3
 8004722:	d009      	beq.n	8004738 <xTaskPriorityDisinherit+0x34>
 8004724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	e7fe      	b.n	8004736 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800473c:	2b00      	cmp	r3, #0
 800473e:	d109      	bne.n	8004754 <xTaskPriorityDisinherit+0x50>
 8004740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004744:	f383 8811 	msr	BASEPRI, r3
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	60bb      	str	r3, [r7, #8]
 8004752:	e7fe      	b.n	8004752 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004758:	1e5a      	subs	r2, r3, #1
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004766:	429a      	cmp	r2, r3
 8004768:	d02c      	beq.n	80047c4 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800476e:	2b00      	cmp	r3, #0
 8004770:	d128      	bne.n	80047c4 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	3304      	adds	r3, #4
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fa60 	bl	8002c3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004794:	4b0f      	ldr	r3, [pc, #60]	; (80047d4 <xTaskPriorityDisinherit+0xd0>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d903      	bls.n	80047a4 <xTaskPriorityDisinherit+0xa0>
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	4a0c      	ldr	r2, [pc, #48]	; (80047d4 <xTaskPriorityDisinherit+0xd0>)
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a8:	4613      	mov	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	4a09      	ldr	r2, [pc, #36]	; (80047d8 <xTaskPriorityDisinherit+0xd4>)
 80047b2:	441a      	add	r2, r3
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	3304      	adds	r3, #4
 80047b8:	4619      	mov	r1, r3
 80047ba:	4610      	mov	r0, r2
 80047bc:	f7fe f9e1 	bl	8002b82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047c0:	2301      	movs	r3, #1
 80047c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047c4:	697b      	ldr	r3, [r7, #20]
	}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	20004308 	.word	0x20004308
 80047d4:	200047e4 	.word	0x200047e4
 80047d8:	2000430c 	.word	0x2000430c

080047dc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047e6:	4b21      	ldr	r3, [pc, #132]	; (800486c <prvAddCurrentTaskToDelayedList+0x90>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047ec:	4b20      	ldr	r3, [pc, #128]	; (8004870 <prvAddCurrentTaskToDelayedList+0x94>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	3304      	adds	r3, #4
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe fa22 	bl	8002c3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fe:	d10a      	bne.n	8004816 <prvAddCurrentTaskToDelayedList+0x3a>
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d007      	beq.n	8004816 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004806:	4b1a      	ldr	r3, [pc, #104]	; (8004870 <prvAddCurrentTaskToDelayedList+0x94>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3304      	adds	r3, #4
 800480c:	4619      	mov	r1, r3
 800480e:	4819      	ldr	r0, [pc, #100]	; (8004874 <prvAddCurrentTaskToDelayedList+0x98>)
 8004810:	f7fe f9b7 	bl	8002b82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004814:	e026      	b.n	8004864 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4413      	add	r3, r2
 800481c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800481e:	4b14      	ldr	r3, [pc, #80]	; (8004870 <prvAddCurrentTaskToDelayedList+0x94>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	429a      	cmp	r2, r3
 800482c:	d209      	bcs.n	8004842 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800482e:	4b12      	ldr	r3, [pc, #72]	; (8004878 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	4b0f      	ldr	r3, [pc, #60]	; (8004870 <prvAddCurrentTaskToDelayedList+0x94>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	3304      	adds	r3, #4
 8004838:	4619      	mov	r1, r3
 800483a:	4610      	mov	r0, r2
 800483c:	f7fe f9c5 	bl	8002bca <vListInsert>
}
 8004840:	e010      	b.n	8004864 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004842:	4b0e      	ldr	r3, [pc, #56]	; (800487c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <prvAddCurrentTaskToDelayedList+0x94>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3304      	adds	r3, #4
 800484c:	4619      	mov	r1, r3
 800484e:	4610      	mov	r0, r2
 8004850:	f7fe f9bb 	bl	8002bca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004854:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	429a      	cmp	r2, r3
 800485c:	d202      	bcs.n	8004864 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800485e:	4a08      	ldr	r2, [pc, #32]	; (8004880 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	6013      	str	r3, [r2, #0]
}
 8004864:	bf00      	nop
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	200047e0 	.word	0x200047e0
 8004870:	20004308 	.word	0x20004308
 8004874:	200047c8 	.word	0x200047c8
 8004878:	20004798 	.word	0x20004798
 800487c:	20004794 	.word	0x20004794
 8004880:	200047fc 	.word	0x200047fc

08004884 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08a      	sub	sp, #40	; 0x28
 8004888:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800488a:	2300      	movs	r3, #0
 800488c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800488e:	f000 faff 	bl	8004e90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004892:	4b1c      	ldr	r3, [pc, #112]	; (8004904 <xTimerCreateTimerTask+0x80>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d021      	beq.n	80048de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800489e:	2300      	movs	r3, #0
 80048a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80048a2:	1d3a      	adds	r2, r7, #4
 80048a4:	f107 0108 	add.w	r1, r7, #8
 80048a8:	f107 030c 	add.w	r3, r7, #12
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fd ff4b 	bl	8002748 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	9202      	str	r2, [sp, #8]
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	2302      	movs	r3, #2
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	2300      	movs	r3, #0
 80048c2:	460a      	mov	r2, r1
 80048c4:	4910      	ldr	r1, [pc, #64]	; (8004908 <xTimerCreateTimerTask+0x84>)
 80048c6:	4811      	ldr	r0, [pc, #68]	; (800490c <xTimerCreateTimerTask+0x88>)
 80048c8:	f7ff f8f6 	bl	8003ab8 <xTaskCreateStatic>
 80048cc:	4602      	mov	r2, r0
 80048ce:	4b10      	ldr	r3, [pc, #64]	; (8004910 <xTimerCreateTimerTask+0x8c>)
 80048d0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048d2:	4b0f      	ldr	r3, [pc, #60]	; (8004910 <xTimerCreateTimerTask+0x8c>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80048da:	2301      	movs	r3, #1
 80048dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d109      	bne.n	80048f8 <xTimerCreateTimerTask+0x74>
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	613b      	str	r3, [r7, #16]
 80048f6:	e7fe      	b.n	80048f6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80048f8:	697b      	ldr	r3, [r7, #20]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	20004838 	.word	0x20004838
 8004908:	08004fac 	.word	0x08004fac
 800490c:	08004a45 	.word	0x08004a45
 8004910:	2000483c 	.word	0x2000483c

08004914 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004922:	2300      	movs	r3, #0
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d109      	bne.n	8004940 <xTimerGenericCommand+0x2c>
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	623b      	str	r3, [r7, #32]
 800493e:	e7fe      	b.n	800493e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004940:	4b19      	ldr	r3, [pc, #100]	; (80049a8 <xTimerGenericCommand+0x94>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d02a      	beq.n	800499e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2b05      	cmp	r3, #5
 8004958:	dc18      	bgt.n	800498c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800495a:	f7ff feb5 	bl	80046c8 <xTaskGetSchedulerState>
 800495e:	4603      	mov	r3, r0
 8004960:	2b02      	cmp	r3, #2
 8004962:	d109      	bne.n	8004978 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004964:	4b10      	ldr	r3, [pc, #64]	; (80049a8 <xTimerGenericCommand+0x94>)
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	f107 0110 	add.w	r1, r7, #16
 800496c:	2300      	movs	r3, #0
 800496e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004970:	f7fe fccc 	bl	800330c <xQueueGenericSend>
 8004974:	6278      	str	r0, [r7, #36]	; 0x24
 8004976:	e012      	b.n	800499e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004978:	4b0b      	ldr	r3, [pc, #44]	; (80049a8 <xTimerGenericCommand+0x94>)
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	f107 0110 	add.w	r1, r7, #16
 8004980:	2300      	movs	r3, #0
 8004982:	2200      	movs	r2, #0
 8004984:	f7fe fcc2 	bl	800330c <xQueueGenericSend>
 8004988:	6278      	str	r0, [r7, #36]	; 0x24
 800498a:	e008      	b.n	800499e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800498c:	4b06      	ldr	r3, [pc, #24]	; (80049a8 <xTimerGenericCommand+0x94>)
 800498e:	6818      	ldr	r0, [r3, #0]
 8004990:	f107 0110 	add.w	r1, r7, #16
 8004994:	2300      	movs	r3, #0
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	f7fe fdb2 	bl	8003500 <xQueueGenericSendFromISR>
 800499c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3728      	adds	r7, #40	; 0x28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20004838 	.word	0x20004838

080049ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b088      	sub	sp, #32
 80049b0:	af02      	add	r7, sp, #8
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049b6:	4b22      	ldr	r3, [pc, #136]	; (8004a40 <prvProcessExpiredTimer+0x94>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	3304      	adds	r3, #4
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe f939 	bl	8002c3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d021      	beq.n	8004a1c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	699a      	ldr	r2, [r3, #24]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	18d1      	adds	r1, r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	6978      	ldr	r0, [r7, #20]
 80049e6:	f000 f8d1 	bl	8004b8c <prvInsertTimerInActiveList>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d01e      	beq.n	8004a2e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049f0:	2300      	movs	r3, #0
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	2300      	movs	r3, #0
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	2100      	movs	r1, #0
 80049fa:	6978      	ldr	r0, [r7, #20]
 80049fc:	f7ff ff8a 	bl	8004914 <xTimerGenericCommand>
 8004a00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d112      	bne.n	8004a2e <prvProcessExpiredTimer+0x82>
 8004a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0c:	f383 8811 	msr	BASEPRI, r3
 8004a10:	f3bf 8f6f 	isb	sy
 8004a14:	f3bf 8f4f 	dsb	sy
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	e7fe      	b.n	8004a1a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a22:	f023 0301 	bic.w	r3, r3, #1
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	6978      	ldr	r0, [r7, #20]
 8004a34:	4798      	blx	r3
}
 8004a36:	bf00      	nop
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	20004830 	.word	0x20004830

08004a44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a4c:	f107 0308 	add.w	r3, r7, #8
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 f857 	bl	8004b04 <prvGetNextExpireTime>
 8004a56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f000 f803 	bl	8004a68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a62:	f000 f8d5 	bl	8004c10 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a66:	e7f1      	b.n	8004a4c <prvTimerTask+0x8>

08004a68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a72:	f7ff fa57 	bl	8003f24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a76:	f107 0308 	add.w	r3, r7, #8
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 f866 	bl	8004b4c <prvSampleTimeNow>
 8004a80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d130      	bne.n	8004aea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10a      	bne.n	8004aa4 <prvProcessTimerOrBlockTask+0x3c>
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d806      	bhi.n	8004aa4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004a96:	f7ff fa53 	bl	8003f40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a9a:	68f9      	ldr	r1, [r7, #12]
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f7ff ff85 	bl	80049ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004aa2:	e024      	b.n	8004aee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d008      	beq.n	8004abc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004aaa:	4b13      	ldr	r3, [pc, #76]	; (8004af8 <prvProcessTimerOrBlockTask+0x90>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <prvProcessTimerOrBlockTask+0x50>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e000      	b.n	8004aba <prvProcessTimerOrBlockTask+0x52>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004abc:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <prvProcessTimerOrBlockTask+0x94>)
 8004abe:	6818      	ldr	r0, [r3, #0]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f7fe ffc1 	bl	8003a50 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004ace:	f7ff fa37 	bl	8003f40 <xTaskResumeAll>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10a      	bne.n	8004aee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004ad8:	4b09      	ldr	r3, [pc, #36]	; (8004b00 <prvProcessTimerOrBlockTask+0x98>)
 8004ada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	f3bf 8f4f 	dsb	sy
 8004ae4:	f3bf 8f6f 	isb	sy
}
 8004ae8:	e001      	b.n	8004aee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004aea:	f7ff fa29 	bl	8003f40 <xTaskResumeAll>
}
 8004aee:	bf00      	nop
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20004834 	.word	0x20004834
 8004afc:	20004838 	.word	0x20004838
 8004b00:	e000ed04 	.word	0xe000ed04

08004b04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004b0c:	4b0e      	ldr	r3, [pc, #56]	; (8004b48 <prvGetNextExpireTime+0x44>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <prvGetNextExpireTime+0x16>
 8004b16:	2201      	movs	r2, #1
 8004b18:	e000      	b.n	8004b1c <prvGetNextExpireTime+0x18>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d105      	bne.n	8004b34 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b28:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <prvGetNextExpireTime+0x44>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	e001      	b.n	8004b38 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b38:	68fb      	ldr	r3, [r7, #12]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20004830 	.word	0x20004830

08004b4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b54:	f7ff fa90 	bl	8004078 <xTaskGetTickCount>
 8004b58:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b5a:	4b0b      	ldr	r3, [pc, #44]	; (8004b88 <prvSampleTimeNow+0x3c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d205      	bcs.n	8004b70 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b64:	f000 f930 	bl	8004dc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	e002      	b.n	8004b76 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004b76:	4a04      	ldr	r2, [pc, #16]	; (8004b88 <prvSampleTimeNow+0x3c>)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20004840 	.word	0x20004840

08004b8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b086      	sub	sp, #24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d812      	bhi.n	8004bd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	1ad2      	subs	r2, r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d302      	bcc.n	8004bc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	e01b      	b.n	8004bfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004bc6:	4b10      	ldr	r3, [pc, #64]	; (8004c08 <prvInsertTimerInActiveList+0x7c>)
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	3304      	adds	r3, #4
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	f7fd fffa 	bl	8002bca <vListInsert>
 8004bd6:	e012      	b.n	8004bfe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d206      	bcs.n	8004bee <prvInsertTimerInActiveList+0x62>
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d302      	bcc.n	8004bee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004be8:	2301      	movs	r3, #1
 8004bea:	617b      	str	r3, [r7, #20]
 8004bec:	e007      	b.n	8004bfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bee:	4b07      	ldr	r3, [pc, #28]	; (8004c0c <prvInsertTimerInActiveList+0x80>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3304      	adds	r3, #4
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	f7fd ffe6 	bl	8002bca <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004bfe:	697b      	ldr	r3, [r7, #20]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	20004834 	.word	0x20004834
 8004c0c:	20004830 	.word	0x20004830

08004c10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b08e      	sub	sp, #56	; 0x38
 8004c14:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c16:	e0c6      	b.n	8004da6 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	da17      	bge.n	8004c4e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004c1e:	1d3b      	adds	r3, r7, #4
 8004c20:	3304      	adds	r3, #4
 8004c22:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <prvProcessReceivedCommands+0x2e>
 8004c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	61fb      	str	r3, [r7, #28]
 8004c3c:	e7fe      	b.n	8004c3c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c44:	6850      	ldr	r0, [r2, #4]
 8004c46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c48:	6892      	ldr	r2, [r2, #8]
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f2c0 80a7 	blt.w	8004da4 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d004      	beq.n	8004c6c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	3304      	adds	r3, #4
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fd ffe8 	bl	8002c3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c6c:	463b      	mov	r3, r7
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7ff ff6c 	bl	8004b4c <prvSampleTimeNow>
 8004c74:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b09      	cmp	r3, #9
 8004c7a:	f200 8094 	bhi.w	8004da6 <prvProcessReceivedCommands+0x196>
 8004c7e:	a201      	add	r2, pc, #4	; (adr r2, 8004c84 <prvProcessReceivedCommands+0x74>)
 8004c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c84:	08004cad 	.word	0x08004cad
 8004c88:	08004cad 	.word	0x08004cad
 8004c8c:	08004cad 	.word	0x08004cad
 8004c90:	08004d1f 	.word	0x08004d1f
 8004c94:	08004d33 	.word	0x08004d33
 8004c98:	08004d7b 	.word	0x08004d7b
 8004c9c:	08004cad 	.word	0x08004cad
 8004ca0:	08004cad 	.word	0x08004cad
 8004ca4:	08004d1f 	.word	0x08004d1f
 8004ca8:	08004d33 	.word	0x08004d33
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cb2:	f043 0301 	orr.w	r3, r3, #1
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	18d1      	adds	r1, r2, r3
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ccc:	f7ff ff5e 	bl	8004b8c <prvInsertTimerInActiveList>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d067      	beq.n	8004da6 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cdc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d05c      	beq.n	8004da6 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	441a      	add	r2, r3
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfe:	f7ff fe09 	bl	8004914 <xTimerGenericCommand>
 8004d02:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d14d      	bne.n	8004da6 <prvProcessReceivedCommands+0x196>
 8004d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0e:	f383 8811 	msr	BASEPRI, r3
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	61bb      	str	r3, [r7, #24]
 8004d1c:	e7fe      	b.n	8004d1c <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d24:	f023 0301 	bic.w	r3, r3, #1
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004d30:	e039      	b.n	8004da6 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d48:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d109      	bne.n	8004d66 <prvProcessReceivedCommands+0x156>
 8004d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d56:	f383 8811 	msr	BASEPRI, r3
 8004d5a:	f3bf 8f6f 	isb	sy
 8004d5e:	f3bf 8f4f 	dsb	sy
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	e7fe      	b.n	8004d64 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d68:	699a      	ldr	r2, [r3, #24]
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	18d1      	adds	r1, r2, r3
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d74:	f7ff ff0a 	bl	8004b8c <prvInsertTimerInActiveList>
					break;
 8004d78:	e015      	b.n	8004da6 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d103      	bne.n	8004d90 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8004d88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d8a:	f7fd fdb9 	bl	8002900 <vPortFree>
 8004d8e:	e00a      	b.n	8004da6 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d96:	f023 0301 	bic.w	r3, r3, #1
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004da2:	e000      	b.n	8004da6 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004da4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004da6:	4b07      	ldr	r3, [pc, #28]	; (8004dc4 <prvProcessReceivedCommands+0x1b4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	1d39      	adds	r1, r7, #4
 8004dac:	2200      	movs	r2, #0
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fe fc3a 	bl	8003628 <xQueueReceive>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f47f af2e 	bne.w	8004c18 <prvProcessReceivedCommands+0x8>
	}
}
 8004dbc:	bf00      	nop
 8004dbe:	3730      	adds	r7, #48	; 0x30
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	20004838 	.word	0x20004838

08004dc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b088      	sub	sp, #32
 8004dcc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004dce:	e047      	b.n	8004e60 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004dd0:	4b2d      	ldr	r3, [pc, #180]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dda:	4b2b      	ldr	r3, [pc, #172]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	3304      	adds	r3, #4
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fd ff27 	bl	8002c3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d02d      	beq.n	8004e60 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004e0e:	68ba      	ldr	r2, [r7, #8]
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d90e      	bls.n	8004e34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e22:	4b19      	ldr	r3, [pc, #100]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	4610      	mov	r0, r2
 8004e2e:	f7fd fecc 	bl	8002bca <vListInsert>
 8004e32:	e015      	b.n	8004e60 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e34:	2300      	movs	r3, #0
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	2300      	movs	r3, #0
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff fd68 	bl	8004914 <xTimerGenericCommand>
 8004e44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d109      	bne.n	8004e60 <prvSwitchTimerLists+0x98>
 8004e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e50:	f383 8811 	msr	BASEPRI, r3
 8004e54:	f3bf 8f6f 	isb	sy
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	e7fe      	b.n	8004e5e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e60:	4b09      	ldr	r3, [pc, #36]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1b2      	bne.n	8004dd0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004e6a:	4b07      	ldr	r3, [pc, #28]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004e70:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <prvSwitchTimerLists+0xc4>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a04      	ldr	r2, [pc, #16]	; (8004e88 <prvSwitchTimerLists+0xc0>)
 8004e76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004e78:	4a04      	ldr	r2, [pc, #16]	; (8004e8c <prvSwitchTimerLists+0xc4>)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	6013      	str	r3, [r2, #0]
}
 8004e7e:	bf00      	nop
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	20004830 	.word	0x20004830
 8004e8c:	20004834 	.word	0x20004834

08004e90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004e96:	f7fe f821 	bl	8002edc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004e9a:	4b15      	ldr	r3, [pc, #84]	; (8004ef0 <prvCheckForValidListAndQueue+0x60>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d120      	bne.n	8004ee4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ea2:	4814      	ldr	r0, [pc, #80]	; (8004ef4 <prvCheckForValidListAndQueue+0x64>)
 8004ea4:	f7fd fe40 	bl	8002b28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ea8:	4813      	ldr	r0, [pc, #76]	; (8004ef8 <prvCheckForValidListAndQueue+0x68>)
 8004eaa:	f7fd fe3d 	bl	8002b28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004eae:	4b13      	ldr	r3, [pc, #76]	; (8004efc <prvCheckForValidListAndQueue+0x6c>)
 8004eb0:	4a10      	ldr	r2, [pc, #64]	; (8004ef4 <prvCheckForValidListAndQueue+0x64>)
 8004eb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004eb4:	4b12      	ldr	r3, [pc, #72]	; (8004f00 <prvCheckForValidListAndQueue+0x70>)
 8004eb6:	4a10      	ldr	r2, [pc, #64]	; (8004ef8 <prvCheckForValidListAndQueue+0x68>)
 8004eb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004eba:	2300      	movs	r3, #0
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <prvCheckForValidListAndQueue+0x74>)
 8004ec0:	4a11      	ldr	r2, [pc, #68]	; (8004f08 <prvCheckForValidListAndQueue+0x78>)
 8004ec2:	2110      	movs	r1, #16
 8004ec4:	200a      	movs	r0, #10
 8004ec6:	f7fe f98b 	bl	80031e0 <xQueueGenericCreateStatic>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <prvCheckForValidListAndQueue+0x60>)
 8004ece:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ed0:	4b07      	ldr	r3, [pc, #28]	; (8004ef0 <prvCheckForValidListAndQueue+0x60>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d005      	beq.n	8004ee4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004ed8:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <prvCheckForValidListAndQueue+0x60>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	490b      	ldr	r1, [pc, #44]	; (8004f0c <prvCheckForValidListAndQueue+0x7c>)
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7fe fd8e 	bl	8003a00 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ee4:	f7fe f828 	bl	8002f38 <vPortExitCritical>
}
 8004ee8:	bf00      	nop
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20004838 	.word	0x20004838
 8004ef4:	20004808 	.word	0x20004808
 8004ef8:	2000481c 	.word	0x2000481c
 8004efc:	20004830 	.word	0x20004830
 8004f00:	20004834 	.word	0x20004834
 8004f04:	200048e4 	.word	0x200048e4
 8004f08:	20004844 	.word	0x20004844
 8004f0c:	08004fb4 	.word	0x08004fb4

08004f10 <__libc_init_array>:
 8004f10:	b570      	push	{r4, r5, r6, lr}
 8004f12:	4e0d      	ldr	r6, [pc, #52]	; (8004f48 <__libc_init_array+0x38>)
 8004f14:	4c0d      	ldr	r4, [pc, #52]	; (8004f4c <__libc_init_array+0x3c>)
 8004f16:	1ba4      	subs	r4, r4, r6
 8004f18:	10a4      	asrs	r4, r4, #2
 8004f1a:	2500      	movs	r5, #0
 8004f1c:	42a5      	cmp	r5, r4
 8004f1e:	d109      	bne.n	8004f34 <__libc_init_array+0x24>
 8004f20:	4e0b      	ldr	r6, [pc, #44]	; (8004f50 <__libc_init_array+0x40>)
 8004f22:	4c0c      	ldr	r4, [pc, #48]	; (8004f54 <__libc_init_array+0x44>)
 8004f24:	f000 f82c 	bl	8004f80 <_init>
 8004f28:	1ba4      	subs	r4, r4, r6
 8004f2a:	10a4      	asrs	r4, r4, #2
 8004f2c:	2500      	movs	r5, #0
 8004f2e:	42a5      	cmp	r5, r4
 8004f30:	d105      	bne.n	8004f3e <__libc_init_array+0x2e>
 8004f32:	bd70      	pop	{r4, r5, r6, pc}
 8004f34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f38:	4798      	blx	r3
 8004f3a:	3501      	adds	r5, #1
 8004f3c:	e7ee      	b.n	8004f1c <__libc_init_array+0xc>
 8004f3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f42:	4798      	blx	r3
 8004f44:	3501      	adds	r5, #1
 8004f46:	e7f2      	b.n	8004f2e <__libc_init_array+0x1e>
 8004f48:	08005000 	.word	0x08005000
 8004f4c:	08005000 	.word	0x08005000
 8004f50:	08005000 	.word	0x08005000
 8004f54:	08005004 	.word	0x08005004

08004f58 <memcpy>:
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	1e43      	subs	r3, r0, #1
 8004f5c:	440a      	add	r2, r1
 8004f5e:	4291      	cmp	r1, r2
 8004f60:	d100      	bne.n	8004f64 <memcpy+0xc>
 8004f62:	bd10      	pop	{r4, pc}
 8004f64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f6c:	e7f7      	b.n	8004f5e <memcpy+0x6>

08004f6e <memset>:
 8004f6e:	4402      	add	r2, r0
 8004f70:	4603      	mov	r3, r0
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d100      	bne.n	8004f78 <memset+0xa>
 8004f76:	4770      	bx	lr
 8004f78:	f803 1b01 	strb.w	r1, [r3], #1
 8004f7c:	e7f9      	b.n	8004f72 <memset+0x4>
	...

08004f80 <_init>:
 8004f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f82:	bf00      	nop
 8004f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f86:	bc08      	pop	{r3}
 8004f88:	469e      	mov	lr, r3
 8004f8a:	4770      	bx	lr

08004f8c <_fini>:
 8004f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f8e:	bf00      	nop
 8004f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f92:	bc08      	pop	{r3}
 8004f94:	469e      	mov	lr, r3
 8004f96:	4770      	bx	lr
