INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/serdes_test/serdes_test.ip_user_files/ip/gtwizard_0/gtwizard_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/DataExtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataExtract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7Check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS7Check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/diff_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diff_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/diff_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module diff_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/Xilinx_serdes_test_xrp/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS7_tb
INFO: [VRFC 10-2458] undeclared symbol Q0_CLK1_GTREFCLK_PAD_N_IN, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:42]
INFO: [VRFC 10-2458] undeclared symbol Q0_CLK1_GTREFCLK_PAD_P_IN, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:43]
INFO: [VRFC 10-2458] undeclared symbol DRP_CLK_IN_P, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol DRP_CLK_IN_N, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:45]
INFO: [VRFC 10-2458] undeclared symbol RXN_IN, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:47]
INFO: [VRFC 10-2458] undeclared symbol RXP_IN, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:48]
INFO: [VRFC 10-2458] undeclared symbol TXN_OUT, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:49]
INFO: [VRFC 10-2458] undeclared symbol TXP_OUT, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:50]
WARNING: [VRFC 10-2938] 'TXP_OUT' is already implicitly declared on line 50 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:56]
WARNING: [VRFC 10-2938] 'TXN_OUT' is already implicitly declared on line 49 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol TX_clk, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:66]
INFO: [VRFC 10-2458] undeclared symbol word, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:67]
INFO: [VRFC 10-2458] undeclared symbol err, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:69]
WARNING: [VRFC 10-2938] 'err' is already implicitly declared on line 69 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:71]
WARNING: [VRFC 10-2938] 'RXP_IN' is already implicitly declared on line 48 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:72]
WARNING: [VRFC 10-2938] 'RXN_IN' is already implicitly declared on line 47 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:73]
WARNING: [VRFC 10-2938] 'word' is already implicitly declared on line 67 [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:103]
INFO: [VRFC 10-2458] undeclared symbol probe0, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:132]
INFO: [VRFC 10-2458] undeclared symbol probe1, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:133]
INFO: [VRFC 10-2458] undeclared symbol probe2, assumed default net type wire [C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/From Datao/serdes_repo/PRBS7_tb.v:134]
