#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 17 21:46:14 2025
# Process ID: 5972
# Current directory: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10620 Y:\Code\Digital_Design_MCU\v20_MCU_FULL_RW\prj\MCU_FULL_RW\MCU_FULL_RW.xpr
# Log file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 989.973 ; gain = 210.855
update_compile_order -fileset sources_1
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:09:23 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 22:09:23 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:09:23 on Jun 17,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 22:09:23 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:09:23 on Jun 17,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:09:23 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 22:09:23 on Jun 17,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 22:09:23 on Jun 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=16688)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:39 on Jun 18,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Skipping module dist_mem_gen_1
# -- Skipping module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 13:21:39 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:39 on Jun 18,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 13:21:40 on Jun 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:40 on Jun 18,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Skipping module shifter
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:21:40 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:40 on Jun 18,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:21:40 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=5096)
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:22:50 on Jun 18,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../MCU_FULL_RW.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v 
# -- Compiling module dist_mem_gen_1
# -- Compiling module dist_mem_gen_0
# 
# Top level modules:
# 	dist_mem_gen_1
# 	dist_mem_gen_0
# End time: 13:22:50 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:22:50 on Jun 18,2025
# vcom -64 -93 -work xil_defaultlib ../../../../MCU_FULL_RW.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 13:22:50 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:22:51 on Jun 18,2025
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../MCU_FULL_RW.srcs/sources_1/ip/clk_wiz_0" ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/mux3.v ../../../../../../rtl/regfile.v ../../../../../../rtl/shifter.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:22:51 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:22:51 on Jun 18,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:22:51 on Jun 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/v20_MCU_FULL_RW/prj/MCU_FULL_RW/MCU_FULL_RW.sim/sim_1/behav/modelsim'
Program launched (PID=5628)
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 20:21:54 2025...
