// Seed: 2680426284
module module_0;
  assign id_1 = id_1;
  initial if (id_1) if (id_1);
  supply1 id_2;
  logic [7:0] id_3;
  assign id_2 = id_1;
  assign id_2 = id_3[-1 : 1] <= id_1;
  wire id_4;
  tri0 id_5;
  for (id_6 = 1'b0 - id_1 - id_1; -1'd0; id_2 = -1) begin : LABEL_0
    assign id_5 = id_6;
  end
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = -1'b0;
  wire id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
