

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Mar 27 21:00:40 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_3b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|    1049|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1049|   2143|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U4  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U8  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U5  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U7  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a_2_Din_A                      |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_297_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_291_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_909_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp7_fu_1114_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1122_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_16_fu_401_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_18_fu_783_p2               |     +    |      0|  0|   5|           4|           5|
    |tmp_19_fu_794_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_285_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_303_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_425_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_438_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_412_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_323_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_393_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_317_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_379_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_575_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_756_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_589_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_770_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_964_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_957_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_483_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_491_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_506_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_513_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_520_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_443_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_499_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_430_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_451_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_459_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_467_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_475_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_417_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_653_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_660_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_674_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_681_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_688_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_618_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_667_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_611_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_625_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_632_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_639_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_646_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_604_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_849_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_856_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_870_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_877_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_884_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_814_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_863_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_807_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_821_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_828_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_835_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_842_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_800_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1020_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1027_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1041_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1048_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1055_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_985_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1034_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_978_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_992_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_999_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1006_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1013_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_971_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_337_p3            |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_309_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_329_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         213|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_263_p4               |   3|          2|    3|          6|
    |i_reg_259                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_252_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_248        |   5|          2|    5|         10|
    |j_phi_fu_274_p4               |   3|          2|    3|          6|
    |j_reg_270                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  92|         33|   92|        381|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_84                            |  32|   0|   32|          0|
    |a_row_1_2_fu_88                            |  32|   0|   32|          0|
    |a_row_2_2_fu_92                            |  32|   0|   32|          0|
    |a_row_3_1_reg_1437                         |  32|   0|   32|          0|
    |a_row_3_2_fu_96                            |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_19_reg_1422  |   6|   0|    6|          0|
    |b_copy_0_3_11_fu_100                       |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_108                       |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_112                        |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_104                        |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_116                       |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_124                       |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_128                        |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_120                        |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_132                       |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_140                       |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_144                        |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_136                        |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_148                       |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_156                       |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_160                        |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_152                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1252                  |   1|   0|    1|          0|
    |i2_mid2_v_reg_1291                         |   3|   0|    3|          0|
    |i_reg_259                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1256               |   5|   0|    5|          0|
    |indvar_flatten_reg_248                     |   5|   0|    5|          0|
    |j_1_reg_1432                               |   3|   0|    3|          0|
    |j_mid2_reg_1261                            |   3|   0|    3|          0|
    |j_reg_270                                  |   3|   0|    3|          0|
    |reg_281                                    |  32|   0|   32|          0|
    |sel_tmp2_reg_1353                          |   1|   0|    1|          0|
    |sel_tmp4_reg_1366                          |   1|   0|    1|          0|
    |sel_tmp_reg_1343                           |   1|   0|    1|          0|
    |tmp7_reg_1467                              |  32|   0|   32|          0|
    |tmp_11_1_reg_1457                          |  32|   0|   32|          0|
    |tmp_11_2_reg_1462                          |  32|   0|   32|          0|
    |tmp_11_3_reg_1472                          |  32|   0|   32|          0|
    |tmp_19_reg_1422                            |   6|   0|    6|          0|
    |tmp_2_reg_1382                             |  32|   0|   32|          0|
    |tmp_3_reg_1402                             |  32|   0|   32|          0|
    |tmp_4_reg_1427                             |  32|   0|   32|          0|
    |tmp_5_reg_1330                             |   1|   0|    1|          0|
    |tmp_6_reg_1447                             |  32|   0|   32|          0|
    |tmp_7_reg_1296                             |   3|   0|    5|          2|
    |tmp_mid2_reg_1271                          |   1|   0|    1|          0|
    |tmp_reg_1314                               |   2|   0|    2|          0|
    |tmp_s_reg_1452                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_1252                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1049|   1| 1052|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_2 (4)  [1/1] 0.00ns
:0  %a_row_0_2 = alloca i32

ST_1: a_row_1_2 (5)  [1/1] 0.00ns
:1  %a_row_1_2 = alloca i32

ST_1: a_row_2_2 (6)  [1/1] 0.00ns
:2  %a_row_2_2 = alloca i32

ST_1: a_row_3_2 (7)  [1/1] 0.00ns
:3  %a_row_3_2 = alloca i32

ST_1: b_copy_0_3_11 (8)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca i32

ST_1: b_copy_0_3_8 (9)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca i32

ST_1: b_copy_0_3_12 (10)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca i32

ST_1: b_copy_0_3_1 (11)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca i32

ST_1: b_copy_1_3_11 (12)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca i32

ST_1: b_copy_1_3_8 (13)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca i32

ST_1: b_copy_1_3_12 (14)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca i32

ST_1: b_copy_1_3_1 (15)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca i32

ST_1: b_copy_2_3_11 (16)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca i32

ST_1: b_copy_2_3_8 (17)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca i32

ST_1: b_copy_2_3_12 (18)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca i32

ST_1: b_copy_2_3_1 (19)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca i32

ST_1: b_copy_3_3_11 (20)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca i32

ST_1: b_copy_3_3_8 (21)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca i32

ST_1: b_copy_3_3_12 (22)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca i32

ST_1: b_copy_3_3_1 (23)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca i32

ST_1: StgValue_35 (24)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %a_2), !map !7

ST_1: StgValue_36 (25)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %a_1), !map !14

ST_1: StgValue_37 (26)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %a_0), !map !20

ST_1: StgValue_38 (27)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_39 (28)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %a_0, [16 x i32]* %a_1, [16 x i32]* %a_2, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_40 (29)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecMemCore([16 x i32]* %a_0, [16 x i32]* %a_1, [16 x i32]* %a_2, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_41 (30)  [1/1] 1.57ns  loc: matrixmul.cpp:62
:26  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (32)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (33)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %i2_mid2_v, %.preheader7.preheader ]

ST_2: j (34)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (35)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (36)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_47 (37)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (59)  [1/1] 0.75ns  loc: matrixmul.cpp:62
.preheader7.preheader:20  %i_1 = add i3 1, %i

ST_2: exitcond (62)  [1/1] 1.94ns  loc: matrixmul.cpp:63
.preheader7.preheader:23  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (63)  [1/1] 1.37ns  loc: matrixmul.cpp:63
.preheader7.preheader:24  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: tmp_mid1 (64)  [1/1] 1.94ns  loc: matrixmul.cpp:74
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_1, 0

ST_2: tmp1 (65)  [1/1] 1.94ns  loc: matrixmul.cpp:74
.preheader7.preheader:26  %tmp1 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (66)  [1/1] 1.37ns  loc: matrixmul.cpp:74
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: i2_mid2_v (67)  [1/1] 1.37ns  loc: matrixmul.cpp:63
.preheader7.preheader:28  %i2_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i

ST_2: tmp_7 (68)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:29  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i2_mid2_v, i2 0)

ST_2: tmp_9 (69)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:30  %tmp_9 = zext i5 %tmp_7 to i64

ST_2: a_0_addr (71)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:32  %a_0_addr = getelementptr [16 x i32]* %a_0, i64 0, i64 %tmp_9

ST_2: a_row_0 (85)  [2/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:46  %a_row_0 = load i32* %a_0_addr, align 4

ST_2: tmp_8 (93)  [1/1] 0.00ns  loc: matrixmul.cpp:76
.preheader7.preheader:54  %tmp_8 = zext i3 %j_mid2 to i64

ST_2: a_1_addr (97)  [1/1] 0.00ns  loc: matrixmul.cpp:76
.preheader7.preheader:58  %a_1_addr = getelementptr [16 x i32]* %a_1, i64 0, i64 %tmp_8

ST_2: b_copy_0_3_19 (109)  [2/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:70  %b_copy_0_3_19 = load i32* %a_1_addr, align 4

ST_2: tmp (110)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:71  %tmp = trunc i3 %j_mid2 to i2


 <State 3>: 6.70ns
ST_3: b_copy_0_3_11_load (43)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load i32* %b_copy_0_3_11

ST_3: b_copy_0_3_8_load (44)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load i32* %b_copy_0_3_8

ST_3: b_copy_0_3_12_load (45)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load i32* %b_copy_0_3_12

ST_3: b_copy_0_3_1_load (46)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load i32* %b_copy_0_3_1

ST_3: tmp_10 (72)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:33  %tmp_10 = or i5 %tmp_7, 1

ST_3: tmp_11 (73)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:34  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_10)

ST_3: a_0_addr_1 (74)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:35  %a_0_addr_1 = getelementptr [16 x i32]* %a_0, i64 0, i64 %tmp_11

ST_3: tmp_5 (84)  [1/1] 1.94ns  loc: matrixmul.cpp:68
.preheader7.preheader:45  %tmp_5 = icmp eq i3 %j_mid2, 0

ST_3: a_row_0 (85)  [1/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:46  %a_row_0 = load i32* %a_0_addr, align 4

ST_3: a_row_1 (86)  [2/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:47  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_3: tmp_8_cast (96)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:57  %tmp_8_cast = zext i3 %j_mid2 to i4

ST_3: tmp_16 (98)  [1/1] 0.75ns  loc: matrixmul.cpp:63
.preheader7.preheader:59  %tmp_16 = add i4 4, %tmp_8_cast

ST_3: tmp_16_cast (99)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:60  %tmp_16_cast = zext i4 %tmp_16 to i64

ST_3: a_1_addr_1 (100)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:61  %a_1_addr_1 = getelementptr [16 x i32]* %a_1, i64 0, i64 %tmp_16_cast

ST_3: b_copy_0_3_19 (109)  [1/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:70  %b_copy_0_3_19 = load i32* %a_1_addr, align 4

ST_3: sel_tmp (111)  [1/1] 1.54ns  loc: matrixmul.cpp:63
.preheader7.preheader:72  %sel_tmp = icmp eq i2 %tmp, -2

ST_3: b_copy_0_3 (112)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:73  %b_copy_0_3 = select i1 %sel_tmp, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_19

ST_3: sel_tmp2 (113)  [1/1] 1.54ns  loc: matrixmul.cpp:63
.preheader7.preheader:74  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_3: b_copy_0_3_4 (114)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:75  %b_copy_0_3_4 = select i1 %sel_tmp2, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3

ST_3: sel_tmp4 (115)  [1/1] 1.54ns  loc: matrixmul.cpp:63
.preheader7.preheader:76  %sel_tmp4 = icmp eq i2 %tmp, 0

ST_3: b_copy_0_3_2 (116)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:77  %b_copy_0_3_2 = select i1 %sel_tmp4, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_4

ST_3: b_copy_0_3_5 (117)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:78  %b_copy_0_3_5 = select i1 %sel_tmp, i32 %b_copy_0_3_19, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_6 (118)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:79  %b_copy_0_3_6 = select i1 %sel_tmp2, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_5

ST_3: b_copy_0_3_7 (119)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:80  %b_copy_0_3_7 = select i1 %sel_tmp4, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_6

ST_3: b_copy_0_3_9 (120)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:81  %b_copy_0_3_9 = select i1 %sel_tmp2, i32 %b_copy_0_3_19, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_14 (121)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:82  %b_copy_0_3_14 = select i1 %sel_tmp4, i32 %b_copy_0_3_8_load, i32 %b_copy_0_3_9

ST_3: b_copy_0_3_15 (122)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:83  %b_copy_0_3_15 = select i1 %sel_tmp4, i32 %b_copy_0_3_19, i32 %b_copy_0_3_11_load

ST_3: b_copy_1_3_19 (123)  [2/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:84  %b_copy_1_3_19 = load i32* %a_1_addr_1, align 4

ST_3: b_copy_0_3_3 (165)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:126  %b_copy_0_3_3 = select i1 %tmp_mid2, i32 %b_copy_0_3_2, i32 %b_copy_0_3_1_load

ST_3: b_copy_0_3_16 (166)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:127  %b_copy_0_3_16 = select i1 %tmp_mid2, i32 %b_copy_0_3_7, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_17 (167)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:128  %b_copy_0_3_17 = select i1 %tmp_mid2, i32 %b_copy_0_3_14, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_18 (168)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:129  %b_copy_0_3_18 = select i1 %tmp_mid2, i32 %b_copy_0_3_15, i32 %b_copy_0_3_11_load

ST_3: tmp_2 (169)  [1/1] 1.57ns  loc: matrixmul.cpp:74
.preheader7.preheader:130  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_0_3_18, i32 %b_copy_0_3_17, i32 %b_copy_0_3_16, i32 %b_copy_0_3_3, i2 %tmp)

ST_3: StgValue_96 (195)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:156  store i32 %b_copy_0_3_3, i32* %b_copy_0_3_1

ST_3: StgValue_97 (196)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:157  store i32 %b_copy_0_3_16, i32* %b_copy_0_3_12

ST_3: StgValue_98 (197)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:158  store i32 %b_copy_0_3_17, i32* %b_copy_0_3_8

ST_3: StgValue_99 (198)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:159  store i32 %b_copy_0_3_18, i32* %b_copy_0_3_11


 <State 4>: 8.05ns
ST_4: a_row_0_2_load (39)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

ST_4: b_copy_1_3_11_load (47)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load i32* %b_copy_1_3_11

ST_4: b_copy_1_3_8_load (48)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load i32* %b_copy_1_3_8

ST_4: b_copy_1_3_12_load (49)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load i32* %b_copy_1_3_12

ST_4: b_copy_1_3_1_load (50)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load i32* %b_copy_1_3_1

ST_4: tmp_12 (75)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:36  %tmp_12 = or i5 %tmp_7, 2

ST_4: tmp_13 (76)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:37  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_12)

ST_4: a_0_addr_2 (77)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:38  %a_0_addr_2 = getelementptr [16 x i32]* %a_0, i64 0, i64 %tmp_13

ST_4: a_row_1 (86)  [1/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:47  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_4: a_row_2 (87)  [2/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:48  %a_row_2 = load i32* %a_0_addr_2, align 4

ST_4: a_row_0_1 (92)  [1/1] 1.37ns  loc: matrixmul.cpp:68
.preheader7.preheader:53  %a_row_0_1 = select i1 %tmp_5, i32 %a_row_0, i32 %a_row_0_2_load

ST_4: tmp_17 (101)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:62  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %j_mid2)

ST_4: a_1_addr_2 (102)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:63  %a_1_addr_2 = getelementptr [16 x i32]* %a_1, i64 0, i64 %tmp_17

ST_4: b_copy_1_3_19 (123)  [1/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:84  %b_copy_1_3_19 = load i32* %a_1_addr_1, align 4

ST_4: b_copy_1_3 (124)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:85  %b_copy_1_3 = select i1 %sel_tmp, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_19

ST_4: b_copy_1_3_4 (125)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:86  %b_copy_1_3_4 = select i1 %sel_tmp2, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3

ST_4: b_copy_1_3_2 (126)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:87  %b_copy_1_3_2 = select i1 %sel_tmp4, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_4

ST_4: b_copy_1_3_5 (127)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:88  %b_copy_1_3_5 = select i1 %sel_tmp, i32 %b_copy_1_3_19, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_6 (128)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:89  %b_copy_1_3_6 = select i1 %sel_tmp2, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_5

ST_4: b_copy_1_3_7 (129)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:90  %b_copy_1_3_7 = select i1 %sel_tmp4, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_6

ST_4: b_copy_1_3_9 (130)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:91  %b_copy_1_3_9 = select i1 %sel_tmp2, i32 %b_copy_1_3_19, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_14 (131)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:92  %b_copy_1_3_14 = select i1 %sel_tmp4, i32 %b_copy_1_3_8_load, i32 %b_copy_1_3_9

ST_4: b_copy_1_3_15 (132)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:93  %b_copy_1_3_15 = select i1 %sel_tmp4, i32 %b_copy_1_3_19, i32 %b_copy_1_3_11_load

ST_4: b_copy_2_3_19 (133)  [2/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:94  %b_copy_2_3_19 = load i32* %a_1_addr_2, align 4

ST_4: b_copy_1_3_3 (161)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:122  %b_copy_1_3_3 = select i1 %tmp_mid2, i32 %b_copy_1_3_2, i32 %b_copy_1_3_1_load

ST_4: b_copy_1_3_16 (162)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:123  %b_copy_1_3_16 = select i1 %tmp_mid2, i32 %b_copy_1_3_7, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_17 (163)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:124  %b_copy_1_3_17 = select i1 %tmp_mid2, i32 %b_copy_1_3_14, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_18 (164)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:125  %b_copy_1_3_18 = select i1 %tmp_mid2, i32 %b_copy_1_3_15, i32 %b_copy_1_3_11_load

ST_4: tmp_s (170)  [6/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_4: tmp_3 (171)  [1/1] 1.57ns  loc: matrixmul.cpp:74
.preheader7.preheader:132  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_1_3_18, i32 %b_copy_1_3_17, i32 %b_copy_1_3_16, i32 %b_copy_1_3_3, i2 %tmp)

ST_4: StgValue_130 (191)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:152  store i32 %b_copy_1_3_3, i32* %b_copy_1_3_1

ST_4: StgValue_131 (192)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:153  store i32 %b_copy_1_3_16, i32* %b_copy_1_3_12

ST_4: StgValue_132 (193)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:154  store i32 %b_copy_1_3_17, i32* %b_copy_1_3_8

ST_4: StgValue_133 (194)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:155  store i32 %b_copy_1_3_18, i32* %b_copy_1_3_11

ST_4: StgValue_134 (202)  [1/1] 0.00ns  loc: matrixmul.cpp:68
.preheader7.preheader:163  store i32 %a_row_0_1, i32* %a_row_0_2


 <State 5>: 8.05ns
ST_5: a_row_1_2_load (40)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

ST_5: b_copy_2_3_11_load (51)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load i32* %b_copy_2_3_11

ST_5: b_copy_2_3_8_load (52)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load i32* %b_copy_2_3_8

ST_5: b_copy_2_3_12_load (53)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load i32* %b_copy_2_3_12

ST_5: b_copy_2_3_1_load (54)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load i32* %b_copy_2_3_1

ST_5: tmp_9_cast (70)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:31  %tmp_9_cast = zext i5 %tmp_7 to i6

ST_5: tmp_14 (78)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:39  %tmp_14 = or i5 %tmp_7, 3

ST_5: tmp_15 (79)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:40  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_14)

ST_5: a_0_addr_3 (80)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:41  %a_0_addr_3 = getelementptr [16 x i32]* %a_0, i64 0, i64 %tmp_15

ST_5: a_row_2 (87)  [1/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:48  %a_row_2 = load i32* %a_0_addr_2, align 4

ST_5: a_row_3 (88)  [2/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:49  %a_row_3 = load i32* %a_0_addr_3, align 4

ST_5: a_row_1_1 (91)  [1/1] 1.37ns  loc: matrixmul.cpp:68
.preheader7.preheader:52  %a_row_1_1 = select i1 %tmp_5, i32 %a_row_1, i32 %a_row_1_2_load

ST_5: tmp_8_cast6 (94)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:55  %tmp_8_cast6 = zext i3 %j_mid2 to i6

ST_5: tmp_8_cast5 (95)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:56  %tmp_8_cast5 = zext i3 %j_mid2 to i5

ST_5: tmp_18 (103)  [1/1] 1.67ns  loc: matrixmul.cpp:63
.preheader7.preheader:64  %tmp_18 = add i5 12, %tmp_8_cast5

ST_5: tmp_18_cast (104)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:65  %tmp_18_cast = zext i5 %tmp_18 to i64

ST_5: a_1_addr_3 (105)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:66  %a_1_addr_3 = getelementptr [16 x i32]* %a_1, i64 0, i64 %tmp_18_cast

ST_5: tmp_19 (106)  [1/1] 1.67ns  loc: matrixmul.cpp:63
.preheader7.preheader:67  %tmp_19 = add i6 %tmp_9_cast, %tmp_8_cast6

ST_5: b_copy_2_3_19 (133)  [1/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:94  %b_copy_2_3_19 = load i32* %a_1_addr_2, align 4

ST_5: b_copy_2_3 (134)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:95  %b_copy_2_3 = select i1 %sel_tmp, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_19

ST_5: b_copy_2_3_4 (135)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:96  %b_copy_2_3_4 = select i1 %sel_tmp2, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3

ST_5: b_copy_2_3_2 (136)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:97  %b_copy_2_3_2 = select i1 %sel_tmp4, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_4

ST_5: b_copy_2_3_5 (137)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:98  %b_copy_2_3_5 = select i1 %sel_tmp, i32 %b_copy_2_3_19, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_6 (138)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:99  %b_copy_2_3_6 = select i1 %sel_tmp2, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_5

ST_5: b_copy_2_3_7 (139)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:100  %b_copy_2_3_7 = select i1 %sel_tmp4, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_6

ST_5: b_copy_2_3_9 (140)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:101  %b_copy_2_3_9 = select i1 %sel_tmp2, i32 %b_copy_2_3_19, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_14 (141)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:102  %b_copy_2_3_14 = select i1 %sel_tmp4, i32 %b_copy_2_3_8_load, i32 %b_copy_2_3_9

ST_5: b_copy_2_3_15 (142)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:103  %b_copy_2_3_15 = select i1 %sel_tmp4, i32 %b_copy_2_3_19, i32 %b_copy_2_3_11_load

ST_5: b_copy_3_3_19 (143)  [2/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:104  %b_copy_3_3_19 = load i32* %a_1_addr_3, align 4

ST_5: b_copy_2_3_3 (157)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:118  %b_copy_2_3_3 = select i1 %tmp_mid2, i32 %b_copy_2_3_2, i32 %b_copy_2_3_1_load

ST_5: b_copy_2_3_16 (158)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:119  %b_copy_2_3_16 = select i1 %tmp_mid2, i32 %b_copy_2_3_7, i32 %b_copy_2_3_12_load

ST_5: b_copy_2_3_17 (159)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:120  %b_copy_2_3_17 = select i1 %tmp_mid2, i32 %b_copy_2_3_14, i32 %b_copy_2_3_8_load

ST_5: b_copy_2_3_18 (160)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:121  %b_copy_2_3_18 = select i1 %tmp_mid2, i32 %b_copy_2_3_15, i32 %b_copy_2_3_11_load

ST_5: tmp_s (170)  [5/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_5: tmp_11_1 (172)  [6/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_5: tmp_4 (173)  [1/1] 1.57ns  loc: matrixmul.cpp:74
.preheader7.preheader:134  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_2_3_18, i32 %b_copy_2_3_17, i32 %b_copy_2_3_16, i32 %b_copy_2_3_3, i2 %tmp)

ST_5: j_1 (182)  [1/1] 0.75ns  loc: matrixmul.cpp:63
.preheader7.preheader:143  %j_1 = add i3 1, %j_mid2

ST_5: StgValue_172 (187)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:148  store i32 %b_copy_2_3_3, i32* %b_copy_2_3_1

ST_5: StgValue_173 (188)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:149  store i32 %b_copy_2_3_16, i32* %b_copy_2_3_12

ST_5: StgValue_174 (189)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:150  store i32 %b_copy_2_3_17, i32* %b_copy_2_3_8

ST_5: StgValue_175 (190)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:151  store i32 %b_copy_2_3_18, i32* %b_copy_2_3_11

ST_5: StgValue_176 (201)  [1/1] 0.00ns  loc: matrixmul.cpp:68
.preheader7.preheader:162  store i32 %a_row_1_1, i32* %a_row_1_2


 <State 6>: 8.05ns
ST_6: a_row_2_2_load (41)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_2_2_load = load i32* %a_row_2_2

ST_6: a_row_3_2_load (42)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_3_2_load = load i32* %a_row_3_2

ST_6: b_copy_3_3_11_load (55)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load i32* %b_copy_3_3_11

ST_6: b_copy_3_3_8_load (56)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load i32* %b_copy_3_3_8

ST_6: b_copy_3_3_12_load (57)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load i32* %b_copy_3_3_12

ST_6: b_copy_3_3_1_load (58)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load i32* %b_copy_3_3_1

ST_6: a_row_3 (88)  [1/2] 2.39ns  loc: matrixmul.cpp:70
.preheader7.preheader:49  %a_row_3 = load i32* %a_0_addr_3, align 4

ST_6: a_row_3_1 (89)  [1/1] 1.37ns  loc: matrixmul.cpp:68
.preheader7.preheader:50  %a_row_3_1 = select i1 %tmp_5, i32 %a_row_3, i32 %a_row_3_2_load

ST_6: a_row_2_1 (90)  [1/1] 1.37ns  loc: matrixmul.cpp:68
.preheader7.preheader:51  %a_row_2_1 = select i1 %tmp_5, i32 %a_row_2, i32 %a_row_2_2_load

ST_6: b_copy_3_3_19 (143)  [1/2] 2.39ns  loc: matrixmul.cpp:76
.preheader7.preheader:104  %b_copy_3_3_19 = load i32* %a_1_addr_3, align 4

ST_6: b_copy_3_3 (144)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:105  %b_copy_3_3 = select i1 %sel_tmp, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_19

ST_6: b_copy_3_3_4 (145)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:106  %b_copy_3_3_4 = select i1 %sel_tmp2, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3

ST_6: b_copy_3_3_2 (146)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:107  %b_copy_3_3_2 = select i1 %sel_tmp4, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_4

ST_6: b_copy_3_3_5 (147)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:108  %b_copy_3_3_5 = select i1 %sel_tmp, i32 %b_copy_3_3_19, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_6 (148)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:109  %b_copy_3_3_6 = select i1 %sel_tmp2, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_5

ST_6: b_copy_3_3_7 (149)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:110  %b_copy_3_3_7 = select i1 %sel_tmp4, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_6

ST_6: b_copy_3_3_9 (150)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:111  %b_copy_3_3_9 = select i1 %sel_tmp2, i32 %b_copy_3_3_19, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_14 (151)  [1/1] 1.37ns  loc: matrixmul.cpp:63 (out node of the LUT)
.preheader7.preheader:112  %b_copy_3_3_14 = select i1 %sel_tmp4, i32 %b_copy_3_3_8_load, i32 %b_copy_3_3_9

ST_6: b_copy_3_3_15 (152)  [1/1] 0.00ns  loc: matrixmul.cpp:63 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:113  %b_copy_3_3_15 = select i1 %sel_tmp4, i32 %b_copy_3_3_19, i32 %b_copy_3_3_11_load

ST_6: b_copy_3_3_3 (153)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:114  %b_copy_3_3_3 = select i1 %tmp_mid2, i32 %b_copy_3_3_2, i32 %b_copy_3_3_1_load

ST_6: b_copy_3_3_16 (154)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:115  %b_copy_3_3_16 = select i1 %tmp_mid2, i32 %b_copy_3_3_7, i32 %b_copy_3_3_12_load

ST_6: b_copy_3_3_17 (155)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:116  %b_copy_3_3_17 = select i1 %tmp_mid2, i32 %b_copy_3_3_14, i32 %b_copy_3_3_8_load

ST_6: b_copy_3_3_18 (156)  [1/1] 1.37ns  loc: matrixmul.cpp:74 (out node of the LUT)
.preheader7.preheader:117  %b_copy_3_3_18 = select i1 %tmp_mid2, i32 %b_copy_3_3_15, i32 %b_copy_3_3_11_load

ST_6: tmp_s (170)  [4/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_6: tmp_11_1 (172)  [5/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_6: tmp_11_2 (174)  [6/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_6: tmp_6 (175)  [1/1] 1.57ns  loc: matrixmul.cpp:74
.preheader7.preheader:136  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_3_3_18, i32 %b_copy_3_3_17, i32 %b_copy_3_3_16, i32 %b_copy_3_3_3, i2 %tmp)

ST_6: StgValue_204 (183)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:144  store i32 %b_copy_3_3_3, i32* %b_copy_3_3_1

ST_6: StgValue_205 (184)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:145  store i32 %b_copy_3_3_16, i32* %b_copy_3_3_12

ST_6: StgValue_206 (185)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:146  store i32 %b_copy_3_3_17, i32* %b_copy_3_3_8

ST_6: StgValue_207 (186)  [1/1] 0.00ns  loc: matrixmul.cpp:74
.preheader7.preheader:147  store i32 %b_copy_3_3_18, i32* %b_copy_3_3_11

ST_6: StgValue_208 (199)  [1/1] 0.00ns  loc: matrixmul.cpp:68
.preheader7.preheader:160  store i32 %a_row_3_1, i32* %a_row_3_2

ST_6: StgValue_209 (200)  [1/1] 0.00ns  loc: matrixmul.cpp:68
.preheader7.preheader:161  store i32 %a_row_2_1, i32* %a_row_2_2


 <State 7>: 6.68ns
ST_7: tmp_s (170)  [3/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_7: tmp_11_1 (172)  [4/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_7: tmp_11_2 (174)  [5/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_7: tmp_11_3 (176)  [6/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1


 <State 8>: 6.68ns
ST_8: tmp_s (170)  [2/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_8: tmp_11_1 (172)  [3/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_8: tmp_11_2 (174)  [4/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_8: tmp_11_3 (176)  [5/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1


 <State 9>: 6.68ns
ST_9: tmp_s (170)  [1/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:131  %tmp_s = mul nsw i32 %tmp_2, %a_row_0_1

ST_9: tmp_11_1 (172)  [2/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_9: tmp_11_2 (174)  [3/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_9: tmp_11_3 (176)  [4/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1


 <State 10>: 6.68ns
ST_10: tmp_11_1 (172)  [1/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:133  %tmp_11_1 = mul nsw i32 %tmp_3, %a_row_1_1

ST_10: tmp_11_2 (174)  [2/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_10: tmp_11_3 (176)  [3/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1


 <State 11>: 6.68ns
ST_11: tmp_11_2 (174)  [1/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:135  %tmp_11_2 = mul nsw i32 %tmp_4, %a_row_2_1

ST_11: tmp_11_3 (176)  [2/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1

ST_11: tmp7 (177)  [1/1] 2.39ns  loc: matrixmul.cpp:81
.preheader7.preheader:138  %tmp7 = add i32 %tmp_11_1, %tmp_s


 <State 12>: 6.68ns
ST_12: tmp_11_3 (176)  [1/6] 6.68ns  loc: matrixmul.cpp:81
.preheader7.preheader:137  %tmp_11_3 = mul nsw i32 %tmp_6, %a_row_3_1


 <State 13>: 6.23ns
ST_13: StgValue_229 (60)  [1/1] 0.00ns
.preheader7.preheader:21  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_13: empty (61)  [1/1] 0.00ns
.preheader7.preheader:22  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: StgValue_231 (81)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:42  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_13: tmp_1 (82)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:43  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

ST_13: StgValue_233 (83)  [1/1] 0.00ns  loc: matrixmul.cpp:64
.preheader7.preheader:44  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: tmp_19_cast (107)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:68  %tmp_19_cast = zext i6 %tmp_19 to i64

ST_13: a_2_addr (108)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:69  %a_2_addr = getelementptr [16 x i32]* %a_2, i64 0, i64 %tmp_19_cast

ST_13: tmp8 (178)  [1/1] 1.92ns  loc: matrixmul.cpp:81
.preheader7.preheader:139  %tmp8 = add i32 %tmp_11_3, %tmp_11_2

ST_13: tmp_12_3 (179)  [1/1] 1.92ns  loc: matrixmul.cpp:81
.preheader7.preheader:140  %tmp_12_3 = add nsw i32 %tmp7, %tmp8

ST_13: StgValue_238 (180)  [1/1] 2.39ns  loc: matrixmul.cpp:84
.preheader7.preheader:141  store i32 %tmp_12_3, i32* %a_2_addr, align 4

ST_13: empty_3 (181)  [1/1] 0.00ns  loc: matrixmul.cpp:85
.preheader7.preheader:142  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_1) nounwind

ST_13: StgValue_240 (203)  [1/1] 0.00ns  loc: matrixmul.cpp:63
.preheader7.preheader:164  br label %.preheader7


 <State 14>: 0.00ns
ST_14: StgValue_241 (205)  [1/1] 0.00ns  loc: matrixmul.cpp:87
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0_2           (alloca           ) [ 001111111111110]
a_row_1_2           (alloca           ) [ 001111111111110]
a_row_2_2           (alloca           ) [ 001111111111110]
a_row_3_2           (alloca           ) [ 001111111111110]
b_copy_0_3_11       (alloca           ) [ 001111111111110]
b_copy_0_3_8        (alloca           ) [ 001111111111110]
b_copy_0_3_12       (alloca           ) [ 001111111111110]
b_copy_0_3_1        (alloca           ) [ 001111111111110]
b_copy_1_3_11       (alloca           ) [ 001111111111110]
b_copy_1_3_8        (alloca           ) [ 001111111111110]
b_copy_1_3_12       (alloca           ) [ 001111111111110]
b_copy_1_3_1        (alloca           ) [ 001111111111110]
b_copy_2_3_11       (alloca           ) [ 001111111111110]
b_copy_2_3_8        (alloca           ) [ 001111111111110]
b_copy_2_3_12       (alloca           ) [ 001111111111110]
b_copy_2_3_1        (alloca           ) [ 001111111111110]
b_copy_3_3_11       (alloca           ) [ 001111111111110]
b_copy_3_3_8        (alloca           ) [ 001111111111110]
b_copy_3_3_12       (alloca           ) [ 001111111111110]
b_copy_3_3_1        (alloca           ) [ 001111111111110]
StgValue_35         (specbitsmap      ) [ 000000000000000]
StgValue_36         (specbitsmap      ) [ 000000000000000]
StgValue_37         (specbitsmap      ) [ 000000000000000]
StgValue_38         (spectopmodule    ) [ 000000000000000]
StgValue_39         (specinterface    ) [ 000000000000000]
StgValue_40         (specmemcore      ) [ 000000000000000]
StgValue_41         (br               ) [ 011111111111110]
indvar_flatten      (phi              ) [ 001000000000000]
i                   (phi              ) [ 001000000000000]
j                   (phi              ) [ 001000000000000]
exitcond_flatten    (icmp             ) [ 001111111111110]
indvar_flatten_next (add              ) [ 011111111111110]
StgValue_47         (br               ) [ 000000000000000]
i_1                 (add              ) [ 000000000000000]
exitcond            (icmp             ) [ 000000000000000]
j_mid2              (select           ) [ 000111000000000]
tmp_mid1            (icmp             ) [ 000000000000000]
tmp1                (icmp             ) [ 000000000000000]
tmp_mid2            (select           ) [ 001111100000000]
i2_mid2_v           (select           ) [ 011111111111110]
tmp_7               (bitconcatenate   ) [ 000111000000000]
tmp_9               (zext             ) [ 000000000000000]
a_0_addr            (getelementptr    ) [ 000100000000000]
tmp_8               (zext             ) [ 000000000000000]
a_1_addr            (getelementptr    ) [ 000100000000000]
tmp                 (trunc            ) [ 001111100000000]
b_copy_0_3_11_load  (load             ) [ 000000000000000]
b_copy_0_3_8_load   (load             ) [ 000000000000000]
b_copy_0_3_12_load  (load             ) [ 000000000000000]
b_copy_0_3_1_load   (load             ) [ 000000000000000]
tmp_10              (or               ) [ 000000000000000]
tmp_11              (bitconcatenate   ) [ 000000000000000]
a_0_addr_1          (getelementptr    ) [ 000010000000000]
tmp_5               (icmp             ) [ 001011100000000]
a_row_0             (load             ) [ 000010000000000]
tmp_8_cast          (zext             ) [ 000000000000000]
tmp_16              (add              ) [ 000000000000000]
tmp_16_cast         (zext             ) [ 000000000000000]
a_1_addr_1          (getelementptr    ) [ 000010000000000]
b_copy_0_3_19       (load             ) [ 000000000000000]
sel_tmp             (icmp             ) [ 001011100000000]
b_copy_0_3          (select           ) [ 000000000000000]
sel_tmp2            (icmp             ) [ 001011100000000]
b_copy_0_3_4        (select           ) [ 000000000000000]
sel_tmp4            (icmp             ) [ 001011100000000]
b_copy_0_3_2        (select           ) [ 000000000000000]
b_copy_0_3_5        (select           ) [ 000000000000000]
b_copy_0_3_6        (select           ) [ 000000000000000]
b_copy_0_3_7        (select           ) [ 000000000000000]
b_copy_0_3_9        (select           ) [ 000000000000000]
b_copy_0_3_14       (select           ) [ 000000000000000]
b_copy_0_3_15       (select           ) [ 000000000000000]
b_copy_0_3_3        (select           ) [ 000000000000000]
b_copy_0_3_16       (select           ) [ 000000000000000]
b_copy_0_3_17       (select           ) [ 000000000000000]
b_copy_0_3_18       (select           ) [ 000000000000000]
tmp_2               (mux              ) [ 001111111100000]
StgValue_96         (store            ) [ 000000000000000]
StgValue_97         (store            ) [ 000000000000000]
StgValue_98         (store            ) [ 000000000000000]
StgValue_99         (store            ) [ 000000000000000]
a_row_0_2_load      (load             ) [ 000000000000000]
b_copy_1_3_11_load  (load             ) [ 000000000000000]
b_copy_1_3_8_load   (load             ) [ 000000000000000]
b_copy_1_3_12_load  (load             ) [ 000000000000000]
b_copy_1_3_1_load   (load             ) [ 000000000000000]
tmp_12              (or               ) [ 000000000000000]
tmp_13              (bitconcatenate   ) [ 000000000000000]
a_0_addr_2          (getelementptr    ) [ 000001000000000]
a_row_1             (load             ) [ 000001000000000]
a_row_0_1           (select           ) [ 001111111100000]
tmp_17              (bitconcatenate   ) [ 000000000000000]
a_1_addr_2          (getelementptr    ) [ 000001000000000]
b_copy_1_3_19       (load             ) [ 000000000000000]
b_copy_1_3          (select           ) [ 000000000000000]
b_copy_1_3_4        (select           ) [ 000000000000000]
b_copy_1_3_2        (select           ) [ 000000000000000]
b_copy_1_3_5        (select           ) [ 000000000000000]
b_copy_1_3_6        (select           ) [ 000000000000000]
b_copy_1_3_7        (select           ) [ 000000000000000]
b_copy_1_3_9        (select           ) [ 000000000000000]
b_copy_1_3_14       (select           ) [ 000000000000000]
b_copy_1_3_15       (select           ) [ 000000000000000]
b_copy_1_3_3        (select           ) [ 000000000000000]
b_copy_1_3_16       (select           ) [ 000000000000000]
b_copy_1_3_17       (select           ) [ 000000000000000]
b_copy_1_3_18       (select           ) [ 000000000000000]
tmp_3               (mux              ) [ 001111111110000]
StgValue_130        (store            ) [ 000000000000000]
StgValue_131        (store            ) [ 000000000000000]
StgValue_132        (store            ) [ 000000000000000]
StgValue_133        (store            ) [ 000000000000000]
StgValue_134        (store            ) [ 000000000000000]
a_row_1_2_load      (load             ) [ 000000000000000]
b_copy_2_3_11_load  (load             ) [ 000000000000000]
b_copy_2_3_8_load   (load             ) [ 000000000000000]
b_copy_2_3_12_load  (load             ) [ 000000000000000]
b_copy_2_3_1_load   (load             ) [ 000000000000000]
tmp_9_cast          (zext             ) [ 000000000000000]
tmp_14              (or               ) [ 000000000000000]
tmp_15              (bitconcatenate   ) [ 000000000000000]
a_0_addr_3          (getelementptr    ) [ 001000100000000]
a_row_2             (load             ) [ 001000100000000]
a_row_1_1           (select           ) [ 001111111110000]
tmp_8_cast6         (zext             ) [ 000000000000000]
tmp_8_cast5         (zext             ) [ 000000000000000]
tmp_18              (add              ) [ 000000000000000]
tmp_18_cast         (zext             ) [ 000000000000000]
a_1_addr_3          (getelementptr    ) [ 001000100000000]
tmp_19              (add              ) [ 001111111111110]
b_copy_2_3_19       (load             ) [ 000000000000000]
b_copy_2_3          (select           ) [ 000000000000000]
b_copy_2_3_4        (select           ) [ 000000000000000]
b_copy_2_3_2        (select           ) [ 000000000000000]
b_copy_2_3_5        (select           ) [ 000000000000000]
b_copy_2_3_6        (select           ) [ 000000000000000]
b_copy_2_3_7        (select           ) [ 000000000000000]
b_copy_2_3_9        (select           ) [ 000000000000000]
b_copy_2_3_14       (select           ) [ 000000000000000]
b_copy_2_3_15       (select           ) [ 000000000000000]
b_copy_2_3_3        (select           ) [ 000000000000000]
b_copy_2_3_16       (select           ) [ 000000000000000]
b_copy_2_3_17       (select           ) [ 000000000000000]
b_copy_2_3_18       (select           ) [ 000000000000000]
tmp_4               (mux              ) [ 001111111111000]
j_1                 (add              ) [ 011111111111110]
StgValue_172        (store            ) [ 000000000000000]
StgValue_173        (store            ) [ 000000000000000]
StgValue_174        (store            ) [ 000000000000000]
StgValue_175        (store            ) [ 000000000000000]
StgValue_176        (store            ) [ 000000000000000]
a_row_2_2_load      (load             ) [ 000000000000000]
a_row_3_2_load      (load             ) [ 000000000000000]
b_copy_3_3_11_load  (load             ) [ 000000000000000]
b_copy_3_3_8_load   (load             ) [ 000000000000000]
b_copy_3_3_12_load  (load             ) [ 000000000000000]
b_copy_3_3_1_load   (load             ) [ 000000000000000]
a_row_3             (load             ) [ 000000000000000]
a_row_3_1           (select           ) [ 001111011111100]
a_row_2_1           (select           ) [ 001111011111000]
b_copy_3_3_19       (load             ) [ 000000000000000]
b_copy_3_3          (select           ) [ 000000000000000]
b_copy_3_3_4        (select           ) [ 000000000000000]
b_copy_3_3_2        (select           ) [ 000000000000000]
b_copy_3_3_5        (select           ) [ 000000000000000]
b_copy_3_3_6        (select           ) [ 000000000000000]
b_copy_3_3_7        (select           ) [ 000000000000000]
b_copy_3_3_9        (select           ) [ 000000000000000]
b_copy_3_3_14       (select           ) [ 000000000000000]
b_copy_3_3_15       (select           ) [ 000000000000000]
b_copy_3_3_3        (select           ) [ 000000000000000]
b_copy_3_3_16       (select           ) [ 000000000000000]
b_copy_3_3_17       (select           ) [ 000000000000000]
b_copy_3_3_18       (select           ) [ 000000000000000]
tmp_6               (mux              ) [ 001111011111100]
StgValue_204        (store            ) [ 000000000000000]
StgValue_205        (store            ) [ 000000000000000]
StgValue_206        (store            ) [ 000000000000000]
StgValue_207        (store            ) [ 000000000000000]
StgValue_208        (store            ) [ 000000000000000]
StgValue_209        (store            ) [ 000000000000000]
tmp_s               (mul              ) [ 001100000011000]
tmp_11_1            (mul              ) [ 000100000001000]
tmp_11_2            (mul              ) [ 000011000000110]
tmp7                (add              ) [ 000011000000110]
tmp_11_3            (mul              ) [ 000001000000010]
StgValue_229        (specloopname     ) [ 000000000000000]
empty               (speclooptripcount) [ 000000000000000]
StgValue_231        (specloopname     ) [ 000000000000000]
tmp_1               (specregionbegin  ) [ 000000000000000]
StgValue_233        (specpipeline     ) [ 000000000000000]
tmp_19_cast         (zext             ) [ 000000000000000]
a_2_addr            (getelementptr    ) [ 000000000000000]
tmp8                (add              ) [ 000000000000000]
tmp_12_3            (add              ) [ 000000000000000]
StgValue_238        (store            ) [ 000000000000000]
empty_3             (specregionend    ) [ 000000000000000]
StgValue_240        (br               ) [ 011111111111110]
StgValue_241        (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_col_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="a_row_0_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_row_1_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_row_2_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_row_3_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_3_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_copy_0_3_11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_copy_0_3_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_copy_0_3_12_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_copy_0_3_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_copy_1_3_11_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_copy_1_3_8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_copy_1_3_12_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_12/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_copy_1_3_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_copy_2_3_11_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_11/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_copy_2_3_8_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_8/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_copy_2_3_12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_12/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_copy_2_3_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_copy_3_3_11_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_11/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_copy_3_3_8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_8/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b_copy_3_3_12_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_12/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_copy_3_3_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="a_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0/2 a_row_1/3 a_row_2/4 a_row_3/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="a_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_19/2 b_copy_1_3_19/3 b_copy_2_3_19/4 b_copy_3_3_19/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_0_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="a_1_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_0_addr_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_2/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_1_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="a_0_addr_3_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_3/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_1_addr_3_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_3/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="a_2_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/13 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_238_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/13 "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="1"/>
<pin id="250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="3" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0 a_row_1 a_row_2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond_flatten_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_next_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="j_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_mid1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_mid2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i2_mid2_v_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_mid2_v/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="b_copy_0_3_11_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_11_load/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="b_copy_0_3_8_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_8_load/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="b_copy_0_3_12_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_12_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="b_copy_0_3_1_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_1_load/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_11_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_8_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_16_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_16_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sel_tmp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="1"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="b_copy_0_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sel_tmp2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="1"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="b_copy_0_3_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_4/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sel_tmp4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="1"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="b_copy_0_3_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_2/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="b_copy_0_3_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_5/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="b_copy_0_3_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_6/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="b_copy_0_3_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_7/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="b_copy_0_3_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_9/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="b_copy_0_3_14_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_14/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="b_copy_0_3_15_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="32" slack="0"/>
<pin id="495" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_15/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="b_copy_0_3_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_3/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="b_copy_0_3_16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_16/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="b_copy_0_3_17_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_17/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="b_copy_0_3_18_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_18/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="0" index="3" bw="32" slack="0"/>
<pin id="532" dir="0" index="4" bw="32" slack="0"/>
<pin id="533" dir="0" index="5" bw="2" slack="1"/>
<pin id="534" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="StgValue_96_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="StgValue_97_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="2"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="StgValue_98_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="2"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="StgValue_99_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="2"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="a_row_0_2_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="3"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_2_load/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="b_copy_1_3_11_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="3"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_11_load/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="b_copy_1_3_8_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="3"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_8_load/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="b_copy_1_3_12_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="3"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_12_load/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="b_copy_1_3_1_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_1_load/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_12_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="2"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_13_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="a_row_0_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_0_1/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_17_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="3" slack="2"/>
<pin id="600" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="b_copy_1_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="b_copy_1_3_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_4/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="b_copy_1_3_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_2/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="b_copy_1_3_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_5/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="b_copy_1_3_6_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="32" slack="0"/>
<pin id="636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_6/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="b_copy_1_3_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="32" slack="0"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_7/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="b_copy_1_3_9_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_9/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="b_copy_1_3_14_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_14/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="b_copy_1_3_15_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="32" slack="0"/>
<pin id="664" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_15/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="b_copy_1_3_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="2"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_3/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="b_copy_1_3_16_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="2"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_16/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="b_copy_1_3_17_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="2"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_17/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="b_copy_1_3_18_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_18/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="32" slack="0"/>
<pin id="704" dir="0" index="3" bw="32" slack="0"/>
<pin id="705" dir="0" index="4" bw="32" slack="0"/>
<pin id="706" dir="0" index="5" bw="2" slack="2"/>
<pin id="707" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_130_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="3"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="StgValue_131_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="3"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="StgValue_132_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="3"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_133_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="3"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="StgValue_134_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="3"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="a_row_1_2_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="4"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_2_load/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="b_copy_2_3_11_load_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="4"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_11_load/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="b_copy_2_3_8_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="4"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_8_load/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="b_copy_2_3_12_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="4"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_12_load/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="b_copy_2_3_1_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="4"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_1_load/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_9_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="3"/>
<pin id="755" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_14_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="3"/>
<pin id="758" dir="0" index="1" bw="5" slack="0"/>
<pin id="759" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_15_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="a_row_1_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="2"/>
<pin id="772" dir="0" index="1" bw="32" slack="1"/>
<pin id="773" dir="0" index="2" bw="32" slack="0"/>
<pin id="774" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_1_1/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_8_cast6_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="3"/>
<pin id="779" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast6/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_8_cast5_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="3"/>
<pin id="782" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast5/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_18_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="0" index="1" bw="3" slack="0"/>
<pin id="786" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_18_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_19_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="1" index="2" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="b_copy_2_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="2"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="32" slack="0"/>
<pin id="804" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="b_copy_2_3_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="2"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="0" index="2" bw="32" slack="0"/>
<pin id="811" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_4/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="b_copy_2_3_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="2"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="32" slack="0"/>
<pin id="818" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_2/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="b_copy_2_3_5_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="2"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="0" index="2" bw="32" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_5/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="b_copy_2_3_6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="2"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_6/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="b_copy_2_3_7_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="2"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="32" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_7/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="b_copy_2_3_9_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="2"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="0" index="2" bw="32" slack="0"/>
<pin id="846" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_9/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="b_copy_2_3_14_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="2"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="0" index="2" bw="32" slack="0"/>
<pin id="853" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_14/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="b_copy_2_3_15_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="2"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="32" slack="0"/>
<pin id="860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_15/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="b_copy_2_3_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="3"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="0" index="2" bw="32" slack="0"/>
<pin id="867" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_3/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="b_copy_2_3_16_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="3"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="32" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_16/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="b_copy_2_3_17_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="3"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="0" index="2" bw="32" slack="0"/>
<pin id="881" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_17/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="b_copy_2_3_18_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="3"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="0" index="2" bw="32" slack="0"/>
<pin id="888" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_18/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="grp_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_1/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_4_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="0" index="3" bw="32" slack="0"/>
<pin id="901" dir="0" index="4" bw="32" slack="0"/>
<pin id="902" dir="0" index="5" bw="2" slack="3"/>
<pin id="903" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="j_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="3" slack="3"/>
<pin id="912" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="StgValue_172_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="4"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="StgValue_173_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="4"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="StgValue_174_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="4"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="StgValue_175_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="4"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="StgValue_176_store_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="4"/>
<pin id="937" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="a_row_2_2_load_load_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="5"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_2_load/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="a_row_3_2_load_load_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="5"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_3_2_load/6 "/>
</bind>
</comp>

<comp id="945" class="1004" name="b_copy_3_3_11_load_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="5"/>
<pin id="947" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_11_load/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="b_copy_3_3_8_load_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="5"/>
<pin id="950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_8_load/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="b_copy_3_3_12_load_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="5"/>
<pin id="953" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_12_load/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="b_copy_3_3_1_load_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="5"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_1_load/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="a_row_3_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="3"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="0" index="2" bw="32" slack="0"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_3_1/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="a_row_2_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="3"/>
<pin id="966" dir="0" index="1" bw="32" slack="1"/>
<pin id="967" dir="0" index="2" bw="32" slack="0"/>
<pin id="968" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_2_1/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="b_copy_3_3_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="3"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="32" slack="0"/>
<pin id="975" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="b_copy_3_3_4_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="3"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="0" index="2" bw="32" slack="0"/>
<pin id="982" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_4/6 "/>
</bind>
</comp>

<comp id="985" class="1004" name="b_copy_3_3_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="3"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_2/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="b_copy_3_3_5_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="3"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="0" index="2" bw="32" slack="0"/>
<pin id="996" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_5/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="b_copy_3_3_6_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="3"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="32" slack="0"/>
<pin id="1003" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_6/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="b_copy_3_3_7_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="3"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="0" index="2" bw="32" slack="0"/>
<pin id="1010" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_7/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="b_copy_3_3_9_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="3"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="0" index="2" bw="32" slack="0"/>
<pin id="1017" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_9/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="b_copy_3_3_14_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="3"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="0" index="2" bw="32" slack="0"/>
<pin id="1024" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_14/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="b_copy_3_3_15_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="3"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="32" slack="0"/>
<pin id="1031" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_15/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="b_copy_3_3_3_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="4"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="0" index="2" bw="32" slack="0"/>
<pin id="1038" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_3/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="b_copy_3_3_16_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="4"/>
<pin id="1043" dir="0" index="1" bw="32" slack="0"/>
<pin id="1044" dir="0" index="2" bw="32" slack="0"/>
<pin id="1045" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_16/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="b_copy_3_3_17_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="4"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="0" index="2" bw="32" slack="0"/>
<pin id="1052" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_17/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="b_copy_3_3_18_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="4"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="0" index="2" bw="32" slack="0"/>
<pin id="1059" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_18/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="0" index="1" bw="32" slack="0"/>
<pin id="1065" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_2/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_6_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="0" index="2" bw="32" slack="0"/>
<pin id="1071" dir="0" index="3" bw="32" slack="0"/>
<pin id="1072" dir="0" index="4" bw="32" slack="0"/>
<pin id="1073" dir="0" index="5" bw="2" slack="4"/>
<pin id="1074" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="StgValue_204_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="5"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="StgValue_205_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="5"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="StgValue_206_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="5"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="StgValue_207_store_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="5"/>
<pin id="1098" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="StgValue_208_store_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="5"/>
<pin id="1103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="StgValue_209_store_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="5"/>
<pin id="1108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="grp_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="0" index="1" bw="32" slack="1"/>
<pin id="1113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11_3/7 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp7_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="0" index="1" bw="32" slack="2"/>
<pin id="1117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/11 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_19_cast_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="6" slack="8"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp8_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="0" index="1" bw="32" slack="2"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/13 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_12_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="2"/>
<pin id="1128" dir="0" index="1" bw="32" slack="0"/>
<pin id="1129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_3/13 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="a_row_0_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="3"/>
<pin id="1134" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0_2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="a_row_1_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="4"/>
<pin id="1140" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="a_row_1_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="a_row_2_2_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="5"/>
<pin id="1146" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_2_2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="a_row_3_2_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="5"/>
<pin id="1152" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_row_3_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="b_copy_0_3_11_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="2"/>
<pin id="1158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_11 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="b_copy_0_3_8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="2"/>
<pin id="1164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="b_copy_0_3_12_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="2"/>
<pin id="1170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_12 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="b_copy_0_3_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="2"/>
<pin id="1176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="b_copy_1_3_11_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="3"/>
<pin id="1182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_11 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="b_copy_1_3_8_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="3"/>
<pin id="1188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_8 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="b_copy_1_3_12_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="3"/>
<pin id="1194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_12 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="b_copy_1_3_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="3"/>
<pin id="1200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="b_copy_2_3_11_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="4"/>
<pin id="1206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_11 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="b_copy_2_3_8_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="4"/>
<pin id="1212" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_8 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="b_copy_2_3_12_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="4"/>
<pin id="1218" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_12 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="b_copy_2_3_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="4"/>
<pin id="1224" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_copy_2_3_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="b_copy_3_3_11_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="5"/>
<pin id="1230" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_11 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="b_copy_3_3_8_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="5"/>
<pin id="1236" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_8 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="b_copy_3_3_12_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="5"/>
<pin id="1242" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_12 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="b_copy_3_3_1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="5"/>
<pin id="1248" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_copy_3_3_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="exitcond_flatten_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1256" class="1005" name="indvar_flatten_next_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1261" class="1005" name="j_mid2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="3" slack="1"/>
<pin id="1263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_mid2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="1"/>
<pin id="1273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="i2_mid2_v_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="0"/>
<pin id="1293" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2_mid2_v "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_7_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="5" slack="1"/>
<pin id="1298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="a_0_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="4" slack="1"/>
<pin id="1306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="a_1_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="4" slack="1"/>
<pin id="1311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="2" slack="1"/>
<pin id="1316" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1325" class="1005" name="a_0_addr_1_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="4" slack="1"/>
<pin id="1327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_5_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="a_1_addr_1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="4" slack="1"/>
<pin id="1340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="sel_tmp_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1353" class="1005" name="sel_tmp2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sel_tmp4_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_2_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="a_0_addr_2_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="4" slack="1"/>
<pin id="1389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_2 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="a_row_0_1_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="1"/>
<pin id="1394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="a_1_addr_2_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="4" slack="1"/>
<pin id="1399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_2 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_3_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="a_0_addr_3_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="4" slack="1"/>
<pin id="1409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_3 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="a_row_1_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="1"/>
<pin id="1414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="a_1_addr_3_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="1"/>
<pin id="1419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_3 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp_19_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="6" slack="8"/>
<pin id="1424" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_4_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="1"/>
<pin id="1429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="j_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="3" slack="1"/>
<pin id="1434" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="a_row_3_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="1"/>
<pin id="1439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_3_1 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="a_row_2_1_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_6_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="tmp_s_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="2"/>
<pin id="1454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_11_1_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="tmp_11_2_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="2"/>
<pin id="1464" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11_2 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="tmp7_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="2"/>
<pin id="1469" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="tmp_11_3_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="171" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="252" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="252" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="263" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="274" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="274" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="297" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="263" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="303" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="303" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="297" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="263" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="361"><net_src comp="309" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="366"><net_src comp="309" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="384" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="376" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="183" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="376" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="417" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="376" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="430" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="412" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="183" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="373" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="425" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="373" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="451" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="438" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="373" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="459" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="425" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="183" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="370" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="438" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="370" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="475" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="438" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="183" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="367" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="443" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="376" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="467" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="373" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="483" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="370" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="491" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="367" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="520" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="513" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="506" pin="3"/><net_sink comp="527" pin=3"/></net>

<net id="539"><net_src comp="499" pin="3"/><net_sink comp="527" pin=4"/></net>

<net id="544"><net_src comp="499" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="506" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="513" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="520" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="579"><net_src comp="58" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="48" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="594"><net_src comp="281" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="560" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="62" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="596" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="609"><net_src comp="572" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="183" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="572" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="604" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="572" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="611" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="183" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="569" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="569" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="625" pin="3"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="569" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="632" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="183" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="566" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="566" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="646" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="183" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="563" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="618" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="572" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="639" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="569" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="653" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="687"><net_src comp="566" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="660" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="563" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="589" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="708"><net_src comp="56" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="688" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="681" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="674" pin="3"/><net_sink comp="700" pin=3"/></net>

<net id="712"><net_src comp="667" pin="3"/><net_sink comp="700" pin=4"/></net>

<net id="717"><net_src comp="667" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="674" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="681" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="688" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="589" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="760"><net_src comp="64" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="46" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="48" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="775"><net_src comp="281" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="776"><net_src comp="738" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="787"><net_src comp="66" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="798"><net_src comp="753" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="777" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="750" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="183" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="750" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="800" pin="3"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="750" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="807" pin="3"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="183" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="747" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="747" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="821" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="747" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="828" pin="3"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="183" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="744" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="744" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="842" pin="3"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="183" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="741" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="814" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="869"><net_src comp="750" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="835" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="747" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="849" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="883"><net_src comp="744" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="889"><net_src comp="856" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="741" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="770" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="904"><net_src comp="56" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="884" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="877" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="870" pin="3"/><net_sink comp="896" pin=3"/></net>

<net id="908"><net_src comp="863" pin="3"/><net_sink comp="896" pin=4"/></net>

<net id="913"><net_src comp="36" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="863" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="870" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="877" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="884" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="770" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="962"><net_src comp="171" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="942" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="281" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="939" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="976"><net_src comp="954" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="977"><net_src comp="183" pin="2"/><net_sink comp="971" pin=2"/></net>

<net id="983"><net_src comp="954" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="984"><net_src comp="971" pin="3"/><net_sink comp="978" pin=2"/></net>

<net id="990"><net_src comp="954" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="978" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="997"><net_src comp="183" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="951" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1004"><net_src comp="951" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1005"><net_src comp="992" pin="3"/><net_sink comp="999" pin=2"/></net>

<net id="1011"><net_src comp="951" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1012"><net_src comp="999" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="183" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="948" pin="1"/><net_sink comp="1013" pin=2"/></net>

<net id="1025"><net_src comp="948" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="1013" pin="3"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="183" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="945" pin="1"/><net_sink comp="1027" pin=2"/></net>

<net id="1039"><net_src comp="985" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1040"><net_src comp="954" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1006" pin="3"/><net_sink comp="1041" pin=1"/></net>

<net id="1047"><net_src comp="951" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="1020" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1054"><net_src comp="948" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="1060"><net_src comp="1027" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1061"><net_src comp="945" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="964" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1075"><net_src comp="56" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="1055" pin="3"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1048" pin="3"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1041" pin="3"/><net_sink comp="1067" pin=3"/></net>

<net id="1079"><net_src comp="1034" pin="3"/><net_sink comp="1067" pin=4"/></net>

<net id="1084"><net_src comp="1034" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="1041" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="1048" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="1055" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="957" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1109"><net_src comp="964" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1121"><net_src comp="1118" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1130"><net_src comp="1122" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="1135"><net_src comp="84" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1141"><net_src comp="88" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1147"><net_src comp="92" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1153"><net_src comp="96" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1159"><net_src comp="100" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1165"><net_src comp="104" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1171"><net_src comp="108" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1177"><net_src comp="112" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1183"><net_src comp="116" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1189"><net_src comp="120" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1195"><net_src comp="124" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1201"><net_src comp="128" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1207"><net_src comp="132" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1213"><net_src comp="136" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1219"><net_src comp="140" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1225"><net_src comp="144" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1231"><net_src comp="148" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1237"><net_src comp="152" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1243"><net_src comp="156" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1249"><net_src comp="160" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1255"><net_src comp="285" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="291" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1264"><net_src comp="309" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1268"><net_src comp="1261" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1274"><net_src comp="329" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1277"><net_src comp="1271" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1278"><net_src comp="1271" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1279"><net_src comp="1271" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1280"><net_src comp="1271" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1281"><net_src comp="1271" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1282"><net_src comp="1271" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1283"><net_src comp="1271" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1284"><net_src comp="1271" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1285"><net_src comp="1271" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1286"><net_src comp="1271" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1287"><net_src comp="1271" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1288"><net_src comp="1271" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1289"><net_src comp="1271" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1290"><net_src comp="1271" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1294"><net_src comp="337" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1299"><net_src comp="345" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1303"><net_src comp="1296" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1307"><net_src comp="164" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1312"><net_src comp="176" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1317"><net_src comp="363" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1321"><net_src comp="1314" pin="1"/><net_sink comp="527" pin=5"/></net>

<net id="1322"><net_src comp="1314" pin="1"/><net_sink comp="700" pin=5"/></net>

<net id="1323"><net_src comp="1314" pin="1"/><net_sink comp="896" pin=5"/></net>

<net id="1324"><net_src comp="1314" pin="1"/><net_sink comp="1067" pin=5"/></net>

<net id="1328"><net_src comp="188" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1333"><net_src comp="393" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1341"><net_src comp="196" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1346"><net_src comp="412" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1349"><net_src comp="1343" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1350"><net_src comp="1343" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1351"><net_src comp="1343" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1352"><net_src comp="1343" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1356"><net_src comp="425" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1360"><net_src comp="1353" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1361"><net_src comp="1353" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1362"><net_src comp="1353" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1363"><net_src comp="1353" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1364"><net_src comp="1353" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1365"><net_src comp="1353" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1369"><net_src comp="438" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1373"><net_src comp="1366" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1374"><net_src comp="1366" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1375"><net_src comp="1366" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1376"><net_src comp="1366" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1377"><net_src comp="1366" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1378"><net_src comp="1366" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1379"><net_src comp="1366" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1380"><net_src comp="1366" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1381"><net_src comp="1366" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1385"><net_src comp="527" pin="6"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1390"><net_src comp="204" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1395"><net_src comp="589" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1400"><net_src comp="212" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1405"><net_src comp="700" pin="6"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1410"><net_src comp="220" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1415"><net_src comp="770" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1420"><net_src comp="228" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1425"><net_src comp="794" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1430"><net_src comp="896" pin="6"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1435"><net_src comp="909" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1440"><net_src comp="957" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1445"><net_src comp="964" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1450"><net_src comp="1067" pin="6"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1455"><net_src comp="695" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1460"><net_src comp="891" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1465"><net_src comp="1062" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1470"><net_src comp="1114" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1475"><net_src comp="1110" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_2 | {13 }
 - Input state : 
	Port: matrixmul : a_0 | {2 3 4 5 6 }
	Port: matrixmul : a_1 | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_47 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid1 : 2
		tmp1 : 1
		tmp_mid2 : 3
		i2_mid2_v : 2
		tmp_7 : 3
		tmp_9 : 4
		a_0_addr : 5
		a_row_0 : 6
		tmp_8 : 3
		a_1_addr : 4
		b_copy_0_3_19 : 5
		tmp : 3
	State 3
		a_0_addr_1 : 1
		a_row_1 : 2
		tmp_16 : 1
		tmp_16_cast : 2
		a_1_addr_1 : 3
		b_copy_0_3 : 1
		b_copy_0_3_4 : 2
		b_copy_0_3_2 : 3
		b_copy_0_3_5 : 1
		b_copy_0_3_6 : 2
		b_copy_0_3_7 : 3
		b_copy_0_3_9 : 1
		b_copy_0_3_14 : 2
		b_copy_0_3_15 : 1
		b_copy_1_3_19 : 4
		b_copy_0_3_3 : 4
		b_copy_0_3_16 : 4
		b_copy_0_3_17 : 3
		b_copy_0_3_18 : 2
		tmp_2 : 5
		StgValue_96 : 5
		StgValue_97 : 5
		StgValue_98 : 4
		StgValue_99 : 3
	State 4
		a_0_addr_2 : 1
		a_row_2 : 2
		a_row_0_1 : 1
		a_1_addr_2 : 1
		b_copy_1_3 : 1
		b_copy_1_3_4 : 2
		b_copy_1_3_2 : 3
		b_copy_1_3_5 : 1
		b_copy_1_3_6 : 2
		b_copy_1_3_7 : 3
		b_copy_1_3_9 : 1
		b_copy_1_3_14 : 2
		b_copy_1_3_15 : 1
		b_copy_2_3_19 : 2
		b_copy_1_3_3 : 4
		b_copy_1_3_16 : 4
		b_copy_1_3_17 : 3
		b_copy_1_3_18 : 2
		tmp_s : 2
		tmp_3 : 5
		StgValue_130 : 5
		StgValue_131 : 5
		StgValue_132 : 4
		StgValue_133 : 3
		StgValue_134 : 2
	State 5
		a_0_addr_3 : 1
		a_row_3 : 2
		a_row_1_1 : 1
		tmp_18 : 1
		tmp_18_cast : 2
		a_1_addr_3 : 3
		tmp_19 : 1
		b_copy_2_3 : 1
		b_copy_2_3_4 : 2
		b_copy_2_3_2 : 3
		b_copy_2_3_5 : 1
		b_copy_2_3_6 : 2
		b_copy_2_3_7 : 3
		b_copy_2_3_9 : 1
		b_copy_2_3_14 : 2
		b_copy_2_3_15 : 1
		b_copy_3_3_19 : 4
		b_copy_2_3_3 : 4
		b_copy_2_3_16 : 4
		b_copy_2_3_17 : 3
		b_copy_2_3_18 : 2
		tmp_11_1 : 2
		tmp_4 : 5
		StgValue_172 : 5
		StgValue_173 : 5
		StgValue_174 : 4
		StgValue_175 : 3
		StgValue_176 : 2
	State 6
		a_row_3_1 : 1
		a_row_2_1 : 1
		b_copy_3_3 : 1
		b_copy_3_3_4 : 2
		b_copy_3_3_2 : 3
		b_copy_3_3_5 : 1
		b_copy_3_3_6 : 2
		b_copy_3_3_7 : 3
		b_copy_3_3_9 : 1
		b_copy_3_3_14 : 2
		b_copy_3_3_15 : 1
		b_copy_3_3_3 : 4
		b_copy_3_3_16 : 4
		b_copy_3_3_17 : 3
		b_copy_3_3_18 : 2
		tmp_11_2 : 2
		tmp_6 : 5
		StgValue_204 : 5
		StgValue_205 : 5
		StgValue_206 : 4
		StgValue_207 : 3
		StgValue_208 : 2
		StgValue_209 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		a_2_addr : 1
		tmp_12_3 : 1
		StgValue_238 : 2
		empty_3 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_309       |    0    |    0    |    3    |
|          |       tmp_mid2_fu_329      |    0    |    0    |    1    |
|          |      i2_mid2_v_fu_337      |    0    |    0    |    3    |
|          |      b_copy_0_3_fu_417     |    0    |    0    |    32   |
|          |     b_copy_0_3_4_fu_430    |    0    |    0    |    32   |
|          |     b_copy_0_3_2_fu_443    |    0    |    0    |    32   |
|          |     b_copy_0_3_5_fu_451    |    0    |    0    |    32   |
|          |     b_copy_0_3_6_fu_459    |    0    |    0    |    32   |
|          |     b_copy_0_3_7_fu_467    |    0    |    0    |    32   |
|          |     b_copy_0_3_9_fu_475    |    0    |    0    |    32   |
|          |    b_copy_0_3_14_fu_483    |    0    |    0    |    32   |
|          |    b_copy_0_3_15_fu_491    |    0    |    0    |    32   |
|          |     b_copy_0_3_3_fu_499    |    0    |    0    |    32   |
|          |    b_copy_0_3_16_fu_506    |    0    |    0    |    32   |
|          |    b_copy_0_3_17_fu_513    |    0    |    0    |    32   |
|          |    b_copy_0_3_18_fu_520    |    0    |    0    |    32   |
|          |      a_row_0_1_fu_589      |    0    |    0    |    32   |
|          |      b_copy_1_3_fu_604     |    0    |    0    |    32   |
|          |     b_copy_1_3_4_fu_611    |    0    |    0    |    32   |
|          |     b_copy_1_3_2_fu_618    |    0    |    0    |    32   |
|          |     b_copy_1_3_5_fu_625    |    0    |    0    |    32   |
|          |     b_copy_1_3_6_fu_632    |    0    |    0    |    32   |
|          |     b_copy_1_3_7_fu_639    |    0    |    0    |    32   |
|          |     b_copy_1_3_9_fu_646    |    0    |    0    |    32   |
|          |    b_copy_1_3_14_fu_653    |    0    |    0    |    32   |
|          |    b_copy_1_3_15_fu_660    |    0    |    0    |    32   |
|          |     b_copy_1_3_3_fu_667    |    0    |    0    |    32   |
|          |    b_copy_1_3_16_fu_674    |    0    |    0    |    32   |
|          |    b_copy_1_3_17_fu_681    |    0    |    0    |    32   |
|  select  |    b_copy_1_3_18_fu_688    |    0    |    0    |    32   |
|          |      a_row_1_1_fu_770      |    0    |    0    |    32   |
|          |      b_copy_2_3_fu_800     |    0    |    0    |    32   |
|          |     b_copy_2_3_4_fu_807    |    0    |    0    |    32   |
|          |     b_copy_2_3_2_fu_814    |    0    |    0    |    32   |
|          |     b_copy_2_3_5_fu_821    |    0    |    0    |    32   |
|          |     b_copy_2_3_6_fu_828    |    0    |    0    |    32   |
|          |     b_copy_2_3_7_fu_835    |    0    |    0    |    32   |
|          |     b_copy_2_3_9_fu_842    |    0    |    0    |    32   |
|          |    b_copy_2_3_14_fu_849    |    0    |    0    |    32   |
|          |    b_copy_2_3_15_fu_856    |    0    |    0    |    32   |
|          |     b_copy_2_3_3_fu_863    |    0    |    0    |    32   |
|          |    b_copy_2_3_16_fu_870    |    0    |    0    |    32   |
|          |    b_copy_2_3_17_fu_877    |    0    |    0    |    32   |
|          |    b_copy_2_3_18_fu_884    |    0    |    0    |    32   |
|          |      a_row_3_1_fu_957      |    0    |    0    |    32   |
|          |      a_row_2_1_fu_964      |    0    |    0    |    32   |
|          |      b_copy_3_3_fu_971     |    0    |    0    |    32   |
|          |     b_copy_3_3_4_fu_978    |    0    |    0    |    32   |
|          |     b_copy_3_3_2_fu_985    |    0    |    0    |    32   |
|          |     b_copy_3_3_5_fu_992    |    0    |    0    |    32   |
|          |     b_copy_3_3_6_fu_999    |    0    |    0    |    32   |
|          |    b_copy_3_3_7_fu_1006    |    0    |    0    |    32   |
|          |    b_copy_3_3_9_fu_1013    |    0    |    0    |    32   |
|          |    b_copy_3_3_14_fu_1020   |    0    |    0    |    32   |
|          |    b_copy_3_3_15_fu_1027   |    0    |    0    |    32   |
|          |    b_copy_3_3_3_fu_1034    |    0    |    0    |    32   |
|          |    b_copy_3_3_16_fu_1041   |    0    |    0    |    32   |
|          |    b_copy_3_3_17_fu_1048   |    0    |    0    |    32   |
|          |    b_copy_3_3_18_fu_1055   |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_527        |    0    |    0    |    32   |
|    mux   |        tmp_3_fu_700        |    0    |    0    |    32   |
|          |        tmp_4_fu_896        |    0    |    0    |    32   |
|          |        tmp_6_fu_1067       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_291 |    0    |    0    |    5    |
|          |         i_1_fu_297         |    0    |    0    |    3    |
|          |        tmp_16_fu_401       |    0    |    0    |    4    |
|          |        tmp_18_fu_783       |    0    |    0    |    5    |
|    add   |        tmp_19_fu_794       |    0    |    0    |    5    |
|          |         j_1_fu_909         |    0    |    0    |    3    |
|          |        tmp7_fu_1114        |    0    |    0    |    32   |
|          |        tmp8_fu_1122        |    0    |    0    |    16   |
|          |      tmp_12_3_fu_1126      |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_695         |    4    |    0    |    0    |
|    mul   |         grp_fu_891         |    4    |    0    |    0    |
|          |         grp_fu_1062        |    4    |    0    |    0    |
|          |         grp_fu_1110        |    4    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_285  |    0    |    0    |    2    |
|          |       exitcond_fu_303      |    0    |    0    |    2    |
|          |       tmp_mid1_fu_317      |    0    |    0    |    2    |
|   icmp   |         tmp1_fu_323        |    0    |    0    |    2    |
|          |        tmp_5_fu_393        |    0    |    0    |    2    |
|          |       sel_tmp_fu_412       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_425      |    0    |    0    |    1    |
|          |       sel_tmp4_fu_438      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_7_fu_345        |    0    |    0    |    0    |
|          |        tmp_11_fu_384       |    0    |    0    |    0    |
|bitconcatenate|        tmp_13_fu_580       |    0    |    0    |    0    |
|          |        tmp_17_fu_596       |    0    |    0    |    0    |
|          |        tmp_15_fu_761       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_353        |    0    |    0    |    0    |
|          |        tmp_8_fu_358        |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_398     |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_407     |    0    |    0    |    0    |
|   zext   |      tmp_9_cast_fu_753     |    0    |    0    |    0    |
|          |     tmp_8_cast6_fu_777     |    0    |    0    |    0    |
|          |     tmp_8_cast5_fu_780     |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_789     |    0    |    0    |    0    |
|          |     tmp_19_cast_fu_1118    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_363         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_10_fu_379       |    0    |    0    |    0    |
|    or    |        tmp_12_fu_575       |    0    |    0    |    0    |
|          |        tmp_14_fu_756       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |    0    |   2029  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     a_0_addr_1_reg_1325    |    4   |
|     a_0_addr_2_reg_1387    |    4   |
|     a_0_addr_3_reg_1407    |    4   |
|      a_0_addr_reg_1304     |    4   |
|     a_1_addr_1_reg_1338    |    4   |
|     a_1_addr_2_reg_1397    |    4   |
|     a_1_addr_3_reg_1417    |    4   |
|      a_1_addr_reg_1309     |    4   |
|     a_row_0_1_reg_1392     |   32   |
|     a_row_0_2_reg_1132     |   32   |
|     a_row_1_1_reg_1412     |   32   |
|     a_row_1_2_reg_1138     |   32   |
|     a_row_2_1_reg_1442     |   32   |
|     a_row_2_2_reg_1144     |   32   |
|     a_row_3_1_reg_1437     |   32   |
|     a_row_3_2_reg_1150     |   32   |
|   b_copy_0_3_11_reg_1156   |   32   |
|   b_copy_0_3_12_reg_1168   |   32   |
|    b_copy_0_3_1_reg_1174   |   32   |
|    b_copy_0_3_8_reg_1162   |   32   |
|   b_copy_1_3_11_reg_1180   |   32   |
|   b_copy_1_3_12_reg_1192   |   32   |
|    b_copy_1_3_1_reg_1198   |   32   |
|    b_copy_1_3_8_reg_1186   |   32   |
|   b_copy_2_3_11_reg_1204   |   32   |
|   b_copy_2_3_12_reg_1216   |   32   |
|    b_copy_2_3_1_reg_1222   |   32   |
|    b_copy_2_3_8_reg_1210   |   32   |
|   b_copy_3_3_11_reg_1228   |   32   |
|   b_copy_3_3_12_reg_1240   |   32   |
|    b_copy_3_3_1_reg_1246   |   32   |
|    b_copy_3_3_8_reg_1234   |   32   |
|  exitcond_flatten_reg_1252 |    1   |
|     i2_mid2_v_reg_1291     |    3   |
|          i_reg_259         |    3   |
|indvar_flatten_next_reg_1256|    5   |
|   indvar_flatten_reg_248   |    5   |
|        j_1_reg_1432        |    3   |
|       j_mid2_reg_1261      |    3   |
|          j_reg_270         |    3   |
|           reg_281          |   32   |
|      sel_tmp2_reg_1353     |    1   |
|      sel_tmp4_reg_1366     |    1   |
|      sel_tmp_reg_1343      |    1   |
|        tmp7_reg_1467       |   32   |
|      tmp_11_1_reg_1457     |   32   |
|      tmp_11_2_reg_1462     |   32   |
|      tmp_11_3_reg_1472     |   32   |
|       tmp_19_reg_1422      |    6   |
|       tmp_2_reg_1382       |   32   |
|       tmp_3_reg_1402       |   32   |
|       tmp_4_reg_1427       |   32   |
|       tmp_5_reg_1330       |    1   |
|       tmp_6_reg_1447       |   32   |
|       tmp_7_reg_1296       |    5   |
|      tmp_mid2_reg_1271     |    1   |
|        tmp_reg_1314        |    2   |
|       tmp_s_reg_1452       |   32   |
+----------------------------+--------+
|            Total           |  1164  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_171 |  p0  |   8  |   4  |   32   ||    8    |
| grp_access_fu_183 |  p0  |   8  |   4  |   32   ||    8    |
|     grp_fu_695    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_891    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_1062    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  8.591  ||   112   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  2029  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   112  |
|  Register |    -   |    -   |  1164  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |  1164  |  2141  |
+-----------+--------+--------+--------+--------+
