#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d352ebdeb0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_000001d352ef6a60 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v000001d352f04490_0 .var "clk", 0 0;
v000001d352f04530_0 .net "data", 7 0, v000001d352eb6930_0;  1 drivers
v000001d352f57400_0 .var "enable", 0 0;
v000001d352f574a0_0 .var "reset", 0 0;
S_000001d352ebe040 .scope module, "dut" "SequenceGenerator" 2 15, 3 1 0, S_000001d352ebdeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "data";
v000001d352eb6ba0_0 .net "clk", 0 0, v000001d352f04490_0;  1 drivers
v000001d352eb6930_0 .var "data", 7 0;
v000001d352ebe1d0_0 .net "enable", 0 0, v000001d352f57400_0;  1 drivers
v000001d352ebe270_0 .net "reset", 0 0, v000001d352f574a0_0;  1 drivers
v000001d352f04350 .array "sequence", 0 7, 7 0;
v000001d352f043f0_0 .var "sequenceIndex", 2 0;
E_000001d352ef75e0 .event posedge, v000001d352ebe270_0, v000001d352eb6ba0_0;
S_000001d352ef7660 .scope generate, "INIT_SEQ[0]" "INIT_SEQ[0]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef7320 .param/l "i" 0 3 16, +C4<00>;
S_000001d352ef77f0 .scope generate, "INIT_SEQ[1]" "INIT_SEQ[1]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef6920 .param/l "i" 0 3 16, +C4<01>;
S_000001d352ef7980 .scope generate, "INIT_SEQ[2]" "INIT_SEQ[2]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef72a0 .param/l "i" 0 3 16, +C4<010>;
S_000001d352ef7b10 .scope generate, "INIT_SEQ[3]" "INIT_SEQ[3]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef73a0 .param/l "i" 0 3 16, +C4<011>;
S_000001d352ef7ca0 .scope generate, "INIT_SEQ[4]" "INIT_SEQ[4]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef6ea0 .param/l "i" 0 3 16, +C4<0100>;
S_000001d352ef7e30 .scope generate, "INIT_SEQ[5]" "INIT_SEQ[5]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef6a20 .param/l "i" 0 3 16, +C4<0101>;
S_000001d352ef7fc0 .scope generate, "INIT_SEQ[6]" "INIT_SEQ[6]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef6b20 .param/l "i" 0 3 16, +C4<0110>;
S_000001d352ef8150 .scope generate, "INIT_SEQ[7]" "INIT_SEQ[7]" 3 16, 3 16 0, S_000001d352ebe040;
 .timescale 0 0;
P_000001d352ef7560 .param/l "i" 0 3 16, +C4<0111>;
    .scope S_000001d352ef7660;
T_0 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001d352ef77f0;
T_1 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001d352ef7980;
T_2 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001d352ef7b10;
T_3 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001d352ef7ca0;
T_4 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001d352ef7e30;
T_5 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_5;
    .scope S_000001d352ef7fc0;
T_6 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_6;
    .scope S_000001d352ef8150;
T_7 ;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d352f04350, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001d352ebe040;
T_8 ;
    %wait E_000001d352ef75e0;
    %load/vec4 v000001d352ebe270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d352f043f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001d352f04350, 4;
    %assign/vec4 v000001d352eb6930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d352ebe1d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d352f043f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d352f043f0_0, 0;
    %load/vec4 v000001d352f043f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001d352f04350, 4;
    %assign/vec4 v000001d352eb6930_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d352ebdeb0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001d352f04490_0;
    %inv;
    %store/vec4 v000001d352f04490_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d352ebdeb0;
T_10 ;
    %vpi_call 2 27 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001d352ebdeb0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d352f574a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d352f57400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d352f04490_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d352f574a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d352f57400_0, 0, 1;
    %vpi_call 2 45 "$display", "Data Output:" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %vpi_call 2 48 "$display", "Data: %h", v000001d352f04530_0 {0 0 0};
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\sequence_generator.v";
