#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b57c40 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bc6140_0 .net "A_O", 31 0, L_0000000000bca5e0;  1 drivers
v0000000000bc61e0_0 .var "Address", 31 0;
v0000000000bc6320_0 .net "C", 0 0, v0000000000bc5e20_0;  1 drivers
v0000000000bc6280_0 .net "C_U_out", 6 0, L_0000000000bcc480;  1 drivers
v0000000000bc63c0_0 .net "DO", 31 0, v0000000000baeb90_0;  1 drivers
v0000000000bc54c0_0 .net "DO_CU", 31 0, v0000000000ba97e0_0;  1 drivers
v0000000000bc6820_0 .net "Data_RAM_Out", 31 0, v0000000000badc60_0;  1 drivers
v0000000000bc5740_0 .net "EX_ALU_OP", 3 0, v0000000000b06a20_0;  1 drivers
v0000000000bc40c0_0 .net "EX_Bit11_0", 31 0, v0000000000b04e00_0;  1 drivers
v0000000000bc43e0_0 .net "EX_Bit15_12", 3 0, v0000000000b05580_0;  1 drivers
v0000000000bc4de0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b2f9d0;  1 drivers
v0000000000bc4480_0 .net "EX_RF_Enable", 0 0, v0000000000b05f80_0;  1 drivers
v0000000000bc4520_0 .net "EX_Shift_imm", 0 0, v0000000000b05260_0;  1 drivers
v0000000000bc45c0_0 .net "EX_addresing_modes", 7 0, v0000000000b062a0_0;  1 drivers
v0000000000bc5560_0 .net "EX_load_instr", 0 0, v0000000000b04fe0_0;  1 drivers
v0000000000bc4660_0 .net "EX_mem_read_write", 0 0, v0000000000b058a0_0;  1 drivers
v0000000000bc47a0_0 .net "EX_mem_size", 0 0, v0000000000b05a80_0;  1 drivers
v0000000000bc4840_0 .net "ID_B_instr", 0 0, L_0000000000b2fdc0;  1 drivers
v0000000000bc4980_0 .net "ID_Bit11_0", 31 0, v0000000000ba8fc0_0;  1 drivers
v0000000000bc5600_0 .net "ID_Bit15_12", 3 0, v0000000000ba8160_0;  1 drivers
v0000000000bc4ac0_0 .net "ID_Bit19_16", 3 0, v0000000000ba96a0_0;  1 drivers
v0000000000bc4b60_0 .net "ID_Bit23_0", 23 0, v0000000000ba9c40_0;  1 drivers
v0000000000bc4c00_0 .net "ID_Bit31_28", 3 0, v0000000000ba99c0_0;  1 drivers
v0000000000bc4ca0_0 .net "ID_Bit3_0", 3 0, v0000000000ba8660_0;  1 drivers
v0000000000bc4e80_0 .net "ID_CU", 6 0, L_0000000000b30a00;  1 drivers
o0000000000b589e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bc75e0_0 .net "ID_addresing_modes", 7 0, o0000000000b589e8;  0 drivers
v0000000000bc7180_0 .net "ID_mem_read_write", 0 0, L_0000000000b307d0;  1 drivers
v0000000000bc6c80_0 .net "ID_mem_size", 0 0, L_0000000000b30b50;  1 drivers
o0000000000b58fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc6b40_0 .net "IF_ID_Load", 0 0, o0000000000b58fb8;  0 drivers
v0000000000bc7360_0 .net "IF_ID_load", 0 0, v0000000000bad940_0;  1 drivers
v0000000000bc6960_0 .net "MEM_A_O", 31 0, v0000000000b08450_0;  1 drivers
v0000000000bc7680_0 .net "MEM_Bit15_12", 3 0, v0000000000b067a0_0;  1 drivers
v0000000000bc6fa0_0 .net "MEM_MUX3", 31 0, v0000000000b05ee0_0;  1 drivers
v0000000000bc7540_0 .net "MEM_RF_Enable", 0 0, v0000000000b05120_0;  1 drivers
o0000000000b5b1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bc7720_0 .net "MEM_load", 0 0, o0000000000b5b1a8;  0 drivers
v0000000000bc72c0_0 .net "MEM_load_instr", 0 0, v0000000000b05440_0;  1 drivers
v0000000000bc7400_0 .net "MEM_mem_read_write", 0 0, v0000000000b04cc0_0;  1 drivers
v0000000000bc7220_0 .net "MEM_mem_size", 0 0, v0000000000b04ea0_0;  1 drivers
v0000000000bc7e00_0 .net "MUX1_signal", 1 0, v0000000000bacfe0_0;  1 drivers
v0000000000bc77c0_0 .net "MUX2_signal", 1 0, v0000000000bac360_0;  1 drivers
v0000000000bc7ea0_0 .net "MUX3_signal", 1 0, v0000000000bad800_0;  1 drivers
v0000000000bc7ae0_0 .net "MUXControlUnit_signal", 0 0, v0000000000bad8a0_0;  1 drivers
v0000000000bc74a0_0 .net "M_O", 31 0, L_0000000000b30ca0;  1 drivers
v0000000000bc7a40_0 .net "Next_PC", 31 0, v0000000000ba8f20_0;  1 drivers
v0000000000bc6a00_0 .net "PA", 31 0, v0000000000bbd4a0_0;  1 drivers
v0000000000bc7b80_0 .net "PB", 31 0, v0000000000bbde00_0;  1 drivers
v0000000000bc7f40_0 .net "PC4", 31 0, L_0000000000bca2c0;  1 drivers
v0000000000bc7c20_0 .net "PCI", 31 0, L_0000000000b2fb90;  1 drivers
v0000000000bc7860_0 .net "PCIN", 31 0, L_0000000000b2ff80;  1 drivers
v0000000000bc68c0_0 .net "PCO", 31 0, L_0000000000b30760;  1 drivers
v0000000000bc7cc0_0 .net "PC_RF_ld", 0 0, v0000000000bac4a0_0;  1 drivers
v0000000000bc7900_0 .net "PCin", 31 0, L_0000000000b2f880;  1 drivers
v0000000000bc6be0_0 .net "PD", 31 0, v0000000000bbeb20_0;  1 drivers
v0000000000bc79a0_0 .net "PW", 31 0, L_0000000000b2fe30;  1 drivers
v0000000000bc6aa0_0 .var "Reset", 0 0;
L_0000000000bce098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bc6d20_0 .net "S", 0 0, L_0000000000bce098;  1 drivers
o0000000000b5d668 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bc6dc0_0 .net "SD", 3 0, o0000000000b5d668;  0 drivers
v0000000000bc6f00_0 .net "SEx4_out", 31 0, L_0000000000b2f7a0;  1 drivers
v0000000000bc7d60_0 .net "SSE_out", 31 0, v0000000000bc6000_0;  1 drivers
v0000000000bc6e60_0 .net "TA", 31 0, L_0000000000bcbc60;  1 drivers
v0000000000bc7040_0 .net "WB_A_O", 31 0, v0000000000ba9ba0_0;  1 drivers
v0000000000bc70e0_0 .net "WB_Bit15_12", 3 0, v0000000000ba9100_0;  1 drivers
v0000000000bcbb20_0 .net "WB_Data_RAM_Out", 31 0, v0000000000ba8b60_0;  1 drivers
v0000000000bcbf80_0 .net "WB_RF_Enable", 0 0, v0000000000ba82a0_0;  1 drivers
v0000000000bcafe0_0 .net "WB_load_instr", 0 0, v0000000000ba9560_0;  1 drivers
v0000000000bcaae0_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000bcc0c0_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000bcb260_0 .net "asserted", 0 0, L_0000000000b30140;  1 drivers
v0000000000bcbd00_0 .net "cc_alu_1", 3 0, L_0000000000bcc200;  1 drivers
v0000000000bcc5c0_0 .net "cc_alu_2", 3 0, L_0000000000bcb940;  1 drivers
v0000000000bcc020_0 .net "cc_main_alu_out", 3 0, L_0000000000bca4a0;  1 drivers
v0000000000bcc520_0 .net "cc_out", 3 0, v0000000000ba8520_0;  1 drivers
v0000000000bcb300_0 .net "choose_ta_r_nop", 0 0, v0000000000b08b30_0;  1 drivers
v0000000000bcae00_0 .var "clk", 0 0;
v0000000000bcb8a0_0 .var/i "code", 31 0;
v0000000000bca360_0 .var "data", 31 0;
v0000000000bcba80_0 .var/i "file", 31 0;
v0000000000bcbbc0_0 .net "mux_out_1", 31 0, L_0000000000b30c30;  1 drivers
v0000000000bcaea0_0 .net "mux_out_1_A", 31 0, v0000000000ba9740_0;  1 drivers
v0000000000bcad60_0 .net "mux_out_2", 31 0, L_0000000000b30ae0;  1 drivers
v0000000000bcbda0_0 .net "mux_out_2_B", 31 0, v0000000000ba94c0_0;  1 drivers
v0000000000bcb760_0 .net "mux_out_3", 31 0, L_0000000000b30990;  1 drivers
v0000000000bcc160_0 .net "mux_out_3_C", 31 0, v0000000000ba9600_0;  1 drivers
S_0000000000b57dd0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 454, 3 218 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b30140 .functor BUFZ 1, v0000000000b07f50_0, C4<0>, C4<0>, C4<0>;
v0000000000b07910_0 .net "asserted", 0 0, L_0000000000b30140;  alias, 1 drivers
v0000000000b07f50_0 .var "assrt", 0 0;
v0000000000b07730_0 .var/i "c", 31 0;
v0000000000b088b0_0 .net "cc_in", 3 0, v0000000000ba8520_0;  alias, 1 drivers
v0000000000b08270_0 .net "clk", 0 0, v0000000000bcae00_0;  1 drivers
v0000000000b08590_0 .net "instr_condition", 3 0, v0000000000ba99c0_0;  alias, 1 drivers
v0000000000b07410_0 .var/i "n", 31 0;
v0000000000b08770_0 .var/i "v", 31 0;
v0000000000b07870_0 .var/i "z", 31 0;
E_0000000000b25740 .event posedge, v0000000000b08270_0;
S_00000000009edda0 .scope module, "Condition_Handler" "Condition_Handler" 2 466, 3 375 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b07ff0_0 .net "asserted", 0 0, L_0000000000b30140;  alias, 1 drivers
v0000000000b08a90_0 .net "b_instr", 0 0, L_0000000000b2fdc0;  alias, 1 drivers
v0000000000b08b30_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b26e00 .event edge, v0000000000b07910_0, v0000000000b08a90_0;
S_00000000009edf30 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 480, 3 477 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b070f0_0 .net "A_O", 31 0, L_0000000000bca5e0;  alias, 1 drivers
v0000000000b07230_0 .net "EX_Bit15_12", 3 0, v0000000000b05580_0;  alias, 1 drivers
v0000000000b072d0_0 .net "EX_RF_instr", 0 0, v0000000000b05f80_0;  alias, 1 drivers
v0000000000b08130_0 .net "EX_load_instr", 0 0, v0000000000b04fe0_0;  alias, 1 drivers
v0000000000b07370_0 .net "EX_mem_read_write", 0 0, v0000000000b058a0_0;  alias, 1 drivers
v0000000000b081d0_0 .net "EX_mem_size", 0 0, v0000000000b05a80_0;  alias, 1 drivers
v0000000000b08450_0 .var "MEM_A_O", 31 0;
v0000000000b067a0_0 .var "MEM_Bit15_12", 3 0;
v0000000000b05ee0_0 .var "MEM_MUX3", 31 0;
v0000000000b05120_0 .var "MEM_RF_Enable", 0 0;
v0000000000b05440_0 .var "MEM_load_instr", 0 0;
v0000000000b04cc0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b04ea0_0 .var "MEM_mem_size", 0 0;
v0000000000b06840_0 .net "cc_main_alu_out", 3 0, L_0000000000bca4a0;  alias, 1 drivers
v0000000000b053a0_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000b06520_0 .net "mux_out_3_C", 31 0, v0000000000ba9600_0;  alias, 1 drivers
E_0000000000b26300 .event edge, v0000000000b08270_0;
S_00000000009ee0c0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 362, 3 435 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit31_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b06a20_0 .var "EX_ALU_OP", 3 0;
v0000000000b04e00_0 .var "EX_Bit11_0", 31 0;
v0000000000b05580_0 .var "EX_Bit15_12", 3 0;
v0000000000b05f80_0 .var "EX_RF_instr", 0 0;
v0000000000b05260_0 .var "EX_Shift_imm", 0 0;
v0000000000b062a0_0 .var "EX_addresing_modes", 7 0;
v0000000000b04fe0_0 .var "EX_load_instr", 0 0;
v0000000000b058a0_0 .var "EX_mem_read_write", 0 0;
v0000000000b05a80_0 .var "EX_mem_size", 0 0;
v0000000000b05b20_0 .net "ID_Bit15_12", 3 0, v0000000000ba8160_0;  alias, 1 drivers
v0000000000b05bc0_0 .net "ID_Bit31_0", 31 0, v0000000000ba97e0_0;  alias, 1 drivers
v0000000000a3aa80_0 .net "ID_CU", 6 0, L_0000000000bcc480;  alias, 1 drivers
v0000000000a3ad00_0 .net "ID_addresing_modes", 7 0, o0000000000b589e8;  alias, 0 drivers
v0000000000af6d40_0 .net "ID_mem_read_write", 0 0, L_0000000000b307d0;  alias, 1 drivers
v0000000000af5b20_0 .net "ID_mem_size", 0 0, L_0000000000b30b50;  alias, 1 drivers
v0000000000ba8ac0_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000ba8200_0 .net "mux_out_1", 31 0, L_0000000000b30c30;  alias, 1 drivers
v0000000000ba9740_0 .var "mux_out_1_A", 31 0;
v0000000000ba91a0_0 .net "mux_out_2", 31 0, L_0000000000b30ae0;  alias, 1 drivers
v0000000000ba94c0_0 .var "mux_out_2_B", 31 0;
v0000000000ba8340_0 .net "mux_out_3", 31 0, L_0000000000b30990;  alias, 1 drivers
v0000000000ba9600_0 .var "mux_out_3_C", 31 0;
S_00000000009ef680 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 169, 3 388 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000ba87a0_0 .net "DataOut", 31 0, v0000000000baeb90_0;  alias, 1 drivers
v0000000000ba80c0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b58fb8;  alias, 0 drivers
v0000000000ba8fc0_0 .var "ID_Bit11_0", 31 0;
v0000000000ba8160_0 .var "ID_Bit15_12", 3 0;
v0000000000ba96a0_0 .var "ID_Bit19_16", 3 0;
v0000000000ba9c40_0 .var "ID_Bit23_0", 23 0;
v0000000000ba97e0_0 .var "ID_Bit31_0", 31 0;
v0000000000ba99c0_0 .var "ID_Bit31_28", 3 0;
v0000000000ba8660_0 .var "ID_Bit3_0", 3 0;
v0000000000ba8f20_0 .var "ID_Next_PC", 31 0;
v0000000000ba8840_0 .net "PC4", 31 0, L_0000000000bca2c0;  alias, 1 drivers
v0000000000ba9a60_0 .net "Reset", 0 0, v0000000000bc6aa0_0;  1 drivers
v0000000000ba83e0_0 .net "asserted", 0 0, L_0000000000b30140;  alias, 1 drivers
v0000000000ba9420_0 .net "choose_ta_r_nop", 0 0, v0000000000b08b30_0;  alias, 1 drivers
v0000000000ba88e0_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
S_00000000009ef810 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 535, 3 501 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000ba9b00_0 .net "MEM_RF_Enable", 0 0, v0000000000b05120_0;  alias, 1 drivers
v0000000000ba8a20_0 .net "MEM_load_instr", 0 0, v0000000000b05440_0;  alias, 1 drivers
v0000000000ba82a0_0 .var "WB_RF_Enable", 0 0;
v0000000000ba9560_0 .var "WB_load_instr", 0 0;
v0000000000ba8020_0 .net "alu_out", 31 0, v0000000000b08450_0;  alias, 1 drivers
v0000000000ba8e80_0 .net "bit15_12", 3 0, v0000000000b067a0_0;  alias, 1 drivers
v0000000000ba9060_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000ba9ec0_0 .net "data_r_out", 31 0, v0000000000badc60_0;  alias, 1 drivers
v0000000000ba9ba0_0 .var "wb_alu_out", 31 0;
v0000000000ba9100_0 .var "wb_bit15_12", 3 0;
v0000000000ba8b60_0 .var "wb_data_r_out", 31 0;
S_00000000009ef9a0 .scope module, "Status_register" "Status_register" 2 194, 3 176 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000ba8480_0 .net "S", 0 0, L_0000000000bce098;  alias, 1 drivers
v0000000000ba9880_0 .net "cc_in", 3 0, L_0000000000bca4a0;  alias, 1 drivers
v0000000000ba8520_0 .var "cc_out", 3 0;
v0000000000ba8980_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
S_00000000009e72c0 .scope module, "alu_1" "alu" 2 133, 4 4 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ba9ce0_0 .net "A", 31 0, L_0000000000b30760;  alias, 1 drivers
v0000000000ba9920_0 .net "Alu_Out", 3 0, L_0000000000bcc200;  alias, 1 drivers
L_0000000000bce0e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ba8c00_0 .net "B", 31 0, L_0000000000bce0e0;  1 drivers
L_0000000000bce170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ba9d80_0 .net "Cin", 0 0, L_0000000000bce170;  1 drivers
L_0000000000bce128 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ba85c0_0 .net "OPS", 3 0, L_0000000000bce128;  1 drivers
v0000000000ba9e20_0 .var "OPS_result", 32 0;
v0000000000ba8ca0_0 .net "S", 31 0, L_0000000000bca2c0;  alias, 1 drivers
v0000000000ba8700_0 .net *"_ivl_11", 0 0, L_0000000000bcb440;  1 drivers
v0000000000ba9240_0 .net *"_ivl_16", 0 0, L_0000000000bcc340;  1 drivers
v0000000000ba92e0_0 .net *"_ivl_3", 0 0, L_0000000000bcbe40;  1 drivers
v0000000000ba8d40_0 .net *"_ivl_7", 0 0, L_0000000000bcc7a0;  1 drivers
v0000000000ba8de0_0 .var/i "ol", 31 0;
v0000000000ba9380_0 .var/i "tc", 31 0;
v0000000000baacb0_0 .var/i "tn", 31 0;
v0000000000baa7b0_0 .var/i "tv", 31 0;
v0000000000bab430_0 .var/i "tz", 31 0;
E_0000000000b266c0/0 .event edge, v0000000000ba85c0_0, v0000000000ba9ce0_0, v0000000000ba8c00_0, v0000000000ba9d80_0;
E_0000000000b266c0/1 .event edge, v0000000000ba9e20_0, v0000000000ba8de0_0;
E_0000000000b266c0 .event/or E_0000000000b266c0/0, E_0000000000b266c0/1;
L_0000000000bcbe40 .part v0000000000baacb0_0, 0, 1;
L_0000000000bcc7a0 .part v0000000000bab430_0, 0, 1;
L_0000000000bcb440 .part v0000000000ba9380_0, 0, 1;
L_0000000000bcc200 .concat8 [ 1 1 1 1], L_0000000000bcc340, L_0000000000bcb440, L_0000000000bcc7a0, L_0000000000bcbe40;
L_0000000000bcc340 .part v0000000000baa7b0_0, 0, 1;
L_0000000000bca2c0 .part v0000000000ba9e20_0, 0, 32;
S_00000000009e7450 .scope module, "alu_2" "alu" 2 219, 4 4 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bab610_0 .net "A", 31 0, L_0000000000b2f7a0;  alias, 1 drivers
v0000000000babc50_0 .net "Alu_Out", 3 0, L_0000000000bcb940;  alias, 1 drivers
v0000000000babed0_0 .net "B", 31 0, v0000000000ba8f20_0;  alias, 1 drivers
L_0000000000bce248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000baba70_0 .net "Cin", 0 0, L_0000000000bce248;  1 drivers
L_0000000000bce200 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bab890_0 .net "OPS", 3 0, L_0000000000bce200;  1 drivers
v0000000000baa030_0 .var "OPS_result", 32 0;
v0000000000baa0d0_0 .net "S", 31 0, L_0000000000bcbc60;  alias, 1 drivers
v0000000000babb10_0 .net *"_ivl_11", 0 0, L_0000000000bcb3a0;  1 drivers
v0000000000bab570_0 .net *"_ivl_16", 0 0, L_0000000000bcb800;  1 drivers
v0000000000baab70_0 .net *"_ivl_3", 0 0, L_0000000000bcc2a0;  1 drivers
v0000000000bab070_0 .net *"_ivl_7", 0 0, L_0000000000bcb9e0;  1 drivers
v0000000000bab6b0_0 .var/i "ol", 31 0;
v0000000000bab750_0 .var/i "tc", 31 0;
v0000000000bab250_0 .var/i "tn", 31 0;
v0000000000babd90_0 .var/i "tv", 31 0;
v0000000000babbb0_0 .var/i "tz", 31 0;
E_0000000000b26640/0 .event edge, v0000000000bab890_0, v0000000000bab610_0, v0000000000ba8f20_0, v0000000000baba70_0;
E_0000000000b26640/1 .event edge, v0000000000baa030_0, v0000000000bab6b0_0;
E_0000000000b26640 .event/or E_0000000000b26640/0, E_0000000000b26640/1;
L_0000000000bcc2a0 .part v0000000000bab250_0, 0, 1;
L_0000000000bcb9e0 .part v0000000000babbb0_0, 0, 1;
L_0000000000bcb3a0 .part v0000000000bab750_0, 0, 1;
L_0000000000bcb940 .concat8 [ 1 1 1 1], L_0000000000bcb800, L_0000000000bcb3a0, L_0000000000bcb9e0, L_0000000000bcc2a0;
L_0000000000bcb800 .part v0000000000babd90_0, 0, 1;
L_0000000000bcbc60 .part v0000000000baa030_0, 0, 32;
S_00000000009e75e0 .scope module, "alu_main" "alu" 2 409, 4 4 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bab4d0_0 .net "A", 31 0, v0000000000ba9740_0;  alias, 1 drivers
v0000000000baa3f0_0 .net "Alu_Out", 3 0, L_0000000000bca4a0;  alias, 1 drivers
v0000000000bab7f0_0 .net "B", 31 0, L_0000000000b2f9d0;  alias, 1 drivers
v0000000000baaf30_0 .net "Cin", 0 0, v0000000000bc5e20_0;  alias, 1 drivers
v0000000000babcf0_0 .net "OPS", 3 0, v0000000000b06a20_0;  alias, 1 drivers
v0000000000baaa30_0 .var "OPS_result", 32 0;
v0000000000bab390_0 .net "S", 31 0, L_0000000000bca5e0;  alias, 1 drivers
v0000000000baa530_0 .net *"_ivl_11", 0 0, L_0000000000bca180;  1 drivers
v0000000000babe30_0 .net *"_ivl_16", 0 0, L_0000000000bca540;  1 drivers
v0000000000baac10_0 .net *"_ivl_3", 0 0, L_0000000000bcc700;  1 drivers
v0000000000baa170_0 .net *"_ivl_7", 0 0, L_0000000000bca0e0;  1 drivers
v0000000000baa490_0 .var/i "ol", 31 0;
v0000000000bab930_0 .var/i "tc", 31 0;
v0000000000baa210_0 .var/i "tn", 31 0;
v0000000000bab2f0_0 .var/i "tv", 31 0;
v0000000000bab1b0_0 .var/i "tz", 31 0;
E_0000000000b26900/0 .event edge, v0000000000b06a20_0, v0000000000ba9740_0, v0000000000bab7f0_0, v0000000000baaf30_0;
E_0000000000b26900/1 .event edge, v0000000000baaa30_0, v0000000000baa490_0;
E_0000000000b26900 .event/or E_0000000000b26900/0, E_0000000000b26900/1;
L_0000000000bcc700 .part v0000000000baa210_0, 0, 1;
L_0000000000bca0e0 .part v0000000000bab1b0_0, 0, 1;
L_0000000000bca180 .part v0000000000bab930_0, 0, 1;
L_0000000000bca4a0 .concat8 [ 1 1 1 1], L_0000000000bca540, L_0000000000bca180, L_0000000000bca0e0, L_0000000000bcc700;
L_0000000000bca540 .part v0000000000bab2f0_0, 0, 1;
L_0000000000bca5e0 .part v0000000000baaa30_0, 0, 32;
S_0000000000a25270 .scope module, "control_unit1" "control_unit" 2 321, 3 7 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b2fdc0 .functor BUFZ 1, v0000000000baae90_0, C4<0>, C4<0>, C4<0>;
L_0000000000b307d0 .functor BUFZ 1, v0000000000bac9a0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b30b50 .functor BUFZ 1, v0000000000bac0e0_0, C4<0>, C4<0>, C4<0>;
v0000000000baa2b0_0 .net "A", 31 0, v0000000000ba97e0_0;  alias, 1 drivers
v0000000000bab9d0_0 .net "C_U_out", 6 0, L_0000000000bcc480;  alias, 1 drivers
v0000000000baaad0_0 .net "ID_B_instr", 0 0, L_0000000000b2fdc0;  alias, 1 drivers
v0000000000baa350_0 .net "MemReadWrite", 0 0, L_0000000000b307d0;  alias, 1 drivers
v0000000000baa5d0_0 .net "MemSize", 0 0, L_0000000000b30b50;  alias, 1 drivers
v0000000000baa670_0 .net "Reset", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
v0000000000baa710_0 .net *"_ivl_11", 0 0, v0000000000badee0_0;  1 drivers
v0000000000baad50_0 .net *"_ivl_18", 3 0, v0000000000baa8f0_0;  1 drivers
v0000000000bab110_0 .net *"_ivl_3", 0 0, v0000000000baccc0_0;  1 drivers
v0000000000baa850_0 .net *"_ivl_7", 0 0, v0000000000baca40_0;  1 drivers
v0000000000baa8f0_0 .var "alu_op", 3 0;
v0000000000baadf0_0 .net "asserted", 0 0, L_0000000000b30140;  alias, 1 drivers
v0000000000baa990_0 .var "b_bl", 0 0;
v0000000000baae90_0 .var "b_instr", 0 0;
v0000000000baafd0_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bad9e0_0 .var "instr", 2 0;
v0000000000badee0_0 .var "l_instr", 0 0;
v0000000000bac9a0_0 .var "m_rw", 0 0;
v0000000000bac0e0_0 .var "m_size", 0 0;
v0000000000bad440_0 .var "r_sr_off", 0 0;
v0000000000baca40_0 .var "rf_instr", 0 0;
v0000000000baccc0_0 .var "s_imm", 0 0;
v0000000000bad120_0 .var "u", 0 0;
E_0000000000b26a00/0 .event edge, v0000000000ba9a60_0, v0000000000b05bc0_0, v0000000000bad9e0_0, v0000000000badee0_0;
E_0000000000b26a00/1 .event edge, v0000000000bad120_0, v0000000000b07910_0;
E_0000000000b26a00 .event/or E_0000000000b26a00/0, E_0000000000b26a00/1;
L_0000000000bcc480 .concat8 [ 1 1 4 1], v0000000000baca40_0, v0000000000badee0_0, v0000000000baa8f0_0, v0000000000baccc0_0;
S_0000000000a25400 .scope module, "data_ram" "data_ram256x8" 2 507, 3 553 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bad4e0_0 .net "Address", 31 0, v0000000000b08450_0;  alias, 1 drivers
v0000000000bad620_0 .net "DataIn", 31 0, v0000000000b05ee0_0;  alias, 1 drivers
v0000000000badc60_0 .var "DataOut", 31 0;
v0000000000bac040 .array "Mem", 255 0, 7 0;
v0000000000badb20_0 .net "ReadWrite", 0 0, v0000000000b04cc0_0;  alias, 1 drivers
v0000000000bac7c0_0 .net "Size", 0 0, v0000000000b04ea0_0;  alias, 1 drivers
E_0000000000b26b00/0 .event edge, v0000000000b04ea0_0, v0000000000b05ee0_0, v0000000000b08450_0, v0000000000b04cc0_0;
E_0000000000b26b00/1 .event edge, v0000000000ba9ec0_0;
E_0000000000b26b00 .event/or E_0000000000b26b00/0, E_0000000000b26b00/1;
S_0000000000a25590 .scope module, "h_u" "hazard_unit" 2 578, 3 692 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000bad580_0 .net "EX_Bit15_12", 3 0, v0000000000b05580_0;  alias, 1 drivers
v0000000000bacb80_0 .net "EX_RF_Enable", 0 0, v0000000000b05f80_0;  alias, 1 drivers
v0000000000bad080_0 .net "EX_load_instr", 0 0, v0000000000b04fe0_0;  alias, 1 drivers
v0000000000bad6c0_0 .net "ID_Bit19_16", 3 0, v0000000000ba96a0_0;  alias, 1 drivers
v0000000000bad760_0 .net "ID_Bit3_0", 3 0, v0000000000ba8660_0;  alias, 1 drivers
v0000000000bad940_0 .var "IF_ID_load", 0 0;
v0000000000badda0_0 .net "MEM_Bit15_12", 3 0, v0000000000b067a0_0;  alias, 1 drivers
v0000000000badbc0_0 .net "MEM_RF_Enable", 0 0, v0000000000b05120_0;  alias, 1 drivers
v0000000000bacfe0_0 .var "MUX1_signal", 1 0;
v0000000000bac360_0 .var "MUX2_signal", 1 0;
v0000000000bad800_0 .var "MUX3_signal", 1 0;
v0000000000bad8a0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bac4a0_0 .var "PC_RF_load", 0 0;
v0000000000bada80_0 .net "WB_Bit15_12", 3 0, v0000000000ba9100_0;  alias, 1 drivers
v0000000000bad1c0_0 .net "WB_RF_Enable", 0 0, v0000000000ba82a0_0;  alias, 1 drivers
v0000000000badd00_0 .net "clk", 0 0, v0000000000bcae00_0;  alias, 1 drivers
E_0000000000b27000/0 .event edge, v0000000000b08130_0, v0000000000ba96a0_0, v0000000000b07230_0, v0000000000ba8660_0;
E_0000000000b27000/1 .event edge, v0000000000b072d0_0, v0000000000b05120_0, v0000000000b067a0_0, v0000000000ba82a0_0;
E_0000000000b27000/2 .event edge, v0000000000ba9100_0;
E_0000000000b27000 .event/or E_0000000000b27000/0, E_0000000000b27000/1, E_0000000000b27000/2;
S_00000000009dfda0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 335, 3 618 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000b30a00 .functor BUFZ 7, v0000000000bac220_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000bade40_0 .net "C_U", 6 0, L_0000000000bcc480;  alias, 1 drivers
v0000000000bacc20_0 .net "HF_U", 0 0, v0000000000bad8a0_0;  alias, 1 drivers
v0000000000bac180_0 .net "MUX_Out", 6 0, L_0000000000b30a00;  alias, 1 drivers
v0000000000bac220_0 .var "salida", 6 0;
E_0000000000b27140 .event edge, v0000000000bad8a0_0, v0000000000a3aa80_0;
S_00000000009dff30 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 149, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b2ff80 .functor BUFZ 32, v0000000000bac400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bac2c0_0 .net "A", 31 0, L_0000000000b2fb90;  alias, 1 drivers
L_0000000000bce1b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000bad260_0 .net "B", 31 0, L_0000000000bce1b8;  1 drivers
v0000000000bacae0_0 .net "MUX_Out", 31 0, L_0000000000b2ff80;  alias, 1 drivers
v0000000000bac400_0 .var "salida", 31 0;
v0000000000bac540_0 .net "sig", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
E_0000000000b26540 .event edge, v0000000000ba9a60_0, v0000000000bac2c0_0, v0000000000bad260_0;
S_00000000009e00c0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 147, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b2fb90 .functor BUFZ 32, v0000000000bace00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bacd60_0 .net "A", 31 0, L_0000000000bca2c0;  alias, 1 drivers
v0000000000bac5e0_0 .net "B", 31 0, L_0000000000bcbc60;  alias, 1 drivers
v0000000000bac680_0 .net "MUX_Out", 31 0, L_0000000000b2fb90;  alias, 1 drivers
v0000000000bace00_0 .var "salida", 31 0;
v0000000000bac720_0 .net "sig", 0 0, v0000000000b08b30_0;  alias, 1 drivers
E_0000000000b26a40 .event edge, v0000000000b08b30_0, v0000000000ba8840_0, v0000000000baa0d0_0;
S_0000000000b54710 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 439, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b2f9d0 .functor BUFZ 32, v0000000000bacea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bacf40_0 .net "A", 31 0, v0000000000ba94c0_0;  alias, 1 drivers
v0000000000bac860_0 .net "B", 31 0, v0000000000bc6000_0;  alias, 1 drivers
v0000000000bac900_0 .net "MUX_Out", 31 0, L_0000000000b2f9d0;  alias, 1 drivers
v0000000000bacea0_0 .var "salida", 31 0;
v0000000000bad300_0 .net "sig", 0 0, v0000000000b05260_0;  alias, 1 drivers
E_0000000000b26b40 .event edge, v0000000000b05260_0, v0000000000ba94c0_0, v0000000000bac860_0;
S_0000000000b54a30 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 521, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b30ca0 .functor BUFZ 32, v0000000000bae0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bad3a0_0 .net "A", 31 0, v0000000000badc60_0;  alias, 1 drivers
v0000000000bae410_0 .net "B", 31 0, v0000000000b08450_0;  alias, 1 drivers
v0000000000baf450_0 .net "MUX_Out", 31 0, L_0000000000b30ca0;  alias, 1 drivers
v0000000000bae0f0_0 .var "salida", 31 0;
v0000000000baeeb0_0 .net "sig", 0 0, o0000000000b5b1a8;  alias, 0 drivers
E_0000000000b26b80 .event edge, v0000000000baeeb0_0, v0000000000ba9ec0_0, v0000000000b08450_0;
S_0000000000b54bc0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 558, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b2fe30 .functor BUFZ 32, v0000000000bae4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bae370_0 .net "A", 31 0, v0000000000ba8b60_0;  alias, 1 drivers
v0000000000baf310_0 .net "B", 31 0, v0000000000ba9ba0_0;  alias, 1 drivers
v0000000000baec30_0 .net "MUX_Out", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bae4b0_0 .var "salida", 31 0;
v0000000000bafbd0_0 .net "sig", 0 0, v0000000000ba9560_0;  alias, 1 drivers
E_0000000000b26c00 .event edge, v0000000000ba9560_0, v0000000000ba8b60_0, v0000000000ba9ba0_0;
S_0000000000b53db0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 232, 3 641 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b2f880 .functor BUFZ 32, v0000000000baef50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000baee10_0 .net "A", 31 0, L_0000000000bca2c0;  alias, 1 drivers
v0000000000bae730_0 .net "B", 31 0, L_0000000000bcbc60;  alias, 1 drivers
v0000000000baf9f0_0 .net "MUX_Out", 31 0, L_0000000000b2f880;  alias, 1 drivers
v0000000000baef50_0 .var "salida", 31 0;
v0000000000baf130_0 .net "sig", 0 0, v0000000000b08b30_0;  alias, 1 drivers
S_0000000000b53f40 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 275, 3 593 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b30c30 .functor BUFZ 32, v0000000000baf810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000baf1d0_0 .net "A_O", 31 0, L_0000000000bca5e0;  alias, 1 drivers
v0000000000baecd0_0 .net "HF_U", 1 0, v0000000000bacfe0_0;  alias, 1 drivers
v0000000000bae230_0 .net "MUX_Out", 31 0, L_0000000000b30c30;  alias, 1 drivers
v0000000000bae550_0 .net "M_O", 31 0, L_0000000000b30ca0;  alias, 1 drivers
v0000000000bafa90_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000baeff0_0 .net "X", 31 0, v0000000000bbd4a0_0;  alias, 1 drivers
v0000000000baf810_0 .var "salida", 31 0;
E_0000000000b26e80/0 .event edge, v0000000000bacfe0_0, v0000000000baeff0_0, v0000000000b070f0_0, v0000000000baf450_0;
E_0000000000b26e80/1 .event edge, v0000000000baec30_0;
E_0000000000b26e80 .event/or E_0000000000b26e80/0, E_0000000000b26e80/1;
S_0000000000b543f0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 290, 3 593 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b30ae0 .functor BUFZ 32, v0000000000bafef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bae5f0_0 .net "A_O", 31 0, L_0000000000bca5e0;  alias, 1 drivers
v0000000000bae190_0 .net "HF_U", 1 0, v0000000000bac360_0;  alias, 1 drivers
v0000000000bae690_0 .net "MUX_Out", 31 0, L_0000000000b30ae0;  alias, 1 drivers
v0000000000baea50_0 .net "M_O", 31 0, L_0000000000b30ca0;  alias, 1 drivers
v0000000000baf090_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000baf270_0 .net "X", 31 0, v0000000000bbde00_0;  alias, 1 drivers
v0000000000bafef0_0 .var "salida", 31 0;
E_0000000000b28140/0 .event edge, v0000000000bac360_0, v0000000000baf270_0, v0000000000b070f0_0, v0000000000baf450_0;
E_0000000000b28140/1 .event edge, v0000000000baec30_0;
E_0000000000b28140 .event/or E_0000000000b28140/0, E_0000000000b28140/1;
S_0000000000b540d0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 304, 3 593 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b30990 .functor BUFZ 32, v0000000000baf590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bae7d0_0 .net "A_O", 31 0, L_0000000000bca5e0;  alias, 1 drivers
v0000000000bae870_0 .net "HF_U", 1 0, v0000000000bad800_0;  alias, 1 drivers
v0000000000baf950_0 .net "MUX_Out", 31 0, L_0000000000b30990;  alias, 1 drivers
v0000000000baf4f0_0 .net "M_O", 31 0, L_0000000000b30ca0;  alias, 1 drivers
v0000000000bae910_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000baf3b0_0 .net "X", 31 0, v0000000000bbeb20_0;  alias, 1 drivers
v0000000000baf590_0 .var "salida", 31 0;
E_0000000000b28100/0 .event edge, v0000000000bad800_0, v0000000000baf3b0_0, v0000000000b070f0_0, v0000000000baf450_0;
E_0000000000b28100/1 .event edge, v0000000000baec30_0;
E_0000000000b28100 .event/or E_0000000000b28100/0, E_0000000000b28100/1;
S_0000000000b54260 .scope module, "ram1" "inst_ram256x8" 2 77, 3 521 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000baeaf0_0 .net "Address", 31 0, L_0000000000b30760;  alias, 1 drivers
v0000000000baeb90_0 .var "DataOut", 31 0;
v0000000000baf630 .array "Mem", 255 0, 7 0;
v0000000000baf6d0_0 .net "Reset", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
E_0000000000b27e40 .event edge, v0000000000ba9a60_0, v0000000000ba9ce0_0, v0000000000ba87a0_0;
S_0000000000b54580 .scope module, "register_file_1" "register_file" 2 252, 5 6 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b30760 .functor BUFZ 32, v0000000000bb3970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbfde0_0 .net "C", 3 0, v0000000000ba9100_0;  alias, 1 drivers
v0000000000bbec60_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bbf0c0_0 .net "E", 15 0, v0000000000bbc960_0;  1 drivers
v0000000000bbfca0_0 .net "HZPCld", 0 0, v0000000000bac4a0_0;  alias, 1 drivers
v0000000000bbebc0_0 .net "MO", 31 0, v0000000000bbe080_0;  1 drivers
v0000000000bbf020_0 .net "PA", 31 0, v0000000000bbd4a0_0;  alias, 1 drivers
v0000000000bbfd40_0 .net "PB", 31 0, v0000000000bbde00_0;  alias, 1 drivers
v0000000000bbfe80_0 .net "PCin", 31 0, L_0000000000b2ff80;  alias, 1 drivers
v0000000000bbeee0_0 .net "PCout", 31 0, L_0000000000b30760;  alias, 1 drivers
v0000000000bbed00_0 .net "PD", 31 0, v0000000000bbeb20_0;  alias, 1 drivers
v0000000000bbff20_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbe8a0_0 .net "Q0", 31 0, v0000000000baed70_0;  1 drivers
v0000000000bbf160_0 .net "Q1", 31 0, v0000000000bafd10_0;  1 drivers
v0000000000bbf200_0 .net "Q10", 31 0, v0000000000bb30b0_0;  1 drivers
v0000000000bbf2a0_0 .net "Q11", 31 0, v0000000000bb3830_0;  1 drivers
v0000000000bbf3e0_0 .net "Q12", 31 0, v0000000000bb2ed0_0;  1 drivers
v0000000000bbf480_0 .net "Q13", 31 0, v0000000000bb38d0_0;  1 drivers
v0000000000bbf520_0 .net "Q14", 31 0, v0000000000bb2a70_0;  1 drivers
v0000000000bc4d40_0 .net "Q15", 31 0, v0000000000bb3970_0;  1 drivers
v0000000000bc4fc0_0 .net "Q2", 31 0, v0000000000bb2d90_0;  1 drivers
v0000000000bc4700_0 .net "Q3", 31 0, v0000000000bb3150_0;  1 drivers
v0000000000bc4a20_0 .net "Q4", 31 0, v0000000000bb3c90_0;  1 drivers
v0000000000bc5c40_0 .net "Q5", 31 0, v0000000000bb36f0_0;  1 drivers
v0000000000bc6500_0 .net "Q6", 31 0, v0000000000bbe4e0_0;  1 drivers
v0000000000bc4f20_0 .net "Q7", 31 0, v0000000000bbe800_0;  1 drivers
v0000000000bc5920_0 .net "Q8", 31 0, v0000000000bbdf40_0;  1 drivers
v0000000000bc5ec0_0 .net "Q9", 31 0, v0000000000bbcd20_0;  1 drivers
o0000000000b5dae8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bc57e0_0 .net "R15MO", 1 0, o0000000000b5dae8;  0 drivers
v0000000000bc5ba0_0 .net "RFLd", 0 0, v0000000000ba82a0_0;  alias, 1 drivers
v0000000000bc5060_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
v0000000000bc59c0_0 .net "SA", 3 0, v0000000000ba96a0_0;  alias, 1 drivers
v0000000000bc6640_0 .net "SB", 3 0, v0000000000ba8660_0;  alias, 1 drivers
v0000000000bc5ce0_0 .net "SD", 3 0, o0000000000b5d668;  alias, 0 drivers
L_0000000000bcb4e0 .part v0000000000bbc960_0, 15, 1;
L_0000000000bcc840 .part v0000000000bbc960_0, 0, 1;
L_0000000000bcaf40 .part v0000000000bbc960_0, 1, 1;
L_0000000000bcbee0 .part v0000000000bbc960_0, 2, 1;
L_0000000000bcb080 .part v0000000000bbc960_0, 3, 1;
L_0000000000bcb120 .part v0000000000bbc960_0, 4, 1;
L_0000000000bca720 .part v0000000000bbc960_0, 5, 1;
L_0000000000bcb580 .part v0000000000bbc960_0, 6, 1;
L_0000000000bcb6c0 .part v0000000000bbc960_0, 7, 1;
L_0000000000bcb620 .part v0000000000bbc960_0, 8, 1;
L_0000000000bcc3e0 .part v0000000000bbc960_0, 9, 1;
L_0000000000bca400 .part v0000000000bbc960_0, 10, 1;
L_0000000000bcac20 .part v0000000000bbc960_0, 11, 1;
L_0000000000bca220 .part v0000000000bbc960_0, 12, 1;
L_0000000000bcb1c0 .part v0000000000bbc960_0, 13, 1;
L_0000000000bcc660 .part v0000000000bbc960_0, 14, 1;
S_0000000000b548a0 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bae9b0_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bafb30_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000baed70_0 .var "Q", 31 0;
v0000000000bae2d0_0 .net "RFLd", 0 0, L_0000000000bcc840;  1 drivers
v0000000000baf770_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
E_0000000000b27c80/0 .event edge, v0000000000ba9a60_0;
E_0000000000b27c80/1 .event posedge, v0000000000b08270_0;
E_0000000000b27c80 .event/or E_0000000000b27c80/0, E_0000000000b27c80/1;
S_0000000000bb1e10 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000baf8b0_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bafc70_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bafd10_0 .var "Q", 31 0;
v0000000000bafdb0_0 .net "RFLd", 0 0, L_0000000000bcaf40;  1 drivers
v0000000000bafe50_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb1af0 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bae050_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb3290_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb30b0_0 .var "Q", 31 0;
v0000000000bb3790_0 .net "RFLd", 0 0, L_0000000000bca400;  1 drivers
v0000000000bb3470_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0e70 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb3f10_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb3ab0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb3830_0 .var "Q", 31 0;
v0000000000bb27f0_0 .net "RFLd", 0 0, L_0000000000bcac20;  1 drivers
v0000000000bb21b0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb1640 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb31f0_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb2750_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb2ed0_0 .var "Q", 31 0;
v0000000000bb2250_0 .net "RFLd", 0 0, L_0000000000bca220;  1 drivers
v0000000000bb3b50_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb09c0 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb3650_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb3330_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb38d0_0 .var "Q", 31 0;
v0000000000bb3bf0_0 .net "RFLd", 0 0, L_0000000000bcb1c0;  1 drivers
v0000000000bb2570_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0380 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb26b0_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb3dd0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb2a70_0 .var "Q", 31 0;
v0000000000bb22f0_0 .net "RFLd", 0 0, L_0000000000bcc660;  1 drivers
v0000000000bb2390_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb1c80 .scope module, "R15" "PCregister" 5 52, 5 179 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb3d30_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb2430_0 .net "HZPCld", 0 0, v0000000000bac4a0_0;  alias, 1 drivers
v0000000000bb2bb0_0 .net "MOin", 31 0, v0000000000bbe080_0;  alias, 1 drivers
v0000000000bb3970_0 .var "Q", 31 0;
v0000000000bb33d0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
E_0000000000b27900 .event edge, v0000000000bac4a0_0, v0000000000ba9a60_0, v0000000000b08270_0;
S_0000000000bb1190 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb2b10_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb24d0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb2d90_0 .var "Q", 31 0;
v0000000000bb3510_0 .net "RFLd", 0 0, L_0000000000bcbee0;  1 drivers
v0000000000bb2e30_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0060 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb35b0_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb29d0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb3150_0 .var "Q", 31 0;
v0000000000bb2610_0 .net "RFLd", 0 0, L_0000000000bcb080;  1 drivers
v0000000000bb2890_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb1000 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb3a10_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb2f70_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb3c90_0 .var "Q", 31 0;
v0000000000bb3e70_0 .net "RFLd", 0 0, L_0000000000bcb120;  1 drivers
v0000000000bb2930_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb01f0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb2c50_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bb2110_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bb36f0_0 .var "Q", 31 0;
v0000000000bb3010_0 .net "RFLd", 0 0, L_0000000000bca720;  1 drivers
v0000000000bb2cf0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0510 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb2070_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bbcdc0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbe4e0_0 .var "Q", 31 0;
v0000000000bbc140_0 .net "RFLd", 0 0, L_0000000000bcb580;  1 drivers
v0000000000bbe580_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb06a0 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbe440_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bbc0a0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbe800_0 .var "Q", 31 0;
v0000000000bbc5a0_0 .net "RFLd", 0 0, L_0000000000bcb6c0;  1 drivers
v0000000000bbdae0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0b50 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbcb40_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bbe620_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbdf40_0 .var "Q", 31 0;
v0000000000bbd040_0 .net "RFLd", 0 0, L_0000000000bcb620;  1 drivers
v0000000000bbd0e0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb0830 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbcf00_0 .net "CLK", 0 0, v0000000000bcae00_0;  alias, 1 drivers
v0000000000bbce60_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbcd20_0 .var "Q", 31 0;
v0000000000bbd2c0_0 .net "RFLd", 0 0, L_0000000000bcc3e0;  1 drivers
v0000000000bbdcc0_0 .net "RST", 0 0, v0000000000bc6aa0_0;  alias, 1 drivers
S_0000000000bb1320 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bbc640_0 .net "C", 3 0, v0000000000ba9100_0;  alias, 1 drivers
v0000000000bbc960_0 .var "E", 15 0;
v0000000000bbe260_0 .net "Ld", 0 0, v0000000000ba82a0_0;  alias, 1 drivers
E_0000000000b27cc0 .event edge, v0000000000ba82a0_0, v0000000000ba9100_0;
S_0000000000bb14b0 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bbdb80_0 .net "I0", 31 0, v0000000000baed70_0;  alias, 1 drivers
v0000000000bbe6c0_0 .net "I1", 31 0, v0000000000bafd10_0;  alias, 1 drivers
v0000000000bbd860_0 .net "I10", 31 0, v0000000000bb30b0_0;  alias, 1 drivers
v0000000000bbc500_0 .net "I11", 31 0, v0000000000bb3830_0;  alias, 1 drivers
v0000000000bbcfa0_0 .net "I12", 31 0, v0000000000bb2ed0_0;  alias, 1 drivers
v0000000000bbdfe0_0 .net "I13", 31 0, v0000000000bb38d0_0;  alias, 1 drivers
v0000000000bbd9a0_0 .net "I14", 31 0, v0000000000bb2a70_0;  alias, 1 drivers
v0000000000bbd180_0 .net "I15", 31 0, v0000000000bb3970_0;  alias, 1 drivers
v0000000000bbe300_0 .net "I2", 31 0, v0000000000bb2d90_0;  alias, 1 drivers
v0000000000bbe3a0_0 .net "I3", 31 0, v0000000000bb3150_0;  alias, 1 drivers
v0000000000bbd220_0 .net "I4", 31 0, v0000000000bb3c90_0;  alias, 1 drivers
v0000000000bbca00_0 .net "I5", 31 0, v0000000000bb36f0_0;  alias, 1 drivers
v0000000000bbe760_0 .net "I6", 31 0, v0000000000bbe4e0_0;  alias, 1 drivers
v0000000000bbd7c0_0 .net "I7", 31 0, v0000000000bbe800_0;  alias, 1 drivers
v0000000000bbd360_0 .net "I8", 31 0, v0000000000bbdf40_0;  alias, 1 drivers
v0000000000bbd400_0 .net "I9", 31 0, v0000000000bbcd20_0;  alias, 1 drivers
v0000000000bbd4a0_0 .var "P", 31 0;
v0000000000bbc1e0_0 .net "S", 3 0, v0000000000ba96a0_0;  alias, 1 drivers
E_0000000000b27bc0/0 .event edge, v0000000000bb3970_0, v0000000000bb2a70_0, v0000000000bb38d0_0, v0000000000bb2ed0_0;
E_0000000000b27bc0/1 .event edge, v0000000000bb3830_0, v0000000000bb30b0_0, v0000000000bbcd20_0, v0000000000bbdf40_0;
E_0000000000b27bc0/2 .event edge, v0000000000bbe800_0, v0000000000bbe4e0_0, v0000000000bb36f0_0, v0000000000bb3c90_0;
E_0000000000b27bc0/3 .event edge, v0000000000bb3150_0, v0000000000bb2d90_0, v0000000000bafd10_0, v0000000000baed70_0;
E_0000000000b27bc0/4 .event edge, v0000000000ba96a0_0;
E_0000000000b27bc0 .event/or E_0000000000b27bc0/0, E_0000000000b27bc0/1, E_0000000000b27bc0/2, E_0000000000b27bc0/3, E_0000000000b27bc0/4;
S_0000000000bb0ce0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bbd5e0_0 .net "I0", 31 0, v0000000000baed70_0;  alias, 1 drivers
v0000000000bbc3c0_0 .net "I1", 31 0, v0000000000bafd10_0;  alias, 1 drivers
v0000000000bbc280_0 .net "I10", 31 0, v0000000000bb30b0_0;  alias, 1 drivers
v0000000000bbdc20_0 .net "I11", 31 0, v0000000000bb3830_0;  alias, 1 drivers
v0000000000bbc6e0_0 .net "I12", 31 0, v0000000000bb2ed0_0;  alias, 1 drivers
v0000000000bbd900_0 .net "I13", 31 0, v0000000000bb38d0_0;  alias, 1 drivers
v0000000000bbc320_0 .net "I14", 31 0, v0000000000bb2a70_0;  alias, 1 drivers
v0000000000bbc460_0 .net "I15", 31 0, v0000000000bb3970_0;  alias, 1 drivers
v0000000000bbd680_0 .net "I2", 31 0, v0000000000bb2d90_0;  alias, 1 drivers
v0000000000bbd720_0 .net "I3", 31 0, v0000000000bb3150_0;  alias, 1 drivers
v0000000000bbcc80_0 .net "I4", 31 0, v0000000000bb3c90_0;  alias, 1 drivers
v0000000000bbc780_0 .net "I5", 31 0, v0000000000bb36f0_0;  alias, 1 drivers
v0000000000bbc820_0 .net "I6", 31 0, v0000000000bbe4e0_0;  alias, 1 drivers
v0000000000bbc8c0_0 .net "I7", 31 0, v0000000000bbe800_0;  alias, 1 drivers
v0000000000bbda40_0 .net "I8", 31 0, v0000000000bbdf40_0;  alias, 1 drivers
v0000000000bbdd60_0 .net "I9", 31 0, v0000000000bbcd20_0;  alias, 1 drivers
v0000000000bbde00_0 .var "P", 31 0;
v0000000000bbdea0_0 .net "S", 3 0, v0000000000ba8660_0;  alias, 1 drivers
E_0000000000b28180/0 .event edge, v0000000000bb3970_0, v0000000000bb2a70_0, v0000000000bb38d0_0, v0000000000bb2ed0_0;
E_0000000000b28180/1 .event edge, v0000000000bb3830_0, v0000000000bb30b0_0, v0000000000bbcd20_0, v0000000000bbdf40_0;
E_0000000000b28180/2 .event edge, v0000000000bbe800_0, v0000000000bbe4e0_0, v0000000000bb36f0_0, v0000000000bb3c90_0;
E_0000000000b28180/3 .event edge, v0000000000bb3150_0, v0000000000bb2d90_0, v0000000000bafd10_0, v0000000000baed70_0;
E_0000000000b28180/4 .event edge, v0000000000ba8660_0;
E_0000000000b28180 .event/or E_0000000000b28180/0, E_0000000000b28180/1, E_0000000000b28180/2, E_0000000000b28180/3, E_0000000000b28180/4;
S_0000000000bb17d0 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bbe1c0_0 .net "I0", 31 0, v0000000000baed70_0;  alias, 1 drivers
v0000000000bbcaa0_0 .net "I1", 31 0, v0000000000bafd10_0;  alias, 1 drivers
v0000000000bbcbe0_0 .net "I10", 31 0, v0000000000bb30b0_0;  alias, 1 drivers
v0000000000bbf8e0_0 .net "I11", 31 0, v0000000000bb3830_0;  alias, 1 drivers
v0000000000bbf5c0_0 .net "I12", 31 0, v0000000000bb2ed0_0;  alias, 1 drivers
v0000000000bbf660_0 .net "I13", 31 0, v0000000000bb38d0_0;  alias, 1 drivers
v0000000000bbeda0_0 .net "I14", 31 0, v0000000000bb2a70_0;  alias, 1 drivers
v0000000000bbfb60_0 .net "I15", 31 0, v0000000000bb3970_0;  alias, 1 drivers
v0000000000bbf340_0 .net "I2", 31 0, v0000000000bb2d90_0;  alias, 1 drivers
v0000000000bbe9e0_0 .net "I3", 31 0, v0000000000bb3150_0;  alias, 1 drivers
v0000000000bbfc00_0 .net "I4", 31 0, v0000000000bb3c90_0;  alias, 1 drivers
v0000000000bbf840_0 .net "I5", 31 0, v0000000000bb36f0_0;  alias, 1 drivers
v0000000000bbf7a0_0 .net "I6", 31 0, v0000000000bbe4e0_0;  alias, 1 drivers
v0000000000bbea80_0 .net "I7", 31 0, v0000000000bbe800_0;  alias, 1 drivers
v0000000000bbf700_0 .net "I8", 31 0, v0000000000bbdf40_0;  alias, 1 drivers
v0000000000bbef80_0 .net "I9", 31 0, v0000000000bbcd20_0;  alias, 1 drivers
v0000000000bbeb20_0 .var "P", 31 0;
v0000000000bbf980_0 .net "S", 3 0, o0000000000b5d668;  alias, 0 drivers
E_0000000000b27980/0 .event edge, v0000000000bb3970_0, v0000000000bb2a70_0, v0000000000bb38d0_0, v0000000000bb2ed0_0;
E_0000000000b27980/1 .event edge, v0000000000bb3830_0, v0000000000bb30b0_0, v0000000000bbcd20_0, v0000000000bbdf40_0;
E_0000000000b27980/2 .event edge, v0000000000bbe800_0, v0000000000bbe4e0_0, v0000000000bb36f0_0, v0000000000bb3c90_0;
E_0000000000b27980/3 .event edge, v0000000000bb3150_0, v0000000000bb2d90_0, v0000000000bafd10_0, v0000000000baed70_0;
E_0000000000b27980/4 .event edge, v0000000000bbf980_0;
E_0000000000b27980 .event/or E_0000000000b27980/0, E_0000000000b27980/1, E_0000000000b27980/2, E_0000000000b27980/3, E_0000000000b27980/4;
S_0000000000bb1960 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000b54580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bbe080_0 .var "MO", 31 0;
v0000000000bbfa20_0 .net "PC", 31 0, L_0000000000b2ff80;  alias, 1 drivers
v0000000000bbfac0_0 .net "PW", 31 0, L_0000000000b2fe30;  alias, 1 drivers
v0000000000bbee40_0 .net "PWLd", 0 0, L_0000000000bcb4e0;  1 drivers
E_0000000000b281c0 .event edge, v0000000000bbee40_0, v0000000000bacae0_0, v0000000000baec30_0;
S_0000000000bc8d40 .scope module, "se" "SExtender" 2 208, 3 661 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b2f7a0 .functor BUFZ 32, v0000000000bc5d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc5a60_0 .var/i "i", 31 0;
v0000000000bc65a0_0 .net "in", 23 0, v0000000000ba9c40_0;  alias, 1 drivers
v0000000000bc4160_0 .var "in1", 31 0;
v0000000000bc5b00_0 .net/s "out1", 31 0, L_0000000000b2f7a0;  alias, 1 drivers
v0000000000bc5d80_0 .var/s "result", 31 0;
v0000000000bc48e0_0 .var/s "shift_result", 31 0;
v0000000000bc6460_0 .var/s "temp_reg", 31 0;
v0000000000bc5100_0 .var/s "twoscomp", 31 0;
E_0000000000b27300/0 .event edge, v0000000000ba9c40_0, v0000000000bc4160_0, v0000000000bc5100_0, v0000000000bc6460_0;
E_0000000000b27300/1 .event edge, v0000000000bc48e0_0;
E_0000000000b27300 .event/or E_0000000000b27300/0, E_0000000000b27300/1;
S_0000000000bc83e0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 423, 6 1 0, S_0000000000b57c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bc42a0_0 .net "A", 31 0, v0000000000ba94c0_0;  alias, 1 drivers
v0000000000bc5240_0 .net "B", 31 0, v0000000000b04e00_0;  alias, 1 drivers
v0000000000bc5e20_0 .var "C", 0 0;
v0000000000bc56a0_0 .var "by_imm_shift", 1 0;
v0000000000bc66e0_0 .var/i "i", 31 0;
v0000000000bc5880_0 .var/i "num_of_rot", 31 0;
v0000000000bc5420_0 .var "relleno", 0 0;
v0000000000bc4340_0 .var "rm", 31 0;
v0000000000bc5f60_0 .var "rm1", 31 0;
v0000000000bc51a0_0 .var "shift", 1 0;
v0000000000bc6000_0 .var "shift_result", 31 0;
v0000000000bc5380_0 .var "shifter_op", 2 0;
v0000000000bc52e0_0 .var "tc", 0 0;
v0000000000bc60a0_0 .var "temp_reg", 31 0;
v0000000000bc4200_0 .var "temp_reg1", 31 0;
v0000000000bc6780_0 .var "temp_reg2", 31 0;
E_0000000000b276c0/0 .event edge, v0000000000b04e00_0, v0000000000bc5380_0, v0000000000ba94c0_0, v0000000000baaf30_0;
E_0000000000b276c0/1 .event edge, v0000000000bc56a0_0, v0000000000bc5880_0, v0000000000bc60a0_0, v0000000000bc52e0_0;
E_0000000000b276c0/2 .event edge, v0000000000bc5420_0, v0000000000bc51a0_0, v0000000000bc4200_0, v0000000000bc4340_0;
E_0000000000b276c0/3 .event edge, v0000000000bc6780_0, v0000000000bc5f60_0;
E_0000000000b276c0 .event/or E_0000000000b276c0/0, E_0000000000b276c0/1, E_0000000000b276c0/2, E_0000000000b276c0/3;
    .scope S_0000000000b54260;
T_0 ;
    %wait E_0000000000b27e40;
    %load/vec4 v0000000000baf6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baeb90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000baeaf0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000baeaf0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baf630, 4;
    %load/vec4 v0000000000baeaf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baf630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000baeaf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baf630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000baeaf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baf630, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000baeb90_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000baeaf0_0;
    %load/vec4a v0000000000baf630, 4;
    %pad/u 32;
    %store/vec4 v0000000000baeb90_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009e72c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baacb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba9380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000009e72c0;
T_2 ;
    %wait E_0000000000b266c0;
    %load/vec4 v0000000000ba85c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ba9d80_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba9d80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba9d80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba8de0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000ba9ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000ba8c00_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ba9e20_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba9e20_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000bab430_0, 0, 32;
    %load/vec4 v0000000000ba9e20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000baacb0_0, 0, 32;
    %load/vec4 v0000000000ba9e20_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ba9380_0, 0, 32;
    %load/vec4 v0000000000ba8de0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000ba9ce0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba8c00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000ba9e20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba8c00_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000ba8de0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000ba8c00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba9ce0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000ba9e20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba9ce0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000ba8de0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000ba9ce0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba8c00_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000ba9ce0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba9e20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa7b0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009e00c0;
T_3 ;
    %wait E_0000000000b26a40;
    %load/vec4 v0000000000bac720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000bacd60_0;
    %store/vec4 v0000000000bace00_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000bac5e0_0;
    %store/vec4 v0000000000bace00_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000009dff30;
T_4 ;
    %wait E_0000000000b26540;
    %load/vec4 v0000000000bac540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000bac2c0_0;
    %store/vec4 v0000000000bac400_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000bad260_0;
    %store/vec4 v0000000000bac400_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000009ef680;
T_5 ;
    %wait E_0000000000b26300;
    %load/vec4 v0000000000ba9a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ba97e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ba8f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba8660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba99c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba96a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba8160_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000ba9c40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ba80c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba83e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba9420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000ba87a0_0;
    %assign/vec4 v0000000000ba97e0_0, 0;
    %load/vec4 v0000000000ba8840_0;
    %assign/vec4 v0000000000ba8f20_0, 0;
    %load/vec4 v0000000000ba87a0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000ba8660_0, 0;
    %load/vec4 v0000000000ba87a0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000ba99c0_0, 0;
    %load/vec4 v0000000000ba87a0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000ba96a0_0, 0;
    %load/vec4 v0000000000ba87a0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000ba8160_0, 0;
    %load/vec4 v0000000000ba87a0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000ba9c40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba97e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ba8f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba8660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba99c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba96a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba8160_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000ba9c40_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000009ef9a0;
T_6 ;
    %wait E_0000000000b25740;
    %load/vec4 v0000000000ba8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ba8520_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000ba9880_0;
    %assign/vec4 v0000000000ba8520_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000bc8d40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5a60_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000bc8d40;
T_8 ;
    %wait E_0000000000b27300;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bc65a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4160_0, 0, 32;
    %load/vec4 v0000000000bc4160_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc5100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5a60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000bc5a60_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000bc5100_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000bc6460_0, 0, 32;
    %load/vec4 v0000000000bc5a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc5a60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000bc6460_0;
    %store/vec4 v0000000000bc48e0_0, 0, 32;
    %load/vec4 v0000000000bc48e0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000bc5d80_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000009e7450;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000009e7450;
T_10 ;
    %wait E_0000000000b26640;
    %load/vec4 v0000000000bab890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000baba70_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000baba70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000baba70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bab6b0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000bab610_0;
    %pad/u 33;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000babed0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000baa030_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000baa030_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000babbb0_0, 0, 32;
    %load/vec4 v0000000000baa030_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000bab250_0, 0, 32;
    %load/vec4 v0000000000baa030_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bab750_0, 0, 32;
    %load/vec4 v0000000000bab6b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000bab610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000babed0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000baa030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000babed0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000bab6b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000babed0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000baa030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000bab6b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000bab610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000babed0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000bab610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000baa030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000babd90_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b53db0;
T_11 ;
    %wait E_0000000000b26a40;
    %load/vec4 v0000000000baf130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000baee10_0;
    %store/vec4 v0000000000baef50_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000bae730_0;
    %store/vec4 v0000000000baef50_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000bb1320;
T_12 ;
    %wait E_0000000000b27cc0;
    %load/vec4 v0000000000bbe260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000bbc640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bbc960_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bb14b0;
T_13 ;
    %wait E_0000000000b27bc0;
    %load/vec4 v0000000000bbc1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bbdb80_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bbe6c0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bbe300_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bbe3a0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bbd220_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bbca00_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bbe760_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bbd7c0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bbd360_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bbd400_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bbd860_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bbc500_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bbcfa0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bbdfe0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bbd9a0_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bbd180_0;
    %assign/vec4 v0000000000bbd4a0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bb0ce0;
T_14 ;
    %wait E_0000000000b28180;
    %load/vec4 v0000000000bbdea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bbd5e0_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bbc3c0_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bbd680_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bbd720_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bbcc80_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bbc780_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bbc820_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bbc8c0_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bbda40_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bbdd60_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bbc280_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bbdc20_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bbc6e0_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bbd900_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bbc320_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bbc460_0;
    %assign/vec4 v0000000000bbde00_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bb17d0;
T_15 ;
    %wait E_0000000000b27980;
    %load/vec4 v0000000000bbf980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bbe1c0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bbcaa0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bbf340_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bbe9e0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bbfc00_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bbf840_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bbf7a0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bbea80_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bbf700_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bbef80_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bbcbe0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bbf8e0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bbf5c0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bbf660_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bbeda0_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bbfb60_0;
    %assign/vec4 v0000000000bbeb20_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bb1960;
T_16 ;
    %wait E_0000000000b281c0;
    %load/vec4 v0000000000bbee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bbfac0_0;
    %assign/vec4 v0000000000bbe080_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000bbfa20_0;
    %assign/vec4 v0000000000bbe080_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000b548a0;
T_17 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000baf770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000baed70_0, 0;
T_17.0 ;
    %load/vec4 v0000000000bae2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000bafb30_0;
    %assign/vec4 v0000000000baed70_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bb1e10;
T_18 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bafe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bafd10_0, 0;
T_18.0 ;
    %load/vec4 v0000000000bafdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000bafc70_0;
    %assign/vec4 v0000000000bafd10_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bb1190;
T_19 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb2d90_0, 0;
T_19.0 ;
    %load/vec4 v0000000000bb3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000bb24d0_0;
    %assign/vec4 v0000000000bb2d90_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bb0060;
T_20 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3150_0, 0;
T_20.0 ;
    %load/vec4 v0000000000bb2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000bb29d0_0;
    %assign/vec4 v0000000000bb3150_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bb1000;
T_21 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3c90_0, 0;
T_21.0 ;
    %load/vec4 v0000000000bb3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000bb2f70_0;
    %assign/vec4 v0000000000bb3c90_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bb01f0;
T_22 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb36f0_0, 0;
T_22.0 ;
    %load/vec4 v0000000000bb3010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000bb2110_0;
    %assign/vec4 v0000000000bb36f0_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bb0510;
T_23 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bbe580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbe4e0_0, 0;
T_23.0 ;
    %load/vec4 v0000000000bbc140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000bbcdc0_0;
    %assign/vec4 v0000000000bbe4e0_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bb06a0;
T_24 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bbdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbe800_0, 0;
T_24.0 ;
    %load/vec4 v0000000000bbc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000bbc0a0_0;
    %assign/vec4 v0000000000bbe800_0, 0;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bb0b50;
T_25 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bbd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbdf40_0, 0;
T_25.0 ;
    %load/vec4 v0000000000bbd040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000bbe620_0;
    %assign/vec4 v0000000000bbdf40_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bb0830;
T_26 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bbdcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbcd20_0, 0;
T_26.0 ;
    %load/vec4 v0000000000bbd2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000bbce60_0;
    %assign/vec4 v0000000000bbcd20_0, 0;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bb1af0;
T_27 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb30b0_0, 0;
T_27.0 ;
    %load/vec4 v0000000000bb3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000bb3290_0;
    %assign/vec4 v0000000000bb30b0_0, 0;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bb0e70;
T_28 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3830_0, 0;
T_28.0 ;
    %load/vec4 v0000000000bb27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000bb3ab0_0;
    %assign/vec4 v0000000000bb3830_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bb1640;
T_29 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb2ed0_0, 0;
T_29.0 ;
    %load/vec4 v0000000000bb2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000bb2750_0;
    %assign/vec4 v0000000000bb2ed0_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bb09c0;
T_30 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb38d0_0, 0;
T_30.0 ;
    %load/vec4 v0000000000bb3bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000bb3330_0;
    %assign/vec4 v0000000000bb38d0_0, 0;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bb0380;
T_31 ;
    %wait E_0000000000b27c80;
    %load/vec4 v0000000000bb2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb2a70_0, 0;
T_31.0 ;
    %load/vec4 v0000000000bb22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000bb3dd0_0;
    %assign/vec4 v0000000000bb2a70_0, 0;
T_31.2 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bb1c80;
T_32 ;
    %wait E_0000000000b27900;
    %load/vec4 v0000000000bb2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000bb33d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3970_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000bb2bb0_0;
    %assign/vec4 v0000000000bb3970_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000b53f40;
T_33 ;
    %wait E_0000000000b26e80;
    %load/vec4 v0000000000baecd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000baeff0_0;
    %store/vec4 v0000000000baf810_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000baf1d0_0;
    %store/vec4 v0000000000baf810_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000bae550_0;
    %store/vec4 v0000000000baf810_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bafa90_0;
    %store/vec4 v0000000000baf810_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000b543f0;
T_34 ;
    %wait E_0000000000b28140;
    %load/vec4 v0000000000bae190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000baf270_0;
    %store/vec4 v0000000000bafef0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bae5f0_0;
    %store/vec4 v0000000000bafef0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000baea50_0;
    %store/vec4 v0000000000bafef0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000baf090_0;
    %store/vec4 v0000000000bafef0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000b540d0;
T_35 ;
    %wait E_0000000000b28100;
    %load/vec4 v0000000000bae870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000baf3b0_0;
    %store/vec4 v0000000000baf590_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bae7d0_0;
    %store/vec4 v0000000000baf590_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000baf4f0_0;
    %store/vec4 v0000000000baf590_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bae910_0;
    %store/vec4 v0000000000baf590_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000a25270;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000a25270;
T_37 ;
    %wait E_0000000000b26a00;
    %load/vec4 v0000000000baa670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000baa2b0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bad9e0_0, 0, 3;
    %load/vec4 v0000000000bad9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bad120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
    %load/vec4 v0000000000badee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000bad120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bad120_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %load/vec4 v0000000000bad120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000badee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bad440_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bad440_0, 0, 1;
T_37.17 ;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baae90_0, 0, 1;
    %load/vec4 v0000000000baadf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %load/vec4 v0000000000baa2b0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000baa990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000badee0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000baa8f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac0e0_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000009dfda0;
T_38 ;
    %wait E_0000000000b27140;
    %load/vec4 v0000000000bacc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bac220_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000bade40_0;
    %store/vec4 v0000000000bac220_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000009ee0c0;
T_39 ;
    %wait E_0000000000b26300;
    %load/vec4 v0000000000a3aa80_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b05260_0, 0;
    %load/vec4 v0000000000a3aa80_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b06a20_0, 0;
    %load/vec4 v0000000000a3aa80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b04fe0_0, 0;
    %load/vec4 v0000000000a3aa80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b05f80_0, 0;
    %load/vec4 v0000000000af5b20_0;
    %assign/vec4 v0000000000b05a80_0, 0;
    %load/vec4 v0000000000af6d40_0;
    %assign/vec4 v0000000000b058a0_0, 0;
    %load/vec4 v0000000000ba8200_0;
    %assign/vec4 v0000000000ba9740_0, 0;
    %load/vec4 v0000000000ba91a0_0;
    %assign/vec4 v0000000000ba94c0_0, 0;
    %load/vec4 v0000000000ba8340_0;
    %assign/vec4 v0000000000ba9600_0, 0;
    %load/vec4 v0000000000b05b20_0;
    %assign/vec4 v0000000000b05580_0, 0;
    %load/vec4 v0000000000b05bc0_0;
    %assign/vec4 v0000000000b04e00_0, 0;
    %load/vec4 v0000000000a3ad00_0;
    %assign/vec4 v0000000000b062a0_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000009e75e0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_00000000009e75e0;
T_41 ;
    %wait E_0000000000b26900;
    %load/vec4 v0000000000babcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000baaf30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000baaf30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000baaf30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000baa490_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000bab4d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000bab7f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000baaa30_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000baaa30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000bab1b0_0, 0, 32;
    %load/vec4 v0000000000baaa30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000baa210_0, 0, 32;
    %load/vec4 v0000000000baaa30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bab930_0, 0, 32;
    %load/vec4 v0000000000baa490_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000bab4d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab7f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000baaa30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab7f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000baa490_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000bab7f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab4d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000baaa30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab4d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000baa490_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000bab4d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bab7f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000bab4d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000baaa30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bab2f0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bc83e0;
T_42 ;
    %wait E_0000000000b276c0;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bc5380_0, 0, 3;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc56a0_0, 0, 2;
    %load/vec4 v0000000000bc5380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000bc42a0_0;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bc5880_0, 0, 32;
    %load/vec4 v0000000000bc5e20_0;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc56a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000bc42a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc5420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc5420_0;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bc5880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bc42a0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bc42a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000bc5240_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc51a0_0, 0, 2;
    %load/vec4 v0000000000bc51a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000bc5880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000bc5880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000bc42a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc5420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc5420_0;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000bc5880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000bc66e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc4200_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000bc4200_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bc42a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000bc66e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc4340_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc6780_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000bc6780_0;
    %store/vec4 v0000000000bc5f60_0, 0, 32;
    %load/vec4 v0000000000bc52e0_0;
    %load/vec4 v0000000000bc5f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000bc66e0_0;
    %load/vec4 v0000000000bc5880_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc52e0_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc60a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc60a0_0, 0, 32;
    %load/vec4 v0000000000bc66e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc66e0_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000bc52e0_0;
    %store/vec4 v0000000000bc5e20_0, 0, 1;
    %load/vec4 v0000000000bc60a0_0;
    %store/vec4 v0000000000bc6000_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000b54710;
T_43 ;
    %wait E_0000000000b26b40;
    %load/vec4 v0000000000bad300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000bacf40_0;
    %store/vec4 v0000000000bacea0_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000bac860_0;
    %store/vec4 v0000000000bacea0_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000b57dd0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b07410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b07870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b07730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b08770_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b07f50_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000b57dd0;
T_45 ;
    %wait E_0000000000b25740;
    %load/vec4 v0000000000b088b0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b07410_0, 0;
    %load/vec4 v0000000000b088b0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b07870_0, 0;
    %load/vec4 v0000000000b088b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b07730_0, 0;
    %load/vec4 v0000000000b088b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b08770_0, 0;
    %load/vec4 v0000000000b08590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b07870_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b07870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b07730_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b07730_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b07410_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b07410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b08770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b08770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b07730_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b07870_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b07730_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b07870_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b08770_0;
    %load/vec4 v0000000000b07410_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b08770_0;
    %load/vec4 v0000000000b07410_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b07870_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b07410_0;
    %load/vec4 v0000000000b08770_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b07870_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b07410_0;
    %load/vec4 v0000000000b08770_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b07f50_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000009edda0;
T_46 ;
    %wait E_0000000000b26e00;
    %load/vec4 v0000000000b07ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b08a90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b08b30_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b08b30_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000009edf30;
T_47 ;
    %wait E_0000000000b26300;
    %load/vec4 v0000000000b070f0_0;
    %assign/vec4 v0000000000b08450_0, 0;
    %load/vec4 v0000000000b06520_0;
    %assign/vec4 v0000000000b05ee0_0, 0;
    %load/vec4 v0000000000b07230_0;
    %assign/vec4 v0000000000b067a0_0, 0;
    %load/vec4 v0000000000b08130_0;
    %assign/vec4 v0000000000b05440_0, 0;
    %load/vec4 v0000000000b072d0_0;
    %assign/vec4 v0000000000b05120_0, 0;
    %load/vec4 v0000000000b07370_0;
    %assign/vec4 v0000000000b04cc0_0, 0;
    %load/vec4 v0000000000b081d0_0;
    %assign/vec4 v0000000000b04ea0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a25400;
T_48 ;
    %wait E_0000000000b26b00;
    %load/vec4 v0000000000bac7c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000badb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000bad620_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bad4e0_0;
    %store/vec4a v0000000000bac040, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000bad4e0_0;
    %load/vec4a v0000000000bac040, 4;
    %pad/u 32;
    %store/vec4 v0000000000badc60_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000badb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000bad620_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bad4e0_0;
    %store/vec4a v0000000000bac040, 4, 0;
    %load/vec4 v0000000000bad620_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bac040, 4, 0;
    %load/vec4 v0000000000bad620_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bac040, 4, 0;
    %load/vec4 v0000000000bad620_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bac040, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bac040, 4;
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bac040, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bac040, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bad4e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bac040, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000badc60_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000b54a30;
T_49 ;
    %wait E_0000000000b26b80;
    %load/vec4 v0000000000baeeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bad3a0_0;
    %store/vec4 v0000000000bae0f0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bae410_0;
    %store/vec4 v0000000000bae0f0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000009ef810;
T_50 ;
    %wait E_0000000000b26300;
    %load/vec4 v0000000000ba8020_0;
    %assign/vec4 v0000000000ba9ba0_0, 0;
    %load/vec4 v0000000000ba9ec0_0;
    %assign/vec4 v0000000000ba8b60_0, 0;
    %load/vec4 v0000000000ba8e80_0;
    %assign/vec4 v0000000000ba9100_0, 0;
    %load/vec4 v0000000000ba8a20_0;
    %assign/vec4 v0000000000ba9560_0, 0;
    %load/vec4 v0000000000ba9b00_0;
    %assign/vec4 v0000000000ba82a0_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000b54bc0;
T_51 ;
    %wait E_0000000000b26c00;
    %load/vec4 v0000000000bafbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000bae370_0;
    %store/vec4 v0000000000bae4b0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000baf310_0;
    %store/vec4 v0000000000bae4b0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a25590;
T_52 ;
    %wait E_0000000000b27000;
    %load/vec4 v0000000000bad080_0;
    %load/vec4 v0000000000bad6c0_0;
    %load/vec4 v0000000000bad580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bad760_0;
    %load/vec4 v0000000000bad580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bad940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bac4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bad8a0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bad940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bac4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bad8a0_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000bacb80_0;
    %load/vec4 v0000000000bad6c0_0;
    %load/vec4 v0000000000bad580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bad760_0;
    %load/vec4 v0000000000bad580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bacfe0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bac360_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bad800_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000badbc0_0;
    %load/vec4 v0000000000bad6c0_0;
    %load/vec4 v0000000000badda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bad760_0;
    %load/vec4 v0000000000badda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bacfe0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bac360_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bad800_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000bad1c0_0;
    %load/vec4 v0000000000bad6c0_0;
    %load/vec4 v0000000000bada80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bad760_0;
    %load/vec4 v0000000000bada80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bacfe0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bac360_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bad800_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bacfe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bac360_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bad800_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000b57c40;
T_53 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bcba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
T_53.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000bcba80_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000bcba80_0, "%b", v0000000000bca360_0 {0 0 0};
    %store/vec4 v0000000000bcb8a0_0, 0, 32;
    %load/vec4 v0000000000bca360_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bc61e0_0;
    %store/vec4a v0000000000baf630, 4, 0;
    %load/vec4 v0000000000bc61e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 89 "$fclose", v0000000000bcba80_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcaae0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bcaae0_0;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000b57c40;
T_54 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bcba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
T_54.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000bcba80_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000bcba80_0, "%b", v0000000000bca360_0 {0 0 0};
    %store/vec4 v0000000000bcb8a0_0, 0, 32;
    %load/vec4 v0000000000bca360_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bc61e0_0;
    %store/vec4a v0000000000baf630, 4, 0;
    %load/vec4 v0000000000bc61e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 105 "$fclose", v0000000000bcba80_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcc0c0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bcc0c0_0;
    %store/vec4 v0000000000bc61e0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000b57c40;
T_55 ;
    %delay 18, 0;
    %vpi_call 2 633 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000b57c40;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bcae00_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000bcae00_0;
    %inv;
    %store/vec4 v0000000000bcae00_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_0000000000b57c40;
T_57 ;
    %fork t_1, S_0000000000b57c40;
    %fork t_2, S_0000000000b57c40;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc6aa0_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc6aa0_0, 0, 1;
    %end;
    .scope S_0000000000b57c40;
t_0 ;
    %end;
    .thread T_57;
    .scope S_0000000000b57c40;
T_58 ;
    %vpi_call 2 662 "$display", "\012\012PC      Destino    PW     Data Ram     SA    RF SA    R1    RFLd in R1    RF Enable    SB     R2     R3     R5     R15   PC_RF_L    R0     SSEout   MXSEAot  ALU  SSEA/MUX2_ID   SSEB   M2ID_S   MXS_S  LD" {0 0 0};
    %vpi_call 2 664 "$monitor", "%0d        %0d         %0d         %0d         %0d        %0d        %0d         %0d           %0d        %0d     %0d      %0d      %0d       %0d        %0d        %0d      %0d        %0d        %0d        %0d         %0d        %0d      %0d      %0d\012", v0000000000bc68c0_0, v0000000000bc70e0_0, v0000000000bc79a0_0, v0000000000bc6960_0, v0000000000bc4ac0_0, v0000000000bc59c0_0, v0000000000bafd10_0, v0000000000bafdb0_0, v0000000000bcbf80_0, v0000000000bc4ca0_0, v0000000000bb2d90_0, v0000000000bb3150_0, v0000000000bb36f0_0, v0000000000bb3970_0, v0000000000bc7cc0_0, v0000000000baed70_0, v0000000000bc7d60_0, v0000000000bc4de0_0, v0000000000bc6140_0, v0000000000bcbda0_0, v0000000000bc40c0_0, v0000000000bc77c0_0, v0000000000bc4520_0, v0000000000bcafe0_0 {0 0 0};
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
