Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 10 22:05:58 2022
| Host         : DESKTOP-1TCF4DO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.974    -4661.143                   3616                96810        0.043        0.000                      0                96794        3.000        0.000                       0                 16397  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
GCLK                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz                                                                          {0.000 4.628}        9.256           108.036         
  clk_out3_clk_wiz                                                                          {0.000 10.028}       20.055          49.863          
  clkfbout_clk_wiz                                                                          {0.000 35.000}       70.000          14.286          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out2_clk_wiz                                                                               -7.210    -1969.576                   1294                 5259        0.043        0.000                      0                 5259        3.378        0.000                       0                  3257  
  clk_out3_clk_wiz                                                                               -1.233     -651.940                   1416                89497        0.086        0.000                      0                89497        8.778        0.000                       0                 12653  
  clkfbout_clk_wiz                                                                                                                                                                                                                           30.000        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.947        0.000                      0                  928        0.081        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz                                                                            clk_out2_clk_wiz                                                                                -11.974     -855.626                     97                   97        0.056        0.000                      0                   97  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_clk_wiz                                                                                 31.611        0.000                      0                    8                                                                        
clk_out2_clk_wiz                                                                            clk_out3_clk_wiz                                                                                 -1.534      -23.626                     17                   17        0.059        0.000                      0                   17  
clk_out2_clk_wiz                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.931        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz                                                                            clk_out2_clk_wiz                                                                                  6.156        0.000                      0                   91        0.292        0.000                      0                   91  
**async_default**                                                                           clk_out3_clk_wiz                                                                            clk_out2_clk_wiz                                                                                 -3.201    -1604.464                    864                  864        0.141        0.000                      0                  864  
**async_default**                                                                           clk_out3_clk_wiz                                                                            clk_out3_clk_wiz                                                                                 14.467        0.000                      0                   17        1.512        0.000                      0                   17  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.797        0.000                      0                  100        0.287        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :         1294  Failing Endpoints,  Worst Slack       -7.210ns,  Total Violation    -1969.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.210ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 1.996ns (12.306%)  route 14.224ns (87.694%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.822 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.646    -0.966    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X45Y66         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.456    -0.510 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_14/Q
                         net (fo=147, routed)         5.597     5.088    user_input/async_fifo_user_input/fifomem/mem_reg_56256_56319_0_2/ADDRA1
    SLICE_X108Y138       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     5.212 r  user_input/async_fifo_user_input/fifomem/mem_reg_56256_56319_0_2/RAMA/O
                         net (fo=1, routed)           1.836     7.048    user_input/async_fifo_user_input/fifomem/mem_reg_56256_56319_0_2_n_0
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.172 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_244/O
                         net (fo=1, routed)           0.000     7.172    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_244_n_0
    SLICE_X57Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     7.389 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.000     7.389    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_104_n_0
    SLICE_X57Y140        MUXF8 (Prop_muxf8_I1_O)      0.094     7.483 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_34/O
                         net (fo=1, routed)           1.008     8.491    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_34_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I1_O)        0.316     8.807 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     8.807    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_14_n_0
    SLICE_X49Y132        MUXF7 (Prop_muxf7_I1_O)      0.245     9.052 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.052    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_5_n_0
    SLICE_X49Y132        MUXF8 (Prop_muxf8_I0_O)      0.104     9.156 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.799    10.955    user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0_i_1_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.316    11.271 r  user_input/async_fifo_user_input/fifomem/rdata[0]_INST_0/O
                         net (fo=10, routed)          3.983    15.255    user_input/user_input_fifo/inst/ila_core_inst/probe3[0]
    SLICE_X2Y24          SRL16E                                       r  user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.639     7.822    user_input/user_input_fifo/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X2Y24          SRL16E                                       r  user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.462     8.284    
                         clock uncertainty           -0.221     8.063    
    SLICE_X2Y24          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     8.045    user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                 -7.210    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/check_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 2.647ns (16.971%)  route 12.951ns (83.029%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 7.901 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433    14.619    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDSE                                         r  main_logic/check_move/check_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718     7.901    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDSE                                         r  main_logic/check_move/check_en_reg/C
                         clock pessimism              0.476     8.377    
                         clock uncertainty           -0.221     8.155    
    SLICE_X60Y101        FDSE (Setup_fdse_C_S)       -0.429     7.726    main_logic/check_move/check_en_reg
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/cur_block_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 2.647ns (16.971%)  route 12.951ns (83.029%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 7.901 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433    14.619    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718     7.901    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[2]/C
                         clock pessimism              0.476     8.377    
                         clock uncertainty           -0.221     8.155    
    SLICE_X60Y101        FDRE (Setup_fdre_C_R)       -0.429     7.726    main_logic/check_move/cur_block_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/done_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 2.647ns (16.971%)  route 12.951ns (83.029%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 7.901 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433    14.619    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/done_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718     7.901    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/done_o_reg/C
                         clock pessimism              0.476     8.377    
                         clock uncertainty           -0.221     8.155    
    SLICE_X60Y101        FDRE (Setup_fdre_C_R)       -0.429     7.726    main_logic/check_move/done_o_reg
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/can_move_o_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.647ns (16.980%)  route 12.942ns (83.020%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424    14.610    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDSE                                         r  main_logic/check_move/can_move_o_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDSE                                         r  main_logic/check_move/can_move_o_reg/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X57Y101        FDSE (Setup_fdse_C_S)       -0.429     7.723    main_logic/check_move/can_move_o_reg
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/cur_block_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.647ns (16.980%)  route 12.942ns (83.020%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424    14.610    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[0]/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429     7.723    main_logic/check_move/cur_block_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/cur_block_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.647ns (16.980%)  route 12.942ns (83.020%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424    14.610    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[1]/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429     7.723    main_logic/check_move/cur_block_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/cur_block_j_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.647ns (16.980%)  route 12.942ns (83.020%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424    14.610    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[0]/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429     7.723    main_logic/check_move/cur_block_j_reg[0]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/cur_block_j_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 2.647ns (16.980%)  route 12.942ns (83.020%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424    14.610    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[1]/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429     7.723    main_logic/check_move/cur_block_j_reg[1]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/check_move/x_move_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        15.777ns  (logic 2.647ns (16.777%)  route 13.130ns (83.223%))
  Logic Levels:           13  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 7.898 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.633    -0.979    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X51Y67         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_9/Q
                         net (fo=204, routed)         5.618     5.095    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/ADDRC3
    SLICE_X108Y144       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     5.219 f  user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5/RAMC/O
                         net (fo=1, routed)           2.284     7.503    user_input/async_fifo_user_input/fifomem/mem_reg_52480_52543_3_5_n_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.124     7.627 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222/O
                         net (fo=1, routed)           0.000     7.627    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_222_n_0
    SLICE_X44Y116        MUXF7 (Prop_muxf7_I1_O)      0.245     7.872 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     7.872    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_93_n_0
    SLICE_X44Y116        MUXF8 (Prop_muxf8_I0_O)      0.104     7.976 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29/O
                         net (fo=1, routed)           0.644     8.621    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_29_n_0
    SLICE_X44Y115        LUT6 (Prop_lut6_I0_O)        0.316     8.937 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.937    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_13_n_0
    SLICE_X44Y115        MUXF7 (Prop_muxf7_I0_O)      0.238     9.175 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.175    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_5_n_0
    SLICE_X44Y115        MUXF8 (Prop_muxf8_I0_O)      0.104     9.279 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.531    10.810    user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0_i_1_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.316    11.126 f  user_input/async_fifo_user_input/fifomem/rdata[5]_INST_0/O
                         net (fo=3, routed)           0.813    11.939    main_logic/check_move/user_event_o[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.063 f  main_logic/check_move/x_move[0]_i_7/O
                         net (fo=1, routed)           0.263    12.326    main_logic/check_move/x_move[0]_i_7_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.450 f  main_logic/check_move/x_move[0]_i_5/O
                         net (fo=3, routed)           0.324    12.774    main_logic/check_move/x_move[0]_i_5_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.898 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328    13.226    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124    13.350 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712    14.062    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.186 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.613    14.799    main_logic/check_move/check_move_run
    SLICE_X59Y100        FDRE                                         r  main_logic/check_move/x_move_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715     7.898    main_logic/check_move/clk_out2
    SLICE_X59Y100        FDRE                                         r  main_logic/check_move/x_move_reg[1]/C
                         clock pessimism              0.476     8.374    
                         clock uncertainty           -0.221     8.152    
    SLICE_X59Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.947    main_logic/check_move/x_move_reg[1]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                         -14.799    
  -------------------------------------------------------------------
                         slack                                 -6.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 main_logic/gen_next_block/prbs_15_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/gen_next_block/random_rotation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.951%)  route 0.231ns (62.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.556    -0.623    main_logic/gen_next_block/clk_out2
    SLICE_X49Y12         FDRE                                         r  main_logic/gen_next_block/prbs_15_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  main_logic/gen_next_block/prbs_15_reg[9]/Q
                         net (fo=2, routed)           0.231    -0.251    main_logic/gen_next_block/p_0_in[1]
    SLICE_X52Y12         FDRE                                         r  main_logic/gen_next_block/random_rotation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.819    -0.866    main_logic/gen_next_block/clk_out2
    SLICE_X52Y12         FDRE                                         r  main_logic/gen_next_block/random_rotation_reg[1]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.070    -0.294    main_logic/gen_next_block/random_rotation_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.073%)  route 0.227ns (54.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.543    -0.636    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/Q
                         net (fo=1, routed)           0.227    -0.268    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[0]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[0]
    SLICE_X49Y27         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.814    -0.871    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y27         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                         clock pessimism              0.502    -0.369    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091    -0.278    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 draw_tetris/vga_time_generator_instance/pixel_x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            draw_tetris/draw_strings/in_symbol_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.212%)  route 0.248ns (63.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.559    -0.620    draw_tetris/vga_time_generator_instance/clk_out2
    SLICE_X49Y5          FDSE                                         r  draw_tetris/vga_time_generator_instance/pixel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  draw_tetris/vga_time_generator_instance/pixel_x_reg[0]/Q
                         net (fo=9, routed)           0.248    -0.230    draw_tetris/draw_strings/addra[0]
    SLICE_X53Y3          FDRE                                         r  draw_tetris/draw_strings/in_symbol_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.823    -0.862    draw_tetris/draw_strings/clk_out2
    SLICE_X53Y3          FDRE                                         r  draw_tetris/draw_strings/in_symbol_x_reg[0]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X53Y3          FDRE (Hold_fdre_C_D)         0.070    -0.290    draw_tetris/draw_strings/in_symbol_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.554%)  route 0.256ns (64.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.547    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X45Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.256    -0.235    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[22]
    SLICE_X51Y24         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.807    -0.878    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y24         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]/C
                         clock pessimism              0.502    -0.376    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.071    -0.305    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_logic/gen_next_block/random_block_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/gen_next_block/next_block_o_reg[data][3][2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.187ns (42.276%)  route 0.255ns (57.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.556    -0.623    main_logic/gen_next_block/clk_out2
    SLICE_X48Y12         FDRE                                         r  main_logic/gen_next_block/random_block_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  main_logic/gen_next_block/random_block_num_reg[2]/Q
                         net (fo=13, routed)          0.255    -0.226    main_logic/gen_next_block/random_block_num_reg[2]_0[2]
    SLICE_X53Y12         LUT3 (Prop_lut3_I2_O)        0.046    -0.180 r  main_logic/gen_next_block/next_block_o[data][3][2][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    main_logic/gen_next_block/next_block_o[data][3][2][2]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][3][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.819    -0.866    main_logic/gen_next_block/clk_out2
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][3][2][2]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.107    -0.257    main_logic/gen_next_block/next_block_o_reg[data][3][2][2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 main_logic/gen_next_block/random_block_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/gen_next_block/next_block_o_reg[data][1][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.145%)  route 0.255ns (57.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.556    -0.623    main_logic/gen_next_block/clk_out2
    SLICE_X48Y12         FDRE                                         r  main_logic/gen_next_block/random_block_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  main_logic/gen_next_block/random_block_num_reg[2]/Q
                         net (fo=13, routed)          0.255    -0.226    main_logic/gen_next_block/random_block_num_reg[2]_0[2]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  main_logic/gen_next_block/next_block_o[data][1][0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    main_logic/gen_next_block/next_block_o[data][1][0][1]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][1][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.819    -0.866    main_logic/gen_next_block/clk_out2
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][1][0][1]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.091    -0.273    main_logic/gen_next_block/next_block_o_reg[data][1][0][1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.835%)  route 0.281ns (60.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.543    -0.636    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/Q
                         net (fo=1, routed)           0.281    -0.214    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[11]
    SLICE_X40Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[11]
    SLICE_X40Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.811    -0.874    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/C
                         clock pessimism              0.502    -0.372    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.107    -0.265    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.260ns (56.193%)  route 0.203ns (43.807%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.546    -0.633    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]/Q
                         net (fo=1, routed)           0.203    -0.289    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[4]
    SLICE_X52Y25         LUT5 (Prop_lut5_I4_O)        0.045    -0.244 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_3_n_0
    SLICE_X52Y25         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.170 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]
    SLICE_X52Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.807    -0.878    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y25         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism              0.502    -0.376    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.105    -0.271    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.811%)  route 0.270ns (59.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.544    -0.635    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y23         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/Q
                         net (fo=1, routed)           0.270    -0.224    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[6]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.179 r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[6]
    SLICE_X43Y23         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.812    -0.873    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y23         FDRE                                         r  user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                         clock pessimism              0.502    -0.371    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091    -0.280    user_input/user_input_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_logic/gen_next_block/random_block_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            main_logic/gen_next_block/next_block_o_reg[data][3][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.598%)  route 0.284ns (60.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.556    -0.623    main_logic/gen_next_block/clk_out2
    SLICE_X48Y12         FDRE                                         r  main_logic/gen_next_block/random_block_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  main_logic/gen_next_block/random_block_num_reg[0]/Q
                         net (fo=14, routed)          0.284    -0.198    main_logic/gen_next_block/random_block_num_reg[2]_0[0]
    SLICE_X53Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.153 r  main_logic/gen_next_block/next_block_o[data][3][2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_logic/gen_next_block/next_block_o[data][3][2][1]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][3][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.819    -0.866    main_logic/gen_next_block/clk_out2
    SLICE_X53Y12         FDRE                                         r  main_logic/gen_next_block/next_block_o_reg[data][3][2][1]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.107    -0.257    main_logic/gen_next_block/next_block_o_reg[data][3][2][1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.628 }
Period(ns):         9.256
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.256       6.312      RAMB18_X1Y8      user_input/user_input_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.256       6.312      RAMB18_X1Y8      user_input/user_input_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.256       6.312      RAMB36_X2Y4      user_input/user_input_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.256       6.312      RAMB36_X2Y4      user_input/user_input_fifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.256       6.680      RAMB36_X5Y2      draw_tetris/draw_strings/draw_game_over/string_rom_gameover_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.256       6.680      RAMB36_X5Y2      draw_tetris/draw_strings/draw_game_over/string_rom_gameover_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.256       6.680      RAMB18_X4Y0      draw_tetris/draw_strings/draw_head/string_rom_head_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.256       6.680      RAMB18_X4Y0      draw_tetris/draw_strings/draw_head/string_rom_head_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.256       6.680      RAMB36_X4Y1      draw_tetris/draw_strings/draw_head/string_rom_head_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.256       6.680      RAMB36_X4Y1      draw_tetris/draw_strings/draw_head/string_rom_head_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.256       204.104    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X6Y16      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X6Y16      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.628       3.378      SLICE_X4Y18      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X6Y16      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.628       3.378      SLICE_X6Y16      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :         1416  Failing Endpoints,  Worst Slack       -1.233ns,  Total Violation     -651.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.161ns  (logic 0.456ns (2.155%)  route 20.705ns (97.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.680 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.705    20.184    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/A0
    SLICE_X108Y2         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.698    18.680    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/WCLK
    SLICE_X108Y2         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/DP/CLK
                         clock pessimism              0.462    19.142    
                         clock uncertainty           -0.251    18.891    
    SLICE_X108Y2         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.951    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/DP
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -20.184    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.161ns  (logic 0.456ns (2.155%)  route 20.705ns (97.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.680 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.705    20.184    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/A0
    SLICE_X108Y2         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.698    18.680    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/WCLK
    SLICE_X108Y2         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/SP/CLK
                         clock pessimism              0.462    19.142    
                         clock uncertainty           -0.251    18.891    
    SLICE_X108Y2         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.951    user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/SP
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -20.184    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 0.456ns (2.173%)  route 20.529ns (97.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.526 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.529    20.009    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/A0
    SLICE_X66Y18         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.544    18.526    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/WCLK
    SLICE_X66Y18         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/DP/CLK
                         clock pessimism              0.462    18.988    
                         clock uncertainty           -0.251    18.737    
    SLICE_X66Y18         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.797    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/DP
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        20.985ns  (logic 0.456ns (2.173%)  route 20.529ns (97.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.526 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.529    20.009    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/A0
    SLICE_X66Y18         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.544    18.526    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/WCLK
    SLICE_X66Y18         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/SP/CLK
                         clock pessimism              0.462    18.988    
                         clock uncertainty           -0.251    18.737    
    SLICE_X66Y18         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.797    user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/SP
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.045ns  (logic 0.456ns (2.167%)  route 20.589ns (97.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.583 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.589    20.069    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/ADDRD0
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.602    18.583    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/WCLK
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMA/CLK
                         clock pessimism              0.476    19.059    
                         clock uncertainty           -0.251    18.809    
    SLICE_X104Y68        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.869    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.045ns  (logic 0.456ns (2.167%)  route 20.589ns (97.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.583 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.589    20.069    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/ADDRD0
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.602    18.583    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/WCLK
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMB/CLK
                         clock pessimism              0.476    19.059    
                         clock uncertainty           -0.251    18.809    
    SLICE_X104Y68        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.869    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.045ns  (logic 0.456ns (2.167%)  route 20.589ns (97.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.583 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.589    20.069    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/ADDRD0
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.602    18.583    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/WCLK
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMC/CLK
                         clock pessimism              0.476    19.059    
                         clock uncertainty           -0.251    18.809    
    SLICE_X104Y68        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.869    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.045ns  (logic 0.456ns (2.167%)  route 20.589ns (97.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.583 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.589    20.069    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/ADDRD0
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.602    18.583    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/WCLK
    SLICE_X104Y68        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMD/CLK
                         clock pessimism              0.476    19.059    
                         clock uncertainty           -0.251    18.809    
    SLICE_X104Y68        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.869    user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.049ns  (logic 0.456ns (2.166%)  route 20.593ns (97.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.601 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.593    20.072    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/A0
    SLICE_X104Y37        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.619    18.601    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/WCLK
    SLICE_X104Y37        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/DP/CLK
                         clock pessimism              0.462    19.063    
                         clock uncertainty           -0.251    18.812    
    SLICE_X104Y37        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.872    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/DP
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        21.049ns  (logic 0.456ns (2.166%)  route 20.593ns (97.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.601 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.635    -0.977    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)      20.593    20.072    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/A0
    SLICE_X104Y37        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.619    18.601    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/WCLK
    SLICE_X104Y37        RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/SP/CLK
                         clock pessimism              0.462    19.063    
                         clock uncertainty           -0.251    18.812    
    SLICE_X104Y37        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    18.872    user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/SP
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                 -1.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.477%)  route 0.268ns (65.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)       0.268    -0.223    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/A0
    SLICE_X32Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/WCLK
    SLICE_X32Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/DP/CLK
                         clock pessimism              0.255    -0.619    
    SLICE_X32Y74         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.309    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.477%)  route 0.268ns (65.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/Q
                         net (fo=16388, routed)       0.268    -0.223    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/A0
    SLICE_X32Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/WCLK
    SLICE_X32Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/SP/CLK
                         clock pessimism              0.255    -0.619    
    SLICE_X32Y74         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.309    user_input/async_fifo_user_input/fifomem/mem_reg_51008_51071_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/Q
                         net (fo=16386, routed)       0.299    -0.191    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/A1
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/WCLK
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/Q
                         net (fo=16386, routed)       0.299    -0.191    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/A1
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/WCLK
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.293    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.907%)  route 0.252ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/Q
                         net (fo=16386, routed)       0.252    -0.239    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/A3
    SLICE_X32Y75         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/WCLK
    SLICE_X32Y75         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/DP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X32Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.362    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.907%)  route 0.252ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/Q
                         net (fo=16386, routed)       0.252    -0.239    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/A3
    SLICE_X32Y75         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/WCLK
    SLICE_X32Y75         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/SP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X32Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.362    user_input/async_fifo_user_input/fifomem/mem_reg_4160_4223_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.249%)  route 0.271ns (65.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/Q
                         net (fo=16386, routed)       0.271    -0.220    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/A2
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/WCLK
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.348    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.249%)  route 0.271ns (65.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[2]/Q
                         net (fo=16386, routed)       0.271    -0.220    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/A2
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.811    -0.874    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/WCLK
    SLICE_X34Y74         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP/CLK
                         clock pessimism              0.272    -0.602    
    SLICE_X34Y74         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.348    user_input/async_fifo_user_input/fifomem/mem_reg_51136_51199_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.972%)  route 0.314ns (69.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/Q
                         net (fo=16386, routed)       0.314    -0.176    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/A1
    SLICE_X32Y73         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.812    -0.873    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/WCLK
    SLICE_X32Y73         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/DP/CLK
                         clock pessimism              0.255    -0.618    
    SLICE_X32Y73         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.309    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.972%)  route 0.314ns (69.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.547    -0.632    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X33Y74         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.491 r  user_input/async_fifo_user_input/wptr_full/wbin_reg[1]/Q
                         net (fo=16386, routed)       0.314    -0.176    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/A1
    SLICE_X32Y73         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.812    -0.873    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/WCLK
    SLICE_X32Y73         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/SP/CLK
                         clock pessimism              0.255    -0.618    
    SLICE_X32Y73         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.309    user_input/async_fifo_user_input/fifomem/mem_reg_50304_50367_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz
Waveform(ns):       { 0.000 10.028 }
Period(ns):         20.055
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.055      17.900     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.055      18.806     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         20.055      19.055     SLICE_X19Y28     ps2/FSM_onehot_s_ps2_transceiver_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X19Y28     ps2/FSM_onehot_s_ps2_transceiver_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.055      19.055     SLICE_X21Y27     ps2/PS2_Data_In/FSM_onehot_s_ps2_receiver_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X21Y27     ps2/PS2_Data_In/FSM_onehot_s_ps2_receiver_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X21Y27     ps2/PS2_Data_In/FSM_onehot_s_ps2_receiver_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X21Y27     ps2/PS2_Data_In/FSM_onehot_s_ps2_receiver_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X23Y27     ps2/PS2_Data_In/data_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.055      19.055     SLICE_X23Y27     ps2/PS2_Data_In/data_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.055      193.305    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X96Y90     user_input/async_fifo_user_input/fifomem/mem_reg_35776_35839_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X96Y90     user_input/async_fifo_user_input/fifomem/mem_reg_35776_35839_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X82Y91     user_input/async_fifo_user_input/fifomem/mem_reg_41088_41151_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X82Y91     user_input/async_fifo_user_input/fifomem/mem_reg_41088_41151_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X62Y113    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X62Y113    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X62Y113    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X62Y113    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X46Y138    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X46Y138    user_input/async_fifo_user_input/fifomem/mem_reg_62720_62783_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X92Y102    user_input/async_fifo_user_input/fifomem/mem_reg_35776_35839_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X92Y102    user_input/async_fifo_user_input/fifomem/mem_reg_35776_35839_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X92Y102    user_input/async_fifo_user_input/fifomem/mem_reg_35776_35839_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X82Y42     user_input/async_fifo_user_input/fifomem/mem_reg_19648_19711_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X82Y42     user_input/async_fifo_user_input/fifomem/mem_reg_19648_19711_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X98Y24     user_input/async_fifo_user_input/fifomem/mem_reg_25088_25151_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X98Y24     user_input/async_fifo_user_input/fifomem/mem_reg_25088_25151_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X98Y24     user_input/async_fifo_user_input/fifomem/mem_reg_25088_25151_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X18Y32     user_input/async_fifo_user_input/fifomem/mem_reg_51840_51903_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.028      8.778      SLICE_X18Y32     user_input/async_fifo_user_input/fifomem/mem_reg_51840_51903_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 1.640ns (20.442%)  route 6.383ns (79.558%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.977    12.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.124    12.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    12.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.477    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.029    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 24.947    

Slack (MET) :             24.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 1.640ns (20.437%)  route 6.385ns (79.563%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.979    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.124    12.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.477    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.032    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.154    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                 24.948    

Slack (MET) :             24.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 1.640ns (20.442%)  route 6.383ns (79.558%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.977    12.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.124    12.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    12.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.477    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.031    37.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 24.949    

Slack (MET) :             24.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 1.640ns (20.444%)  route 6.382ns (79.556%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.976    12.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.124    12.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    12.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.477    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.031    37.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 24.950    

Slack (MET) :             24.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.640ns (20.463%)  route 6.374ns (79.537%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 36.683 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.969    12.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    12.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.499    37.182    
                         clock uncertainty           -0.035    37.146    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    37.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 24.981    

Slack (MET) :             25.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.640ns (21.112%)  route 6.128ns (78.888%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.140    11.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.633    11.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.477    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.029    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                 25.202    

Slack (MET) :             25.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.640ns (21.275%)  route 6.069ns (78.725%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.663    11.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.440    37.121    
                         clock uncertainty           -0.035    37.085    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.029    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                 25.224    

Slack (MET) :             25.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 1.640ns (21.283%)  route 6.066ns (78.717%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 36.681 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.051    10.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.124    11.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.660    11.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.440    37.121    
                         clock uncertainty           -0.035    37.085    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 25.229    

Slack (MET) :             25.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.640ns (21.309%)  route 6.056ns (78.691%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 36.683 - 33.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736     4.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.419     4.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.998     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.299     7.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.356     9.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.928 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135    11.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.566    11.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.878    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.499    37.182    
                         clock uncertainty           -0.035    37.146    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.029    37.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.175    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                 25.297    

Slack (MET) :             26.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 0.738ns (11.261%)  route 5.815ns (88.739%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 36.605 - 33.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.644     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.419     4.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=21, routed)          3.706     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRA1
    SLICE_X4Y18          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.319     8.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           2.109    10.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11_n_1
    SLICE_X39Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.484    36.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.339    36.944    
                         clock uncertainty           -0.035    36.909    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.262    36.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                 26.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.891%)  route 0.229ns (64.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.128     1.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.229     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[3]
    SLICE_X51Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.142     1.892    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.018     1.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.135%)  route 0.266ns (58.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X52Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=21, routed)          0.146     1.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[3]
    SLICE_X51Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.120     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[2]
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.142     1.897    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.071     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.056     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.403     1.666    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.075     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.056     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X25Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y32         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.403     1.664    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.075     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.554     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.403     1.635    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.075     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.547     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.401     1.628    
    SLICE_X47Y25         FDCE (Hold_fdce_C_D)         0.075     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X41Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.401     1.631    
    SLICE_X41Y27         FDPE (Hold_fdpe_C_D)         0.075     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.402     1.631    
    SLICE_X45Y28         FDCE (Hold_fdce_C_D)         0.075     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.056     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                         clock pessimism             -0.403     1.666    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.071     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.815     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.402     1.631    
    SLICE_X45Y28         FDCE (Hold_fdce_C_D)         0.071     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y18    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X0Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :           97  Failing Endpoints,  Worst Slack      -11.974ns,  Total Violation     -855.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.974ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/check_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.511ns  (logic 3.512ns (28.072%)  route 8.999ns (71.928%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 100.463 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433   111.926    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDSE                                         r  main_logic/check_move/check_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718   100.463    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDSE                                         r  main_logic/check_move/check_en_reg/C
                         clock pessimism              0.288   100.751    
                         clock uncertainty           -0.371   100.380    
    SLICE_X60Y101        FDSE (Setup_fdse_C_S)       -0.429    99.951    main_logic/check_move/check_en_reg
  -------------------------------------------------------------------
                         required time                         99.951    
                         arrival time                        -111.926    
  -------------------------------------------------------------------
                         slack                                -11.974    

Slack (VIOLATED) :        -11.974ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/cur_block_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.511ns  (logic 3.512ns (28.072%)  route 8.999ns (71.928%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 100.463 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433   111.926    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718   100.463    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[2]/C
                         clock pessimism              0.288   100.751    
                         clock uncertainty           -0.371   100.380    
    SLICE_X60Y101        FDRE (Setup_fdre_C_R)       -0.429    99.951    main_logic/check_move/cur_block_i_reg[2]
  -------------------------------------------------------------------
                         required time                         99.951    
                         arrival time                        -111.926    
  -------------------------------------------------------------------
                         slack                                -11.974    

Slack (VIOLATED) :        -11.974ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/done_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.511ns  (logic 3.512ns (28.072%)  route 8.999ns (71.928%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 100.463 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.433   111.926    main_logic/check_move/check_move_run
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/done_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.718   100.463    main_logic/check_move/clk_out2
    SLICE_X60Y101        FDRE                                         r  main_logic/check_move/done_o_reg/C
                         clock pessimism              0.288   100.751    
                         clock uncertainty           -0.371   100.380    
    SLICE_X60Y101        FDRE (Setup_fdre_C_R)       -0.429    99.951    main_logic/check_move/done_o_reg
  -------------------------------------------------------------------
                         required time                         99.951    
                         arrival time                        -111.926    
  -------------------------------------------------------------------
                         slack                                -11.974    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/can_move_o_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.502ns  (logic 3.512ns (28.092%)  route 8.990ns (71.908%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424   111.917    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDSE                                         r  main_logic/check_move/can_move_o_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDSE                                         r  main_logic/check_move/can_move_o_reg/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X57Y101        FDSE (Setup_fdse_C_S)       -0.429    99.948    main_logic/check_move/can_move_o_reg
  -------------------------------------------------------------------
                         required time                         99.948    
                         arrival time                        -111.917    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/cur_block_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.502ns  (logic 3.512ns (28.092%)  route 8.990ns (71.908%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424   111.917    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[0]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429    99.948    main_logic/check_move/cur_block_i_reg[0]
  -------------------------------------------------------------------
                         required time                         99.948    
                         arrival time                        -111.917    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/cur_block_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.502ns  (logic 3.512ns (28.092%)  route 8.990ns (71.908%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424   111.917    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_i_reg[1]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429    99.948    main_logic/check_move/cur_block_i_reg[1]
  -------------------------------------------------------------------
                         required time                         99.948    
                         arrival time                        -111.917    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/cur_block_j_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.502ns  (logic 3.512ns (28.092%)  route 8.990ns (71.908%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424   111.917    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[0]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429    99.948    main_logic/check_move/cur_block_j_reg[0]
  -------------------------------------------------------------------
                         required time                         99.948    
                         arrival time                        -111.917    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/cur_block_j_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.502ns  (logic 3.512ns (28.092%)  route 8.990ns (71.908%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.424   111.917    main_logic/check_move/check_move_run
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X57Y101        FDRE                                         r  main_logic/check_move/cur_block_j_reg[1]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X57Y101        FDRE (Setup_fdre_C_R)       -0.429    99.948    main_logic/check_move/cur_block_j_reg[1]
  -------------------------------------------------------------------
                         required time                         99.948    
                         arrival time                        -111.917    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.933ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_move/x_move_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.691ns  (logic 3.512ns (27.674%)  route 9.179ns (72.326%))
  Logic Levels:           13  (LUT1=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.613   112.105    main_logic/check_move/check_move_run
    SLICE_X59Y100        FDRE                                         r  main_logic/check_move/x_move_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/check_move/clk_out2
    SLICE_X59Y100        FDRE                                         r  main_logic/check_move/x_move_reg[1]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X59Y100        FDRE (Setup_fdre_C_CE)      -0.205   100.172    main_logic/check_move/x_move_reg[1]
  -------------------------------------------------------------------
                         required time                        100.172    
                         arrival time                        -112.105    
  -------------------------------------------------------------------
                         slack                                -11.933    

Slack (VIOLATED) :        -11.777ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/req_move_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        12.771ns  (logic 3.636ns (28.471%)  route 9.135ns (71.529%))
  Logic Levels:           14  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 100.460 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.415 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.751    99.415    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/WCLK
    SLICE_X10Y38         RAMD64E                                      r  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314   100.729 f  user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/O
                         net (fo=1, routed)           2.703   103.432    user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.124   103.556 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434/O
                         net (fo=1, routed)           0.000   103.556    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_434_n_0
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I1_O)      0.245   103.801 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199/O
                         net (fo=1, routed)           0.000   103.801    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_199_n_0
    SLICE_X47Y66         MUXF8 (Prop_muxf8_I0_O)      0.104   103.905 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82/O
                         net (fo=1, routed)           1.225   105.129    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_82_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.316   105.445 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000   105.445    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_26_n_0
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245   105.690 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   105.690    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_11_n_0
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104   105.794 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.813   106.607    user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0_i_4_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I5_O)        0.316   106.923 f  user_input/async_fifo_user_input/fifomem/rdata[7]_INST_0/O
                         net (fo=27, routed)          0.437   107.360    user_input/user_event_o[7]
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.124   107.484 f  user_input/i_14/O
                         net (fo=1, routed)           0.492   107.977    main_logic/check_move/user_event_o[17]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.124   108.101 f  main_logic/check_move/x_move[0]_i_6/O
                         net (fo=2, routed)           1.418   109.518    main_logic/check_move/x_move[0]_i_6_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124   109.642 f  main_logic/check_move/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.439   110.081    main_logic/check_move/FSM_onehot_state[5]_i_3_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I4_O)        0.124   110.205 r  main_logic/check_move/FSM_onehot_state[5]_i_2/O
                         net (fo=8, routed)           0.328   110.533    main_logic/check_move/rbin_reg[15]
    SLICE_X55Y101        LUT3 (Prop_lut3_I2_O)        0.124   110.657 f  main_logic/check_move/cur_block_j[1]_i_4/O
                         net (fo=1, routed)           0.712   111.369    main_logic/check_move/cur_block_j[1]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I2_O)        0.124   111.493 r  main_logic/check_move/cur_block_j[1]_i_1/O
                         net (fo=25, routed)          0.569   112.062    main_logic/check_move/check_move_run
    SLICE_X59Y101        LUT5 (Prop_lut5_I3_O)        0.124   112.186 r  main_logic/check_move/req_move[0]_i_1/O
                         net (fo=1, routed)           0.000   112.186    main_logic/check_move_n_26
    SLICE_X59Y101        FDCE                                         r  main_logic/req_move_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.715   100.460    main_logic/clk_out2
    SLICE_X59Y101        FDCE                                         r  main_logic/req_move_reg[0]/C
                         clock pessimism              0.288   100.748    
                         clock uncertainty           -0.371   100.377    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.032   100.409    main_logic/req_move_reg[0]
  -------------------------------------------------------------------
                         required time                        100.409    
                         arrival time                        -112.186    
  -------------------------------------------------------------------
                         slack                                -11.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.042%)  route 0.623ns (82.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.585    -0.594    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X11Y29         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[10]/Q
                         net (fo=1, routed)           0.623     0.157    user_input/async_fifo_user_input/sync_w2r/Q[10]
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.852    -0.833    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[10]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.371     0.093    
    SLICE_X13Y29         FDCE (Hold_fdce_C_D)         0.008     0.101    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.059%)  route 0.622ns (82.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X11Y28         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.622     0.156    user_input/async_fifo_user_input/sync_w2r/Q[3]
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.853    -0.832    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.371     0.094    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.004     0.098    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.205%)  route 0.679ns (82.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X15Y28         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.679     0.225    user_input/async_fifo_user_input/sync_w2r/Q[0]
    SLICE_X17Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.851    -0.834    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X17Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.371     0.092    
    SLICE_X17Y28         FDCE (Hold_fdce_C_D)         0.066     0.158    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.960%)  route 0.690ns (83.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X11Y28         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.690     0.237    user_input/async_fifo_user_input/sync_w2r/Q[2]
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.853    -0.832    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.371     0.094    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.059     0.153    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.709%)  route 0.703ns (83.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.586    -0.593    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X9Y30          FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.703     0.251    user_input/async_fifo_user_input/sync_w2r/Q[1]
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.853    -0.832    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.371     0.094    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.059     0.153    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.143%)  route 0.665ns (83.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X11Y28         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[9]/Q
                         net (fo=1, routed)           0.665     0.198    user_input/async_fifo_user_input/sync_w2r/Q[9]
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.852    -0.833    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[9]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.371     0.093    
    SLICE_X13Y29         FDCE (Hold_fdce_C_D)         0.007     0.100    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.030%)  route 0.739ns (83.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X9Y28          FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           0.739     0.285    user_input/async_fifo_user_input/sync_w2r/Q[4]
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.852    -0.833    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.371     0.093    
    SLICE_X13Y29         FDCE (Hold_fdce_C_D)         0.059     0.152    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.012%)  route 0.740ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X9Y28          FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           0.740     0.286    user_input/async_fifo_user_input/sync_w2r/Q[7]
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.852    -0.833    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X13Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.371     0.093    
    SLICE_X13Y29         FDCE (Hold_fdce_C_D)         0.057     0.150    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.256%)  route 0.783ns (84.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.587    -0.592    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X11Y31         FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[13]/Q
                         net (fo=1, routed)           0.783     0.333    user_input/async_fifo_user_input/sync_w2r/Q[13]
    SLICE_X11Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.853    -0.832    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X11Y30         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[13]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.371     0.094    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.070     0.164    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/wptr_full/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.586%)  route 0.750ns (85.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.584    -0.595    user_input/async_fifo_user_input/wptr_full/wclk
    SLICE_X9Y28          FDCE                                         r  user_input/async_fifo_user_input/wptr_full/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  user_input/async_fifo_user_input/wptr_full/wptr_reg[6]/Q
                         net (fo=1, routed)           0.750     0.283    user_input/async_fifo_user_input/sync_w2r/Q[6]
    SLICE_X11Y27         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.850    -0.835    user_input/async_fifo_user_input/sync_w2r/rclk
    SLICE_X11Y27         FDCE                                         r  user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[6]/C
                         clock pessimism              0.556    -0.279    
                         clock uncertainty            0.371     0.091    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.017     0.108    user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       31.611ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.123ns  (logic 0.419ns (37.304%)  route 0.704ns (62.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.704     1.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y32         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                 31.611    

Slack (MET) :             31.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.554%)  route 0.640ns (60.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y26         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 31.673    

Slack (MET) :             31.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.966%)  route 0.629ns (60.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.629     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y32         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.685    

Slack (MET) :             31.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.430%)  route 0.645ns (58.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.645     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y28         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.804    

Slack (MET) :             31.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.360%)  route 0.466ns (52.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.466     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y32         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 31.850    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.499%)  route 0.592ns (56.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.125%)  route 0.577ns (55.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y28         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             32.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.264%)  route 0.451ns (49.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y32         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 32.000    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :           17  Failing Endpoints,  Worst Slack       -1.534ns,  Total Violation      -23.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.079ns  (logic 0.419ns (20.154%)  route 1.660ns (79.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.548 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 17.641 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.740    17.641    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDCE (Prop_fdce_C_Q)         0.419    18.060 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/Q
                         net (fo=1, routed)           1.660    19.720    user_input/async_fifo_user_input/sync_r2w/D[12]
    SLICE_X9Y29          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.566    18.548    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X9Y29          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/C
                         clock pessimism              0.288    18.836    
                         clock uncertainty           -0.371    18.465    
    SLICE_X9Y29          FDCE (Setup_fdce_C_D)       -0.280    18.185    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]
  -------------------------------------------------------------------
                         required time                         18.185    
                         arrival time                         -19.720    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.071ns  (logic 0.419ns (20.233%)  route 1.652ns (79.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.547 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 17.641 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.740    17.641    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDCE (Prop_fdce_C_Q)         0.419    18.060 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/Q
                         net (fo=1, routed)           1.652    19.712    user_input/async_fifo_user_input/sync_r2w/D[9]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.565    18.547    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/C
                         clock pessimism              0.288    18.835    
                         clock uncertainty           -0.371    18.464    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)       -0.274    18.190    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         18.190    
                         arrival time                         -19.712    
  -------------------------------------------------------------------
                         slack                                 -1.521    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.280ns  (logic 0.456ns (19.997%)  route 1.824ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.548 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 17.640 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.739    17.640    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X17Y28         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDCE (Prop_fdce_C_Q)         0.456    18.096 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[13]/Q
                         net (fo=1, routed)           1.824    19.920    user_input/async_fifo_user_input/sync_r2w/D[13]
    SLICE_X11Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.566    18.548    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X11Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[13]/C
                         clock pessimism              0.288    18.836    
                         clock uncertainty           -0.371    18.465    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.061    18.404    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[13]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -19.920    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.214ns  (logic 0.456ns (20.594%)  route 1.758ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.549 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 17.644 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.743    17.644    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y31         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    18.100 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           1.758    19.858    user_input/async_fifo_user_input/sync_r2w/D[1]
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.567    18.549    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.288    18.837    
                         clock uncertainty           -0.371    18.466    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)       -0.105    18.361    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                         -19.858    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.208ns  (logic 0.456ns (20.656%)  route 1.752ns (79.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.549 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 17.641 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.740    17.641    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDCE (Prop_fdce_C_Q)         0.456    18.097 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[8]/Q
                         net (fo=1, routed)           1.752    19.848    user_input/async_fifo_user_input/sync_r2w/D[8]
    SLICE_X11Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.567    18.549    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X11Y29         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism              0.288    18.837    
                         clock uncertainty           -0.371    18.466    
    SLICE_X11Y29         FDCE (Setup_fdce_C_D)       -0.093    18.373    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         18.373    
                         arrival time                         -19.848    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.451ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.166ns  (logic 0.456ns (21.054%)  route 1.710ns (78.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.549 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 17.643 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.742    17.643    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X17Y31         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.456    18.099 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           1.710    19.809    user_input/async_fifo_user_input/sync_r2w/D[4]
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.567    18.549    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.288    18.837    
                         clock uncertainty           -0.371    18.466    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)       -0.109    18.357    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                         -19.809    
  -------------------------------------------------------------------
                         slack                                 -1.451    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.112%)  route 1.704ns (78.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.547 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 17.643 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.742    17.643    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y30         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456    18.099 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/Q
                         net (fo=1, routed)           1.704    19.803    user_input/async_fifo_user_input/sync_r2w/D[10]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.565    18.547    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.288    18.835    
                         clock uncertainty           -0.371    18.464    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)       -0.105    18.359    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                         -19.803    
  -------------------------------------------------------------------
                         slack                                 -1.443    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        1.980ns  (logic 0.419ns (21.158%)  route 1.561ns (78.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.547 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 17.642 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.741    17.642    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.419    18.061 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/Q
                         net (fo=1, routed)           1.561    19.622    user_input/async_fifo_user_input/sync_r2w/D[15]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.565    18.547    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/C
                         clock pessimism              0.288    18.835    
                         clock uncertainty           -0.371    18.464    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)       -0.280    18.184    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.184    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.395%)  route 1.675ns (78.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.551 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.866ns = ( 17.647 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.746    17.647    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y34         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.456    18.103 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/Q
                         net (fo=1, routed)           1.675    19.778    user_input/async_fifo_user_input/sync_r2w/D[16]
    SLICE_X13Y32         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.569    18.551    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y32         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/C
                         clock pessimism              0.288    18.839    
                         clock uncertainty           -0.371    18.468    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)       -0.105    18.363    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out3_clk_wiz rise@20.055ns - clk_out2_clk_wiz rise@18.512ns)
  Data Path Delay:        2.108ns  (logic 0.456ns (21.627%)  route 1.652ns (78.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.547 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 17.637 - 18.512 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     18.512    18.512 r  
    Y9                                                0.000    18.512 r  GCLK (IN)
                         net (fo=0)                   0.000    18.512    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.003 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    21.288    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    13.945 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    15.800    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    15.901 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.736    17.637    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X17Y27         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.456    18.093 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           1.652    19.745    user_input/async_fifo_user_input/sync_r2w/D[7]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.565    18.547    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.288    18.835    
                         clock uncertainty           -0.371    18.464    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)       -0.109    18.355    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.355    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.483%)  route 0.665ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.583    -0.596    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X17Y27         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           0.665     0.211    user_input/async_fifo_user_input/sync_r2w/D[7]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.851    -0.834    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.371     0.092    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.059     0.151    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.934%)  route 0.628ns (83.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.584    -0.595    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/Q
                         net (fo=1, routed)           0.628     0.161    user_input/async_fifo_user_input/sync_r2w/D[9]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.851    -0.834    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.371     0.092    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.008     0.100    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.383%)  route 0.670ns (82.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.586    -0.593    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y30         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           0.670     0.218    user_input/async_fifo_user_input/sync_r2w/D[0]
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.854    -0.831    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.371     0.095    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.061     0.156    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.443%)  route 0.667ns (82.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.589    -0.590    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y34         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/Q
                         net (fo=1, routed)           0.667     0.219    user_input/async_fifo_user_input/sync_r2w/D[16]
    SLICE_X13Y32         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.855    -0.830    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y32         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/C
                         clock pessimism              0.556    -0.274    
                         clock uncertainty            0.371     0.096    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.059     0.155    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.411%)  route 0.669ns (82.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.586    -0.593    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X17Y31         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.669     0.217    user_input/async_fifo_user_input/sync_r2w/D[4]
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.854    -0.831    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.371     0.095    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.058     0.153    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.388%)  route 0.670ns (82.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.586    -0.593    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y30         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/Q
                         net (fo=1, routed)           0.670     0.218    user_input/async_fifo_user_input/sync_r2w/D[10]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.851    -0.834    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.371     0.092    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.061     0.153    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.768%)  route 0.635ns (83.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.585    -0.594    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/Q
                         net (fo=1, routed)           0.635     0.170    user_input/async_fifo_user_input/sync_r2w/D[15]
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.851    -0.834    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y28         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.371     0.092    
    SLICE_X13Y28         FDCE (Hold_fdce_C_D)         0.005     0.097    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.044%)  route 0.686ns (82.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.587    -0.592    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y31         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.686     0.236    user_input/async_fifo_user_input/sync_r2w/D[1]
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.854    -0.831    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X13Y31         FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.371     0.095    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.061     0.156    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.203%)  route 0.662ns (83.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.584    -0.595    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X19Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/Q
                         net (fo=1, routed)           0.662     0.195    user_input/async_fifo_user_input/sync_r2w/D[12]
    SLICE_X9Y29          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.852    -0.833    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X9Y29          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.371     0.093    
    SLICE_X9Y29          FDCE (Hold_fdce_C_D)         0.007     0.100    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 user_input/async_fifo_user_input/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.786%)  route 0.752ns (84.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.585    -0.594    user_input/async_fifo_user_input/rptr_empty/rclk
    SLICE_X15Y29         FDCE                                         r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  user_input/async_fifo_user_input/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.752     0.300    user_input/async_fifo_user_input/sync_r2w/D[2]
    SLICE_X5Y28          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.880    -0.805    user_input/async_fifo_user_input/sync_r2w/wclk
    SLICE_X5Y28          FDCE                                         r  user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.556    -0.249    
                         clock uncertainty            0.371     0.121    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.070     0.191    user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.931ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.573%)  route 0.640ns (60.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.640     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X48Y33         FDCE (Setup_fdce_C_D)       -0.266     8.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.621     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X45Y28         FDCE (Setup_fdce_C_D)       -0.268     8.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.839%)  route 0.607ns (59.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.607     1.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X44Y26         FDCE (Setup_fdce_C_D)       -0.265     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.332%)  route 0.621ns (57.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X48Y32         FDCE (Setup_fdce_C_D)       -0.095     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.808%)  route 0.609ns (57.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.609     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y28         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X45Y28         FDCE (Setup_fdce_C_D)       -0.093     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.583%)  route 0.590ns (56.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X48Y33         FDCE (Setup_fdce_C_D)       -0.095     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        0.868ns  (logic 0.419ns (48.290%)  route 0.449ns (51.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.449     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)       -0.270     8.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.256ns  (MaxDelay Path 9.256ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.532%)  route 0.446ns (49.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.256ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.256     9.256    
    SLICE_X49Y33         FDCE (Setup_fdce_C_D)       -0.095     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.718ns (30.275%)  route 1.654ns (69.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 7.662 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.642    -0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X53Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.805     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.479     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.476     8.138    
                         clock uncertainty           -0.221     7.917    
    SLICE_X49Y30         FDPE (Recov_fdpe_C_PRE)     -0.359     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.718ns (30.275%)  route 1.654ns (69.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 7.662 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.642    -0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X53Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.805     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.479     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.476     8.138    
                         clock uncertainty           -0.221     7.917    
    SLICE_X49Y30         FDPE (Recov_fdpe_C_PRE)     -0.359     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.718ns (32.449%)  route 1.495ns (67.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 7.651 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.642    -0.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X53Y31         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.299     0.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.646     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X51Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.468     7.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.611     8.262    
                         clock uncertainty           -0.221     8.040    
    SLICE_X51Y30         FDPE (Recov_fdpe_C_PRE)     -0.359     7.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.718ns (33.379%)  route 1.433ns (66.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 7.656 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.644    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.637     0.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.299     0.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.796     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.473     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.611     8.267    
                         clock uncertainty           -0.221     8.045    
    SLICE_X48Y24         FDPE (Recov_fdpe_C_PRE)     -0.359     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.718ns (33.379%)  route 1.433ns (66.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 7.656 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.644    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.637     0.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.299     0.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.796     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.473     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.611     8.267    
                         clock uncertainty           -0.221     8.045    
    SLICE_X48Y24         FDPE (Recov_fdpe_C_PRE)     -0.359     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.718ns (33.379%)  route 1.433ns (66.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 7.656 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.644    -0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X49Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.637     0.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.299     0.387 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.796     1.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.473     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.611     8.267    
                         clock uncertainty           -0.221     8.045    
    SLICE_X48Y24         FDPE (Recov_fdpe_C_PRE)     -0.359     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.456ns (22.134%)  route 1.604ns (77.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.745 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.732    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X29Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.604     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.562     7.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.613     8.358    
                         clock uncertainty           -0.221     8.136    
    SLICE_X28Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.299%)  route 1.278ns (73.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.744 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.732    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X29Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.278     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.561     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.613     8.357    
                         clock uncertainty           -0.221     8.135    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.299%)  route 1.278ns (73.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.744 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.732    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X29Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.278     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.561     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.613     8.357    
                         clock uncertainty           -0.221     8.135    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.256ns  (clk_out2_clk_wiz rise@9.256ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.299%)  route 1.278ns (73.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.744 - 9.256 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.732    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X29Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.278     0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.256     9.256 r  
    Y9                                                0.000     9.256 r  GCLK (IN)
                         net (fo=0)                   0.000     9.256    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    10.676 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.838    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     4.400 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.091    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.182 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.561     7.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.613     8.357    
                         clock uncertainty           -0.221     8.135    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  6.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.031%)  route 0.313ns (68.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.313    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X52Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.813    -0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.502    -0.370    
    SLICE_X52Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.031%)  route 0.313ns (68.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X43Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.313    -0.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X52Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.813    -0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.502    -0.370    
    SLICE_X52Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.548    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDPE (Prop_fdpe_C_Q)         0.128    -0.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.124    -0.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y31         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.814    -0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.255    -0.616    
    SLICE_X52Y31         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.549    -0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.291    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.502    -0.366    
    SLICE_X49Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.419%)  route 0.388ns (67.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.549    -0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y31         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.291    -0.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X49Y30         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.502    -0.366    
    SLICE_X49Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.284%)  route 0.237ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_fdpe_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.237    -0.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.273    -0.595    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.284%)  route 0.237ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_fdpe_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.237    -0.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X43Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.273    -0.595    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_fdpe_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.273    -0.595    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_fdpe_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.273    -0.595    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.760%)  route 0.243ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.551    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y30         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_fdpe_C_Q)         0.141    -0.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.243    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.817    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.273    -0.595    
    SLICE_X45Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :          864  Failing Endpoints,  Worst Slack       -3.201ns,  Total Violation    -1604.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__3/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.713ns  (logic 0.456ns (12.282%)  route 3.257ns (87.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.257   103.173    main_logic/sw_0_d3
    SLICE_X59Y106        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X59Y106        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__3/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X59Y106        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[6]_rep__3
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -103.173    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__5/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.713ns  (logic 0.456ns (12.282%)  route 3.257ns (87.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.257   103.173    main_logic/sw_0_d3
    SLICE_X59Y106        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X59Y106        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__5/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X59Y106        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[6]_rep__5
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -103.173    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.167ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__1/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.678ns  (logic 0.456ns (12.398%)  route 3.222ns (87.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.222   103.138    main_logic/sw_0_d3
    SLICE_X59Y104        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X59Y104        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__1/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -103.138    
  -------------------------------------------------------------------
                         slack                                 -3.167    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__6/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.572ns  (logic 0.456ns (12.764%)  route 3.116ns (87.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 100.458 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.116   103.032    main_logic/sw_0_d3
    SLICE_X55Y104        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.713   100.458    main_logic/clk_out2
    SLICE_X55Y104        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__6/C
                         clock pessimism              0.288   100.746    
                         clock uncertainty           -0.371   100.375    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.970    main_logic/FSM_onehot_state_reg[6]_rep__6
  -------------------------------------------------------------------
                         required time                         99.970    
                         arrival time                        -103.032    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.060ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.574ns  (logic 0.456ns (12.760%)  route 3.118ns (87.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 100.461 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.118   103.034    main_logic/sw_0_d3
    SLICE_X60Y108        FDCE                                         f  main_logic/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.716   100.461    main_logic/clk_out2
    SLICE_X60Y108        FDCE                                         r  main_logic/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.288   100.749    
                         clock uncertainty           -0.371   100.378    
    SLICE_X60Y108        FDCE (Recov_fdce_C_CLR)     -0.405    99.973    main_logic/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         99.973    
                         arrival time                        -103.034    
  -------------------------------------------------------------------
                         slack                                 -3.060    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/check_lines_first_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.535ns  (logic 0.456ns (12.900%)  route 3.079ns (87.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.079   102.995    main_logic/sw_0_d3
    SLICE_X56Y103        FDCE                                         f  main_logic/check_lines_first_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X56Y103        FDCE                                         r  main_logic/check_lines_first_tick_reg/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X56Y103        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/check_lines_first_tick_reg
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -102.995    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__2/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.529ns  (logic 0.456ns (12.923%)  route 3.073ns (87.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.073   102.989    main_logic/sw_0_d3
    SLICE_X56Y104        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X56Y104        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__2/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X56Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -102.989    
  -------------------------------------------------------------------
                         slack                                 -3.017    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[6]_rep__4/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.524ns  (logic 0.456ns (12.939%)  route 3.068ns (87.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.068   102.984    main_logic/sw_0_d3
    SLICE_X57Y104        FDCE                                         f  main_logic/FSM_onehot_state_reg[6]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X57Y104        FDCE                                         r  main_logic/FSM_onehot_state_reg[6]_rep__4/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[6]_rep__4
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -102.984    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.064   102.980    main_logic/sw_0_d3
    SLICE_X55Y102        FDCE                                         f  main_logic/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X55Y102        FDCE                                         r  main_logic/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X55Y102        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -102.980    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.543ns  (clk_out2_clk_wiz rise@101.818ns - clk_out3_clk_wiz rise@100.275ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 100.459 - 101.818 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 99.460 - 100.275 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                    100.275   100.275 r  
    Y9                                                0.000   100.275 r  GCLK (IN)
                         net (fo=0)                   0.000   100.275    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   101.766 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   103.051    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    95.708 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    97.563    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    97.664 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    99.460    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    99.916 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.064   102.980    main_logic/sw_0_d3
    SLICE_X55Y102        FDCE                                         f  main_logic/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                    101.818   101.818 r  
    Y9                                                0.000   101.818 r  GCLK (IN)
                         net (fo=0)                   0.000   101.818    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   103.238 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   104.400    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    96.962 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    98.653    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    98.744 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        1.714   100.459    main_logic/clk_out2
    SLICE_X55Y102        FDCE                                         r  main_logic/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.288   100.747    
                         clock uncertainty           -0.371   100.376    
    SLICE_X55Y102        FDCE (Recov_fdce_C_CLR)     -0.405    99.971    main_logic/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         99.971    
                         arrival time                        -102.980    
  -------------------------------------------------------------------
                         slack                                 -3.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[6][5][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.363%)  route 0.587ns (80.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.587     0.159    main_logic/sw_0_d3
    SLICE_X95Y27         FDCE                                         f  main_logic/field_with_color_reg[6][5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.868    -0.817    main_logic/clk_out2
    SLICE_X95Y27         FDCE                                         r  main_logic/field_with_color_reg[6][5][0]/C
                         clock pessimism              0.556    -0.261    
                         clock uncertainty            0.371     0.109    
    SLICE_X95Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.017    main_logic/field_with_color_reg[6][5][0]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[8][3][2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.903%)  route 0.605ns (81.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.605     0.176    main_logic/sw_0_d3
    SLICE_X101Y28        FDCE                                         f  main_logic/field_with_color_reg[8][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.869    -0.816    main_logic/clk_out2
    SLICE_X101Y28        FDCE                                         r  main_logic/field_with_color_reg[8][3][2]/C
                         clock pessimism              0.556    -0.260    
                         clock uncertainty            0.371     0.110    
    SLICE_X101Y28        FDCE (Remov_fdce_C_CLR)     -0.092     0.018    main_logic/field_with_color_reg[8][3][2]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[8][3][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.600%)  route 0.617ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.617     0.188    main_logic/sw_0_d3
    SLICE_X99Y31         FDCE                                         f  main_logic/field_with_color_reg[8][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.872    -0.813    main_logic/clk_out2
    SLICE_X99Y31         FDCE                                         r  main_logic/field_with_color_reg[8][3][0]/C
                         clock pessimism              0.556    -0.257    
                         clock uncertainty            0.371     0.113    
    SLICE_X99Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.021    main_logic/field_with_color_reg[8][3][0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[8][3][1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.600%)  route 0.617ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.617     0.188    main_logic/sw_0_d3
    SLICE_X99Y31         FDCE                                         f  main_logic/field_with_color_reg[8][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.872    -0.813    main_logic/clk_out2
    SLICE_X99Y31         FDCE                                         r  main_logic/field_with_color_reg[8][3][1]/C
                         clock pessimism              0.556    -0.257    
                         clock uncertainty            0.371     0.113    
    SLICE_X99Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.021    main_logic/field_with_color_reg[8][3][1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[8][7][1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.630%)  route 0.616ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.616     0.187    main_logic/sw_0_d3
    SLICE_X101Y25        FDCE                                         f  main_logic/field_with_color_reg[8][7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.865    -0.820    main_logic/clk_out2
    SLICE_X101Y25        FDCE                                         r  main_logic/field_with_color_reg[8][7][1]/C
                         clock pessimism              0.556    -0.264    
                         clock uncertainty            0.371     0.106    
    SLICE_X101Y25        FDCE (Remov_fdce_C_CLR)     -0.092     0.014    main_logic/field_with_color_reg[8][7][1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[10][3][1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.264%)  route 0.631ns (81.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.631     0.202    main_logic/sw_0_d3
    SLICE_X91Y38         FDCE                                         f  main_logic/field_with_color_reg[10][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.877    -0.808    main_logic/clk_out2
    SLICE_X91Y38         FDCE                                         r  main_logic/field_with_color_reg[10][3][1]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.371     0.118    
    SLICE_X91Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.026    main_logic/field_with_color_reg[10][3][1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[10][3][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.370%)  route 0.627ns (81.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.627     0.198    main_logic/sw_0_d3
    SLICE_X91Y32         FDCE                                         f  main_logic/field_with_color_reg[10][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.871    -0.814    main_logic/clk_out2
    SLICE_X91Y32         FDCE                                         r  main_logic/field_with_color_reg[10][3][0]/C
                         clock pessimism              0.556    -0.258    
                         clock uncertainty            0.371     0.112    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.020    main_logic/field_with_color_reg[10][3][0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[10][5][2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.370%)  route 0.627ns (81.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.627     0.198    main_logic/sw_0_d3
    SLICE_X91Y32         FDCE                                         f  main_logic/field_with_color_reg[10][5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.871    -0.814    main_logic/clk_out2
    SLICE_X91Y32         FDCE                                         r  main_logic/field_with_color_reg[10][5][2]/C
                         clock pessimism              0.556    -0.258    
                         clock uncertainty            0.371     0.112    
    SLICE_X91Y32         FDCE (Remov_fdce_C_CLR)     -0.092     0.020    main_logic/field_with_color_reg[10][5][2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[3][3][0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.349%)  route 0.627ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.627     0.199    main_logic/sw_0_d3
    SLICE_X95Y19         FDCE                                         f  main_logic/field_with_color_reg[3][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.871    -0.814    main_logic/clk_out2
    SLICE_X95Y19         FDCE                                         r  main_logic/field_with_color_reg[3][3][0]/C
                         clock pessimism              0.556    -0.258    
                         clock uncertainty            0.371     0.112    
    SLICE_X95Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.020    main_logic/field_with_color_reg[3][3][0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            main_logic/field_with_color_reg[3][3][2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz  {rise@0.000ns fall@4.628ns period=9.256ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.349%)  route 0.627ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         0.627     0.199    main_logic/sw_0_d3
    SLICE_X95Y19         FDCE                                         f  main_logic/field_with_color_reg[3][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=3256, routed)        0.871    -0.814    main_logic/clk_out2
    SLICE_X95Y19         FDCE                                         r  main_logic/field_with_color_reg[3][3][2]/C
                         clock pessimism              0.556    -0.258    
                         clock uncertainty            0.371     0.112    
    SLICE_X95Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.020    main_logic/field_with_color_reg[3][3][2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       14.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.456ns (9.674%)  route 4.258ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.545 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.258     3.898    user_input/rst_i
    SLICE_X19Y22         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.563    18.545    user_input/ps2_clk_i
    SLICE_X19Y22         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][5]/C
                         clock pessimism              0.476    19.021    
                         clock uncertainty           -0.251    18.770    
    SLICE_X19Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.365    user_input/ps2_key_data_sr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         18.365    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.456ns (9.674%)  route 4.258ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.545 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.258     3.898    user_input/rst_i
    SLICE_X19Y22         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.563    18.545    user_input/ps2_clk_i
    SLICE_X19Y22         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][5]/C
                         clock pessimism              0.476    19.021    
                         clock uncertainty           -0.251    18.770    
    SLICE_X19Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.365    user_input/ps2_key_data_sr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         18.365    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.456ns (9.674%)  route 4.258ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.545 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.258     3.898    user_input/rst_i
    SLICE_X19Y22         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.563    18.545    user_input/ps2_clk_i
    SLICE_X19Y22         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][7]/C
                         clock pessimism              0.476    19.021    
                         clock uncertainty           -0.251    18.770    
    SLICE_X19Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.365    user_input/ps2_key_data_sr_reg[1][7]
  -------------------------------------------------------------------
                         required time                         18.365    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.456ns (9.986%)  route 4.110ns (90.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.544 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.110     3.751    user_input/rst_i
    SLICE_X17Y23         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.562    18.544    user_input/ps2_clk_i
    SLICE_X17Y23         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][1]/C
                         clock pessimism              0.476    19.020    
                         clock uncertainty           -0.251    18.769    
    SLICE_X17Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.364    user_input/ps2_key_data_sr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.456ns (9.986%)  route 4.110ns (90.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.544 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.110     3.751    user_input/rst_i
    SLICE_X17Y23         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.562    18.544    user_input/ps2_clk_i
    SLICE_X17Y23         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][2]/C
                         clock pessimism              0.476    19.020    
                         clock uncertainty           -0.251    18.769    
    SLICE_X17Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.364    user_input/ps2_key_data_sr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.456ns (9.986%)  route 4.110ns (90.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.544 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.110     3.751    user_input/rst_i
    SLICE_X17Y23         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.562    18.544    user_input/ps2_clk_i
    SLICE_X17Y23         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][3]/C
                         clock pessimism              0.476    19.020    
                         clock uncertainty           -0.251    18.769    
    SLICE_X17Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.364    user_input/ps2_key_data_sr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.456ns (9.986%)  route 4.110ns (90.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.544 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         4.110     3.751    user_input/rst_i
    SLICE_X17Y23         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.562    18.544    user_input/ps2_clk_i
    SLICE_X17Y23         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][7]/C
                         clock pessimism              0.476    19.020    
                         clock uncertainty           -0.251    18.769    
    SLICE_X17Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.364    user_input/ps2_key_data_sr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             15.038ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.017%)  route 3.683ns (88.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.541 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.683     3.323    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.559    18.541    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][4]/C
                         clock pessimism              0.476    19.017    
                         clock uncertainty           -0.251    18.766    
    SLICE_X21Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.361    user_input/ps2_key_data_sr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.038    

Slack (MET) :             15.038ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.017%)  route 3.683ns (88.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.541 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.683     3.323    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.559    18.541    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][6]/C
                         clock pessimism              0.476    19.017    
                         clock uncertainty           -0.251    18.766    
    SLICE_X21Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.361    user_input/ps2_key_data_sr_reg[0][6]
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.038    

Slack (MET) :             15.038ns  (required time - arrival time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.055ns  (clk_out3_clk_wiz rise@20.055ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.456ns (11.017%)  route 3.683ns (88.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.541 - 20.055 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.796    -0.816    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         3.683     3.323    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     20.055    20.055 r  
    Y9                                                0.000    20.055 r  GCLK (IN)
                         net (fo=0)                   0.000    20.055    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.475 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.637    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    15.199 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    16.890    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       1.559    18.541    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][0]/C
                         clock pessimism              0.476    19.017    
                         clock uncertainty           -0.251    18.766    
    SLICE_X21Y25         FDCE (Recov_fdce_C_CLR)     -0.405    18.361    user_input/ps2_key_data_sr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         18.361    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_en_d1_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.141ns (8.531%)  route 1.512ns (91.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.512     1.083    user_input/rst_i
    SLICE_X23Y26         FDCE                                         f  user_input/ps2_key_data_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X23Y26         FDCE                                         r  user_input/ps2_key_data_en_d1_reg/C
                         clock pessimism              0.502    -0.337    
    SLICE_X23Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_en_d1_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][4]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][6]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][0]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][1]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][2]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][3]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][4]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.141ns (7.939%)  route 1.635ns (92.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.635     1.206    user_input/rst_i
    SLICE_X21Y25         FDCE                                         f  user_input/ps2_key_data_sr_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.846    -0.839    user_input/ps2_clk_i
    SLICE_X21Y25         FDCE                                         r  user_input/ps2_key_data_sr_reg[1][6]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X21Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    user_input/ps2_key_data_sr_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 sw_0_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Destination:            user_input/ps2_key_data_sr_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz  {rise@0.000ns fall@10.028ns period=20.055ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.141ns (7.708%)  route 1.688ns (92.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.609    -0.570    CLOCK_50
    SLICE_X95Y38         FDRE                                         r  sw_0_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  sw_0_d3_reg/Q
                         net (fo=908, routed)         1.688     1.260    user_input/rst_i
    SLICE_X18Y24         FDCE                                         f  user_input/ps2_key_data_sr_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_inst/inst/clk_out3_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_inst/inst/clkout3_buf/O
                         net (fo=12651, routed)       0.847    -0.838    user_input/ps2_clk_i
    SLICE_X18Y24         FDCE                                         r  user_input/ps2_key_data_sr_reg[0][0]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X18Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.403    user_input/ps2_key_data_sr_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.663    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.964ns (17.137%)  route 4.661ns (82.863%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 26.797    

Slack (MET) :             26.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.964ns (17.137%)  route 4.661ns (82.863%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 26.797    

Slack (MET) :             26.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.964ns (17.137%)  route 4.661ns (82.863%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 26.797    

Slack (MET) :             26.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.964ns (17.137%)  route 4.661ns (82.863%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 26.797    

Slack (MET) :             26.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.964ns (17.137%)  route 4.661ns (82.863%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.948     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 26.797    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.964ns (18.128%)  route 4.354ns (81.872%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.640     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.964ns (18.128%)  route 4.354ns (81.872%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.640     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.964ns (18.128%)  route 4.354ns (81.872%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.640     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.964ns (18.128%)  route 4.354ns (81.872%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.640     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.964ns (18.128%)  route 4.354ns (81.872%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 36.603 - 33.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.734     4.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.419     4.599 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.674     5.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.297     5.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.790     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X26Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.249     8.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y31         LUT1 (Prop_lut1_I0_O)        0.124     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.640     9.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.440    37.043    
                         clock uncertainty           -0.035    37.007    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 27.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.322     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.142     1.896    
    SLICE_X48Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.322     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X48Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.142     1.896    
    SLICE_X48Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.322     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.142     1.896    
    SLICE_X48Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.455%)  route 0.322ns (69.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.322     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X48Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.142     1.896    
    SLICE_X48Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.388     1.644    
    SLICE_X45Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.388     1.644    
    SLICE_X45Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y27         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y27         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.388     1.644    
    SLICE_X45Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.550     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X45Y27         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y27         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.388     1.644    
    SLICE_X45Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.464%)  route 0.183ns (56.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.141     1.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.183     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X48Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X48Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.370     1.659    
    SLICE_X48Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.288%)  route 0.440ns (75.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.546     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X51Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.440     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.820     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.142     1.897    
    SLICE_X49Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.403    





