Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 24 14:01:58 2020
| Host         : DESKTOP-J7AHS51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file codebreaker_serial_top_timing_summary_routed.rpt -pb codebreaker_serial_top_timing_summary_routed.pb -rpx codebreaker_serial_top_timing_summary_routed.rpx -warn_on_violation
| Design       : codebreaker_serial_top
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.045        0.000                      0                  632        0.218        0.000                      0                  632        4.500        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.045        0.000                      0                  632        0.218        0.000                      0                  632        4.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 5.570ns (69.988%)  route 2.389ns (30.012%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    12.197 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.436    12.633    Codebreaker_inst/decript0/ram_inst/data1[5]
    SLICE_X57Y20         LUT5 (Prop_lut5_I2_O)        0.337    12.970 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_40/O
                         net (fo=1, routed)           0.000    12.970    Codebreaker_inst/decript0/ram_inst/ram_reg_i_40_n_0
    SLICE_X57Y20         MUXF7 (Prop_muxf7_I0_O)      0.261    13.231 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_4/O
                         net (fo=1, routed)           0.559    13.790    Codebreaker_inst/decript0/ram_inst/ram_reg_i_4_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.961    14.835    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 5.427ns (69.708%)  route 2.358ns (30.292%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    12.063 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.279    12.342    Codebreaker_inst/decript0/ram_inst/data1[4]
    SLICE_X55Y20         LUT5 (Prop_lut5_I2_O)        0.328    12.670 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_42/O
                         net (fo=1, routed)           0.000    12.670    Codebreaker_inst/decript0/ram_inst/ram_reg_i_42_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.261    12.931 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_5/O
                         net (fo=1, routed)           0.686    13.617    Codebreaker_inst/decript0/ram_inst/ram_reg_i_5_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.961    14.835    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 5.466ns (70.946%)  route 2.238ns (29.054%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.298    12.094 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[2]
                         net (fo=2, routed)           0.314    12.408    Codebreaker_inst/decript0/ram_inst/data1[6]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.342    12.750 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_38/O
                         net (fo=1, routed)           0.000    12.750    Codebreaker_inst/decript0/ram_inst/ram_reg_i_38_n_0
    SLICE_X56Y22         MUXF7 (Prop_muxf7_I0_O)      0.255    13.005 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_3/O
                         net (fo=1, routed)           0.531    13.536    Codebreaker_inst/decript0/ram_inst/ram_reg_i_3_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.950    14.846    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 5.570ns (72.486%)  route 2.114ns (27.514%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    12.184 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.291    12.474    Codebreaker_inst/decript0/ram_inst/data1[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.350    12.824 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_36/O
                         net (fo=1, routed)           0.000    12.824    Codebreaker_inst/decript0/ram_inst/ram_reg_i_36_n_0
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I0_O)      0.261    13.085 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_2/O
                         net (fo=1, routed)           0.431    13.516    Codebreaker_inst/decript0/ram_inst/ram_reg_i_2_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.961    14.835    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 5.039ns (67.803%)  route 2.393ns (32.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.317    11.653 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.440    12.093    Codebreaker_inst/decript0/ram_inst/O[3]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.350    12.443 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_44/O
                         net (fo=1, routed)           0.000    12.443    Codebreaker_inst/decript0/ram_inst/ram_reg_i_44_n_0
    SLICE_X57Y19         MUXF7 (Prop_muxf7_I0_O)      0.261    12.704 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_6/O
                         net (fo=1, routed)           0.559    13.263    Codebreaker_inst/decript0/ram_inst/ram_reg_i_6_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.961    14.835    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 4.819ns (65.851%)  route 2.499ns (34.149%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.310     9.802 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.602    10.403    Codebreaker_inst/decript0/data3[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.328    10.731 r  Codebreaker_inst/decript0/j[3]_i_5/O
                         net (fo=1, routed)           0.000    10.731    Codebreaker_inst/decript0/j[3]_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.535    11.266 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.561    11.827    Codebreaker_inst/decript0/ram_inst/O[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.337    12.164 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_48/O
                         net (fo=1, routed)           0.000    12.164    Codebreaker_inst/decript0/ram_inst/ram_reg_i_48_n_0
    SLICE_X57Y19         MUXF7 (Prop_muxf7_I0_O)      0.291    12.455 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_8/O
                         net (fo=1, routed)           0.694    13.150    Codebreaker_inst/decript0/ram_inst/ram_reg_i_8_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.960    14.836    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 5.202ns (71.511%)  route 2.072ns (28.489%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.535    10.027 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.466    10.492    Codebreaker_inst/decript0/data3[1]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.337    10.829 r  Codebreaker_inst/decript0/j[3]_i_4/O
                         net (fo=1, routed)           0.000    10.829    Codebreaker_inst/decript0/j[3]_i_4_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.715    11.544 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.282    11.827    Codebreaker_inst/decript0/ram_inst/O[2]
    SLICE_X54Y20         LUT6 (Prop_lut6_I3_O)        0.342    12.169 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_46/O
                         net (fo=1, routed)           0.000    12.169    Codebreaker_inst/decript0/ram_inst/ram_reg_i_46_n_0
    SLICE_X54Y20         MUXF7 (Prop_muxf7_I0_O)      0.255    12.424 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_7/O
                         net (fo=1, routed)           0.682    13.106    Codebreaker_inst/decript0/ram_inst/ram_reg_i_7_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.950    14.846    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 4.555ns (65.468%)  route 2.403ns (34.532%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.310     9.802 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.602    10.403    Codebreaker_inst/decript0/data3[0]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.328    10.731 r  Codebreaker_inst/decript0/j[3]_i_5/O
                         net (fo=1, routed)           0.000    10.731    Codebreaker_inst/decript0/j[3]_i_5_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.310    11.041 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.450    11.491    Codebreaker_inst/decript0/ram_inst/O[0]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.819 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_50/O
                         net (fo=1, routed)           0.000    11.819    Codebreaker_inst/decript0/ram_inst/ram_reg_i_50_n_0
    SLICE_X57Y18         MUXF7 (Prop_muxf7_I0_O)      0.261    12.080 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_9/O
                         net (fo=1, routed)           0.709    12.789    Codebreaker_inst/decript0/ram_inst/ram_reg_i_9_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.679    15.309    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.522    15.832    
                         clock uncertainty           -0.035    15.796    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.961    14.835    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 5.309ns (72.933%)  route 1.970ns (27.067%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 15.258 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    12.197 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.577    12.774    Codebreaker_inst/decript0/ram_inst/data1[5]
    SLICE_X57Y22         LUT4 (Prop_lut4_I1_O)        0.337    13.111 r  Codebreaker_inst/decript0/ram_inst/j[5]_i_1/O
                         net (fo=1, routed)           0.000    13.111    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X57Y22         FDRE                                         r  Codebreaker_inst/decript0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    15.258    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  Codebreaker_inst/decript0/j_reg[5]/C
                         clock pessimism              0.490    15.748    
                         clock uncertainty           -0.035    15.713    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.052    15.765    Codebreaker_inst/decript0/j_reg[5]
  -------------------------------------------------------------------
                         required time                         15.765    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/j_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 5.309ns (74.181%)  route 1.848ns (25.819%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 15.258 - 10.000 ) 
    Source Clock Delay      (SCD):    5.832ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.876     5.832    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.702 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.642     9.344    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X56Y19         LUT2 (Prop_lut2_I1_O)        0.148     9.492 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.492    Codebreaker_inst/decript0/ram_inst_n_26
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.743    10.235 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.751    10.986    Codebreaker_inst/decript0/data3[3]
    SLICE_X54Y21         LUT2 (Prop_lut2_I0_O)        0.350    11.336 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.336    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.796 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.796    Codebreaker_inst/decript0/ram_inst/CO[0]
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    12.184 r  Codebreaker_inst/decript0/ram_inst/j_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.455    12.638    Codebreaker_inst/decript0/ram_inst/data1[7]
    SLICE_X57Y22         LUT4 (Prop_lut4_I1_O)        0.350    12.988 r  Codebreaker_inst/decript0/ram_inst/j[7]_i_2/O
                         net (fo=1, routed)           0.000    12.988    Codebreaker_inst/decript0/ram_inst_n_11
    SLICE_X57Y22         FDRE                                         r  Codebreaker_inst/decript0/j_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.628    15.258    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  Codebreaker_inst/decript0/j_reg[7]/C
                         clock pessimism              0.490    15.748    
                         clock uncertainty           -0.035    15.713    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.053    15.766    Codebreaker_inst/decript0/j_reg[7]
  -------------------------------------------------------------------
                         required time                         15.766    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  2.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.255ns (64.452%)  route 0.141ns (35.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.797     1.729    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.193     1.922 f  Codebreaker_inst/decript0/cs_reg[31]/Q
                         net (fo=10, routed)          0.141     2.063    Codebreaker_inst/decript0/cs[31]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.062     2.125 r  Codebreaker_inst/decript0/done_i_1/O
                         net (fo=1, routed)           0.000     2.125    Codebreaker_inst/decript0/done_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  Codebreaker_inst/decript0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.115     2.347    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Codebreaker_inst/decript0/done_reg/C
                         clock pessimism             -0.601     1.746    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.161     1.907    Codebreaker_inst/decript0/done_reg
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/Si_saved_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.255ns (38.975%)  route 0.399ns (61.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.801     1.733    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Codebreaker_inst/decript0/Si_saved_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.193     1.926 r  Codebreaker_inst/decript0/Si_saved_reg[1]/Q
                         net (fo=4, routed)           0.184     2.110    Codebreaker_inst/decript0/ram_inst/ram_reg_2[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.062     2.172 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_24/O
                         net (fo=1, routed)           0.216     2.388    Codebreaker_inst/decript0/ram_inst/ram_reg_i_24_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.131     2.363    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.589     1.775    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.366     2.141    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.305ns (76.251%)  route 0.095ns (23.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.803     1.735    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X62Y27         FDSE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDSE (Prop_fdse_C_Q)         0.177     1.912 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/Q
                         net (fo=3, routed)           0.095     2.007    CharDrawer_inst/TX/baudTimer/Q[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.128     2.135 r  CharDrawer_inst/TX/baudTimer/FSM_onehot_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.135    CharDrawer_inst/TX/baudTimer_n_4
    SLICE_X62Y27         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.120     2.352    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.617     1.735    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.126     1.861    CharDrawer_inst/TX/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/Si_saved_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.255ns (37.216%)  route 0.430ns (62.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.799     1.731    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  Codebreaker_inst/decript0/Si_saved_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.193     1.924 r  Codebreaker_inst/decript0/Si_saved_reg[4]/Q
                         net (fo=4, routed)           0.100     2.025    Codebreaker_inst/decript0/ram_inst/ram_reg_2[4]
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.062     2.087 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_21/O
                         net (fo=1, routed)           0.330     2.417    Codebreaker_inst/decript0/ram_inst/ram_reg_i_21_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.131     2.363    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.589     1.775    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.366     2.141    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/Si_saved_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.255ns (37.032%)  route 0.434ns (62.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.801     1.733    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Codebreaker_inst/decript0/Si_saved_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.193     1.926 r  Codebreaker_inst/decript0/Si_saved_reg[3]/Q
                         net (fo=4, routed)           0.218     2.144    Codebreaker_inst/decript0/ram_inst/ram_reg_2[3]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.062     2.206 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_22/O
                         net (fo=1, routed)           0.216     2.422    Codebreaker_inst/decript0/ram_inst/ram_reg_i_22_n_0
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.131     2.363    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.589     1.775    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.366     2.141    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/Sout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.255ns (53.581%)  route 0.221ns (46.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.803     1.735    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.193     1.928 f  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/Q
                         net (fo=6, routed)           0.221     2.149    CharDrawer_inst/TX/Q[0]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.062     2.211 r  CharDrawer_inst/TX/Sout_i_1/O
                         net (fo=1, routed)           0.000     2.211    CharDrawer_inst/TX/Sout1_out
    SLICE_X64Y28         FDRE                                         r  CharDrawer_inst/TX/Sout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.121     2.353    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  CharDrawer_inst/TX/Sout_reg/C
                         clock pessimism             -0.600     1.753    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.159     1.912    CharDrawer_inst/TX/Sout_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.255ns (59.538%)  route 0.173ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.797     1.729    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.193     1.922 r  Codebreaker_inst/decript0/cs_reg[1]/Q
                         net (fo=28, routed)          0.173     2.096    Codebreaker_inst/decript0/cs[1]
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.062     2.158 r  Codebreaker_inst/decript0/cs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.158    Codebreaker_inst/decript0/cs[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.115     2.347    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[3]/C
                         clock pessimism             -0.618     1.729    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.126     1.855    Codebreaker_inst/decript0/cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/bytes_out_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/bytes_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.255ns (58.680%)  route 0.180ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.804     1.736    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.193     1.929 r  Codebreaker_inst/decript0/bytes_out_reg[93]/Q
                         net (fo=2, routed)           0.180     2.109    Codebreaker_inst/decript0/ram_inst/plaintext[19]
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.062     2.171 r  Codebreaker_inst/decript0/ram_inst/bytes_out[93]_i_1/O
                         net (fo=1, routed)           0.000     2.171    Codebreaker_inst/decript0/ram_inst_n_57
    SLICE_X63Y29         FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.122     2.354    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[93]/C
                         clock pessimism             -0.618     1.736    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.126     1.862    Codebreaker_inst/decript0/bytes_out_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.285ns (60.059%)  route 0.190ns (39.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.761     1.693    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  Codebreaker_inst/decript0/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.223     1.916 r  Codebreaker_inst/decript0/i_reg[7]/Q
                         net (fo=9, routed)           0.190     2.106    Codebreaker_inst/decript0/i[7]
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.062     2.168 r  Codebreaker_inst/decript0/i[7]_i_2/O
                         net (fo=1, routed)           0.000     2.168    Codebreaker_inst/decript0/p_1_in[7]
    SLICE_X56Y22         FDRE                                         r  Codebreaker_inst/decript0/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.080     2.312    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  Codebreaker_inst/decript0/i_reg[7]/C
                         clock pessimism             -0.619     1.693    
    SLICE_X56Y22         FDRE (Hold_fdre_C_D)         0.161     1.854    Codebreaker_inst/decript0/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Codebreaker_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.285ns (61.558%)  route 0.178ns (38.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.797     1.729    Codebreaker_inst/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Codebreaker_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.223     1.952 r  Codebreaker_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=6, routed)           0.178     2.130    Codebreaker_inst/decript0/FSM_sequential_cs_reg[0][0]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.062     2.192 r  Codebreaker_inst/decript0/cs[31]_i_2/O
                         net (fo=1, routed)           0.000     2.192    Codebreaker_inst/decript0/cs[31]_i_2_n_0
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.115     2.347    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/C
                         clock pessimism             -0.601     1.746    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.126     1.872    Codebreaker_inst/decript0/cs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.718         10.000      6.282      RAMB18_X2Y8    Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X2Y8    Codebreaker_inst/decript0/ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X60Y23   CharDrawer_inst/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27   CharDrawer_inst/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27   CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27   CharDrawer_inst/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27   CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27   CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y28   CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y27   CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y27   CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y27   CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28   CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28   CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28   CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28   CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y28   CharDrawer_inst/TX/Sout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y27   CharDrawer_inst/TX/bitCounter/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y27   CharDrawer_inst/TX/bitCounter/cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X60Y23   CharDrawer_inst/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32   Codebreaker_inst/decript0/bytes_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y31   Codebreaker_inst/decript0/bytes_out_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y31   Codebreaker_inst/decript0/bytes_out_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y29   Codebreaker_inst/decript0/bytes_out_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y30   Codebreaker_inst/decript0/bytes_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y31   Codebreaker_inst/decript0/bytes_out_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31   Codebreaker_inst/decript0/bytes_out_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y31   Codebreaker_inst/decript0/bytes_out_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y31   Codebreaker_inst/decript0/bytes_out_reg[35]/C



