
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b1c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002804  0801b3a8  0801b3a8  0001c3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dbac  0801dbac  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801dbac  0801dbac  0001ebac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dbb4  0801dbb4  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dbb4  0801dbb4  0001ebb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801dbb8  0801dbb8  0001ebb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801dbbc  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b78  20000368  0801df24  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee0  0801df24  0001fee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030350  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007e14  00000000  00000000  0004f6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025c8  00000000  00000000  00057500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cc6  00000000  00000000  00059ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fe81  00000000  00000000  0005b78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003dc8d  00000000  00000000  0008b60f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e01bd  00000000  00000000  000c929c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9459  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aad0  00000000  00000000  001a949c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b3f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801b390 	.word	0x0801b390

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801b390 	.word	0x0801b390

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fed0 	bl	8002d00 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 ff8a 	bl	8002e80 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 f9cc 	bl	8003310 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fcd4 	bl	800392c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 f85b 	bl	8004050 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f003 f850 	bl	8004050 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fe9d 	bl	8002d40 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f99e 	bl	8003350 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f003 f857 	bl	80040d0 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f003 f850 	bl	80040d0 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 ff51 	bl	80191f6 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 ff5e 	bl	801922a <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 f8b7 	bl	800253a <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f001 f899 	bl	800253a <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 ff59 	bl	801932a <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f005 f812 	bl	80064ac <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 f84b 	bl	800253a <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fe44 	bl	8004150 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 f99a 	bl	800381c <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fbcf 	bl	8003c8c <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f001 fdfc 	bl	80030ec <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f017 fe95 	bl	801922a <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fff7 	bl	8004514 <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 ffff 	bl	800256a <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 ffdd 	bl	800256a <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 ff70 	bl	80064ac <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f000 ffac 	bl	800256a <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 ff8b 	bl	800256a <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f017 fe4f 	bl	801932a <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 feff 	bl	80064ac <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f017 fe23 	bl	801932a <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fddf 	bl	80042b4 <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 10;

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f001 f89a 	bl	8002858 <ssd1306_Init>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <display_Boot>:

void display_Boot(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800172e:	2000      	movs	r0, #0
 8001730:	f001 f8fc 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(10, 10);
 8001734:	210a      	movs	r1, #10
 8001736:	200a      	movs	r0, #10
 8001738:	f001 fa44 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <display_Boot+0x44>)
 800173e:	2201      	movs	r2, #1
 8001740:	9200      	str	r2, [sp, #0]
 8001742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001744:	480a      	ldr	r0, [pc, #40]	@ (8001770 <display_Boot+0x48>)
 8001746:	f001 fa17 	bl	8002b78 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 35);
 800174a:	2123      	movs	r1, #35	@ 0x23
 800174c:	2019      	movs	r0, #25
 800174e:	f001 fa39 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <display_Boot+0x4c>)
 8001754:	2201      	movs	r2, #1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <display_Boot+0x50>)
 800175c:	f001 fa0c 	bl	8002b78 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001760:	f001 f8fc 	bl	800295c <ssd1306_UpdateScreen>
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0801d3a8 	.word	0x0801d3a8
 8001770:	0801b3a8 	.word	0x0801b3a8
 8001774:	0801d39c 	.word	0x0801d39c
 8001778:	0801b3b4 	.word	0x0801b3b4

0800177c <display_StatusPage>:

void display_StatusPage(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b094      	sub	sp, #80	@ 0x50
 8001780:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001782:	4bc4      	ldr	r3, [pc, #784]	@ (8001a94 <display_StatusPage+0x318>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b0a      	cmp	r3, #10
 8001788:	f200 84b6 	bhi.w	80020f8 <display_StatusPage+0x97c>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <display_StatusPage+0x18>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017c1 	.word	0x080017c1
 8001798:	080018a7 	.word	0x080018a7
 800179c:	0800199d 	.word	0x0800199d
 80017a0:	08001ad9 	.word	0x08001ad9
 80017a4:	08001b53 	.word	0x08001b53
 80017a8:	08001be9 	.word	0x08001be9
 80017ac:	08001cbf 	.word	0x08001cbf
 80017b0:	08001e05 	.word	0x08001e05
 80017b4:	08001ebf 	.word	0x08001ebf
 80017b8:	08001f47 	.word	0x08001f47
 80017bc:	08002023 	.word	0x08002023
		case 0:
			ssd1306_Fill(Black);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f001 f8b3 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017c6:	2100      	movs	r1, #0
 80017c8:	2019      	movs	r0, #25
 80017ca:	f001 f9fb 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ce:	4bb2      	ldr	r3, [pc, #712]	@ (8001a98 <display_StatusPage+0x31c>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	9200      	str	r2, [sp, #0]
 80017d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d6:	48b1      	ldr	r0, [pc, #708]	@ (8001a9c <display_StatusPage+0x320>)
 80017d8:	f001 f9ce 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017dc:	2119      	movs	r1, #25
 80017de:	2002      	movs	r0, #2
 80017e0:	f001 f9f0 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017e4:	f004 fe56 	bl	8006494 <modbusGetSlaveAddress>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461a      	mov	r2, r3
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	49ab      	ldr	r1, [pc, #684]	@ (8001aa0 <display_StatusPage+0x324>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f017 fc9a 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4baa      	ldr	r3, [pc, #680]	@ (8001aa4 <display_StatusPage+0x328>)
 80017fa:	f107 0020 	add.w	r0, r7, #32
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f001 f9b8 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001808:	2128      	movs	r1, #40	@ 0x28
 800180a:	2002      	movs	r0, #2
 800180c:	f001 f9da 	bl	8002bc4 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001810:	f000 ffb4 	bl	800277c <INA226_ReadBusVoltage>
 8001814:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001818:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800181c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001828:	dd0a      	ble.n	8001840 <display_StatusPage+0xc4>
 800182a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800182c:	f7fe feb4 	bl	8000598 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	f107 0020 	add.w	r0, r7, #32
 8001838:	499b      	ldr	r1, [pc, #620]	@ (8001aa8 <display_StatusPage+0x32c>)
 800183a:	f017 fc77 	bl	801912c <siprintf>
 800183e:	e009      	b.n	8001854 <display_StatusPage+0xd8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001840:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001842:	f7fe fea9 	bl	8000598 <__aeabi_f2d>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	f107 0020 	add.w	r0, r7, #32
 800184e:	4997      	ldr	r1, [pc, #604]	@ (8001aac <display_StatusPage+0x330>)
 8001850:	f017 fc6c 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001854:	4b93      	ldr	r3, [pc, #588]	@ (8001aa4 <display_StatusPage+0x328>)
 8001856:	f107 0020 	add.w	r0, r7, #32
 800185a:	2201      	movs	r2, #1
 800185c:	9200      	str	r2, [sp, #0]
 800185e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001860:	f001 f98a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001864:	2137      	movs	r1, #55	@ 0x37
 8001866:	2002      	movs	r0, #2
 8001868:	f001 f9ac 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800186c:	f000 ffa6 	bl	80027bc <INA226_ReadCurrent>
 8001870:	eef0 7a40 	vmov.f32	s15, s0
 8001874:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001ab0 <display_StatusPage+0x334>
 8001878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187c:	ee17 0a90 	vmov	r0, s15
 8001880:	f7fe fe8a 	bl	8000598 <__aeabi_f2d>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	f107 0020 	add.w	r0, r7, #32
 800188c:	4989      	ldr	r1, [pc, #548]	@ (8001ab4 <display_StatusPage+0x338>)
 800188e:	f017 fc4d 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001892:	4b84      	ldr	r3, [pc, #528]	@ (8001aa4 <display_StatusPage+0x328>)
 8001894:	f107 0020 	add.w	r0, r7, #32
 8001898:	2201      	movs	r2, #1
 800189a:	9200      	str	r2, [sp, #0]
 800189c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189e:	f001 f96b 	bl	8002b78 <ssd1306_WriteString>
			break;
 80018a2:	f000 bc29 	b.w	80020f8 <display_StatusPage+0x97c>
		case 1:
			ssd1306_Fill(Black);
 80018a6:	2000      	movs	r0, #0
 80018a8:	f001 f840 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80018ac:	2100      	movs	r1, #0
 80018ae:	201e      	movs	r0, #30
 80018b0:	f001 f988 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80018b4:	4b78      	ldr	r3, [pc, #480]	@ (8001a98 <display_StatusPage+0x31c>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	9200      	str	r2, [sp, #0]
 80018ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018bc:	487e      	ldr	r0, [pc, #504]	@ (8001ab8 <display_StatusPage+0x33c>)
 80018be:	f001 f95b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018c2:	2119      	movs	r1, #25
 80018c4:	2002      	movs	r0, #2
 80018c6:	f001 f97d 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018ca:	2000      	movs	r0, #0
 80018cc:	f001 fa18 	bl	8002d00 <io_coil_read>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <display_StatusPage+0x15e>
 80018d6:	4a79      	ldr	r2, [pc, #484]	@ (8001abc <display_StatusPage+0x340>)
 80018d8:	e000      	b.n	80018dc <display_StatusPage+0x160>
 80018da:	4a79      	ldr	r2, [pc, #484]	@ (8001ac0 <display_StatusPage+0x344>)
 80018dc:	f107 0320 	add.w	r3, r7, #32
 80018e0:	4978      	ldr	r1, [pc, #480]	@ (8001ac4 <display_StatusPage+0x348>)
 80018e2:	4618      	mov	r0, r3
 80018e4:	f017 fc22 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018e8:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa4 <display_StatusPage+0x328>)
 80018ea:	f107 0020 	add.w	r0, r7, #32
 80018ee:	2201      	movs	r2, #1
 80018f0:	9200      	str	r2, [sp, #0]
 80018f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018f4:	f001 f940 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018f8:	2128      	movs	r1, #40	@ 0x28
 80018fa:	2002      	movs	r0, #2
 80018fc:	f001 f962 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8001900:	2001      	movs	r0, #1
 8001902:	f001 f9fd 	bl	8002d00 <io_coil_read>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <display_StatusPage+0x194>
 800190c:	4a6b      	ldr	r2, [pc, #428]	@ (8001abc <display_StatusPage+0x340>)
 800190e:	e000      	b.n	8001912 <display_StatusPage+0x196>
 8001910:	4a6b      	ldr	r2, [pc, #428]	@ (8001ac0 <display_StatusPage+0x344>)
 8001912:	f107 0320 	add.w	r3, r7, #32
 8001916:	496c      	ldr	r1, [pc, #432]	@ (8001ac8 <display_StatusPage+0x34c>)
 8001918:	4618      	mov	r0, r3
 800191a:	f017 fc07 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800191e:	4b61      	ldr	r3, [pc, #388]	@ (8001aa4 <display_StatusPage+0x328>)
 8001920:	f107 0020 	add.w	r0, r7, #32
 8001924:	2201      	movs	r2, #1
 8001926:	9200      	str	r2, [sp, #0]
 8001928:	cb0e      	ldmia	r3, {r1, r2, r3}
 800192a:	f001 f925 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800192e:	2119      	movs	r1, #25
 8001930:	203c      	movs	r0, #60	@ 0x3c
 8001932:	f001 f947 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001936:	2002      	movs	r0, #2
 8001938:	f001 f9e2 	bl	8002d00 <io_coil_read>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <display_StatusPage+0x1ca>
 8001942:	4a5e      	ldr	r2, [pc, #376]	@ (8001abc <display_StatusPage+0x340>)
 8001944:	e000      	b.n	8001948 <display_StatusPage+0x1cc>
 8001946:	4a5e      	ldr	r2, [pc, #376]	@ (8001ac0 <display_StatusPage+0x344>)
 8001948:	f107 0320 	add.w	r3, r7, #32
 800194c:	495f      	ldr	r1, [pc, #380]	@ (8001acc <display_StatusPage+0x350>)
 800194e:	4618      	mov	r0, r3
 8001950:	f017 fbec 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001954:	4b53      	ldr	r3, [pc, #332]	@ (8001aa4 <display_StatusPage+0x328>)
 8001956:	f107 0020 	add.w	r0, r7, #32
 800195a:	2201      	movs	r2, #1
 800195c:	9200      	str	r2, [sp, #0]
 800195e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001960:	f001 f90a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001964:	2128      	movs	r1, #40	@ 0x28
 8001966:	203c      	movs	r0, #60	@ 0x3c
 8001968:	f001 f92c 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800196c:	2003      	movs	r0, #3
 800196e:	f001 f9c7 	bl	8002d00 <io_coil_read>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <display_StatusPage+0x200>
 8001978:	4a50      	ldr	r2, [pc, #320]	@ (8001abc <display_StatusPage+0x340>)
 800197a:	e000      	b.n	800197e <display_StatusPage+0x202>
 800197c:	4a50      	ldr	r2, [pc, #320]	@ (8001ac0 <display_StatusPage+0x344>)
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	4953      	ldr	r1, [pc, #332]	@ (8001ad0 <display_StatusPage+0x354>)
 8001984:	4618      	mov	r0, r3
 8001986:	f017 fbd1 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800198a:	4b46      	ldr	r3, [pc, #280]	@ (8001aa4 <display_StatusPage+0x328>)
 800198c:	f107 0020 	add.w	r0, r7, #32
 8001990:	2201      	movs	r2, #1
 8001992:	9200      	str	r2, [sp, #0]
 8001994:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001996:	f001 f8ef 	bl	8002b78 <ssd1306_WriteString>
			break;
 800199a:	e3ad      	b.n	80020f8 <display_StatusPage+0x97c>
		case 2:
			ssd1306_Fill(Black);
 800199c:	2000      	movs	r0, #0
 800199e:	f000 ffc5 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 80019a2:	2100      	movs	r1, #0
 80019a4:	2004      	movs	r0, #4
 80019a6:	f001 f90d 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80019aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <display_StatusPage+0x31c>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	9200      	str	r2, [sp, #0]
 80019b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b2:	4848      	ldr	r0, [pc, #288]	@ (8001ad4 <display_StatusPage+0x358>)
 80019b4:	f001 f8e0 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019b8:	2119      	movs	r1, #25
 80019ba:	2002      	movs	r0, #2
 80019bc:	f001 f902 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019c0:	2000      	movs	r0, #0
 80019c2:	f001 fa5d 	bl	8002e80 <io_discrete_in_read>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <display_StatusPage+0x254>
 80019cc:	4a3b      	ldr	r2, [pc, #236]	@ (8001abc <display_StatusPage+0x340>)
 80019ce:	e000      	b.n	80019d2 <display_StatusPage+0x256>
 80019d0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ac0 <display_StatusPage+0x344>)
 80019d2:	f107 0320 	add.w	r3, r7, #32
 80019d6:	493b      	ldr	r1, [pc, #236]	@ (8001ac4 <display_StatusPage+0x348>)
 80019d8:	4618      	mov	r0, r3
 80019da:	f017 fba7 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019de:	4b31      	ldr	r3, [pc, #196]	@ (8001aa4 <display_StatusPage+0x328>)
 80019e0:	f107 0020 	add.w	r0, r7, #32
 80019e4:	2201      	movs	r2, #1
 80019e6:	9200      	str	r2, [sp, #0]
 80019e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ea:	f001 f8c5 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019ee:	2128      	movs	r1, #40	@ 0x28
 80019f0:	2002      	movs	r0, #2
 80019f2:	f001 f8e7 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019f6:	2001      	movs	r0, #1
 80019f8:	f001 fa42 	bl	8002e80 <io_discrete_in_read>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <display_StatusPage+0x28a>
 8001a02:	4a2e      	ldr	r2, [pc, #184]	@ (8001abc <display_StatusPage+0x340>)
 8001a04:	e000      	b.n	8001a08 <display_StatusPage+0x28c>
 8001a06:	4a2e      	ldr	r2, [pc, #184]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	492e      	ldr	r1, [pc, #184]	@ (8001ac8 <display_StatusPage+0x34c>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f017 fb8c 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a14:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a16:	f107 0020 	add.w	r0, r7, #32
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	9200      	str	r2, [sp, #0]
 8001a1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a20:	f001 f8aa 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a24:	2119      	movs	r1, #25
 8001a26:	203c      	movs	r0, #60	@ 0x3c
 8001a28:	f001 f8cc 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	f001 fa27 	bl	8002e80 <io_discrete_in_read>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <display_StatusPage+0x2c0>
 8001a38:	4a20      	ldr	r2, [pc, #128]	@ (8001abc <display_StatusPage+0x340>)
 8001a3a:	e000      	b.n	8001a3e <display_StatusPage+0x2c2>
 8001a3c:	4a20      	ldr	r2, [pc, #128]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	4922      	ldr	r1, [pc, #136]	@ (8001acc <display_StatusPage+0x350>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f017 fb71 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a4a:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a4c:	f107 0020 	add.w	r0, r7, #32
 8001a50:	2201      	movs	r2, #1
 8001a52:	9200      	str	r2, [sp, #0]
 8001a54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a56:	f001 f88f 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a5a:	2128      	movs	r1, #40	@ 0x28
 8001a5c:	203c      	movs	r0, #60	@ 0x3c
 8001a5e:	f001 f8b1 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a62:	2003      	movs	r0, #3
 8001a64:	f001 fa0c 	bl	8002e80 <io_discrete_in_read>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <display_StatusPage+0x2f6>
 8001a6e:	4a13      	ldr	r2, [pc, #76]	@ (8001abc <display_StatusPage+0x340>)
 8001a70:	e000      	b.n	8001a74 <display_StatusPage+0x2f8>
 8001a72:	4a13      	ldr	r2, [pc, #76]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	4915      	ldr	r1, [pc, #84]	@ (8001ad0 <display_StatusPage+0x354>)
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f017 fb56 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a80:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <display_StatusPage+0x328>)
 8001a82:	f107 0020 	add.w	r0, r7, #32
 8001a86:	2201      	movs	r2, #1
 8001a88:	9200      	str	r2, [sp, #0]
 8001a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8c:	f001 f874 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001a90:	e332      	b.n	80020f8 <display_StatusPage+0x97c>
 8001a92:	bf00      	nop
 8001a94:	20000646 	.word	0x20000646
 8001a98:	0801d3a8 	.word	0x0801d3a8
 8001a9c:	0801b3c0 	.word	0x0801b3c0
 8001aa0:	0801b3c8 	.word	0x0801b3c8
 8001aa4:	0801d390 	.word	0x0801d390
 8001aa8:	0801b3dc 	.word	0x0801b3dc
 8001aac:	0801b3ec 	.word	0x0801b3ec
 8001ab0:	447a0000 	.word	0x447a0000
 8001ab4:	0801b3fc 	.word	0x0801b3fc
 8001ab8:	0801b40c 	.word	0x0801b40c
 8001abc:	0801b414 	.word	0x0801b414
 8001ac0:	0801b418 	.word	0x0801b418
 8001ac4:	0801b41c 	.word	0x0801b41c
 8001ac8:	0801b424 	.word	0x0801b424
 8001acc:	0801b42c 	.word	0x0801b42c
 8001ad0:	0801b434 	.word	0x0801b434
 8001ad4:	0801b43c 	.word	0x0801b43c
		case 3:
			ssd1306_Fill(Black);
 8001ad8:	2000      	movs	r0, #0
 8001ada:	f000 ff27 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	f001 f86f 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ae6:	4bb9      	ldr	r3, [pc, #740]	@ (8001dcc <display_StatusPage+0x650>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	9200      	str	r2, [sp, #0]
 8001aec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aee:	48b8      	ldr	r0, [pc, #736]	@ (8001dd0 <display_StatusPage+0x654>)
 8001af0:	f001 f842 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001af4:	2119      	movs	r1, #25
 8001af6:	2002      	movs	r0, #2
 8001af8:	f001 f864 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001afc:	2000      	movs	r0, #0
 8001afe:	f001 fc07 	bl	8003310 <io_holding_reg_read>
 8001b02:	4603      	mov	r3, r0
 8001b04:	461a      	mov	r2, r3
 8001b06:	f107 0320 	add.w	r3, r7, #32
 8001b0a:	49b2      	ldr	r1, [pc, #712]	@ (8001dd4 <display_StatusPage+0x658>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f017 fb0d 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b12:	4bb1      	ldr	r3, [pc, #708]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b14:	f107 0020 	add.w	r0, r7, #32
 8001b18:	2201      	movs	r2, #1
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1e:	f001 f82b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b22:	2128      	movs	r1, #40	@ 0x28
 8001b24:	2002      	movs	r0, #2
 8001b26:	f001 f84d 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	f001 fbf0 	bl	8003310 <io_holding_reg_read>
 8001b30:	4603      	mov	r3, r0
 8001b32:	461a      	mov	r2, r3
 8001b34:	f107 0320 	add.w	r3, r7, #32
 8001b38:	49a8      	ldr	r1, [pc, #672]	@ (8001ddc <display_StatusPage+0x660>)
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f017 faf6 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b40:	4ba5      	ldr	r3, [pc, #660]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b42:	f107 0020 	add.w	r0, r7, #32
 8001b46:	2201      	movs	r2, #1
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4c:	f001 f814 	bl	8002b78 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b50:	e2d2      	b.n	80020f8 <display_StatusPage+0x97c>
		case 4:
			ssd1306_Fill(Black);
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 feea 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f001 f832 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b60:	4b9a      	ldr	r3, [pc, #616]	@ (8001dcc <display_StatusPage+0x650>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	9200      	str	r2, [sp, #0]
 8001b66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b68:	4899      	ldr	r0, [pc, #612]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b6a:	f001 f805 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b6e:	2119      	movs	r1, #25
 8001b70:	2002      	movs	r0, #2
 8001b72:	f001 f827 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b76:	f107 031f 	add.w	r3, r7, #31
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f001 fca9 	bl	80034d4 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b82:	7ffb      	ldrb	r3, [r7, #31]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <display_StatusPage+0x410>
 8001b88:	4a95      	ldr	r2, [pc, #596]	@ (8001de0 <display_StatusPage+0x664>)
 8001b8a:	e000      	b.n	8001b8e <display_StatusPage+0x412>
 8001b8c:	4a95      	ldr	r2, [pc, #596]	@ (8001de4 <display_StatusPage+0x668>)
 8001b8e:	f107 0320 	add.w	r3, r7, #32
 8001b92:	4995      	ldr	r1, [pc, #596]	@ (8001de8 <display_StatusPage+0x66c>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f017 fac9 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b9a:	4b8f      	ldr	r3, [pc, #572]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b9c:	f107 0020 	add.w	r0, r7, #32
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	9200      	str	r2, [sp, #0]
 8001ba4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ba6:	f000 ffe7 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001baa:	2128      	movs	r1, #40	@ 0x28
 8001bac:	2002      	movs	r0, #2
 8001bae:	f001 f809 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001bb2:	f107 031e 	add.w	r3, r7, #30
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	2001      	movs	r0, #1
 8001bba:	f001 fc8b 	bl	80034d4 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001bbe:	7fbb      	ldrb	r3, [r7, #30]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <display_StatusPage+0x44c>
 8001bc4:	4a86      	ldr	r2, [pc, #536]	@ (8001de0 <display_StatusPage+0x664>)
 8001bc6:	e000      	b.n	8001bca <display_StatusPage+0x44e>
 8001bc8:	4a86      	ldr	r2, [pc, #536]	@ (8001de4 <display_StatusPage+0x668>)
 8001bca:	f107 0320 	add.w	r3, r7, #32
 8001bce:	4987      	ldr	r1, [pc, #540]	@ (8001dec <display_StatusPage+0x670>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f017 faab 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bd6:	4b80      	ldr	r3, [pc, #512]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001bd8:	f107 0020 	add.w	r0, r7, #32
 8001bdc:	2201      	movs	r2, #1
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be2:	f000 ffc9 	bl	8002b78 <ssd1306_WriteString>

			break;
 8001be6:	e287      	b.n	80020f8 <display_StatusPage+0x97c>
		case 5:
			ssd1306_Fill(Black);
 8001be8:	2000      	movs	r0, #0
 8001bea:	f000 fe9f 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bee:	2100      	movs	r1, #0
 8001bf0:	200c      	movs	r0, #12
 8001bf2:	f000 ffe7 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bf6:	4b75      	ldr	r3, [pc, #468]	@ (8001dcc <display_StatusPage+0x650>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	9200      	str	r2, [sp, #0]
 8001bfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bfe:	487c      	ldr	r0, [pc, #496]	@ (8001df0 <display_StatusPage+0x674>)
 8001c00:	f000 ffba 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001c04:	2119      	movs	r1, #25
 8001c06:	2002      	movs	r0, #2
 8001c08:	f000 ffdc 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f001 fe8d 	bl	800392c <io_input_reg_read>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461a      	mov	r2, r3
 8001c16:	f107 0320 	add.w	r3, r7, #32
 8001c1a:	496e      	ldr	r1, [pc, #440]	@ (8001dd4 <display_StatusPage+0x658>)
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f017 fa85 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c22:	4b6d      	ldr	r3, [pc, #436]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c24:	f107 0020 	add.w	r0, r7, #32
 8001c28:	2201      	movs	r2, #1
 8001c2a:	9200      	str	r2, [sp, #0]
 8001c2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c2e:	f000 ffa3 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c32:	2128      	movs	r1, #40	@ 0x28
 8001c34:	2002      	movs	r0, #2
 8001c36:	f000 ffc5 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f001 fe76 	bl	800392c <io_input_reg_read>
 8001c40:	4603      	mov	r3, r0
 8001c42:	461a      	mov	r2, r3
 8001c44:	f107 0320 	add.w	r3, r7, #32
 8001c48:	4964      	ldr	r1, [pc, #400]	@ (8001ddc <display_StatusPage+0x660>)
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f017 fa6e 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c50:	4b61      	ldr	r3, [pc, #388]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c52:	f107 0020 	add.w	r0, r7, #32
 8001c56:	2201      	movs	r2, #1
 8001c58:	9200      	str	r2, [sp, #0]
 8001c5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c5c:	f000 ff8c 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c60:	2119      	movs	r1, #25
 8001c62:	203c      	movs	r0, #60	@ 0x3c
 8001c64:	f000 ffae 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c68:	2002      	movs	r0, #2
 8001c6a:	f001 fe5f 	bl	800392c <io_input_reg_read>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	f107 0320 	add.w	r3, r7, #32
 8001c76:	495f      	ldr	r1, [pc, #380]	@ (8001df4 <display_StatusPage+0x678>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f017 fa57 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c7e:	4b56      	ldr	r3, [pc, #344]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001c80:	f107 0020 	add.w	r0, r7, #32
 8001c84:	2201      	movs	r2, #1
 8001c86:	9200      	str	r2, [sp, #0]
 8001c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c8a:	f000 ff75 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c8e:	2128      	movs	r1, #40	@ 0x28
 8001c90:	203c      	movs	r0, #60	@ 0x3c
 8001c92:	f000 ff97 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c96:	2003      	movs	r0, #3
 8001c98:	f001 fe48 	bl	800392c <io_input_reg_read>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	f107 0320 	add.w	r3, r7, #32
 8001ca4:	4954      	ldr	r1, [pc, #336]	@ (8001df8 <display_StatusPage+0x67c>)
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f017 fa40 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cac:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001cae:	f107 0020 	add.w	r0, r7, #32
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	f000 ff5e 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001cbc:	e21c      	b.n	80020f8 <display_StatusPage+0x97c>
		case 6:
			ssd1306_Fill(Black);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f000 fe34 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	200c      	movs	r0, #12
 8001cc8:	f000 ff7c 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8001dcc <display_StatusPage+0x650>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	9200      	str	r2, [sp, #0]
 8001cd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd4:	4846      	ldr	r0, [pc, #280]	@ (8001df0 <display_StatusPage+0x674>)
 8001cd6:	f000 ff4f 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cda:	2119      	movs	r1, #25
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f000 ff71 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001ce2:	f107 031d 	add.w	r3, r7, #29
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f001 feeb 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001cee:	7f7b      	ldrb	r3, [r7, #29]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <display_StatusPage+0x57c>
 8001cf4:	4a3a      	ldr	r2, [pc, #232]	@ (8001de0 <display_StatusPage+0x664>)
 8001cf6:	e000      	b.n	8001cfa <display_StatusPage+0x57e>
 8001cf8:	4a3a      	ldr	r2, [pc, #232]	@ (8001de4 <display_StatusPage+0x668>)
 8001cfa:	f107 0320 	add.w	r3, r7, #32
 8001cfe:	493a      	ldr	r1, [pc, #232]	@ (8001de8 <display_StatusPage+0x66c>)
 8001d00:	4618      	mov	r0, r3
 8001d02:	f017 fa13 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d06:	4b34      	ldr	r3, [pc, #208]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d08:	f107 0020 	add.w	r0, r7, #32
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d12:	f000 ff31 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d16:	2128      	movs	r1, #40	@ 0x28
 8001d18:	2002      	movs	r0, #2
 8001d1a:	f000 ff53 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d1e:	f107 031c 	add.w	r3, r7, #28
 8001d22:	4619      	mov	r1, r3
 8001d24:	2001      	movs	r0, #1
 8001d26:	f001 fecd 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d2a:	7f3b      	ldrb	r3, [r7, #28]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <display_StatusPage+0x5b8>
 8001d30:	4a2b      	ldr	r2, [pc, #172]	@ (8001de0 <display_StatusPage+0x664>)
 8001d32:	e000      	b.n	8001d36 <display_StatusPage+0x5ba>
 8001d34:	4a2b      	ldr	r2, [pc, #172]	@ (8001de4 <display_StatusPage+0x668>)
 8001d36:	f107 0320 	add.w	r3, r7, #32
 8001d3a:	492c      	ldr	r1, [pc, #176]	@ (8001dec <display_StatusPage+0x670>)
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f017 f9f5 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d42:	4b25      	ldr	r3, [pc, #148]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d44:	f107 0020 	add.w	r0, r7, #32
 8001d48:	2201      	movs	r2, #1
 8001d4a:	9200      	str	r2, [sp, #0]
 8001d4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d4e:	f000 ff13 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d52:	2119      	movs	r1, #25
 8001d54:	203c      	movs	r0, #60	@ 0x3c
 8001d56:	f000 ff35 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d5a:	f107 031b 	add.w	r3, r7, #27
 8001d5e:	4619      	mov	r1, r3
 8001d60:	2002      	movs	r0, #2
 8001d62:	f001 feaf 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d66:	7efb      	ldrb	r3, [r7, #27]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <display_StatusPage+0x5f4>
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <display_StatusPage+0x664>)
 8001d6e:	e000      	b.n	8001d72 <display_StatusPage+0x5f6>
 8001d70:	4a1c      	ldr	r2, [pc, #112]	@ (8001de4 <display_StatusPage+0x668>)
 8001d72:	f107 0320 	add.w	r3, r7, #32
 8001d76:	4921      	ldr	r1, [pc, #132]	@ (8001dfc <display_StatusPage+0x680>)
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f017 f9d7 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d7e:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d80:	f107 0020 	add.w	r0, r7, #32
 8001d84:	2201      	movs	r2, #1
 8001d86:	9200      	str	r2, [sp, #0]
 8001d88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d8a:	f000 fef5 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d8e:	2128      	movs	r1, #40	@ 0x28
 8001d90:	203c      	movs	r0, #60	@ 0x3c
 8001d92:	f000 ff17 	bl	8002bc4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d96:	f107 031a 	add.w	r3, r7, #26
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	2003      	movs	r0, #3
 8001d9e:	f001 fe91 	bl	8003ac4 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001da2:	7ebb      	ldrb	r3, [r7, #26]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d101      	bne.n	8001dac <display_StatusPage+0x630>
 8001da8:	4a0d      	ldr	r2, [pc, #52]	@ (8001de0 <display_StatusPage+0x664>)
 8001daa:	e000      	b.n	8001dae <display_StatusPage+0x632>
 8001dac:	4a0d      	ldr	r2, [pc, #52]	@ (8001de4 <display_StatusPage+0x668>)
 8001dae:	f107 0320 	add.w	r3, r7, #32
 8001db2:	4913      	ldr	r1, [pc, #76]	@ (8001e00 <display_StatusPage+0x684>)
 8001db4:	4618      	mov	r0, r3
 8001db6:	f017 f9b9 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001dba:	4b07      	ldr	r3, [pc, #28]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001dbc:	f107 0020 	add.w	r0, r7, #32
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	9200      	str	r2, [sp, #0]
 8001dc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc6:	f000 fed7 	bl	8002b78 <ssd1306_WriteString>

			break;
 8001dca:	e195      	b.n	80020f8 <display_StatusPage+0x97c>
 8001dcc:	0801d3a8 	.word	0x0801d3a8
 8001dd0:	0801b448 	.word	0x0801b448
 8001dd4:	0801b454 	.word	0x0801b454
 8001dd8:	0801d390 	.word	0x0801d390
 8001ddc:	0801b45c 	.word	0x0801b45c
 8001de0:	0801b464 	.word	0x0801b464
 8001de4:	0801b46c 	.word	0x0801b46c
 8001de8:	0801b41c 	.word	0x0801b41c
 8001dec:	0801b424 	.word	0x0801b424
 8001df0:	0801b474 	.word	0x0801b474
 8001df4:	0801b480 	.word	0x0801b480
 8001df8:	0801b488 	.word	0x0801b488
 8001dfc:	0801b42c 	.word	0x0801b42c
 8001e00:	0801b434 	.word	0x0801b434
		case 7:
			ssd1306_Fill(Black);
 8001e04:	2000      	movs	r0, #0
 8001e06:	f000 fd91 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	2007      	movs	r0, #7
 8001e0e:	f000 fed9 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001e12:	4bbe      	ldr	r3, [pc, #760]	@ (800210c <display_StatusPage+0x990>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	9200      	str	r2, [sp, #0]
 8001e18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1a:	48bd      	ldr	r0, [pc, #756]	@ (8002110 <display_StatusPage+0x994>)
 8001e1c:	f000 feac 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e20:	2119      	movs	r1, #25
 8001e22:	2002      	movs	r0, #2
 8001e24:	f000 fece 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e28:	f7ff fa30 	bl	800128c <automation_get_rule_count>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	49b7      	ldr	r1, [pc, #732]	@ (8002114 <display_StatusPage+0x998>)
 8001e36:	4618      	mov	r0, r3
 8001e38:	f017 f978 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e3c:	4bb6      	ldr	r3, [pc, #728]	@ (8002118 <display_StatusPage+0x99c>)
 8001e3e:	f107 0020 	add.w	r0, r7, #32
 8001e42:	2201      	movs	r2, #1
 8001e44:	9200      	str	r2, [sp, #0]
 8001e46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e48:	f000 fe96 	bl	8002b78 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	833b      	strh	r3, [r7, #24]
			uint16_t virtHolding = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	82fb      	strh	r3, [r7, #22]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e54:	f107 0318 	add.w	r3, r7, #24
 8001e58:	4619      	mov	r1, r3
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f002 f8d0 	bl	8004000 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e60:	f107 0316 	add.w	r3, r7, #22
 8001e64:	4619      	mov	r1, r3
 8001e66:	2001      	movs	r0, #1
 8001e68:	f002 f8ca 	bl	8004000 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e6c:	2128      	movs	r1, #40	@ 0x28
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f000 fea8 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e74:	8b3b      	ldrh	r3, [r7, #24]
 8001e76:	461a      	mov	r2, r3
 8001e78:	f107 0320 	add.w	r3, r7, #32
 8001e7c:	49a7      	ldr	r1, [pc, #668]	@ (800211c <display_StatusPage+0x9a0>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f017 f954 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e84:	4ba4      	ldr	r3, [pc, #656]	@ (8002118 <display_StatusPage+0x99c>)
 8001e86:	f107 0020 	add.w	r0, r7, #32
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	9200      	str	r2, [sp, #0]
 8001e8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e90:	f000 fe72 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e94:	2137      	movs	r1, #55	@ 0x37
 8001e96:	2002      	movs	r0, #2
 8001e98:	f000 fe94 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e9c:	8afb      	ldrh	r3, [r7, #22]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f107 0320 	add.w	r3, r7, #32
 8001ea4:	499e      	ldr	r1, [pc, #632]	@ (8002120 <display_StatusPage+0x9a4>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f017 f940 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001eac:	4b9a      	ldr	r3, [pc, #616]	@ (8002118 <display_StatusPage+0x99c>)
 8001eae:	f107 0020 	add.w	r0, r7, #32
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	9200      	str	r2, [sp, #0]
 8001eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb8:	f000 fe5e 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001ebc:	e11c      	b.n	80020f8 <display_StatusPage+0x97c>
		case 8:
			ssd1306_Fill(Black);
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f000 fd34 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2032      	movs	r0, #50	@ 0x32
 8001ec8:	f000 fe7c 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800210c <display_StatusPage+0x990>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	9200      	str	r2, [sp, #0]
 8001ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed4:	4893      	ldr	r0, [pc, #588]	@ (8002124 <display_StatusPage+0x9a8>)
 8001ed6:	f000 fe4f 	bl	8002b78 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f005 ff4c 	bl	8007d7c <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ee4:	2119      	movs	r1, #25
 8001ee6:	2002      	movs	r0, #2
 8001ee8:	f000 fe6c 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001eec:	7bbb      	ldrb	r3, [r7, #14]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	7b7b      	ldrb	r3, [r7, #13]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	7b3b      	ldrb	r3, [r7, #12]
 8001ef6:	f107 0020 	add.w	r0, r7, #32
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	460b      	mov	r3, r1
 8001efe:	498a      	ldr	r1, [pc, #552]	@ (8002128 <display_StatusPage+0x9ac>)
 8001f00:	f017 f914 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f04:	4b84      	ldr	r3, [pc, #528]	@ (8002118 <display_StatusPage+0x99c>)
 8001f06:	f107 0020 	add.w	r0, r7, #32
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	9200      	str	r2, [sp, #0]
 8001f0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f10:	f000 fe32 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f14:	2128      	movs	r1, #40	@ 0x28
 8001f16:	2002      	movs	r0, #2
 8001f18:	f000 fe54 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f1c:	7c3b      	ldrb	r3, [r7, #16]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	7c7b      	ldrb	r3, [r7, #17]
 8001f22:	4619      	mov	r1, r3
 8001f24:	7cbb      	ldrb	r3, [r7, #18]
 8001f26:	f107 0020 	add.w	r0, r7, #32
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	497f      	ldr	r1, [pc, #508]	@ (800212c <display_StatusPage+0x9b0>)
 8001f30:	f017 f8fc 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f34:	4b78      	ldr	r3, [pc, #480]	@ (8002118 <display_StatusPage+0x99c>)
 8001f36:	f107 0020 	add.w	r0, r7, #32
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	9200      	str	r2, [sp, #0]
 8001f3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f40:	f000 fe1a 	bl	8002b78 <ssd1306_WriteString>
			break;
 8001f44:	e0d8      	b.n	80020f8 <display_StatusPage+0x97c>
		case 9:
			ssd1306_Fill(Black);
 8001f46:	2000      	movs	r0, #0
 8001f48:	f000 fcf0 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(5, 0);
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	2005      	movs	r0, #5
 8001f50:	f000 fe38 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8001f54:	4b6d      	ldr	r3, [pc, #436]	@ (800210c <display_StatusPage+0x990>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	9200      	str	r2, [sp, #0]
 8001f5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f5c:	4874      	ldr	r0, [pc, #464]	@ (8002130 <display_StatusPage+0x9b4>)
 8001f5e:	f000 fe0b 	bl	8002b78 <ssd1306_WriteString>

			bool defined = emergencyStop_isDefined();
 8001f62:	f001 f801 	bl	8002f68 <emergencyStop_isDefined>
 8001f66:	4603      	mov	r3, r0
 8001f68:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

			ssd1306_SetCursor(2, 25);
 8001f6c:	2119      	movs	r1, #25
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f000 fe28 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8001f74:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <display_StatusPage+0x804>
 8001f7c:	4a6d      	ldr	r2, [pc, #436]	@ (8002134 <display_StatusPage+0x9b8>)
 8001f7e:	e000      	b.n	8001f82 <display_StatusPage+0x806>
 8001f80:	4a6d      	ldr	r2, [pc, #436]	@ (8002138 <display_StatusPage+0x9bc>)
 8001f82:	f107 0320 	add.w	r3, r7, #32
 8001f86:	496d      	ldr	r1, [pc, #436]	@ (800213c <display_StatusPage+0x9c0>)
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f017 f8cf 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f8e:	4b62      	ldr	r3, [pc, #392]	@ (8002118 <display_StatusPage+0x99c>)
 8001f90:	f107 0020 	add.w	r0, r7, #32
 8001f94:	2201      	movs	r2, #1
 8001f96:	9200      	str	r2, [sp, #0]
 8001f98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f9a:	f000 fded 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f9e:	2128      	movs	r1, #40	@ 0x28
 8001fa0:	2002      	movs	r0, #2
 8001fa2:	f000 fe0f 	bl	8002bc4 <ssd1306_SetCursor>
			if (defined) {
 8001fa6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00a      	beq.n	8001fc4 <display_StatusPage+0x848>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 8001fae:	f000 ffe7 	bl	8002f80 <emergencyStop_getChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f107 0320 	add.w	r3, r7, #32
 8001fba:	4961      	ldr	r1, [pc, #388]	@ (8002140 <display_StatusPage+0x9c4>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f017 f8b5 	bl	801912c <siprintf>
 8001fc2:	e005      	b.n	8001fd0 <display_StatusPage+0x854>
			} else {
			    sprintf(buf, "D. Input: -");
 8001fc4:	f107 0320 	add.w	r3, r7, #32
 8001fc8:	495e      	ldr	r1, [pc, #376]	@ (8002144 <display_StatusPage+0x9c8>)
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f017 f8ae 	bl	801912c <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fd0:	4b51      	ldr	r3, [pc, #324]	@ (8002118 <display_StatusPage+0x99c>)
 8001fd2:	f107 0020 	add.w	r0, r7, #32
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	9200      	str	r2, [sp, #0]
 8001fda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fdc:	f000 fdcc 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001fe0:	2137      	movs	r1, #55	@ 0x37
 8001fe2:	2002      	movs	r0, #2
 8001fe4:	f000 fdee 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8001fe8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d008      	beq.n	8002002 <display_StatusPage+0x886>
 8001ff0:	f000 ffd2 	bl	8002f98 <emergencyStop_getInputMode>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <display_StatusPage+0x882>
 8001ffa:	4b53      	ldr	r3, [pc, #332]	@ (8002148 <display_StatusPage+0x9cc>)
 8001ffc:	e002      	b.n	8002004 <display_StatusPage+0x888>
 8001ffe:	4b53      	ldr	r3, [pc, #332]	@ (800214c <display_StatusPage+0x9d0>)
 8002000:	e000      	b.n	8002004 <display_StatusPage+0x888>
 8002002:	4b53      	ldr	r3, [pc, #332]	@ (8002150 <display_StatusPage+0x9d4>)
 8002004:	f107 0020 	add.w	r0, r7, #32
 8002008:	461a      	mov	r2, r3
 800200a:	4952      	ldr	r1, [pc, #328]	@ (8002154 <display_StatusPage+0x9d8>)
 800200c:	f017 f88e 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002010:	4b41      	ldr	r3, [pc, #260]	@ (8002118 <display_StatusPage+0x99c>)
 8002012:	f107 0020 	add.w	r0, r7, #32
 8002016:	2201      	movs	r2, #1
 8002018:	9200      	str	r2, [sp, #0]
 800201a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800201c:	f000 fdac 	bl	8002b78 <ssd1306_WriteString>
			break;
 8002020:	e06a      	b.n	80020f8 <display_StatusPage+0x97c>
		case 10:
			ssd1306_Fill(Black);
 8002022:	2000      	movs	r0, #0
 8002024:	f000 fc82 	bl	800292c <ssd1306_Fill>
			ssd1306_SetCursor(5, 0);
 8002028:	2100      	movs	r1, #0
 800202a:	2005      	movs	r0, #5
 800202c:	f000 fdca 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("SD Logging", Font_11x18, White);
 8002030:	4b36      	ldr	r3, [pc, #216]	@ (800210c <display_StatusPage+0x990>)
 8002032:	2201      	movs	r2, #1
 8002034:	9200      	str	r2, [sp, #0]
 8002036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002038:	4847      	ldr	r0, [pc, #284]	@ (8002158 <display_StatusPage+0x9dc>)
 800203a:	f000 fd9d 	bl	8002b78 <ssd1306_WriteString>

			bool isMounted = SD_IsMounted();
 800203e:	f005 ff83 	bl	8007f48 <SD_IsMounted>
 8002042:	4603      	mov	r3, r0
 8002044:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

			SD_Stats stats = SD_GetStats();
 8002048:	463b      	mov	r3, r7
 800204a:	4618      	mov	r0, r3
 800204c:	f006 f83c 	bl	80080c8 <SD_GetStats>

			ssd1306_SetCursor(2, 25);
 8002050:	2119      	movs	r1, #25
 8002052:	2002      	movs	r0, #2
 8002054:	f000 fdb6 	bl	8002bc4 <ssd1306_SetCursor>
			sprintf(buf, "Mounted: %s", isMounted ? "true" : "false");
 8002058:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <display_StatusPage+0x8e8>
 8002060:	4a34      	ldr	r2, [pc, #208]	@ (8002134 <display_StatusPage+0x9b8>)
 8002062:	e000      	b.n	8002066 <display_StatusPage+0x8ea>
 8002064:	4a34      	ldr	r2, [pc, #208]	@ (8002138 <display_StatusPage+0x9bc>)
 8002066:	f107 0320 	add.w	r3, r7, #32
 800206a:	493c      	ldr	r1, [pc, #240]	@ (800215c <display_StatusPage+0x9e0>)
 800206c:	4618      	mov	r0, r3
 800206e:	f017 f85d 	bl	801912c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002072:	4b29      	ldr	r3, [pc, #164]	@ (8002118 <display_StatusPage+0x99c>)
 8002074:	f107 0020 	add.w	r0, r7, #32
 8002078:	2201      	movs	r2, #1
 800207a:	9200      	str	r2, [sp, #0]
 800207c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800207e:	f000 fd7b 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002082:	2128      	movs	r1, #40	@ 0x28
 8002084:	2002      	movs	r0, #2
 8002086:	f000 fd9d 	bl	8002bc4 <ssd1306_SetCursor>
			if (stats.success) {
 800208a:	7a3b      	ldrb	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d007      	beq.n	80020a0 <display_StatusPage+0x924>
				sprintf(buf, "Size: %luMB", stats.totalMB);
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	f107 0320 	add.w	r3, r7, #32
 8002096:	4932      	ldr	r1, [pc, #200]	@ (8002160 <display_StatusPage+0x9e4>)
 8002098:	4618      	mov	r0, r3
 800209a:	f017 f847 	bl	801912c <siprintf>
 800209e:	e005      	b.n	80020ac <display_StatusPage+0x930>
			} else {
				sprintf(buf, "Size: -");
 80020a0:	f107 0320 	add.w	r3, r7, #32
 80020a4:	492f      	ldr	r1, [pc, #188]	@ (8002164 <display_StatusPage+0x9e8>)
 80020a6:	4618      	mov	r0, r3
 80020a8:	f017 f840 	bl	801912c <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 80020ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <display_StatusPage+0x99c>)
 80020ae:	f107 0020 	add.w	r0, r7, #32
 80020b2:	2201      	movs	r2, #1
 80020b4:	9200      	str	r2, [sp, #0]
 80020b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020b8:	f000 fd5e 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 80020bc:	2137      	movs	r1, #55	@ 0x37
 80020be:	2002      	movs	r0, #2
 80020c0:	f000 fd80 	bl	8002bc4 <ssd1306_SetCursor>
			if (stats.success) {
 80020c4:	7a3b      	ldrb	r3, [r7, #8]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d007      	beq.n	80020da <display_StatusPage+0x95e>
				sprintf(buf, "Free: %luMB", stats.freeMB);
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	f107 0320 	add.w	r3, r7, #32
 80020d0:	4925      	ldr	r1, [pc, #148]	@ (8002168 <display_StatusPage+0x9ec>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f017 f82a 	bl	801912c <siprintf>
 80020d8:	e005      	b.n	80020e6 <display_StatusPage+0x96a>
			} else {
				sprintf(buf, "Free: -");
 80020da:	f107 0320 	add.w	r3, r7, #32
 80020de:	4923      	ldr	r1, [pc, #140]	@ (800216c <display_StatusPage+0x9f0>)
 80020e0:	4618      	mov	r0, r3
 80020e2:	f017 f823 	bl	801912c <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 80020e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <display_StatusPage+0x99c>)
 80020e8:	f107 0020 	add.w	r0, r7, #32
 80020ec:	2201      	movs	r2, #1
 80020ee:	9200      	str	r2, [sp, #0]
 80020f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f2:	f000 fd41 	bl	8002b78 <ssd1306_WriteString>
			break;
 80020f6:	bf00      	nop
	}


	if (currentPage >= 10) {
 80020f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002170 <display_StatusPage+0x9f4>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	2b09      	cmp	r3, #9
 80020fe:	d939      	bls.n	8002174 <display_StatusPage+0x9f8>
		ssd1306_SetCursor(95, 56);
 8002100:	2138      	movs	r1, #56	@ 0x38
 8002102:	205f      	movs	r0, #95	@ 0x5f
 8002104:	f000 fd5e 	bl	8002bc4 <ssd1306_SetCursor>
 8002108:	e038      	b.n	800217c <display_StatusPage+0xa00>
 800210a:	bf00      	nop
 800210c:	0801d3a8 	.word	0x0801d3a8
 8002110:	0801b490 	.word	0x0801b490
 8002114:	0801b49c 	.word	0x0801b49c
 8002118:	0801d390 	.word	0x0801d390
 800211c:	0801b4a8 	.word	0x0801b4a8
 8002120:	0801b4b8 	.word	0x0801b4b8
 8002124:	0801b4cc 	.word	0x0801b4cc
 8002128:	0801b4d0 	.word	0x0801b4d0
 800212c:	0801b4e0 	.word	0x0801b4e0
 8002130:	0801b4f4 	.word	0x0801b4f4
 8002134:	0801b500 	.word	0x0801b500
 8002138:	0801b508 	.word	0x0801b508
 800213c:	0801b510 	.word	0x0801b510
 8002140:	0801b51c 	.word	0x0801b51c
 8002144:	0801b52c 	.word	0x0801b52c
 8002148:	0801b538 	.word	0x0801b538
 800214c:	0801b53c 	.word	0x0801b53c
 8002150:	0801b540 	.word	0x0801b540
 8002154:	0801b544 	.word	0x0801b544
 8002158:	0801b554 	.word	0x0801b554
 800215c:	0801b560 	.word	0x0801b560
 8002160:	0801b56c 	.word	0x0801b56c
 8002164:	0801b578 	.word	0x0801b578
 8002168:	0801b580 	.word	0x0801b580
 800216c:	0801b58c 	.word	0x0801b58c
 8002170:	20000646 	.word	0x20000646
	} else {
		ssd1306_SetCursor(100, 56);
 8002174:	2138      	movs	r1, #56	@ 0x38
 8002176:	2064      	movs	r0, #100	@ 0x64
 8002178:	f000 fd24 	bl	8002bc4 <ssd1306_SetCursor>
	}
	sprintf(buf, "%d/%d", currentPage, endPage);
 800217c:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <display_StatusPage+0xa30>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	4b0b      	ldr	r3, [pc, #44]	@ (80021b0 <display_StatusPage+0xa34>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	f107 0020 	add.w	r0, r7, #32
 800218a:	490a      	ldr	r1, [pc, #40]	@ (80021b4 <display_StatusPage+0xa38>)
 800218c:	f016 ffce 	bl	801912c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8002190:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <display_StatusPage+0xa3c>)
 8002192:	f107 0020 	add.w	r0, r7, #32
 8002196:	2201      	movs	r2, #1
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800219c:	f000 fcec 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80021a0:	f000 fbdc 	bl	800295c <ssd1306_UpdateScreen>
}
 80021a4:	bf00      	nop
 80021a6:	3748      	adds	r7, #72	@ 0x48
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000646 	.word	0x20000646
 80021b0:	20000000 	.word	0x20000000
 80021b4:	0801b594 	.word	0x0801b594
 80021b8:	0801d390 	.word	0x0801d390

080021bc <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f000 fbb0 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 80021cc:	2100      	movs	r1, #0
 80021ce:	2019      	movs	r0, #25
 80021d0:	f000 fcf8 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 80021d4:	4b3b      	ldr	r3, [pc, #236]	@ (80022c4 <display_FactoryResetPage+0x108>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	9200      	str	r2, [sp, #0]
 80021da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021dc:	483a      	ldr	r0, [pc, #232]	@ (80022c8 <display_FactoryResetPage+0x10c>)
 80021de:	f000 fccb 	bl	8002b78 <ssd1306_WriteString>

	switch (page) {
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d867      	bhi.n	80022b8 <display_FactoryResetPage+0xfc>
 80021e8:	a201      	add	r2, pc, #4	@ (adr r2, 80021f0 <display_FactoryResetPage+0x34>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002201 	.word	0x08002201
 80021f4:	0800222f 	.word	0x0800222f
 80021f8:	0800225d 	.word	0x0800225d
 80021fc:	0800228b 	.word	0x0800228b
		case 0:
			ssd1306_SetCursor(2, 25);
 8002200:	2119      	movs	r1, #25
 8002202:	2002      	movs	r0, #2
 8002204:	f000 fcde 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8002208:	4b30      	ldr	r3, [pc, #192]	@ (80022cc <display_FactoryResetPage+0x110>)
 800220a:	2201      	movs	r2, #1
 800220c:	9200      	str	r2, [sp, #0]
 800220e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002210:	482f      	ldr	r0, [pc, #188]	@ (80022d0 <display_FactoryResetPage+0x114>)
 8002212:	f000 fcb1 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002216:	2128      	movs	r1, #40	@ 0x28
 8002218:	2002      	movs	r0, #2
 800221a:	f000 fcd3 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 800221e:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002220:	2201      	movs	r2, #1
 8002222:	9200      	str	r2, [sp, #0]
 8002224:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002226:	482b      	ldr	r0, [pc, #172]	@ (80022d4 <display_FactoryResetPage+0x118>)
 8002228:	f000 fca6 	bl	8002b78 <ssd1306_WriteString>
			break;
 800222c:	e044      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 800222e:	2119      	movs	r1, #25
 8002230:	2002      	movs	r0, #2
 8002232:	f000 fcc7 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8002236:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002238:	2201      	movs	r2, #1
 800223a:	9200      	str	r2, [sp, #0]
 800223c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800223e:	4826      	ldr	r0, [pc, #152]	@ (80022d8 <display_FactoryResetPage+0x11c>)
 8002240:	f000 fc9a 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002244:	2128      	movs	r1, #40	@ 0x28
 8002246:	2002      	movs	r0, #2
 8002248:	f000 fcbc 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800224c:	4b1f      	ldr	r3, [pc, #124]	@ (80022cc <display_FactoryResetPage+0x110>)
 800224e:	2201      	movs	r2, #1
 8002250:	9200      	str	r2, [sp, #0]
 8002252:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002254:	4821      	ldr	r0, [pc, #132]	@ (80022dc <display_FactoryResetPage+0x120>)
 8002256:	f000 fc8f 	bl	8002b78 <ssd1306_WriteString>
			break;
 800225a:	e02d      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 800225c:	2119      	movs	r1, #25
 800225e:	2002      	movs	r0, #2
 8002260:	f000 fcb0 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8002264:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002266:	2201      	movs	r2, #1
 8002268:	9200      	str	r2, [sp, #0]
 800226a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800226c:	481c      	ldr	r0, [pc, #112]	@ (80022e0 <display_FactoryResetPage+0x124>)
 800226e:	f000 fc83 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002272:	2128      	movs	r1, #40	@ 0x28
 8002274:	2002      	movs	r0, #2
 8002276:	f000 fca5 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800227a:	4b14      	ldr	r3, [pc, #80]	@ (80022cc <display_FactoryResetPage+0x110>)
 800227c:	2201      	movs	r2, #1
 800227e:	9200      	str	r2, [sp, #0]
 8002280:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002282:	4816      	ldr	r0, [pc, #88]	@ (80022dc <display_FactoryResetPage+0x120>)
 8002284:	f000 fc78 	bl	8002b78 <ssd1306_WriteString>
			break;
 8002288:	e016      	b.n	80022b8 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 800228a:	2119      	movs	r1, #25
 800228c:	2002      	movs	r0, #2
 800228e:	f000 fc99 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <display_FactoryResetPage+0x110>)
 8002294:	2201      	movs	r2, #1
 8002296:	9200      	str	r2, [sp, #0]
 8002298:	cb0e      	ldmia	r3, {r1, r2, r3}
 800229a:	4812      	ldr	r0, [pc, #72]	@ (80022e4 <display_FactoryResetPage+0x128>)
 800229c:	f000 fc6c 	bl	8002b78 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80022a0:	2128      	movs	r1, #40	@ 0x28
 80022a2:	2002      	movs	r0, #2
 80022a4:	f000 fc8e 	bl	8002bc4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 80022a8:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <display_FactoryResetPage+0x110>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022b0:	480a      	ldr	r0, [pc, #40]	@ (80022dc <display_FactoryResetPage+0x120>)
 80022b2:	f000 fc61 	bl	8002b78 <ssd1306_WriteString>
			break;
 80022b6:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 80022b8:	f000 fb50 	bl	800295c <ssd1306_UpdateScreen>
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	0801d3a8 	.word	0x0801d3a8
 80022c8:	0801b59c 	.word	0x0801b59c
 80022cc:	0801d390 	.word	0x0801d390
 80022d0:	0801b5a4 	.word	0x0801b5a4
 80022d4:	0801b5b8 	.word	0x0801b5b8
 80022d8:	0801b5c8 	.word	0x0801b5c8
 80022dc:	0801b3b4 	.word	0x0801b3b4
 80022e0:	0801b5dc 	.word	0x0801b5dc
 80022e4:	0801b5f0 	.word	0x0801b5f0

080022e8 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80022ee:	2000      	movs	r0, #0
 80022f0:	f000 fb1c 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80022f4:	2100      	movs	r1, #0
 80022f6:	2005      	movs	r0, #5
 80022f8:	f000 fc64 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <display_EmergencyStop+0x58>)
 80022fe:	2201      	movs	r2, #1
 8002300:	9200      	str	r2, [sp, #0]
 8002302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002304:	480f      	ldr	r0, [pc, #60]	@ (8002344 <display_EmergencyStop+0x5c>)
 8002306:	f000 fc37 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 800230a:	2119      	movs	r1, #25
 800230c:	2002      	movs	r0, #2
 800230e:	f000 fc59 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <display_EmergencyStop+0x60>)
 8002314:	2201      	movs	r2, #1
 8002316:	9200      	str	r2, [sp, #0]
 8002318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231a:	480c      	ldr	r0, [pc, #48]	@ (800234c <display_EmergencyStop+0x64>)
 800231c:	f000 fc2c 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 8002320:	2128      	movs	r1, #40	@ 0x28
 8002322:	2002      	movs	r0, #2
 8002324:	f000 fc4e 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 8002328:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <display_EmergencyStop+0x60>)
 800232a:	2201      	movs	r2, #1
 800232c:	9200      	str	r2, [sp, #0]
 800232e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002330:	4807      	ldr	r0, [pc, #28]	@ (8002350 <display_EmergencyStop+0x68>)
 8002332:	f000 fc21 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002336:	f000 fb11 	bl	800295c <ssd1306_UpdateScreen>
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	0801d3a8 	.word	0x0801d3a8
 8002344:	0801b604 	.word	0x0801b604
 8002348:	0801d390 	.word	0x0801d390
 800234c:	0801b610 	.word	0x0801b610
 8002350:	0801b628 	.word	0x0801b628

08002354 <display_dfu>:

void display_dfu(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800235a:	2000      	movs	r0, #0
 800235c:	f000 fae6 	bl	800292c <ssd1306_Fill>
	ssd1306_SetCursor(15, 10);
 8002360:	210a      	movs	r1, #10
 8002362:	200f      	movs	r0, #15
 8002364:	f000 fc2e 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("DFU Mode", Font_11x18, White);
 8002368:	4b10      	ldr	r3, [pc, #64]	@ (80023ac <display_dfu+0x58>)
 800236a:	2201      	movs	r2, #1
 800236c:	9200      	str	r2, [sp, #0]
 800236e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002370:	480f      	ldr	r0, [pc, #60]	@ (80023b0 <display_dfu+0x5c>)
 8002372:	f000 fc01 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(10, 35);
 8002376:	2123      	movs	r1, #35	@ 0x23
 8002378:	200a      	movs	r0, #10
 800237a:	f000 fc23 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("Ready for upload", Font_6x8, White);
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <display_dfu+0x60>)
 8002380:	2201      	movs	r2, #1
 8002382:	9200      	str	r2, [sp, #0]
 8002384:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002386:	480c      	ldr	r0, [pc, #48]	@ (80023b8 <display_dfu+0x64>)
 8002388:	f000 fbf6 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_SetCursor(30, 45);
 800238c:	212d      	movs	r1, #45	@ 0x2d
 800238e:	201e      	movs	r0, #30
 8002390:	f000 fc18 	bl	8002bc4 <ssd1306_SetCursor>
	ssd1306_WriteString("over usb.", Font_6x8, White);
 8002394:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <display_dfu+0x60>)
 8002396:	2201      	movs	r2, #1
 8002398:	9200      	str	r2, [sp, #0]
 800239a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800239c:	4807      	ldr	r0, [pc, #28]	@ (80023bc <display_dfu+0x68>)
 800239e:	f000 fbeb 	bl	8002b78 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80023a2:	f000 fadb 	bl	800295c <ssd1306_UpdateScreen>
}
 80023a6:	bf00      	nop
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	0801d3a8 	.word	0x0801d3a8
 80023b0:	0801b63c 	.word	0x0801b63c
 80023b4:	0801d390 	.word	0x0801d390
 80023b8:	0801b648 	.word	0x0801b648
 80023bc:	0801b65c 	.word	0x0801b65c

080023c0 <display_BtnPress>:

void display_BtnPress() {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <display_BtnPress+0x2c>)
 80023c6:	881a      	ldrh	r2, [r3, #0]
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <display_BtnPress+0x30>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d103      	bne.n	80023d8 <display_BtnPress+0x18>
		currentPage = 0;
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <display_BtnPress+0x2c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	801a      	strh	r2, [r3, #0]
 80023d6:	e005      	b.n	80023e4 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 80023d8:	4b04      	ldr	r3, [pc, #16]	@ (80023ec <display_BtnPress+0x2c>)
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	b29a      	uxth	r2, r3
 80023e0:	4b02      	ldr	r3, [pc, #8]	@ (80023ec <display_BtnPress+0x2c>)
 80023e2:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80023e4:	f7ff f9ca 	bl	800177c <display_StatusPage>
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000646 	.word	0x20000646
 80023f0:	20000000 	.word	0x20000000

080023f4 <display_setPage>:

void display_setPage(uint16_t page) {
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80023fe:	4b07      	ldr	r3, [pc, #28]	@ (800241c <display_setPage+0x28>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	88fa      	ldrh	r2, [r7, #6]
 8002404:	429a      	cmp	r2, r3
 8002406:	d803      	bhi.n	8002410 <display_setPage+0x1c>
	currentPage = page;
 8002408:	4a05      	ldr	r2, [pc, #20]	@ (8002420 <display_setPage+0x2c>)
 800240a:	88fb      	ldrh	r3, [r7, #6]
 800240c:	8013      	strh	r3, [r2, #0]
 800240e:	e000      	b.n	8002412 <display_setPage+0x1e>
	if (page > endPage) return;
 8002410:	bf00      	nop
}
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	20000000 	.word	0x20000000
 8002420:	20000646 	.word	0x20000646

08002424 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	@ 0x30
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	80fb      	strh	r3, [r7, #6]
 8002430:	4613      	mov	r3, r2
 8002432:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002434:	e04d      	b.n	80024d2 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	f003 031f 	and.w	r3, r3, #31
 800243e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8002442:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002446:	f1c3 0320 	rsb	r3, r3, #32
 800244a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 800244e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002452:	b29b      	uxth	r3, r3
 8002454:	88ba      	ldrh	r2, [r7, #4]
 8002456:	429a      	cmp	r2, r3
 8002458:	d202      	bcs.n	8002460 <EEPROM_Write+0x3c>
 800245a:	88bb      	ldrh	r3, [r7, #4]
 800245c:	b2db      	uxtb	r3, r3
 800245e:	e001      	b.n	8002464 <EEPROM_Write+0x40>
 8002460:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002464:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002468:	88fb      	ldrh	r3, [r7, #6]
 800246a:	0a1b      	lsrs	r3, r3, #8
 800246c:	b29b      	uxth	r3, r3
 800246e:	b2db      	uxtb	r3, r3
 8002470:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002478:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800247c:	f107 0308 	add.w	r3, r7, #8
 8002480:	3302      	adds	r3, #2
 8002482:	6839      	ldr	r1, [r7, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f016 ff50 	bl	801932a <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 800248a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800248e:	b29b      	uxth	r3, r3
 8002490:	3302      	adds	r3, #2
 8002492:	b29a      	uxth	r2, r3
 8002494:	f107 0308 	add.w	r3, r7, #8
 8002498:	4619      	mov	r1, r3
 800249a:	20ae      	movs	r0, #174	@ 0xae
 800249c:	f000 f888 	bl	80025b0 <I2C_Transmit>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <EEPROM_Write+0x86>
			return false;
 80024a6:	2300      	movs	r3, #0
 80024a8:	e017      	b.n	80024da <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 80024aa:	2005      	movs	r0, #5
 80024ac:	f006 fbe6 	bl	8008c7c <HAL_Delay>

		memAddr += writeLen;
 80024b0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	4413      	add	r3, r2
 80024ba:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80024bc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80024c6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	88ba      	ldrh	r2, [r7, #4]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80024d2:	88bb      	ldrh	r3, [r7, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ae      	bne.n	8002436 <EEPROM_Write+0x12>
	}

	return true;
 80024d8:	2301      	movs	r3, #1
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3730      	adds	r7, #48	@ 0x30
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	6039      	str	r1, [r7, #0]
 80024ec:	80fb      	strh	r3, [r7, #6]
 80024ee:	4613      	mov	r3, r2
 80024f0:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	0a1b      	lsrs	r3, r3, #8
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	733b      	strb	r3, [r7, #12]
 80024fc:	88fb      	ldrh	r3, [r7, #6]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	2202      	movs	r2, #2
 8002508:	4619      	mov	r1, r3
 800250a:	20ae      	movs	r0, #174	@ 0xae
 800250c:	f000 f850 	bl	80025b0 <I2C_Transmit>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <EEPROM_Read+0x38>
		return false;
 8002516:	2300      	movs	r3, #0
 8002518:	e00b      	b.n	8002532 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800251a:	88bb      	ldrh	r3, [r7, #4]
 800251c:	461a      	mov	r2, r3
 800251e:	6839      	ldr	r1, [r7, #0]
 8002520:	20af      	movs	r0, #175	@ 0xaf
 8002522:	f000 f85f 	bl	80025e4 <I2C_Receive>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <EEPROM_Read+0x4e>
		return false;
 800252c:	2300      	movs	r3, #0
 800252e:	e000      	b.n	8002532 <EEPROM_Read+0x50>
	}

	return true;
 8002530:	2301      	movs	r3, #1
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	4603      	mov	r3, r0
 8002542:	6039      	str	r1, [r7, #0]
 8002544:	80fb      	strh	r3, [r7, #6]
 8002546:	4613      	mov	r3, r2
 8002548:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 800254a:	88bb      	ldrh	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <EEPROM_WriteBlock+0x1a>
 8002550:	2301      	movs	r3, #1
 8002552:	e006      	b.n	8002562 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8002554:	88ba      	ldrh	r2, [r7, #4]
 8002556:	88fb      	ldrh	r3, [r7, #6]
 8002558:	6839      	ldr	r1, [r7, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ff62 	bl	8002424 <EEPROM_Write>
 8002560:	4603      	mov	r3, r0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	6039      	str	r1, [r7, #0]
 8002574:	80fb      	strh	r3, [r7, #6]
 8002576:	4613      	mov	r3, r2
 8002578:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 800257a:	88ba      	ldrh	r2, [r7, #4]
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	6839      	ldr	r1, [r7, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ffae 	bl	80024e2 <EEPROM_Read>
 8002586:	4603      	mov	r3, r0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002598:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <I2C_Setup+0x1c>)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6013      	str	r3, [r2, #0]
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	20000648 	.word	0x20000648

080025b0 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	80fb      	strh	r3, [r7, #6]
 80025bc:	4613      	mov	r3, r2
 80025be:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80025c0:	4b07      	ldr	r3, [pc, #28]	@ (80025e0 <I2C_Transmit+0x30>)
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	88bb      	ldrh	r3, [r7, #4]
 80025c6:	88f9      	ldrh	r1, [r7, #6]
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	9200      	str	r2, [sp, #0]
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	f009 f8ac 	bl	800b72c <HAL_I2C_Master_Transmit>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000648 	.word	0x20000648

080025e4 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af02      	add	r7, sp, #8
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	80fb      	strh	r3, [r7, #6]
 80025f0:	4613      	mov	r3, r2
 80025f2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <I2C_Receive+0x30>)
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	88bb      	ldrh	r3, [r7, #4]
 80025fa:	88f9      	ldrh	r1, [r7, #6]
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	9200      	str	r2, [sp, #0]
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	f009 f9aa 	bl	800b95c <HAL_I2C_Master_Receive>
 8002608:	4603      	mov	r3, r0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000648 	.word	0x20000648

08002618 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b08e      	sub	sp, #56	@ 0x38
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	4608      	mov	r0, r1
 8002622:	4611      	mov	r1, r2
 8002624:	461a      	mov	r2, r3
 8002626:	4603      	mov	r3, r0
 8002628:	817b      	strh	r3, [r7, #10]
 800262a:	460b      	mov	r3, r1
 800262c:	727b      	strb	r3, [r7, #9]
 800262e:	4613      	mov	r3, r2
 8002630:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	b29b      	uxth	r3, r3
 8002638:	f107 0109 	add.w	r1, r7, #9
 800263c:	2201      	movs	r2, #1
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ffb6 	bl	80025b0 <I2C_Transmit>
 8002644:	4603      	mov	r3, r0
 8002646:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800264a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00d      	beq.n	800266e <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002656:	f107 0014 	add.w	r0, r7, #20
 800265a:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <I2C_Read+0xa0>)
 800265c:	2120      	movs	r1, #32
 800265e:	f016 fd2f 	bl	80190c0 <sniprintf>
		usb_serial_println(msg);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4618      	mov	r0, r3
 8002668:	f003 f820 	bl	80056ac <usb_serial_println>
 800266c:	e020      	b.n	80026b0 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800266e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	b21b      	sxth	r3, r3
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	b21b      	sxth	r3, r3
 800267c:	b29b      	uxth	r3, r3
 800267e:	88fa      	ldrh	r2, [r7, #6]
 8002680:	68f9      	ldr	r1, [r7, #12]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ffae 	bl	80025e4 <I2C_Receive>
 8002688:	4603      	mov	r3, r0
 800268a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800268e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00c      	beq.n	80026b0 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002696:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800269a:	f107 0014 	add.w	r0, r7, #20
 800269e:	4a07      	ldr	r2, [pc, #28]	@ (80026bc <I2C_Read+0xa4>)
 80026a0:	2120      	movs	r1, #32
 80026a2:	f016 fd0d 	bl	80190c0 <sniprintf>
		usb_serial_println(msg);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	4618      	mov	r0, r3
 80026ac:	f002 fffe 	bl	80056ac <usb_serial_println>
		return;
	}
#endif
}
 80026b0:	3738      	adds	r7, #56	@ 0x38
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	0801b668 	.word	0x0801b668
 80026bc:	0801b680 	.word	0x0801b680

080026c0 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	460a      	mov	r2, r1
 80026ca:	71fb      	strb	r3, [r7, #7]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80026d4:	88bb      	ldrh	r3, [r7, #4]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b29b      	uxth	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80026de:	88bb      	ldrh	r3, [r7, #4]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80026e4:	f107 030c 	add.w	r3, r7, #12
 80026e8:	2203      	movs	r2, #3
 80026ea:	4619      	mov	r1, r3
 80026ec:	2080      	movs	r0, #128	@ 0x80
 80026ee:	f7ff ff5f 	bl	80025b0 <I2C_Transmit>
}
 80026f2:	bf00      	nop
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002704:	79fa      	ldrb	r2, [r7, #7]
 8002706:	f107 000c 	add.w	r0, r7, #12
 800270a:	2302      	movs	r3, #2
 800270c:	2140      	movs	r1, #64	@ 0x40
 800270e:	f7ff ff83 	bl	8002618 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002712:	7b3b      	ldrb	r3, [r7, #12]
 8002714:	b21b      	sxth	r3, r3
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b21a      	sxth	r2, r3
 800271a:	7b7b      	ldrb	r3, [r7, #13]
 800271c:	b21b      	sxth	r3, r3
 800271e:	4313      	orrs	r3, r2
 8002720:	b21b      	sxth	r3, r3
 8002722:	b29b      	uxth	r3, r3
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002734:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <INA226_Init+0x34>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4610      	mov	r0, r2
 800273a:	4619      	mov	r1, r3
 800273c:	2354      	movs	r3, #84	@ 0x54
 800273e:	461a      	mov	r2, r3
 8002740:	f016 fdf3 	bl	801932a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002744:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002748:	2000      	movs	r0, #0
 800274a:	f7ff ffb9 	bl	80026c0 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 800274e:	f240 1155 	movw	r1, #341	@ 0x155
 8002752:	2005      	movs	r0, #5
 8002754:	f7ff ffb4 	bl	80026c0 <INA226_WriteRegister>
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	2000064c 	.word	0x2000064c

08002764 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 800276c:	2002      	movs	r0, #2
 800276e:	f7ff ffc4 	bl	80026fa <INA226_ReadRegister>
 8002772:	4603      	mov	r3, r0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002780:	2000      	movs	r0, #0
 8002782:	f7ff ffef 	bl	8002764 <INA226_ReadBusVoltageRaw>
 8002786:	4603      	mov	r3, r0
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002790:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80027a0 <INA226_ReadBusVoltage+0x24>
 8002794:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002798:	eeb0 0a67 	vmov.f32	s0, s15
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	3aa3d70a 	.word	0x3aa3d70a

080027a4 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80027ac:	2004      	movs	r0, #4
 80027ae:	f7ff ffa4 	bl	80026fa <INA226_ReadRegister>
 80027b2:	4603      	mov	r3, r0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80027c0:	2000      	movs	r0, #0
 80027c2:	f7ff ffef 	bl	80027a4 <INA226_ReadCurrentRaw>
 80027c6:	4603      	mov	r3, r0
 80027c8:	ee07 3a90 	vmov	s15, r3
 80027cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d0:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80027e0 <INA226_ReadCurrent+0x24>
 80027d4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80027d8:	eeb0 0a67 	vmov.f32	s0, s15
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	391d4952 	.word	0x391d4952

080027e4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af04      	add	r7, sp, #16
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002802:	9302      	str	r3, [sp, #8]
 8002804:	2301      	movs	r3, #1
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	1dfb      	adds	r3, r7, #7
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2301      	movs	r3, #1
 800280e:	2200      	movs	r2, #0
 8002810:	2178      	movs	r1, #120	@ 0x78
 8002812:	4803      	ldr	r0, [pc, #12]	@ (8002820 <ssd1306_WriteCommand+0x2c>)
 8002814:	f009 f998 	bl	800bb48 <HAL_I2C_Mem_Write>
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	2000119c 	.word	0x2000119c

08002824 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af04      	add	r7, sp, #16
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	b29b      	uxth	r3, r3
 8002832:	f04f 32ff 	mov.w	r2, #4294967295
 8002836:	9202      	str	r2, [sp, #8]
 8002838:	9301      	str	r3, [sp, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2301      	movs	r3, #1
 8002840:	2240      	movs	r2, #64	@ 0x40
 8002842:	2178      	movs	r1, #120	@ 0x78
 8002844:	4803      	ldr	r0, [pc, #12]	@ (8002854 <ssd1306_WriteData+0x30>)
 8002846:	f009 f97f 	bl	800bb48 <HAL_I2C_Mem_Write>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	2000119c 	.word	0x2000119c

08002858 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800285c:	f7ff ffc2 	bl	80027e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002860:	2064      	movs	r0, #100	@ 0x64
 8002862:	f006 fa0b 	bl	8008c7c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002866:	2000      	movs	r0, #0
 8002868:	f000 f9d8 	bl	8002c1c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800286c:	2020      	movs	r0, #32
 800286e:	f7ff ffc1 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002872:	2000      	movs	r0, #0
 8002874:	f7ff ffbe 	bl	80027f4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002878:	20b0      	movs	r0, #176	@ 0xb0
 800287a:	f7ff ffbb 	bl	80027f4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800287e:	20c8      	movs	r0, #200	@ 0xc8
 8002880:	f7ff ffb8 	bl	80027f4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002884:	2000      	movs	r0, #0
 8002886:	f7ff ffb5 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800288a:	2010      	movs	r0, #16
 800288c:	f7ff ffb2 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002890:	2040      	movs	r0, #64	@ 0x40
 8002892:	f7ff ffaf 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002896:	20ff      	movs	r0, #255	@ 0xff
 8002898:	f000 f9ac 	bl	8002bf4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800289c:	20a1      	movs	r0, #161	@ 0xa1
 800289e:	f7ff ffa9 	bl	80027f4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80028a2:	20a6      	movs	r0, #166	@ 0xa6
 80028a4:	f7ff ffa6 	bl	80027f4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80028a8:	20a8      	movs	r0, #168	@ 0xa8
 80028aa:	f7ff ffa3 	bl	80027f4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80028ae:	203f      	movs	r0, #63	@ 0x3f
 80028b0:	f7ff ffa0 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80028b4:	20a4      	movs	r0, #164	@ 0xa4
 80028b6:	f7ff ff9d 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80028ba:	20d3      	movs	r0, #211	@ 0xd3
 80028bc:	f7ff ff9a 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80028c0:	2000      	movs	r0, #0
 80028c2:	f7ff ff97 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80028c6:	20d5      	movs	r0, #213	@ 0xd5
 80028c8:	f7ff ff94 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80028cc:	20f0      	movs	r0, #240	@ 0xf0
 80028ce:	f7ff ff91 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80028d2:	20d9      	movs	r0, #217	@ 0xd9
 80028d4:	f7ff ff8e 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80028d8:	2022      	movs	r0, #34	@ 0x22
 80028da:	f7ff ff8b 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80028de:	20da      	movs	r0, #218	@ 0xda
 80028e0:	f7ff ff88 	bl	80027f4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80028e4:	2012      	movs	r0, #18
 80028e6:	f7ff ff85 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80028ea:	20db      	movs	r0, #219	@ 0xdb
 80028ec:	f7ff ff82 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80028f0:	2020      	movs	r0, #32
 80028f2:	f7ff ff7f 	bl	80027f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80028f6:	208d      	movs	r0, #141	@ 0x8d
 80028f8:	f7ff ff7c 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80028fc:	2014      	movs	r0, #20
 80028fe:	f7ff ff79 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002902:	2001      	movs	r0, #1
 8002904:	f000 f98a 	bl	8002c1c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002908:	2000      	movs	r0, #0
 800290a:	f000 f80f 	bl	800292c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800290e:	f000 f825 	bl	800295c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002912:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <ssd1306_Init+0xd0>)
 8002914:	2200      	movs	r2, #0
 8002916:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <ssd1306_Init+0xd0>)
 800291a:	2200      	movs	r2, #0
 800291c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800291e:	4b02      	ldr	r3, [pc, #8]	@ (8002928 <ssd1306_Init+0xd0>)
 8002920:	2201      	movs	r2, #1
 8002922:	711a      	strb	r2, [r3, #4]
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000aa0 	.word	0x20000aa0

0800292c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <ssd1306_Fill+0x14>
 800293c:	2300      	movs	r3, #0
 800293e:	e000      	b.n	8002942 <ssd1306_Fill+0x16>
 8002940:	23ff      	movs	r3, #255	@ 0xff
 8002942:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002946:	4619      	mov	r1, r3
 8002948:	4803      	ldr	r0, [pc, #12]	@ (8002958 <ssd1306_Fill+0x2c>)
 800294a:	f016 fc6e 	bl	801922a <memset>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200006a0 	.word	0x200006a0

0800295c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002962:	2300      	movs	r3, #0
 8002964:	71fb      	strb	r3, [r7, #7]
 8002966:	e016      	b.n	8002996 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	3b50      	subs	r3, #80	@ 0x50
 800296c:	b2db      	uxtb	r3, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff40 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002974:	2000      	movs	r0, #0
 8002976:	f7ff ff3d 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800297a:	2010      	movs	r0, #16
 800297c:	f7ff ff3a 	bl	80027f4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	01db      	lsls	r3, r3, #7
 8002984:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <ssd1306_UpdateScreen+0x4c>)
 8002986:	4413      	add	r3, r2
 8002988:	2180      	movs	r1, #128	@ 0x80
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff ff4a 	bl	8002824 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	3301      	adds	r3, #1
 8002994:	71fb      	strb	r3, [r7, #7]
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	2b07      	cmp	r3, #7
 800299a:	d9e5      	bls.n	8002968 <ssd1306_UpdateScreen+0xc>
    }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	200006a0 	.word	0x200006a0

080029ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]
 80029b6:	460b      	mov	r3, r1
 80029b8:	71bb      	strb	r3, [r7, #6]
 80029ba:	4613      	mov	r3, r2
 80029bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	db3d      	blt.n	8002a42 <ssd1306_DrawPixel+0x96>
 80029c6:	79bb      	ldrb	r3, [r7, #6]
 80029c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80029ca:	d83a      	bhi.n	8002a42 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80029cc:	797b      	ldrb	r3, [r7, #5]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d11a      	bne.n	8002a08 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029d2:	79fa      	ldrb	r2, [r7, #7]
 80029d4:	79bb      	ldrb	r3, [r7, #6]
 80029d6:	08db      	lsrs	r3, r3, #3
 80029d8:	b2d8      	uxtb	r0, r3
 80029da:	4603      	mov	r3, r0
 80029dc:	01db      	lsls	r3, r3, #7
 80029de:	4413      	add	r3, r2
 80029e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 80029e2:	5cd3      	ldrb	r3, [r2, r3]
 80029e4:	b25a      	sxtb	r2, r3
 80029e6:	79bb      	ldrb	r3, [r7, #6]
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	2101      	movs	r1, #1
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	b25b      	sxtb	r3, r3
 80029f4:	4313      	orrs	r3, r2
 80029f6:	b259      	sxtb	r1, r3
 80029f8:	79fa      	ldrb	r2, [r7, #7]
 80029fa:	4603      	mov	r3, r0
 80029fc:	01db      	lsls	r3, r3, #7
 80029fe:	4413      	add	r3, r2
 8002a00:	b2c9      	uxtb	r1, r1
 8002a02:	4a13      	ldr	r2, [pc, #76]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a04:	54d1      	strb	r1, [r2, r3]
 8002a06:	e01d      	b.n	8002a44 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002a08:	79fa      	ldrb	r2, [r7, #7]
 8002a0a:	79bb      	ldrb	r3, [r7, #6]
 8002a0c:	08db      	lsrs	r3, r3, #3
 8002a0e:	b2d8      	uxtb	r0, r3
 8002a10:	4603      	mov	r3, r0
 8002a12:	01db      	lsls	r3, r3, #7
 8002a14:	4413      	add	r3, r2
 8002a16:	4a0e      	ldr	r2, [pc, #56]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a18:	5cd3      	ldrb	r3, [r2, r3]
 8002a1a:	b25a      	sxtb	r2, r3
 8002a1c:	79bb      	ldrb	r3, [r7, #6]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	2101      	movs	r1, #1
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	b25b      	sxtb	r3, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	b25b      	sxtb	r3, r3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	b259      	sxtb	r1, r3
 8002a32:	79fa      	ldrb	r2, [r7, #7]
 8002a34:	4603      	mov	r3, r0
 8002a36:	01db      	lsls	r3, r3, #7
 8002a38:	4413      	add	r3, r2
 8002a3a:	b2c9      	uxtb	r1, r1
 8002a3c:	4a04      	ldr	r2, [pc, #16]	@ (8002a50 <ssd1306_DrawPixel+0xa4>)
 8002a3e:	54d1      	strb	r1, [r2, r3]
 8002a40:	e000      	b.n	8002a44 <ssd1306_DrawPixel+0x98>
        return;
 8002a42:	bf00      	nop
    }
}
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	200006a0 	.word	0x200006a0

08002a54 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b089      	sub	sp, #36	@ 0x24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	4638      	mov	r0, r7
 8002a5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002a62:	4623      	mov	r3, r4
 8002a64:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b1f      	cmp	r3, #31
 8002a6a:	d902      	bls.n	8002a72 <ssd1306_WriteChar+0x1e>
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002a70:	d901      	bls.n	8002a76 <ssd1306_WriteChar+0x22>
        return 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	e079      	b.n	8002b6a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <ssd1306_WriteChar+0x34>
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	3b20      	subs	r3, #32
 8002a82:	4413      	add	r3, r2
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	e000      	b.n	8002a8a <ssd1306_WriteChar+0x36>
 8002a88:	783b      	ldrb	r3, [r7, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002a8c:	4b39      	ldr	r3, [pc, #228]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	7dfb      	ldrb	r3, [r7, #23]
 8002a94:	4413      	add	r3, r2
 8002a96:	2b80      	cmp	r3, #128	@ 0x80
 8002a98:	dc06      	bgt.n	8002aa8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002a9a:	4b36      	ldr	r3, [pc, #216]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002a9c:	885b      	ldrh	r3, [r3, #2]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	787b      	ldrb	r3, [r7, #1]
 8002aa2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002aa4:	2b40      	cmp	r3, #64	@ 0x40
 8002aa6:	dd01      	ble.n	8002aac <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	e05e      	b.n	8002b6a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002aac:	2300      	movs	r3, #0
 8002aae:	61fb      	str	r3, [r7, #28]
 8002ab0:	e04d      	b.n	8002b4e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	3b20      	subs	r3, #32
 8002ab8:	7879      	ldrb	r1, [r7, #1]
 8002aba:	fb01 f303 	mul.w	r3, r1, r3
 8002abe:	4619      	mov	r1, r3
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	440b      	add	r3, r1
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002acc:	2300      	movs	r3, #0
 8002ace:	61bb      	str	r3, [r7, #24]
 8002ad0:	e036      	b.n	8002b40 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d013      	beq.n	8002b0a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002ae2:	4b24      	ldr	r3, [pc, #144]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	b2da      	uxtb	r2, r3
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	b2d8      	uxtb	r0, r3
 8002af0:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002af2:	885b      	ldrh	r3, [r3, #2]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	4413      	add	r3, r2
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002b02:	4619      	mov	r1, r3
 8002b04:	f7ff ff52 	bl	80029ac <ssd1306_DrawPixel>
 8002b08:	e017      	b.n	8002b3a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b2d8      	uxtb	r0, r3
 8002b18:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b1a:	885b      	ldrh	r3, [r3, #2]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	b2d9      	uxtb	r1, r3
 8002b26:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	f7ff ff39 	bl	80029ac <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	61bb      	str	r3, [r7, #24]
 8002b40:	7dfb      	ldrb	r3, [r7, #23]
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d3c4      	bcc.n	8002ad2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	61fb      	str	r3, [r7, #28]
 8002b4e:	787b      	ldrb	r3, [r7, #1]
 8002b50:	461a      	mov	r2, r3
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d3ac      	bcc.n	8002ab2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002b58:	4b06      	ldr	r3, [pc, #24]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b5a:	881a      	ldrh	r2, [r3, #0]
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	4b03      	ldr	r3, [pc, #12]	@ (8002b74 <ssd1306_WriteChar+0x120>)
 8002b66:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3724      	adds	r7, #36	@ 0x24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000aa0 	.word	0x20000aa0

08002b78 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	4638      	mov	r0, r7
 8002b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002b86:	e013      	b.n	8002bb0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	7818      	ldrb	r0, [r3, #0]
 8002b8c:	7e3b      	ldrb	r3, [r7, #24]
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	463b      	mov	r3, r7
 8002b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b94:	f7ff ff5e 	bl	8002a54 <ssd1306_WriteChar>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d002      	beq.n	8002baa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	e008      	b.n	8002bbc <ssd1306_WriteString+0x44>
        }
        str++;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e7      	bne.n	8002b88 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	781b      	ldrb	r3, [r3, #0]
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	460a      	mov	r2, r1
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <ssd1306_SetCursor+0x2c>)
 8002bda:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002bdc:	79bb      	ldrb	r3, [r7, #6]
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	4b03      	ldr	r3, [pc, #12]	@ (8002bf0 <ssd1306_SetCursor+0x2c>)
 8002be2:	805a      	strh	r2, [r3, #2]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	20000aa0 	.word	0x20000aa0

08002bf4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002bfe:	2381      	movs	r3, #129	@ 0x81
 8002c00:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff fdf5 	bl	80027f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fdf1 	bl	80027f4 <ssd1306_WriteCommand>
}
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002c2c:	23af      	movs	r3, #175	@ 0xaf
 8002c2e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <ssd1306_SetDisplayOn+0x38>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	715a      	strb	r2, [r3, #5]
 8002c36:	e004      	b.n	8002c42 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002c38:	23ae      	movs	r3, #174	@ 0xae
 8002c3a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002c3c:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <ssd1306_SetDisplayOn+0x38>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff fdd5 	bl	80027f4 <ssd1306_WriteCommand>
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000aa0 	.word	0x20000aa0

08002c58 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002c62:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d101      	bne.n	8002c6e <io_coil_add_channel+0x16>
		return false;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	e039      	b.n	8002ce2 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a20      	ldr	r2, [pc, #128]	@ (8002cf4 <io_coil_add_channel+0x9c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10b      	bne.n	8002c8e <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002c76:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c78:	881b      	ldrh	r3, [r3, #0]
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d901      	bls.n	8002c82 <io_coil_add_channel+0x2a>
			return false;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e02f      	b.n	8002ce2 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8002c82:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <io_coil_add_channel+0xa0>)
 8002c8c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4a19      	ldr	r2, [pc, #100]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002c96:	460b      	mov	r3, r1
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	440b      	add	r3, r1
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4a14      	ldr	r2, [pc, #80]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002cac:	460b      	mov	r3, r1
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	440b      	add	r3, r1
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3304      	adds	r3, #4
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <io_coil_add_channel+0xa4>)
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	440b      	add	r3, r1
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	3308      	adds	r3, #8
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002cd4:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	4b04      	ldr	r3, [pc, #16]	@ (8002cf0 <io_coil_add_channel+0x98>)
 8002cde:	801a      	strh	r2, [r3, #0]
	return true;
 8002ce0:	2301      	movs	r3, #1
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000c28 	.word	0x20000c28
 8002cf4:	08002ded 	.word	0x08002ded
 8002cf8:	20000c2a 	.word	0x20000c2a
 8002cfc:	20000aa8 	.word	0x20000aa8

08002d00 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <io_coil_read+0x38>)
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d209      	bcs.n	8002d28 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002d14:	88fa      	ldrh	r2, [r7, #6]
 8002d16:	4909      	ldr	r1, [pc, #36]	@ (8002d3c <io_coil_read+0x3c>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3308      	adds	r3, #8
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	e000      	b.n	8002d2a <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20000c28 	.word	0x20000c28
 8002d3c:	20000aa8 	.word	0x20000aa8

08002d40 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	460a      	mov	r2, r1
 8002d4a:	80fb      	strh	r3, [r7, #6]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <io_coil_write+0x78>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	88fa      	ldrh	r2, [r7, #6]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d229      	bcs.n	8002dae <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002d5a:	88fa      	ldrh	r2, [r7, #6]
 8002d5c:	4917      	ldr	r1, [pc, #92]	@ (8002dbc <io_coil_write+0x7c>)
 8002d5e:	4613      	mov	r3, r2
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d015      	beq.n	8002d9a <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002d6e:	88fa      	ldrh	r2, [r7, #6]
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <io_coil_write+0x7c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	681c      	ldr	r4, [r3, #0]
 8002d7e:	88fa      	ldrh	r2, [r7, #6]
 8002d80:	490e      	ldr	r1, [pc, #56]	@ (8002dbc <io_coil_write+0x7c>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	797a      	ldrb	r2, [r7, #5]
 8002d92:	b292      	uxth	r2, r2
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002d9a:	88fa      	ldrh	r2, [r7, #6]
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <io_coil_write+0x7c>)
 8002d9e:	4613      	mov	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4413      	add	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3308      	adds	r3, #8
 8002daa:	797a      	ldrb	r2, [r7, #5]
 8002dac:	701a      	strb	r2, [r3, #0]
	}
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd90      	pop	{r4, r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000c28 	.word	0x20000c28
 8002dbc:	20000aa8 	.word	0x20000aa8

08002dc0 <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	80fb      	strh	r3, [r7, #6]
 8002dca:	e007      	b.n	8002ddc <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ffb5 	bl	8002d40 <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	80fb      	strh	r3, [r7, #6]
 8002ddc:	88fb      	ldrh	r3, [r7, #6]
 8002dde:	2b1f      	cmp	r3, #31
 8002de0:	d9f4      	bls.n	8002dcc <io_coils_emergencystop+0xc>
	}
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	889b      	ldrh	r3, [r3, #4]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4619      	mov	r1, r3
 8002e08:	f008 fbdc 	bl	800b5c4 <HAL_GPIO_WritePin>
}
 8002e0c:	bf00      	nop
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a13      	ldr	r2, [pc, #76]	@ (8002e70 <io_discrete_in_add_channel+0x5c>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d109      	bne.n	8002e3a <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002e26:	4b13      	ldr	r3, [pc, #76]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	d81a      	bhi.n	8002e64 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e30:	881b      	ldrh	r3, [r3, #0]
 8002e32:	3301      	adds	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	4b0f      	ldr	r3, [pc, #60]	@ (8002e74 <io_discrete_in_add_channel+0x60>)
 8002e38:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e3c:	881b      	ldrh	r3, [r3, #0]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4a0e      	ldr	r2, [pc, #56]	@ (8002e7c <io_discrete_in_add_channel+0x68>)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002e7c <io_discrete_in_add_channel+0x68>)
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	4413      	add	r3, r2
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002e56:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e58:	881b      	ldrh	r3, [r3, #0]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <io_discrete_in_add_channel+0x64>)
 8002e60:	801a      	strh	r2, [r3, #0]
 8002e62:	e000      	b.n	8002e66 <io_discrete_in_add_channel+0x52>
			return;
 8002e64:	bf00      	nop
}
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	08002ec1 	.word	0x08002ec1
 8002e74:	20000c4e 	.word	0x20000c4e
 8002e78:	20000c4c 	.word	0x20000c4c
 8002e7c:	20000c2c 	.word	0x20000c2c

08002e80 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <io_discrete_in_read+0x38>)
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	88fa      	ldrh	r2, [r7, #6]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d20c      	bcs.n	8002eae <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	4a09      	ldr	r2, [pc, #36]	@ (8002ebc <io_discrete_in_read+0x3c>)
 8002e98:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002e9c:	88fb      	ldrh	r3, [r7, #6]
 8002e9e:	4907      	ldr	r1, [pc, #28]	@ (8002ebc <io_discrete_in_read+0x3c>)
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	4790      	blx	r2
 8002eaa:	4603      	mov	r3, r0
 8002eac:	e000      	b.n	8002eb0 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000c4c 	.word	0x20000c4c
 8002ebc:	20000c2c 	.word	0x20000c2c

08002ec0 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	889b      	ldrh	r3, [r3, #4]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f008 fb5c 	bl	800b594 <HAL_GPIO_ReadPin>
 8002edc:	4603      	mov	r3, r0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002ef2:	4b07      	ldr	r3, [pc, #28]	@ (8002f10 <io_discrete_in_check_channel+0x28>)
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	88fa      	ldrh	r2, [r7, #6]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d201      	bcs.n	8002f00 <io_discrete_in_check_channel+0x18>
		return true;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000c4c 	.word	0x20000c4c

08002f14 <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	460a      	mov	r2, r1
 8002f1e:	80fb      	strh	r3, [r7, #6]
 8002f20:	4613      	mov	r3, r2
 8002f22:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002f24:	88fb      	ldrh	r3, [r7, #6]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ffde 	bl	8002ee8 <io_discrete_in_check_channel>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f083 0301 	eor.w	r3, r3, #1
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <emergencyStop_setInput+0x28>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	e00b      	b.n	8002f54 <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002f3c:	4a07      	ldr	r2, [pc, #28]	@ (8002f5c <emergencyStop_setInput+0x48>)
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002f42:	4a07      	ldr	r2, [pc, #28]	@ (8002f60 <emergencyStop_setInput+0x4c>)
 8002f44:	797b      	ldrb	r3, [r7, #5]
 8002f46:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002f48:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <emergencyStop_setInput+0x50>)
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 8002f4e:	f7fe fa29 	bl	80013a4 <automation_save_rules>

	return true;
 8002f52:	2301      	movs	r3, #1
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000c52 	.word	0x20000c52
 8002f60:	20000c55 	.word	0x20000c55
 8002f64:	20000c50 	.word	0x20000c50

08002f68 <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
	return defined;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	@ (8002f7c <emergencyStop_isDefined+0x14>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000c50 	.word	0x20000c50

08002f80 <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
	return channel;
 8002f84:	4b03      	ldr	r3, [pc, #12]	@ (8002f94 <emergencyStop_getChannel+0x14>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000c52 	.word	0x20000c52

08002f98 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
	return inputMode;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	@ (8002fac <emergencyStop_getInputMode+0x14>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	20000c55 	.word	0x20000c55

08002fb0 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8002fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <emergencyStop_check+0x70>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	f083 0301 	eor.w	r3, r3, #1
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <emergencyStop_check+0x16>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	e029      	b.n	800301a <emergencyStop_check+0x6a>
	if (latched) return true;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <emergencyStop_check+0x74>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <emergencyStop_check+0x22>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e023      	b.n	800301a <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002fd2:	4b15      	ldr	r3, [pc, #84]	@ (8003028 <emergencyStop_check+0x78>)
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff ff52 	bl	8002e80 <io_discrete_in_read>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <emergencyStop_check+0x3a>
 8002fe2:	4b12      	ldr	r3, [pc, #72]	@ (800302c <emergencyStop_check+0x7c>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <emergencyStop_check+0x52>
 8002fea:	4b0f      	ldr	r3, [pc, #60]	@ (8003028 <emergencyStop_check+0x78>)
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ff46 	bl	8002e80 <io_discrete_in_read>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10e      	bne.n	8003018 <emergencyStop_check+0x68>
 8002ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800302c <emergencyStop_check+0x7c>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d10a      	bne.n	8003018 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 8003002:	4b08      	ldr	r3, [pc, #32]	@ (8003024 <emergencyStop_check+0x74>)
 8003004:	2201      	movs	r2, #1
 8003006:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8003008:	f7ff f96e 	bl	80022e8 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 800300c:	f7ff fed8 	bl	8002dc0 <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8003010:	f000 f9e4 	bl	80033dc <io_holding_reg_emergencystop>

		return true;
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <emergencyStop_check+0x6a>
	}

	return false;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000c50 	.word	0x20000c50
 8003024:	20000c54 	.word	0x20000c54
 8003028:	20000c52 	.word	0x20000c52
 800302c:	20000c55 	.word	0x20000c55

08003030 <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 800303e:	8afb      	ldrh	r3, [r7, #22]
 8003040:	f107 0210 	add.w	r2, r7, #16
 8003044:	4413      	add	r3, r2
 8003046:	4a26      	ldr	r2, [pc, #152]	@ (80030e0 <emergencyStop_save+0xb0>)
 8003048:	7812      	ldrb	r2, [r2, #0]
 800304a:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 800304c:	8afb      	ldrh	r3, [r7, #22]
 800304e:	3301      	adds	r3, #1
 8003050:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 8003052:	8afb      	ldrh	r3, [r7, #22]
 8003054:	f107 0210 	add.w	r2, r7, #16
 8003058:	4413      	add	r3, r2
 800305a:	4a22      	ldr	r2, [pc, #136]	@ (80030e4 <emergencyStop_save+0xb4>)
 800305c:	8812      	ldrh	r2, [r2, #0]
 800305e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 8003060:	8afb      	ldrh	r3, [r7, #22]
 8003062:	3302      	adds	r3, #2
 8003064:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8003066:	8afb      	ldrh	r3, [r7, #22]
 8003068:	f107 0210 	add.w	r2, r7, #16
 800306c:	4413      	add	r3, r2
 800306e:	4a1e      	ldr	r2, [pc, #120]	@ (80030e8 <emergencyStop_save+0xb8>)
 8003070:	7812      	ldrb	r2, [r2, #0]
 8003072:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 8003074:	8afb      	ldrh	r3, [r7, #22]
 8003076:	3301      	adds	r3, #1
 8003078:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800307a:	8afa      	ldrh	r2, [r7, #22]
 800307c:	f107 0110 	add.w	r1, r7, #16
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff fa59 	bl	800253a <EEPROM_WriteBlock>
 8003088:	4603      	mov	r3, r0
 800308a:	f083 0301 	eor.w	r3, r3, #1
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <emergencyStop_save+0x68>
 8003094:	2300      	movs	r3, #0
 8003096:	e01f      	b.n	80030d8 <emergencyStop_save+0xa8>
	baseAddress += offset;
 8003098:	88fa      	ldrh	r2, [r7, #6]
 800309a:	8afb      	ldrh	r3, [r7, #22]
 800309c:	4413      	add	r3, r2
 800309e:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80030a0:	8afa      	ldrh	r2, [r7, #22]
 80030a2:	f107 0310 	add.w	r3, r7, #16
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f003 f9ff 	bl	80064ac <modbus_crc16>
 80030ae:	4603      	mov	r3, r0
 80030b0:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80030b2:	f107 010e 	add.w	r1, r7, #14
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	2202      	movs	r2, #2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fa3d 	bl	800253a <EEPROM_WriteBlock>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f083 0301 	eor.w	r3, r3, #1
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <emergencyStop_save+0xa0>
 80030cc:	2300      	movs	r3, #0
 80030ce:	e003      	b.n	80030d8 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	3302      	adds	r3, #2
 80030d4:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 80030d6:	2301      	movs	r3, #1
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000c50 	.word	0x20000c50
 80030e4:	20000c52 	.word	0x20000c52
 80030e8:	20000c55 	.word	0x20000c55

080030ec <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
	defined = false;
 80030f6:	4b09      	ldr	r3, [pc, #36]	@ (800311c <emergencyStop_clear+0x30>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	f083 0301 	eor.w	r3, r3, #1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <emergencyStop_clear+0x24>
		return automation_save_rules();
 8003108:	f7fe f94c 	bl	80013a4 <automation_save_rules>
 800310c:	4603      	mov	r3, r0
 800310e:	e000      	b.n	8003112 <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003110:	2301      	movs	r3, #1
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20000c50 	.word	0x20000c50

08003120 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 8003120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003124:	b089      	sub	sp, #36	@ 0x24
 8003126:	af00      	add	r7, sp, #0
 8003128:	4603      	mov	r3, r0
 800312a:	80fb      	strh	r3, [r7, #6]
 800312c:	466b      	mov	r3, sp
 800312e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 8003130:	2304      	movs	r3, #4
 8003132:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 8003134:	8bf9      	ldrh	r1, [r7, #30]
 8003136:	460b      	mov	r3, r1
 8003138:	3b01      	subs	r3, #1
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	b28b      	uxth	r3, r1
 800313e:	2200      	movs	r2, #0
 8003140:	4698      	mov	r8, r3
 8003142:	4691      	mov	r9, r2
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003150:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003154:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003158:	b28b      	uxth	r3, r1
 800315a:	2200      	movs	r2, #0
 800315c:	461c      	mov	r4, r3
 800315e:	4615      	mov	r5, r2
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	00eb      	lsls	r3, r5, #3
 800316a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800316e:	00e2      	lsls	r2, r4, #3
 8003170:	460b      	mov	r3, r1
 8003172:	3307      	adds	r3, #7
 8003174:	08db      	lsrs	r3, r3, #3
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	ebad 0d03 	sub.w	sp, sp, r3
 800317c:	466b      	mov	r3, sp
 800317e:	3300      	adds	r3, #0
 8003180:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003186:	8bfa      	ldrh	r2, [r7, #30]
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	6979      	ldr	r1, [r7, #20]
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff f9ec 	bl	800256a <EEPROM_LoadBlock>
 8003192:	4603      	mov	r3, r0
 8003194:	f083 0301 	eor.w	r3, r3, #1
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <emergencyStop_load+0x82>
		return false;
 800319e:	2300      	movs	r3, #0
 80031a0:	e048      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 80031a2:	8a7b      	ldrh	r3, [r7, #18]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	4413      	add	r3, r2
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 80031ac:	8a7b      	ldrh	r3, [r7, #18]
 80031ae:	3301      	adds	r3, #1
 80031b0:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 80031b2:	8a7b      	ldrh	r3, [r7, #18]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	4413      	add	r3, r2
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 80031be:	8a7b      	ldrh	r3, [r7, #18]
 80031c0:	3302      	adds	r3, #2
 80031c2:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 80031c4:	8a7b      	ldrh	r3, [r7, #18]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4413      	add	r3, r2
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 80031ce:	8a7b      	ldrh	r3, [r7, #18]
 80031d0:	3301      	adds	r3, #1
 80031d2:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	8a7b      	ldrh	r3, [r7, #18]
 80031d8:	4413      	add	r3, r2
 80031da:	b29b      	uxth	r3, r3
 80031dc:	f107 0108 	add.w	r1, r7, #8
 80031e0:	2202      	movs	r2, #2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff f9c1 	bl	800256a <EEPROM_LoadBlock>
 80031e8:	4603      	mov	r3, r0
 80031ea:	f083 0301 	eor.w	r3, r3, #1
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <emergencyStop_load+0xd8>
		return false;
 80031f4:	2300      	movs	r3, #0
 80031f6:	e01d      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80031f8:	8a7b      	ldrh	r3, [r7, #18]
 80031fa:	4619      	mov	r1, r3
 80031fc:	6978      	ldr	r0, [r7, #20]
 80031fe:	f003 f955 	bl	80064ac <modbus_crc16>
 8003202:	4603      	mov	r3, r0
 8003204:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 8003206:	893b      	ldrh	r3, [r7, #8]
 8003208:	8a3a      	ldrh	r2, [r7, #16]
 800320a:	429a      	cmp	r2, r3
 800320c:	d004      	beq.n	8003218 <emergencyStop_load+0xf8>
		defined = false;
 800320e:	4b0c      	ldr	r3, [pc, #48]	@ (8003240 <emergencyStop_load+0x120>)
 8003210:	2200      	movs	r2, #0
 8003212:	701a      	strb	r2, [r3, #0]
		return false;
 8003214:	2300      	movs	r3, #0
 8003216:	e00d      	b.n	8003234 <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 8003218:	7bfa      	ldrb	r2, [r7, #15]
 800321a:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <emergencyStop_load+0x120>)
 800321c:	701a      	strb	r2, [r3, #0]
	if (defined) {
 800321e:	4b08      	ldr	r3, [pc, #32]	@ (8003240 <emergencyStop_load+0x120>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <emergencyStop_load+0x112>
		channel = temp_channel;
 8003226:	89ba      	ldrh	r2, [r7, #12]
 8003228:	4b06      	ldr	r3, [pc, #24]	@ (8003244 <emergencyStop_load+0x124>)
 800322a:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 800322c:	7afa      	ldrb	r2, [r7, #11]
 800322e:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <emergencyStop_load+0x128>)
 8003230:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8003232:	2301      	movs	r3, #1
 8003234:	46b5      	mov	sp, r6
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	@ 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003240:	20000c50 	.word	0x20000c50
 8003244:	20000c52 	.word	0x20000c52
 8003248:	20000c55 	.word	0x20000c55

0800324c <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	4613      	mov	r3, r2
 8003258:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800325a:	4b29      	ldr	r3, [pc, #164]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	2b20      	cmp	r3, #32
 8003260:	d101      	bne.n	8003266 <io_holding_reg_add_channel+0x1a>
		return false;
 8003262:	2300      	movs	r3, #0
 8003264:	e045      	b.n	80032f2 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4a26      	ldr	r2, [pc, #152]	@ (8003304 <io_holding_reg_add_channel+0xb8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d10b      	bne.n	8003286 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 800326e:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d901      	bls.n	800327a <io_holding_reg_add_channel+0x2e>
			return false;
 8003276:	2300      	movs	r3, #0
 8003278:	e03b      	b.n	80032f2 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800327a:	4b23      	ldr	r3, [pc, #140]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	3301      	adds	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	4b21      	ldr	r3, [pc, #132]	@ (8003308 <io_holding_reg_add_channel+0xbc>)
 8003284:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8003286:	4b1e      	ldr	r3, [pc, #120]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	4619      	mov	r1, r3
 800328c:	4a1f      	ldr	r2, [pc, #124]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 800328e:	460b      	mov	r3, r1
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	440b      	add	r3, r1
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 800329c:	4b18      	ldr	r3, [pc, #96]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	4619      	mov	r1, r3
 80032a2:	4a1a      	ldr	r2, [pc, #104]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032a4:	460b      	mov	r3, r1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	440b      	add	r3, r1
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	3304      	adds	r3, #4
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80032b4:	4b12      	ldr	r3, [pc, #72]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	4619      	mov	r1, r3
 80032ba:	4a14      	ldr	r2, [pc, #80]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032bc:	460b      	mov	r3, r1
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	440b      	add	r3, r1
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	3308      	adds	r3, #8
 80032c8:	2200      	movs	r2, #0
 80032ca:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 80032cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	4619      	mov	r1, r3
 80032d2:	4a0e      	ldr	r2, [pc, #56]	@ (800330c <io_holding_reg_add_channel+0xc0>)
 80032d4:	460b      	mov	r3, r1
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	440b      	add	r3, r1
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	330a      	adds	r3, #10
 80032e0:	79fa      	ldrb	r2, [r7, #7]
 80032e2:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	3301      	adds	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <io_holding_reg_add_channel+0xb4>)
 80032ee:	801a      	strh	r2, [r3, #0]
	return true;
 80032f0:	2301      	movs	r3, #1
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000dd8 	.word	0x20000dd8
 8003304:	08003409 	.word	0x08003409
 8003308:	20000dda 	.word	0x20000dda
 800330c:	20000c58 	.word	0x20000c58

08003310 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800331a:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <io_holding_reg_read+0x38>)
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	88fa      	ldrh	r2, [r7, #6]
 8003320:	429a      	cmp	r2, r3
 8003322:	d209      	bcs.n	8003338 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	4909      	ldr	r1, [pc, #36]	@ (800334c <io_holding_reg_read+0x3c>)
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3308      	adds	r3, #8
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	e000      	b.n	800333a <io_holding_reg_read+0x2a>
	}
	return 0;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	20000dd8 	.word	0x20000dd8
 800334c:	20000c58 	.word	0x20000c58

08003350 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	460a      	mov	r2, r1
 800335a:	80fb      	strh	r3, [r7, #6]
 800335c:	4613      	mov	r3, r2
 800335e:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8003360:	4b1c      	ldr	r3, [pc, #112]	@ (80033d4 <io_holding_reg_write+0x84>)
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	88fa      	ldrh	r2, [r7, #6]
 8003366:	429a      	cmp	r2, r3
 8003368:	d230      	bcs.n	80033cc <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 800336a:	88fa      	ldrh	r2, [r7, #6]
 800336c:	491a      	ldr	r1, [pc, #104]	@ (80033d8 <io_holding_reg_write+0x88>)
 800336e:	4613      	mov	r3, r2
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	4413      	add	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d01c      	beq.n	80033b8 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 800337e:	88fa      	ldrh	r2, [r7, #6]
 8003380:	4915      	ldr	r1, [pc, #84]	@ (80033d8 <io_holding_reg_write+0x88>)
 8003382:	4613      	mov	r3, r2
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	681c      	ldr	r4, [r3, #0]
 800338e:	88fa      	ldrh	r2, [r7, #6]
 8003390:	4911      	ldr	r1, [pc, #68]	@ (80033d8 <io_holding_reg_write+0x88>)
 8003392:	4613      	mov	r3, r2
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4413      	add	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	3304      	adds	r3, #4
 800339e:	6818      	ldr	r0, [r3, #0]
 80033a0:	88fa      	ldrh	r2, [r7, #6]
 80033a2:	490d      	ldr	r1, [pc, #52]	@ (80033d8 <io_holding_reg_write+0x88>)
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	330a      	adds	r3, #10
 80033b0:	781a      	ldrb	r2, [r3, #0]
 80033b2:	88bb      	ldrh	r3, [r7, #4]
 80033b4:	4619      	mov	r1, r3
 80033b6:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80033b8:	88fa      	ldrh	r2, [r7, #6]
 80033ba:	4907      	ldr	r1, [pc, #28]	@ (80033d8 <io_holding_reg_write+0x88>)
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	3308      	adds	r3, #8
 80033c8:	88ba      	ldrh	r2, [r7, #4]
 80033ca:	801a      	strh	r2, [r3, #0]
	}
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	20000dd8 	.word	0x20000dd8
 80033d8:	20000c58 	.word	0x20000c58

080033dc <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 80033e2:	2300      	movs	r3, #0
 80033e4:	80fb      	strh	r3, [r7, #6]
 80033e6:	e007      	b.n	80033f8 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 80033e8:	88fb      	ldrh	r3, [r7, #6]
 80033ea:	2100      	movs	r1, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff ffaf 	bl	8003350 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	3301      	adds	r3, #1
 80033f6:	80fb      	strh	r3, [r7, #6]
 80033f8:	88fb      	ldrh	r3, [r7, #6]
 80033fa:	2b1f      	cmp	r3, #31
 80033fc:	d9f4      	bls.n	80033e8 <io_holding_reg_emergencystop+0xc>
	}
}
 80033fe:	bf00      	nop
 8003400:	bf00      	nop
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
 8003414:	4613      	mov	r3, r2
 8003416:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8003418:	4b1a      	ldr	r3, [pc, #104]	@ (8003484 <dac_write_func+0x7c>)
 800341a:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 800341c:	787b      	ldrb	r3, [r7, #1]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <dac_write_func+0x20>
 8003422:	2b01      	cmp	r3, #1
 8003424:	d00a      	beq.n	800343c <dac_write_func+0x34>
 8003426:	e01e      	b.n	8003466 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8003428:	887a      	ldrh	r2, [r7, #2]
 800342a:	4613      	mov	r3, r2
 800342c:	031b      	lsls	r3, r3, #12
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	4a15      	ldr	r2, [pc, #84]	@ (8003488 <dac_write_func+0x80>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	0bdb      	lsrs	r3, r3, #15
 8003438:	617b      	str	r3, [r7, #20]
				break;
 800343a:	e014      	b.n	8003466 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 800343c:	f240 3311 	movw	r3, #785	@ 0x311
 8003440:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8003442:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8003446:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8003448:	89ba      	ldrh	r2, [r7, #12]
 800344a:	89fb      	ldrh	r3, [r7, #14]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8003450:	89fa      	ldrh	r2, [r7, #14]
 8003452:	887b      	ldrh	r3, [r7, #2]
 8003454:	8979      	ldrh	r1, [r7, #10]
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	490b      	ldr	r1, [pc, #44]	@ (8003488 <dac_write_func+0x80>)
 800345c:	fba1 1303 	umull	r1, r3, r1, r3
 8003460:	0bdb      	lsrs	r3, r3, #15
 8003462:	4413      	add	r3, r2
 8003464:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2200      	movs	r2, #0
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	6938      	ldr	r0, [r7, #16]
 800346e:	f007 f9f5 	bl	800a85c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	6938      	ldr	r0, [r7, #16]
 8003476:	f007 f985 	bl	800a784 <HAL_DAC_Start>
#endif
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20001188 	.word	0x20001188
 8003488:	80008001 	.word	0x80008001

0800348c <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	460a      	mov	r2, r1
 8003496:	80fb      	strh	r3, [r7, #6]
 8003498:	4613      	mov	r3, r2
 800349a:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <io_holding_reg_set_mode+0x40>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20d      	bcs.n	80034c2 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 80034a6:	88fa      	ldrh	r2, [r7, #6]
 80034a8:	4909      	ldr	r1, [pc, #36]	@ (80034d0 <io_holding_reg_set_mode+0x44>)
 80034aa:	4613      	mov	r3, r2
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4413      	add	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	330a      	adds	r3, #10
 80034b6:	797a      	ldrb	r2, [r7, #5]
 80034b8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80034ba:	f7fd ff73 	bl	80013a4 <automation_save_rules>
 80034be:	4603      	mov	r3, r0
 80034c0:	e000      	b.n	80034c4 <io_holding_reg_set_mode+0x38>
	}
	return false;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20000dd8 	.word	0x20000dd8
 80034d0:	20000c58 	.word	0x20000c58

080034d4 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80034e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003514 <io_holding_reg_get_mode+0x40>)
 80034e2:	881b      	ldrh	r3, [r3, #0]
 80034e4:	88fa      	ldrh	r2, [r7, #6]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d20c      	bcs.n	8003504 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 80034ea:	88fa      	ldrh	r2, [r7, #6]
 80034ec:	490a      	ldr	r1, [pc, #40]	@ (8003518 <io_holding_reg_get_mode+0x44>)
 80034ee:	4613      	mov	r3, r2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	330a      	adds	r3, #10
 80034fa:	781a      	ldrb	r2, [r3, #0]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	701a      	strb	r2, [r3, #0]
		return true;
 8003500:	2301      	movs	r3, #1
 8003502:	e000      	b.n	8003506 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000dd8 	.word	0x20000dd8
 8003518:	20000c58 	.word	0x20000c58

0800351c <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 800351c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003520:	b089      	sub	sp, #36	@ 0x24
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	80fb      	strh	r3, [r7, #6]
 8003528:	466b      	mov	r3, sp
 800352a:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003530:	2300      	movs	r3, #0
 8003532:	83fb      	strh	r3, [r7, #30]
 8003534:	e011      	b.n	800355a <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003536:	8bfa      	ldrh	r2, [r7, #30]
 8003538:	4955      	ldr	r1, [pc, #340]	@ (8003690 <io_holding_reg_type_save+0x174>)
 800353a:	4613      	mov	r3, r2
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	4413      	add	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a53      	ldr	r2, [pc, #332]	@ (8003694 <io_holding_reg_type_save+0x178>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d103      	bne.n	8003554 <io_holding_reg_type_save+0x38>
			count++;
 800354c:	89fb      	ldrh	r3, [r7, #14]
 800354e:	3301      	adds	r3, #1
 8003550:	b29b      	uxth	r3, r3
 8003552:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003554:	8bfb      	ldrh	r3, [r7, #30]
 8003556:	3301      	adds	r3, #1
 8003558:	83fb      	strh	r3, [r7, #30]
 800355a:	4b4f      	ldr	r3, [pc, #316]	@ (8003698 <io_holding_reg_type_save+0x17c>)
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	8bfa      	ldrh	r2, [r7, #30]
 8003560:	429a      	cmp	r2, r3
 8003562:	d3e8      	bcc.n	8003536 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003564:	89fb      	ldrh	r3, [r7, #14]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <io_holding_reg_type_save+0x52>
 800356a:	2301      	movs	r3, #1
 800356c:	e089      	b.n	8003682 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003572:	1c99      	adds	r1, r3, #2
 8003574:	460b      	mov	r3, r1
	uint8_t buffer[
 8003576:	3b01      	subs	r3, #1
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	2300      	movs	r3, #0
 800357c:	4688      	mov	r8, r1
 800357e:	4699      	mov	r9, r3
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800358c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003590:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003594:	2300      	movs	r3, #0
 8003596:	460c      	mov	r4, r1
 8003598:	461d      	mov	r5, r3
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	f04f 0300 	mov.w	r3, #0
 80035a2:	00eb      	lsls	r3, r5, #3
 80035a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035a8:	00e2      	lsls	r2, r4, #3
 80035aa:	1dcb      	adds	r3, r1, #7
 80035ac:	08db      	lsrs	r3, r3, #3
 80035ae:	00db      	lsls	r3, r3, #3
 80035b0:	ebad 0d03 	sub.w	sp, sp, r3
 80035b4:	466b      	mov	r3, sp
 80035b6:	3300      	adds	r3, #0
 80035b8:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80035be:	8bbb      	ldrh	r3, [r7, #28]
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4413      	add	r3, r2
 80035c4:	89fa      	ldrh	r2, [r7, #14]
 80035c6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80035c8:	8bbb      	ldrh	r3, [r7, #28]
 80035ca:	3302      	adds	r3, #2
 80035cc:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80035ce:	2300      	movs	r3, #0
 80035d0:	837b      	strh	r3, [r7, #26]
 80035d2:	e021      	b.n	8003618 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80035d4:	8b7a      	ldrh	r2, [r7, #26]
 80035d6:	492e      	ldr	r1, [pc, #184]	@ (8003690 <io_holding_reg_type_save+0x174>)
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003694 <io_holding_reg_type_save+0x178>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d113      	bne.n	8003612 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 80035ea:	8b7b      	ldrh	r3, [r7, #26]
 80035ec:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 80035ee:	8b7a      	ldrh	r2, [r7, #26]
 80035f0:	4927      	ldr	r1, [pc, #156]	@ (8003690 <io_holding_reg_type_save+0x174>)
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	440b      	add	r3, r1
 80035fc:	330a      	adds	r3, #10
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003602:	8bbb      	ldrh	r3, [r7, #28]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 800360c:	8bbb      	ldrh	r3, [r7, #28]
 800360e:	3304      	adds	r3, #4
 8003610:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003612:	8b7b      	ldrh	r3, [r7, #26]
 8003614:	3301      	adds	r3, #1
 8003616:	837b      	strh	r3, [r7, #26]
 8003618:	4b1f      	ldr	r3, [pc, #124]	@ (8003698 <io_holding_reg_type_save+0x17c>)
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	8b7a      	ldrh	r2, [r7, #26]
 800361e:	429a      	cmp	r2, r3
 8003620:	d3d8      	bcc.n	80035d4 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003622:	8bba      	ldrh	r2, [r7, #28]
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	6939      	ldr	r1, [r7, #16]
 8003628:	4618      	mov	r0, r3
 800362a:	f7fe ff86 	bl	800253a <EEPROM_WriteBlock>
 800362e:	4603      	mov	r3, r0
 8003630:	f083 0301 	eor.w	r3, r3, #1
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <io_holding_reg_type_save+0x122>
 800363a:	2300      	movs	r3, #0
 800363c:	e021      	b.n	8003682 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 800363e:	88fa      	ldrh	r2, [r7, #6]
 8003640:	8bbb      	ldrh	r3, [r7, #28]
 8003642:	4413      	add	r3, r2
 8003644:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003646:	8bbb      	ldrh	r3, [r7, #28]
 8003648:	4619      	mov	r1, r3
 800364a:	6938      	ldr	r0, [r7, #16]
 800364c:	f002 ff2e 	bl	80064ac <modbus_crc16>
 8003650:	4603      	mov	r3, r0
 8003652:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003654:	f107 010c 	add.w	r1, r7, #12
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	2202      	movs	r2, #2
 800365c:	4618      	mov	r0, r3
 800365e:	f7fe ff6c 	bl	800253a <EEPROM_WriteBlock>
 8003662:	4603      	mov	r3, r0
 8003664:	f083 0301 	eor.w	r3, r3, #1
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <io_holding_reg_type_save+0x156>
 800366e:	2300      	movs	r3, #0
 8003670:	e007      	b.n	8003682 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8003672:	88fb      	ldrh	r3, [r7, #6]
 8003674:	3302      	adds	r3, #2
 8003676:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fa46 	bl	8003b0c <io_input_reg_type_save>
 8003680:	4603      	mov	r3, r0
 8003682:	46b5      	mov	sp, r6
}
 8003684:	4618      	mov	r0, r3
 8003686:	3724      	adds	r7, #36	@ 0x24
 8003688:	46bd      	mov	sp, r7
 800368a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800368e:	bf00      	nop
 8003690:	20000c58 	.word	0x20000c58
 8003694:	08003409 	.word	0x08003409
 8003698:	20000dd8 	.word	0x20000dd8

0800369c <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 800369c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036a0:	b08b      	sub	sp, #44	@ 0x2c
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	4603      	mov	r3, r0
 80036a6:	80fb      	strh	r3, [r7, #6]
 80036a8:	466b      	mov	r3, sp
 80036aa:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 80036ac:	230c      	movs	r3, #12
 80036ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 80036b0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80036b2:	460b      	mov	r3, r1
 80036b4:	3b01      	subs	r3, #1
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	b28b      	uxth	r3, r1
 80036ba:	2200      	movs	r2, #0
 80036bc:	4698      	mov	r8, r3
 80036be:	4691      	mov	r9, r2
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036d4:	b28b      	uxth	r3, r1
 80036d6:	2200      	movs	r2, #0
 80036d8:	461c      	mov	r4, r3
 80036da:	4615      	mov	r5, r2
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	00eb      	lsls	r3, r5, #3
 80036e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036ea:	00e2      	lsls	r2, r4, #3
 80036ec:	460b      	mov	r3, r1
 80036ee:	3307      	adds	r3, #7
 80036f0:	08db      	lsrs	r3, r3, #3
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	ebad 0d03 	sub.w	sp, sp, r3
 80036f8:	466b      	mov	r3, sp
 80036fa:	3300      	adds	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003702:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	69f9      	ldr	r1, [r7, #28]
 8003708:	4618      	mov	r0, r3
 800370a:	f7fe ff2e 	bl	800256a <EEPROM_LoadBlock>
 800370e:	4603      	mov	r3, r0
 8003710:	f083 0301 	eor.w	r3, r3, #1
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <io_holding_reg_type_load+0x82>
		return false;
 800371a:	2300      	movs	r3, #0
 800371c:	e074      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800371e:	8b7b      	ldrh	r3, [r7, #26]
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	4413      	add	r3, r2
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	b29b      	uxth	r3, r3
 8003728:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 800372a:	8abb      	ldrh	r3, [r7, #20]
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <io_holding_reg_type_load+0x98>
		return false;
 8003730:	2300      	movs	r3, #0
 8003732:	e069      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003734:	8b7b      	ldrh	r3, [r7, #26]
 8003736:	3302      	adds	r3, #2
 8003738:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800373a:	8b7b      	ldrh	r3, [r7, #26]
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	18d1      	adds	r1, r2, r3
 8003740:	8abb      	ldrh	r3, [r7, #20]
 8003742:	009a      	lsls	r2, r3, #2
 8003744:	f107 030c 	add.w	r3, r7, #12
 8003748:	4618      	mov	r0, r3
 800374a:	f015 fdee 	bl	801932a <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 800374e:	8abb      	ldrh	r3, [r7, #20]
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	b29a      	uxth	r2, r3
 8003754:	8b7b      	ldrh	r3, [r7, #26]
 8003756:	4413      	add	r3, r2
 8003758:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	8b7b      	ldrh	r3, [r7, #26]
 800375e:	4413      	add	r3, r2
 8003760:	b29b      	uxth	r3, r3
 8003762:	f107 010a 	add.w	r1, r7, #10
 8003766:	2202      	movs	r2, #2
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe fefe 	bl	800256a <EEPROM_LoadBlock>
 800376e:	4603      	mov	r3, r0
 8003770:	f083 0301 	eor.w	r3, r3, #1
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <io_holding_reg_type_load+0xe2>
		return false;
 800377a:	2300      	movs	r3, #0
 800377c:	e044      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800377e:	8b7b      	ldrh	r3, [r7, #26]
 8003780:	4619      	mov	r1, r3
 8003782:	69f8      	ldr	r0, [r7, #28]
 8003784:	f002 fe92 	bl	80064ac <modbus_crc16>
 8003788:	4603      	mov	r3, r0
 800378a:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 800378c:	897b      	ldrh	r3, [r7, #10]
 800378e:	8b3a      	ldrh	r2, [r7, #24]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <io_holding_reg_type_load+0xfc>
		return false;
 8003794:	2300      	movs	r3, #0
 8003796:	e037      	b.n	8003808 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003798:	2300      	movs	r3, #0
 800379a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800379c:	e024      	b.n	80037e8 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 800379e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	3328      	adds	r3, #40	@ 0x28
 80037a4:	443b      	add	r3, r7
 80037a6:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80037aa:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80037ac:	8afa      	ldrh	r2, [r7, #22]
 80037ae:	4919      	ldr	r1, [pc, #100]	@ (8003814 <io_holding_reg_type_load+0x178>)
 80037b0:	4613      	mov	r3, r2
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a16      	ldr	r2, [pc, #88]	@ (8003818 <io_holding_reg_type_load+0x17c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d10f      	bne.n	80037e2 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80037c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037c4:	8afa      	ldrh	r2, [r7, #22]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	3328      	adds	r3, #40	@ 0x28
 80037ca:	443b      	add	r3, r7
 80037cc:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 80037d0:	4910      	ldr	r1, [pc, #64]	@ (8003814 <io_holding_reg_type_load+0x178>)
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	440b      	add	r3, r1
 80037dc:	330a      	adds	r3, #10
 80037de:	4602      	mov	r2, r0
 80037e0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80037e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037e4:	3301      	adds	r3, #1
 80037e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80037e8:	8abb      	ldrh	r3, [r7, #20]
 80037ea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d3d6      	bcc.n	800379e <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 80037f0:	88fa      	ldrh	r2, [r7, #6]
 80037f2:	8b7b      	ldrh	r3, [r7, #26]
 80037f4:	4413      	add	r3, r2
 80037f6:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	3302      	adds	r3, #2
 80037fc:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 80037fe:	88fb      	ldrh	r3, [r7, #6]
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fa7d 	bl	8003d00 <io_input_reg_type_load>
 8003806:	4603      	mov	r3, r0
 8003808:	46b5      	mov	sp, r6
}
 800380a:	4618      	mov	r0, r3
 800380c:	372c      	adds	r7, #44	@ 0x2c
 800380e:	46bd      	mov	sp, r7
 8003810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003814:	20000c58 	.word	0x20000c58
 8003818:	08003409 	.word	0x08003409

0800381c <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003826:	2300      	movs	r3, #0
 8003828:	81fb      	strh	r3, [r7, #14]
 800382a:	e017      	b.n	800385c <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 800382c:	89fa      	ldrh	r2, [r7, #14]
 800382e:	4915      	ldr	r1, [pc, #84]	@ (8003884 <io_holding_reg_type_clear+0x68>)
 8003830:	4613      	mov	r3, r2
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a12      	ldr	r2, [pc, #72]	@ (8003888 <io_holding_reg_type_clear+0x6c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d109      	bne.n	8003856 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003842:	89fa      	ldrh	r2, [r7, #14]
 8003844:	490f      	ldr	r1, [pc, #60]	@ (8003884 <io_holding_reg_type_clear+0x68>)
 8003846:	4613      	mov	r3, r2
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	4413      	add	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	330a      	adds	r3, #10
 8003852:	2200      	movs	r2, #0
 8003854:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003856:	89fb      	ldrh	r3, [r7, #14]
 8003858:	3301      	adds	r3, #1
 800385a:	81fb      	strh	r3, [r7, #14]
 800385c:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <io_holding_reg_type_clear+0x70>)
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	89fa      	ldrh	r2, [r7, #14]
 8003862:	429a      	cmp	r2, r3
 8003864:	d3e2      	bcc.n	800382c <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	f083 0301 	eor.w	r3, r3, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 8003872:	f7fd fd97 	bl	80013a4 <automation_save_rules>
 8003876:	4603      	mov	r3, r0
 8003878:	e000      	b.n	800387c <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 800387a:	2301      	movs	r3, #1
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	20000c58 	.word	0x20000c58
 8003888:	08003409 	.word	0x08003409
 800388c:	20000dd8 	.word	0x20000dd8

08003890 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	4613      	mov	r3, r2
 800389c:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4a1e      	ldr	r2, [pc, #120]	@ (800391c <io_input_reg_add_channel+0x8c>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d109      	bne.n	80038ba <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80038a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d82f      	bhi.n	800390e <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80038ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	3301      	adds	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003920 <io_input_reg_add_channel+0x90>)
 80038b8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80038ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	4619      	mov	r1, r3
 80038c0:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038c2:	460b      	mov	r3, r1
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	440b      	add	r3, r1
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038d2:	881b      	ldrh	r3, [r3, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	4a14      	ldr	r2, [pc, #80]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038d8:	460b      	mov	r3, r1
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	440b      	add	r3, r1
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	3304      	adds	r3, #4
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 80038e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003924 <io_input_reg_add_channel+0x94>)
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	4619      	mov	r1, r3
 80038ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003928 <io_input_reg_add_channel+0x98>)
 80038f0:	460b      	mov	r3, r1
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	440b      	add	r3, r1
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4413      	add	r3, r2
 80038fa:	3308      	adds	r3, #8
 80038fc:	79fa      	ldrb	r2, [r7, #7]
 80038fe:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003900:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <io_input_reg_add_channel+0x94>)
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	3301      	adds	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	4b06      	ldr	r3, [pc, #24]	@ (8003924 <io_input_reg_add_channel+0x94>)
 800390a:	801a      	strh	r2, [r3, #0]
 800390c:	e000      	b.n	8003910 <io_input_reg_add_channel+0x80>
			return;
 800390e:	bf00      	nop
}
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	08003991 	.word	0x08003991
 8003920:	20000f5e 	.word	0x20000f5e
 8003924:	20000f5c 	.word	0x20000f5c
 8003928:	20000ddc 	.word	0x20000ddc

0800392c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	4603      	mov	r3, r0
 8003934:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003936:	4b14      	ldr	r3, [pc, #80]	@ (8003988 <io_input_reg_read+0x5c>)
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	88fa      	ldrh	r2, [r7, #6]
 800393c:	429a      	cmp	r2, r3
 800393e:	d21d      	bcs.n	800397c <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003940:	88fa      	ldrh	r2, [r7, #6]
 8003942:	4912      	ldr	r1, [pc, #72]	@ (800398c <io_input_reg_read+0x60>)
 8003944:	4613      	mov	r3, r2
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	681c      	ldr	r4, [r3, #0]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	490e      	ldr	r1, [pc, #56]	@ (800398c <io_input_reg_read+0x60>)
 8003954:	4613      	mov	r3, r2
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	3304      	adds	r3, #4
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	88fa      	ldrh	r2, [r7, #6]
 8003964:	4909      	ldr	r1, [pc, #36]	@ (800398c <io_input_reg_read+0x60>)
 8003966:	4613      	mov	r3, r2
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	4413      	add	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	440b      	add	r3, r1
 8003970:	3308      	adds	r3, #8
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	4619      	mov	r1, r3
 8003976:	47a0      	blx	r4
 8003978:	4603      	mov	r3, r0
 800397a:	e000      	b.n	800397e <io_input_reg_read+0x52>
	}
	return 0;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	bf00      	nop
 8003988:	20000f5c 	.word	0x20000f5c
 800398c:	20000ddc 	.word	0x20000ddc

08003990 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003990:	b580      	push	{r7, lr}
 8003992:	b08e      	sub	sp, #56	@ 0x38
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 800399c:	4b35      	ldr	r3, [pc, #212]	@ (8003a74 <adc_read_func+0xe4>)
 800399e:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80039a0:	4834      	ldr	r0, [pc, #208]	@ (8003a74 <adc_read_func+0xe4>)
 80039a2:	f005 fe47 	bl	8009634 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80039a6:	f107 030c 	add.w	r3, r7, #12
 80039aa:	2220      	movs	r2, #32
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f015 fc3b 	bl	801922a <memset>
		sConfig.Channel = channel;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80039b8:	2306      	movs	r3, #6
 80039ba:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80039bc:	2304      	movs	r3, #4
 80039be:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80039c0:	237f      	movs	r3, #127	@ 0x7f
 80039c2:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80039c4:	f107 030c 	add.w	r3, r7, #12
 80039c8:	4619      	mov	r1, r3
 80039ca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039cc:	f005 ff4c 	bl	8009868 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80039d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039d2:	f005 fd73 	bl	80094bc <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80039d6:	2164      	movs	r1, #100	@ 0x64
 80039d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039da:	f005 fe5f 	bl	800969c <HAL_ADC_PollForConversion>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d13f      	bne.n	8003a64 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 80039e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039e6:	f005 ff31 	bl	800984c <HAL_ADC_GetValue>
 80039ea:	4603      	mov	r3, r0
 80039ec:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 80039ee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039f0:	f005 fe20 	bl	8009634 <HAL_ADC_Stop>

			switch (mode) {
 80039f4:	78fb      	ldrb	r3, [r7, #3]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <adc_read_func+0x70>
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d00d      	beq.n	8003a1a <adc_read_func+0x8a>
 80039fe:	e02f      	b.n	8003a60 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003a00:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a02:	4613      	mov	r3, r2
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	1a9a      	subs	r2, r3, r2
 8003a08:	4b1b      	ldr	r3, [pc, #108]	@ (8003a78 <adc_read_func+0xe8>)
 8003a0a:	fba3 1302 	umull	r1, r3, r3, r2
 8003a0e:	1ad2      	subs	r2, r2, r3
 8003a10:	0852      	lsrs	r2, r2, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	0adb      	lsrs	r3, r3, #11
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	e028      	b.n	8003a6c <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 8003a1a:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003a1e:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003a20:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003a24:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 8003a26:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a28:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d801      	bhi.n	8003a32 <adc_read_func+0xa2>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e01c      	b.n	8003a6c <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003a32:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <adc_read_func+0xb0>
 8003a3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a3e:	e015      	b.n	8003a6c <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003a40:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003a42:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 8003a48:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003a4a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	4613      	mov	r3, r2
 8003a52:	041b      	lsls	r3, r3, #16
 8003a54:	1a9a      	subs	r2, r3, r2
 8003a56:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	e005      	b.n	8003a6c <adc_read_func+0xdc>
				}

				default:
					return 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	e003      	b.n	8003a6c <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003a64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a66:	f005 fde5 	bl	8009634 <HAL_ADC_Stop>
#endif
	return 0;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3738      	adds	r7, #56	@ 0x38
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	2000111c 	.word	0x2000111c
 8003a78:	00100101 	.word	0x00100101

08003a7c <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	460a      	mov	r2, r1
 8003a86:	80fb      	strh	r3, [r7, #6]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 8003a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003abc <io_input_reg_set_mode+0x40>)
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d20d      	bcs.n	8003ab2 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 8003a96:	88fa      	ldrh	r2, [r7, #6]
 8003a98:	4909      	ldr	r1, [pc, #36]	@ (8003ac0 <io_input_reg_set_mode+0x44>)
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	3308      	adds	r3, #8
 8003aa6:	797a      	ldrb	r2, [r7, #5]
 8003aa8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8003aaa:	f7fd fc7b 	bl	80013a4 <automation_save_rules>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	e000      	b.n	8003ab4 <io_input_reg_set_mode+0x38>
	}
	return false;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000f5c 	.word	0x20000f5c
 8003ac0:	20000ddc 	.word	0x20000ddc

08003ac4 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	6039      	str	r1, [r7, #0]
 8003ace:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <io_input_reg_get_mode+0x40>)
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	88fa      	ldrh	r2, [r7, #6]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d20c      	bcs.n	8003af4 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 8003ada:	88fa      	ldrh	r2, [r7, #6]
 8003adc:	490a      	ldr	r1, [pc, #40]	@ (8003b08 <io_input_reg_get_mode+0x44>)
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	3308      	adds	r3, #8
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	701a      	strb	r2, [r3, #0]
		return true;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	20000f5c 	.word	0x20000f5c
 8003b08:	20000ddc 	.word	0x20000ddc

08003b0c <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b10:	b089      	sub	sp, #36	@ 0x24
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	4603      	mov	r3, r0
 8003b16:	80fb      	strh	r3, [r7, #6]
 8003b18:	466b      	mov	r3, sp
 8003b1a:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b20:	2300      	movs	r3, #0
 8003b22:	83fb      	strh	r3, [r7, #30]
 8003b24:	e011      	b.n	8003b4a <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003b26:	8bfa      	ldrh	r2, [r7, #30]
 8003b28:	4955      	ldr	r1, [pc, #340]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a53      	ldr	r2, [pc, #332]	@ (8003c84 <io_input_reg_type_save+0x178>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d103      	bne.n	8003b44 <io_input_reg_type_save+0x38>
			count++;
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b44:	8bfb      	ldrh	r3, [r7, #30]
 8003b46:	3301      	adds	r3, #1
 8003b48:	83fb      	strh	r3, [r7, #30]
 8003b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8003c88 <io_input_reg_type_save+0x17c>)
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	8bfa      	ldrh	r2, [r7, #30]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d3e8      	bcc.n	8003b26 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003b54:	89fb      	ldrh	r3, [r7, #14]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <io_input_reg_type_save+0x52>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e089      	b.n	8003c72 <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8003b5e:	89fb      	ldrh	r3, [r7, #14]
 8003b60:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003b62:	1c99      	adds	r1, r3, #2
 8003b64:	460b      	mov	r3, r1
	uint8_t buffer[
 8003b66:	3b01      	subs	r3, #1
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	4688      	mov	r8, r1
 8003b6e:	4699      	mov	r9, r3
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b84:	2300      	movs	r3, #0
 8003b86:	460c      	mov	r4, r1
 8003b88:	461d      	mov	r5, r3
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	00eb      	lsls	r3, r5, #3
 8003b94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b98:	00e2      	lsls	r2, r4, #3
 8003b9a:	1dcb      	adds	r3, r1, #7
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	ebad 0d03 	sub.w	sp, sp, r3
 8003ba4:	466b      	mov	r3, sp
 8003ba6:	3300      	adds	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8003bae:	8bbb      	ldrh	r3, [r7, #28]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	89fa      	ldrh	r2, [r7, #14]
 8003bb6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003bb8:	8bbb      	ldrh	r3, [r7, #28]
 8003bba:	3302      	adds	r3, #2
 8003bbc:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	837b      	strh	r3, [r7, #26]
 8003bc2:	e021      	b.n	8003c08 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003bc4:	8b7a      	ldrh	r2, [r7, #26]
 8003bc6:	492e      	ldr	r1, [pc, #184]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003c84 <io_input_reg_type_save+0x178>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d113      	bne.n	8003c02 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003bda:	8b7b      	ldrh	r3, [r7, #26]
 8003bdc:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8003bde:	8b7a      	ldrh	r2, [r7, #26]
 8003be0:	4927      	ldr	r1, [pc, #156]	@ (8003c80 <io_input_reg_type_save+0x174>)
 8003be2:	4613      	mov	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	4413      	add	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	3308      	adds	r3, #8
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003bf2:	8bbb      	ldrh	r3, [r7, #28]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003bfc:	8bbb      	ldrh	r3, [r7, #28]
 8003bfe:	3304      	adds	r3, #4
 8003c00:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c02:	8b7b      	ldrh	r3, [r7, #26]
 8003c04:	3301      	adds	r3, #1
 8003c06:	837b      	strh	r3, [r7, #26]
 8003c08:	4b1f      	ldr	r3, [pc, #124]	@ (8003c88 <io_input_reg_type_save+0x17c>)
 8003c0a:	881b      	ldrh	r3, [r3, #0]
 8003c0c:	8b7a      	ldrh	r2, [r7, #26]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d3d8      	bcc.n	8003bc4 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003c12:	8bba      	ldrh	r2, [r7, #28]
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	6939      	ldr	r1, [r7, #16]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7fe fc8e 	bl	800253a <EEPROM_WriteBlock>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	f083 0301 	eor.w	r3, r3, #1
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <io_input_reg_type_save+0x122>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	e021      	b.n	8003c72 <io_input_reg_type_save+0x166>
	baseAddress += offset;
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	8bbb      	ldrh	r3, [r7, #28]
 8003c32:	4413      	add	r3, r2
 8003c34:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003c36:	8bbb      	ldrh	r3, [r7, #28]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	6938      	ldr	r0, [r7, #16]
 8003c3c:	f002 fc36 	bl	80064ac <modbus_crc16>
 8003c40:	4603      	mov	r3, r0
 8003c42:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003c44:	f107 010c 	add.w	r1, r7, #12
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fe fc74 	bl	800253a <EEPROM_WriteBlock>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f083 0301 	eor.w	r3, r3, #1
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <io_input_reg_type_save+0x156>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e007      	b.n	8003c72 <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	3302      	adds	r3, #2
 8003c66:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff f9e0 	bl	8003030 <emergencyStop_save>
 8003c70:	4603      	mov	r3, r0
 8003c72:	46b5      	mov	sp, r6
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3724      	adds	r7, #36	@ 0x24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000ddc 	.word	0x20000ddc
 8003c84:	08003991 	.word	0x08003991
 8003c88:	20000f5c 	.word	0x20000f5c

08003c8c <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4603      	mov	r3, r0
 8003c94:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003c96:	2300      	movs	r3, #0
 8003c98:	81fb      	strh	r3, [r7, #14]
 8003c9a:	e017      	b.n	8003ccc <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003c9c:	89fa      	ldrh	r2, [r7, #14]
 8003c9e:	4915      	ldr	r1, [pc, #84]	@ (8003cf4 <io_input_reg_type_clear+0x68>)
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a12      	ldr	r2, [pc, #72]	@ (8003cf8 <io_input_reg_type_clear+0x6c>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d109      	bne.n	8003cc6 <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8003cb2:	89fa      	ldrh	r2, [r7, #14]
 8003cb4:	490f      	ldr	r1, [pc, #60]	@ (8003cf4 <io_input_reg_type_clear+0x68>)
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	3308      	adds	r3, #8
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003cc6:	89fb      	ldrh	r3, [r7, #14]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	81fb      	strh	r3, [r7, #14]
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <io_input_reg_type_clear+0x70>)
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	89fa      	ldrh	r2, [r7, #14]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d3e2      	bcc.n	8003c9c <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	f083 0301 	eor.w	r3, r3, #1
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 8003ce2:	f7fd fb5f 	bl	80013a4 <automation_save_rules>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	e000      	b.n	8003cec <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003cea:	2301      	movs	r3, #1
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000ddc 	.word	0x20000ddc
 8003cf8:	08003991 	.word	0x08003991
 8003cfc:	20000f5c 	.word	0x20000f5c

08003d00 <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003d00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d04:	b08d      	sub	sp, #52	@ 0x34
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	4603      	mov	r3, r0
 8003d0a:	80fb      	strh	r3, [r7, #6]
 8003d0c:	466b      	mov	r3, sp
 8003d0e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003d10:	2314      	movs	r3, #20
 8003d12:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003d14:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003d16:	460b      	mov	r3, r1
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d1c:	b28b      	uxth	r3, r1
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4698      	mov	r8, r3
 8003d22:	4691      	mov	r9, r2
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	f04f 0300 	mov.w	r3, #0
 8003d2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d38:	b28b      	uxth	r3, r1
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	461c      	mov	r4, r3
 8003d3e:	4615      	mov	r5, r2
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	f04f 0300 	mov.w	r3, #0
 8003d48:	00eb      	lsls	r3, r5, #3
 8003d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d4e:	00e2      	lsls	r2, r4, #3
 8003d50:	460b      	mov	r3, r1
 8003d52:	3307      	adds	r3, #7
 8003d54:	08db      	lsrs	r3, r3, #3
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	ebad 0d03 	sub.w	sp, sp, r3
 8003d5c:	466b      	mov	r3, sp
 8003d5e:	3300      	adds	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003d62:	2300      	movs	r3, #0
 8003d64:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003d66:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fbfc 	bl	800256a <EEPROM_LoadBlock>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f083 0301 	eor.w	r3, r3, #1
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <io_input_reg_type_load+0x82>
		return false;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e074      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003d82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d86:	4413      	add	r3, r2
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003d8e:	8bbb      	ldrh	r3, [r7, #28]
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d901      	bls.n	8003d98 <io_input_reg_type_load+0x98>
		return false;
 8003d94:	2300      	movs	r3, #0
 8003d96:	e069      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003d98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003d9a:	3302      	adds	r3, #2
 8003d9c:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003d9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da2:	18d1      	adds	r1, r2, r3
 8003da4:	8bbb      	ldrh	r3, [r7, #28]
 8003da6:	009a      	lsls	r2, r3, #2
 8003da8:	f107 030c 	add.w	r3, r7, #12
 8003dac:	4618      	mov	r0, r3
 8003dae:	f015 fabc 	bl	801932a <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003db2:	8bbb      	ldrh	r3, [r7, #28]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003dba:	4413      	add	r3, r2
 8003dbc:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003dbe:	88fa      	ldrh	r2, [r7, #6]
 8003dc0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	f107 010a 	add.w	r1, r7, #10
 8003dca:	2202      	movs	r2, #2
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fe fbcc 	bl	800256a <EEPROM_LoadBlock>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f083 0301 	eor.w	r3, r3, #1
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <io_input_reg_type_load+0xe2>
		return false;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e044      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003de2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003de4:	4619      	mov	r1, r3
 8003de6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003de8:	f002 fb60 	bl	80064ac <modbus_crc16>
 8003dec:	4603      	mov	r3, r0
 8003dee:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003df0:	897b      	ldrh	r3, [r7, #10]
 8003df2:	8c3a      	ldrh	r2, [r7, #32]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d001      	beq.n	8003dfc <io_input_reg_type_load+0xfc>
		return false;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e037      	b.n	8003e6c <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003e00:	e024      	b.n	8003e4c <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003e02:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	3330      	adds	r3, #48	@ 0x30
 8003e08:	443b      	add	r3, r7
 8003e0a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003e0e:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003e10:	8bfa      	ldrh	r2, [r7, #30]
 8003e12:	4919      	ldr	r1, [pc, #100]	@ (8003e78 <io_input_reg_type_load+0x178>)
 8003e14:	4613      	mov	r3, r2
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a16      	ldr	r2, [pc, #88]	@ (8003e7c <io_input_reg_type_load+0x17c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d10f      	bne.n	8003e46 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8003e26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e28:	8bfa      	ldrh	r2, [r7, #30]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	3330      	adds	r3, #48	@ 0x30
 8003e2e:	443b      	add	r3, r7
 8003e30:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 8003e34:	4910      	ldr	r1, [pc, #64]	@ (8003e78 <io_input_reg_type_load+0x178>)
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	3308      	adds	r3, #8
 8003e42:	4602      	mov	r2, r0
 8003e44:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003e46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003e48:	3301      	adds	r3, #1
 8003e4a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003e4c:	8bbb      	ldrh	r3, [r7, #28]
 8003e4e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d3d6      	bcc.n	8003e02 <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 8003e54:	88fa      	ldrh	r2, [r7, #6]
 8003e56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e58:	4413      	add	r3, r2
 8003e5a:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003e5c:	88fb      	ldrh	r3, [r7, #6]
 8003e5e:	3302      	adds	r3, #2
 8003e60:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff f95b 	bl	8003120 <emergencyStop_load>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	46b5      	mov	sp, r6
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3734      	adds	r7, #52	@ 0x34
 8003e72:	46bd      	mov	sp, r7
 8003e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e78:	20000ddc 	.word	0x20000ddc
 8003e7c:	08003991 	.word	0x08003991

08003e80 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003e86:	f001 fd23 	bl	80058d0 <modbus_master_is_busy>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d15a      	bne.n	8003f46 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003e90:	4b30      	ldr	r3, [pc, #192]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003e96:	4b30      	ldr	r3, [pc, #192]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d055      	beq.n	8003f4a <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003e9e:	f002 fb99 	bl	80065d4 <get_ms>
 8003ea2:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	75fb      	strb	r3, [r7, #23]
 8003ea8:	e046      	b.n	8003f38 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8003f5c <io_modbus_slave_poll_all+0xdc>)
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	7dfb      	ldrb	r3, [r7, #23]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	4a28      	ldr	r2, [pc, #160]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003eb6:	8812      	ldrh	r2, [r2, #0]
 8003eb8:	fb93 f1f2 	sdiv	r1, r3, r2
 8003ebc:	fb01 f202 	mul.w	r2, r1, r2
 8003ec0:	1a9b      	subs	r3, r3, r2
 8003ec2:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003ec4:	7bfa      	ldrb	r2, [r7, #15]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4a24      	ldr	r2, [pc, #144]	@ (8003f60 <io_modbus_slave_poll_all+0xe0>)
 8003ed0:	4413      	add	r3, r2
 8003ed2:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003ee0:	d327      	bcc.n	8003f32 <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	7818      	ldrb	r0, [r3, #0]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	7859      	ldrb	r1, [r3, #1]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	885a      	ldrh	r2, [r3, #2]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	3304      	adds	r3, #4
 8003ef2:	f001 fc8b 	bl	800580c <modbus_master_request_read>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003f00:	4b14      	ldr	r3, [pc, #80]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003f0c:	7bfb      	ldrb	r3, [r7, #15]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	4a11      	ldr	r2, [pc, #68]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003f12:	8812      	ldrh	r2, [r2, #0]
 8003f14:	fb93 f1f2 	sdiv	r1, r3, r2
 8003f18:	fb01 f202 	mul.w	r2, r1, r2
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <io_modbus_slave_poll_all+0xdc>)
 8003f22:	701a      	strb	r2, [r3, #0]
				break;
 8003f24:	e012      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <io_modbus_slave_poll_all+0xd4>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003f2c:	480d      	ldr	r0, [pc, #52]	@ (8003f64 <io_modbus_slave_poll_all+0xe4>)
 8003f2e:	f001 fbbd 	bl	80056ac <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003f32:	7dfb      	ldrb	r3, [r7, #23]
 8003f34:	3301      	adds	r3, #1
 8003f36:	75fb      	strb	r3, [r7, #23]
 8003f38:	7dfb      	ldrb	r3, [r7, #23]
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <io_modbus_slave_poll_all+0xd8>)
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d3b2      	bcc.n	8003eaa <io_modbus_slave_poll_all+0x2a>
 8003f44:	e002      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003f46:	bf00      	nop
 8003f48:	e000      	b.n	8003f4c <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003f4a:	bf00      	nop
			}
		}
	}
}
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000f93 	.word	0x20000f93
 8003f58:	20000f90 	.word	0x20000f90
 8003f5c:	20000f92 	.word	0x20000f92
 8003f60:	20000f60 	.word	0x20000f60
 8003f64:	0801b698 	.word	0x0801b698

08003f68 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8003f72:	79fb      	ldrb	r3, [r7, #7]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <io_virtual_add+0x16>
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d013      	beq.n	8003fa4 <io_virtual_add+0x3c>
 8003f7c:	e026      	b.n	8003fcc <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	2b80      	cmp	r3, #128	@ 0x80
 8003f84:	d101      	bne.n	8003f8a <io_virtual_add+0x22>
				return false;
 8003f86:	2300      	movs	r3, #0
 8003f88:	e02d      	b.n	8003fe6 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003f8a:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	4b18      	ldr	r3, [pc, #96]	@ (8003ff4 <io_virtual_add+0x8c>)
 8003f92:	2100      	movs	r1, #0
 8003f94:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003f96:	4b16      	ldr	r3, [pc, #88]	@ (8003ff0 <io_virtual_add+0x88>)
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	4b14      	ldr	r3, [pc, #80]	@ (8003ff0 <io_virtual_add+0x88>)
 8003fa0:	801a      	strh	r2, [r3, #0]
			break;
 8003fa2:	e015      	b.n	8003fd0 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003fa4:	4b14      	ldr	r3, [pc, #80]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	2b80      	cmp	r3, #128	@ 0x80
 8003faa:	d101      	bne.n	8003fb0 <io_virtual_add+0x48>
				return false;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e01a      	b.n	8003fe6 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003fb0:	4b11      	ldr	r3, [pc, #68]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <io_virtual_add+0x94>)
 8003fb8:	2100      	movs	r1, #0
 8003fba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <io_virtual_add+0x90>)
 8003fc8:	801a      	strh	r2, [r3, #0]
			break;
 8003fca:	e001      	b.n	8003fd0 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	e00a      	b.n	8003fe6 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003fd0:	f7fd f9e8 	bl	80013a4 <automation_save_rules>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	f083 0301 	eor.w	r3, r3, #1
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <io_virtual_add+0x7c>
		return false;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	e000      	b.n	8003fe6 <io_virtual_add+0x7e>
	}

	return true;
 8003fe4:	2301      	movs	r3, #1
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	20001014 	.word	0x20001014
 8003ff4:	20000f94 	.word	0x20000f94
 8003ff8:	20001118 	.word	0x20001118
 8003ffc:	20001018 	.word	0x20001018

08004000 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <io_virtual_get_count+0x16>
 8004012:	2300      	movs	r3, #0
 8004014:	e012      	b.n	800403c <io_virtual_get_count+0x3c>

	switch (type) {
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <io_virtual_get_count+0x22>
 800401c:	2b01      	cmp	r3, #1
 800401e:	d006      	beq.n	800402e <io_virtual_get_count+0x2e>
 8004020:	e00b      	b.n	800403a <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8004022:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <io_virtual_get_count+0x48>)
 8004024:	881a      	ldrh	r2, [r3, #0]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	801a      	strh	r2, [r3, #0]
			return true;
 800402a:	2301      	movs	r3, #1
 800402c:	e006      	b.n	800403c <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <io_virtual_get_count+0x4c>)
 8004030:	881a      	ldrh	r2, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	801a      	strh	r2, [r3, #0]
			return true;
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 800403a:	2300      	movs	r3, #0
		}
	}
}
 800403c:	4618      	mov	r0, r3
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	20001014 	.word	0x20001014
 800404c:	20001118 	.word	0x20001118

08004050 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	603a      	str	r2, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
 800405c:	460b      	mov	r3, r1
 800405e:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <io_virtual_read+0x1a>
 8004066:	2300      	movs	r3, #0
 8004068:	e024      	b.n	80040b4 <io_virtual_read+0x64>

	switch (type) {
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <io_virtual_read+0x26>
 8004070:	2b01      	cmp	r3, #1
 8004072:	d00f      	beq.n	8004094 <io_virtual_read+0x44>
 8004074:	e01d      	b.n	80040b2 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8004076:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <io_virtual_read+0x70>)
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	88ba      	ldrh	r2, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d301      	bcc.n	8004084 <io_virtual_read+0x34>
				return false;
 8004080:	2300      	movs	r3, #0
 8004082:	e017      	b.n	80040b4 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8004084:	88bb      	ldrh	r3, [r7, #4]
 8004086:	4a0f      	ldr	r2, [pc, #60]	@ (80040c4 <io_virtual_read+0x74>)
 8004088:	5cd3      	ldrb	r3, [r2, r3]
 800408a:	461a      	mov	r2, r3
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	801a      	strh	r2, [r3, #0]
			return true;
 8004090:	2301      	movs	r3, #1
 8004092:	e00f      	b.n	80040b4 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8004094:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <io_virtual_read+0x78>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	88ba      	ldrh	r2, [r7, #4]
 800409a:	429a      	cmp	r2, r3
 800409c:	d301      	bcc.n	80040a2 <io_virtual_read+0x52>
				return false;
 800409e:	2300      	movs	r3, #0
 80040a0:	e008      	b.n	80040b4 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 80040a2:	88bb      	ldrh	r3, [r7, #4]
 80040a4:	4a09      	ldr	r2, [pc, #36]	@ (80040cc <io_virtual_read+0x7c>)
 80040a6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	801a      	strh	r2, [r3, #0]
			return true;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <io_virtual_read+0x64>
		}
		default: {
			return false;
 80040b2:	2300      	movs	r3, #0
		}
	}
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	20001014 	.word	0x20001014
 80040c4:	20000f94 	.word	0x20000f94
 80040c8:	20001118 	.word	0x20001118
 80040cc:	20001018 	.word	0x20001018

080040d0 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	71fb      	strb	r3, [r7, #7]
 80040da:	460b      	mov	r3, r1
 80040dc:	80bb      	strh	r3, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <io_virtual_write+0x1e>
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d013      	beq.n	8004114 <io_virtual_write+0x44>
 80040ec:	e020      	b.n	8004130 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80040ee:	4b14      	ldr	r3, [pc, #80]	@ (8004140 <io_virtual_write+0x70>)
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	88ba      	ldrh	r2, [r7, #4]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d301      	bcc.n	80040fc <io_virtual_write+0x2c>
				return false;
 80040f8:	2300      	movs	r3, #0
 80040fa:	e01a      	b.n	8004132 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 80040fc:	887b      	ldrh	r3, [r7, #2]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bf14      	ite	ne
 8004102:	2301      	movne	r3, #1
 8004104:	2300      	moveq	r3, #0
 8004106:	b2da      	uxtb	r2, r3
 8004108:	88bb      	ldrh	r3, [r7, #4]
 800410a:	4611      	mov	r1, r2
 800410c:	4a0d      	ldr	r2, [pc, #52]	@ (8004144 <io_virtual_write+0x74>)
 800410e:	54d1      	strb	r1, [r2, r3]
			return true;
 8004110:	2301      	movs	r3, #1
 8004112:	e00e      	b.n	8004132 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <io_virtual_write+0x78>)
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	88ba      	ldrh	r2, [r7, #4]
 800411a:	429a      	cmp	r2, r3
 800411c:	d301      	bcc.n	8004122 <io_virtual_write+0x52>
				return false;
 800411e:	2300      	movs	r3, #0
 8004120:	e007      	b.n	8004132 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8004122:	88bb      	ldrh	r3, [r7, #4]
 8004124:	4909      	ldr	r1, [pc, #36]	@ (800414c <io_virtual_write+0x7c>)
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 800412c:	2301      	movs	r3, #1
 800412e:	e000      	b.n	8004132 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8004130:	2300      	movs	r3, #0
		}
	}
}
 8004132:	4618      	mov	r0, r3
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20001014 	.word	0x20001014
 8004144:	20000f94 	.word	0x20000f94
 8004148:	20001118 	.word	0x20001118
 800414c:	20001018 	.word	0x20001018

08004150 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8004150:	b580      	push	{r7, lr}
 8004152:	b0e6      	sub	sp, #408	@ 0x198
 8004154:	af00      	add	r7, sp, #0
 8004156:	4602      	mov	r2, r0
 8004158:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800415c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004160:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8004162:	2300      	movs	r3, #0
 8004164:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8004168:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800416c:	f107 0210 	add.w	r2, r7, #16
 8004170:	4413      	add	r3, r2
 8004172:	4a4c      	ldr	r2, [pc, #304]	@ (80042a4 <io_virtual_save+0x154>)
 8004174:	8812      	ldrh	r2, [r2, #0]
 8004176:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8004178:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800417c:	3302      	adds	r3, #2
 800417e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8004182:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004186:	f107 0210 	add.w	r2, r7, #16
 800418a:	4413      	add	r3, r2
 800418c:	4a45      	ldr	r2, [pc, #276]	@ (80042a4 <io_virtual_save+0x154>)
 800418e:	8812      	ldrh	r2, [r2, #0]
 8004190:	4945      	ldr	r1, [pc, #276]	@ (80042a8 <io_virtual_save+0x158>)
 8004192:	4618      	mov	r0, r3
 8004194:	f015 f8c9 	bl	801932a <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8004198:	4b42      	ldr	r3, [pc, #264]	@ (80042a4 <io_virtual_save+0x154>)
 800419a:	881a      	ldrh	r2, [r3, #0]
 800419c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041a0:	4413      	add	r3, r2
 80041a2:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 80041a6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041aa:	f107 0210 	add.w	r2, r7, #16
 80041ae:	4413      	add	r3, r2
 80041b0:	4a3e      	ldr	r2, [pc, #248]	@ (80042ac <io_virtual_save+0x15c>)
 80041b2:	8812      	ldrh	r2, [r2, #0]
 80041b4:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 80041b6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041ba:	3302      	adds	r3, #2
 80041bc:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 80041c0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041c4:	f107 0210 	add.w	r2, r7, #16
 80041c8:	4413      	add	r3, r2
 80041ca:	4a38      	ldr	r2, [pc, #224]	@ (80042ac <io_virtual_save+0x15c>)
 80041cc:	8812      	ldrh	r2, [r2, #0]
 80041ce:	0052      	lsls	r2, r2, #1
 80041d0:	4937      	ldr	r1, [pc, #220]	@ (80042b0 <io_virtual_save+0x160>)
 80041d2:	4618      	mov	r0, r3
 80041d4:	f015 f8a9 	bl	801932a <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 80041d8:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <io_virtual_save+0x15c>)
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80041e4:	4413      	add	r3, r2
 80041e6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80041ea:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80041ee:	f107 0110 	add.w	r1, r7, #16
 80041f2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80041f6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80041fa:	881b      	ldrh	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fe f99c 	bl	800253a <EEPROM_WriteBlock>
 8004202:	4603      	mov	r3, r0
 8004204:	f083 0301 	eor.w	r3, r3, #1
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <io_virtual_save+0xc2>
 800420e:	2300      	movs	r3, #0
 8004210:	e042      	b.n	8004298 <io_virtual_save+0x148>
	baseAddress += offset;
 8004212:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004216:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800421a:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800421e:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8004222:	8811      	ldrh	r1, [r2, #0]
 8004224:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004228:	440a      	add	r2, r1
 800422a:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800422c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8004230:	f107 0310 	add.w	r3, r7, #16
 8004234:	4611      	mov	r1, r2
 8004236:	4618      	mov	r0, r3
 8004238:	f002 f938 	bl	80064ac <modbus_crc16>
 800423c:	4603      	mov	r3, r0
 800423e:	461a      	mov	r2, r3
 8004240:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004244:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8004248:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 800424a:	f107 010e 	add.w	r1, r7, #14
 800424e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004252:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	2202      	movs	r2, #2
 800425a:	4618      	mov	r0, r3
 800425c:	f7fe f96d 	bl	800253a <EEPROM_WriteBlock>
 8004260:	4603      	mov	r3, r0
 8004262:	f083 0301 	eor.w	r3, r3, #1
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <io_virtual_save+0x120>
 800426c:	2300      	movs	r3, #0
 800426e:	e013      	b.n	8004298 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8004270:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004274:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8004278:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800427c:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8004280:	8812      	ldrh	r2, [r2, #0]
 8004282:	3202      	adds	r2, #2
 8004284:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8004286:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800428a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800428e:	881b      	ldrh	r3, [r3, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f7ff f943 	bl	800351c <io_holding_reg_type_save>
 8004296:	4603      	mov	r3, r0
}
 8004298:	4618      	mov	r0, r3
 800429a:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	20001014 	.word	0x20001014
 80042a8:	20000f94 	.word	0x20000f94
 80042ac:	20001118 	.word	0x20001118
 80042b0:	20001018 	.word	0x20001018

080042b4 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 80042b4:	b580      	push	{r7, lr}
 80042b6:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	4602      	mov	r2, r0
 80042be:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042c2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80042c6:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 80042ce:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 80042d2:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 80042d6:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 80042da:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 80042de:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042e2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fe f93e 	bl	800256a <EEPROM_LoadBlock>
 80042ee:	4603      	mov	r3, r0
 80042f0:	f083 0301 	eor.w	r3, r3, #1
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <io_virtual_load+0x4a>
 80042fa:	2300      	movs	r3, #0
 80042fc:	e0dd      	b.n	80044ba <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 80042fe:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004302:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004306:	4413      	add	r3, r2
 8004308:	881b      	ldrh	r3, [r3, #0]
 800430a:	b29a      	uxth	r2, r3
 800430c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004310:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004314:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8004316:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800431a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800431e:	881b      	ldrh	r3, [r3, #0]
 8004320:	2b80      	cmp	r3, #128	@ 0x80
 8004322:	d901      	bls.n	8004328 <io_virtual_load+0x74>
 8004324:	2300      	movs	r3, #0
 8004326:	e0c8      	b.n	80044ba <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8004328:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800432c:	3302      	adds	r3, #2
 800432e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8004332:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004336:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800433a:	18d1      	adds	r1, r2, r3
 800433c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004340:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800434c:	4618      	mov	r0, r3
 800434e:	f014 ffec 	bl	801932a <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8004352:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004356:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800435a:	881a      	ldrh	r2, [r3, #0]
 800435c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004360:	4413      	add	r3, r2
 8004362:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8004366:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800436a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800436e:	4413      	add	r3, r2
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29a      	uxth	r2, r3
 8004374:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004378:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800437c:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 800437e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004382:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004386:	881b      	ldrh	r3, [r3, #0]
 8004388:	2b80      	cmp	r3, #128	@ 0x80
 800438a:	d901      	bls.n	8004390 <io_virtual_load+0xdc>
 800438c:	2300      	movs	r3, #0
 800438e:	e094      	b.n	80044ba <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8004390:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004394:	3302      	adds	r3, #2
 8004396:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 800439a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800439e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80043a2:	18d1      	adds	r1, r2, r3
 80043a4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043a8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	005a      	lsls	r2, r3, #1
 80043b0:	f107 030c 	add.w	r3, r7, #12
 80043b4:	4618      	mov	r0, r3
 80043b6:	f014 ffb8 	bl	801932a <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 80043ba:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043be:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043cc:	4413      	add	r3, r2
 80043ce:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 80043d2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80043d6:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80043da:	881a      	ldrh	r2, [r3, #0]
 80043dc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80043e0:	4413      	add	r3, r2
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f107 010a 	add.w	r1, r7, #10
 80043e8:	2202      	movs	r2, #2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe f8bd 	bl	800256a <EEPROM_LoadBlock>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f083 0301 	eor.w	r3, r3, #1
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <io_virtual_load+0x14c>
 80043fc:	2300      	movs	r3, #0
 80043fe:	e05c      	b.n	80044ba <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8004400:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004404:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8004408:	4611      	mov	r1, r2
 800440a:	4618      	mov	r0, r3
 800440c:	f002 f84e 	bl	80064ac <modbus_crc16>
 8004410:	4603      	mov	r3, r0
 8004412:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8004416:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800441a:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <io_virtual_load+0x178>
 8004428:	2300      	movs	r3, #0
 800442a:	e046      	b.n	80044ba <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 800442c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004430:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004434:	881a      	ldrh	r2, [r3, #0]
 8004436:	4b23      	ldr	r3, [pc, #140]	@ (80044c4 <io_virtual_load+0x210>)
 8004438:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 800443a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800443e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	461a      	mov	r2, r3
 8004446:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800444a:	4619      	mov	r1, r3
 800444c:	481e      	ldr	r0, [pc, #120]	@ (80044c8 <io_virtual_load+0x214>)
 800444e:	f014 ff6c 	bl	801932a <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8004452:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004456:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800445a:	881a      	ldrh	r2, [r3, #0]
 800445c:	4b1b      	ldr	r3, [pc, #108]	@ (80044cc <io_virtual_load+0x218>)
 800445e:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8004460:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004464:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	005a      	lsls	r2, r3, #1
 800446c:	f107 030c 	add.w	r3, r7, #12
 8004470:	4619      	mov	r1, r3
 8004472:	4817      	ldr	r0, [pc, #92]	@ (80044d0 <io_virtual_load+0x21c>)
 8004474:	f014 ff59 	bl	801932a <memcpy>

	baseAddress += offset;
 8004478:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800447c:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004480:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004484:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004488:	8811      	ldrh	r1, [r2, #0]
 800448a:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 800448e:	440a      	add	r2, r1
 8004490:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8004492:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004496:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800449a:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 800449e:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80044a2:	8812      	ldrh	r2, [r2, #0]
 80044a4:	3202      	adds	r2, #2
 80044a6:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 80044a8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80044ac:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff f8f2 	bl	800369c <io_holding_reg_type_load>
 80044b8:	4603      	mov	r3, r0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20001014 	.word	0x20001014
 80044c8:	20000f94 	.word	0x20000f94
 80044cc:	20001118 	.word	0x20001118
 80044d0:	20001018 	.word	0x20001018

080044d4 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <io_virtual_clear+0x30>)
 80044da:	2200      	movs	r2, #0
 80044dc:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80044de:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <io_virtual_clear+0x34>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 80044e4:	2280      	movs	r2, #128	@ 0x80
 80044e6:	2100      	movs	r1, #0
 80044e8:	4808      	ldr	r0, [pc, #32]	@ (800450c <io_virtual_clear+0x38>)
 80044ea:	f014 fe9e 	bl	801922a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 80044ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f2:	2100      	movs	r1, #0
 80044f4:	4806      	ldr	r0, [pc, #24]	@ (8004510 <io_virtual_clear+0x3c>)
 80044f6:	f014 fe98 	bl	801922a <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 80044fa:	f7fc ff53 	bl	80013a4 <automation_save_rules>
 80044fe:	4603      	mov	r3, r0
}
 8004500:	4618      	mov	r0, r3
 8004502:	bd80      	pop	{r7, pc}
 8004504:	20001014 	.word	0x20001014
 8004508:	20001118 	.word	0x20001118
 800450c:	20000f94 	.word	0x20000f94
 8004510:	20001018 	.word	0x20001018

08004514 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800451e:	4b0d      	ldr	r3, [pc, #52]	@ (8004554 <io_virtual_factory_reset+0x40>)
 8004520:	2200      	movs	r2, #0
 8004522:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8004524:	4b0c      	ldr	r3, [pc, #48]	@ (8004558 <io_virtual_factory_reset+0x44>)
 8004526:	2200      	movs	r2, #0
 8004528:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 800452a:	2280      	movs	r2, #128	@ 0x80
 800452c:	2100      	movs	r1, #0
 800452e:	480b      	ldr	r0, [pc, #44]	@ (800455c <io_virtual_factory_reset+0x48>)
 8004530:	f014 fe7b 	bl	801922a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8004534:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004538:	2100      	movs	r1, #0
 800453a:	4809      	ldr	r0, [pc, #36]	@ (8004560 <io_virtual_factory_reset+0x4c>)
 800453c:	f014 fe75 	bl	801922a <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff fe04 	bl	8004150 <io_virtual_save>
}
 8004548:	bf00      	nop
 800454a:	4618      	mov	r0, r3
 800454c:	3708      	adds	r7, #8
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20001014 	.word	0x20001014
 8004558:	20001118 	.word	0x20001118
 800455c:	20000f94 	.word	0x20000f94
 8004560:	20001018 	.word	0x20001018

08004564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b098      	sub	sp, #96	@ 0x60
 8004568:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800456a:	f004 fb16 	bl	8008b9a <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800456e:	f000 fa1f 	bl	80049b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004572:	f000 fc23 	bl	8004dbc <MX_GPIO_Init>
  MX_DMA_Init();
 8004576:	f000 fbef 	bl	8004d58 <MX_DMA_Init>
  MX_I2C1_Init();
 800457a:	f000 fb21 	bl	8004bc0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800457e:	f000 fb9d 	bl	8004cbc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004582:	f000 fa61 	bl	8004a48 <MX_ADC1_Init>
  MX_DAC1_Init();
 8004586:	f000 fad7 	bl	8004b38 <MX_DAC1_Init>
  MX_USB_Device_Init();
 800458a:	f013 fb77 	bl	8017c7c <MX_USB_Device_Init>
  MX_SPI1_Init();
 800458e:	f000 fb57 	bl	8004c40 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8004592:	f00e fd9d 	bl	80130d0 <MX_FATFS_Init>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <main+0x3c>
    Error_Handler();
 800459c:	f000 fcc8 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80045a0:	f7fd f8bc 	bl	800171c <display_Setup>
	display_Boot();
 80045a4:	f7fd f8c0 	bl	8001728 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 80045a8:	48c5      	ldr	r0, [pc, #788]	@ (80048c0 <main+0x35c>)
 80045aa:	f7fd fff1 	bl	8002590 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 80045ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80045b2:	f004 fb63 	bl	8008c7c <HAL_Delay>
	SD_Detect();
 80045b6:	f003 fcbf 	bl	8007f38 <SD_Detect>
	SD_Log("System booting");
 80045ba:	48c2      	ldr	r0, [pc, #776]	@ (80048c4 <main+0x360>)
 80045bc:	f003 fcd0 	bl	8007f60 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 80045c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045c4:	48c0      	ldr	r0, [pc, #768]	@ (80048c8 <main+0x364>)
 80045c6:	f006 ffe5 	bl	800b594 <HAL_GPIO_ReadPin>
 80045ca:	4603      	mov	r3, r0
 80045cc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	if (factoryResetBtn == GPIO_PIN_SET) {
 80045d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d144      	bne.n	8004662 <main+0xfe>
		uint32_t heldTime = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	65fb      	str	r3, [r7, #92]	@ 0x5c

		SD_Log("Factory reset initiated by user");
 80045dc:	48bb      	ldr	r0, [pc, #748]	@ (80048cc <main+0x368>)
 80045de:	f003 fcbf 	bl	8007f60 <SD_Log>
		display_FactoryResetPage(0); // main
 80045e2:	2000      	movs	r0, #0
 80045e4:	f7fd fdea 	bl	80021bc <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 80045e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80045ec:	48b6      	ldr	r0, [pc, #728]	@ (80048c8 <main+0x364>)
 80045ee:	f006 ffd1 	bl	800b594 <HAL_GPIO_ReadPin>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d128      	bne.n	800464a <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 80045f8:	2032      	movs	r0, #50	@ 0x32
 80045fa:	f004 fb3f 	bl	8008c7c <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 80045fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004600:	3332      	adds	r3, #50	@ 0x32
 8004602:	65fb      	str	r3, [r7, #92]	@ 0x5c

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004604:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004606:	f241 3287 	movw	r2, #4999	@ 0x1387
 800460a:	4293      	cmp	r3, r2
 800460c:	d9ec      	bls.n	80045e8 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800460e:	f7fc ff65 	bl	80014dc <automation_factory_reset>
 8004612:	4603      	mov	r3, r0
 8004614:	f083 0301 	eor.w	r3, r3, #1
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800461e:	2002      	movs	r0, #2
 8004620:	f7fd fdcc 	bl	80021bc <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8004624:	48aa      	ldr	r0, [pc, #680]	@ (80048d0 <main+0x36c>)
 8004626:	f003 fc9b 	bl	8007f60 <SD_Log>
						HAL_Delay(4000);
 800462a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800462e:	f004 fb25 	bl	8008c7c <HAL_Delay>

						// Continue with boot...
						break;
 8004632:	e014      	b.n	800465e <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8004634:	2001      	movs	r0, #1
 8004636:	f7fd fdc1 	bl	80021bc <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 800463a:	48a6      	ldr	r0, [pc, #664]	@ (80048d4 <main+0x370>)
 800463c:	f003 fc90 	bl	8007f60 <SD_Log>
						HAL_Delay(4000);
 8004640:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004644:	f004 fb1a 	bl	8008c7c <HAL_Delay>

						// Continue with boot
						break;
 8004648:	e009      	b.n	800465e <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 800464a:	2003      	movs	r0, #3
 800464c:	f7fd fdb6 	bl	80021bc <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8004650:	48a1      	ldr	r0, [pc, #644]	@ (80048d8 <main+0x374>)
 8004652:	f003 fc85 	bl	8007f60 <SD_Log>
				HAL_Delay(4000);
 8004656:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800465a:	f004 fb0f 	bl	8008c7c <HAL_Delay>
				break;
			}

		}

		display_Boot();
 800465e:	f7fd f863 	bl	8001728 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8004662:	2001      	movs	r0, #1
 8004664:	f001 f940 	bl	80058e8 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8004668:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800466c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004670:	f003 f940 	bl	80078f4 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8004674:	4892      	ldr	r0, [pc, #584]	@ (80048c0 <main+0x35c>)
 8004676:	f7fe f859 	bl	800272c <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 800467a:	4a98      	ldr	r2, [pc, #608]	@ (80048dc <main+0x378>)
 800467c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004680:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004684:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8004688:	4a95      	ldr	r2, [pc, #596]	@ (80048e0 <main+0x37c>)
 800468a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800468e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004692:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8004696:	4a93      	ldr	r2, [pc, #588]	@ (80048e4 <main+0x380>)
 8004698:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800469c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046a0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80046a4:	4a90      	ldr	r2, [pc, #576]	@ (80048e8 <main+0x384>)
 80046a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ae:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80046b2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80046b6:	4619      	mov	r1, r3
 80046b8:	488c      	ldr	r0, [pc, #560]	@ (80048ec <main+0x388>)
 80046ba:	f7fe facd 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80046be:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80046c2:	4619      	mov	r1, r3
 80046c4:	4889      	ldr	r0, [pc, #548]	@ (80048ec <main+0x388>)
 80046c6:	f7fe fac7 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 80046ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80046ce:	4619      	mov	r1, r3
 80046d0:	4886      	ldr	r0, [pc, #536]	@ (80048ec <main+0x388>)
 80046d2:	f7fe fac1 	bl	8002c58 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 80046d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046da:	4619      	mov	r1, r3
 80046dc:	4883      	ldr	r0, [pc, #524]	@ (80048ec <main+0x388>)
 80046de:	f7fe fabb 	bl	8002c58 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 80046e2:	4a83      	ldr	r2, [pc, #524]	@ (80048f0 <main+0x38c>)
 80046e4:	f107 031c 	add.w	r3, r7, #28
 80046e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046ec:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 80046f0:	4a80      	ldr	r2, [pc, #512]	@ (80048f4 <main+0x390>)
 80046f2:	f107 0314 	add.w	r3, r7, #20
 80046f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80046fa:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80046fe:	4a7e      	ldr	r2, [pc, #504]	@ (80048f8 <main+0x394>)
 8004700:	f107 030c 	add.w	r3, r7, #12
 8004704:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004708:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 800470c:	4a7b      	ldr	r2, [pc, #492]	@ (80048fc <main+0x398>)
 800470e:	1d3b      	adds	r3, r7, #4
 8004710:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004714:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004718:	f107 031c 	add.w	r3, r7, #28
 800471c:	4619      	mov	r1, r3
 800471e:	4878      	ldr	r0, [pc, #480]	@ (8004900 <main+0x39c>)
 8004720:	f7fe fb78 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	4619      	mov	r1, r3
 800472a:	4875      	ldr	r0, [pc, #468]	@ (8004900 <main+0x39c>)
 800472c:	f7fe fb72 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8004730:	f107 030c 	add.w	r3, r7, #12
 8004734:	4619      	mov	r1, r3
 8004736:	4872      	ldr	r0, [pc, #456]	@ (8004900 <main+0x39c>)
 8004738:	f7fe fb6c 	bl	8002e14 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800473c:	1d3b      	adds	r3, r7, #4
 800473e:	4619      	mov	r1, r3
 8004740:	486f      	ldr	r0, [pc, #444]	@ (8004900 <main+0x39c>)
 8004742:	f7fe fb67 	bl	8002e14 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8004746:	2200      	movs	r2, #0
 8004748:	2100      	movs	r1, #0
 800474a:	486e      	ldr	r0, [pc, #440]	@ (8004904 <main+0x3a0>)
 800474c:	f7fe fd7e 	bl	800324c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8004750:	2200      	movs	r2, #0
 8004752:	2110      	movs	r1, #16
 8004754:	486b      	ldr	r0, [pc, #428]	@ (8004904 <main+0x3a0>)
 8004756:	f7fe fd79 	bl	800324c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 800475a:	2200      	movs	r2, #0
 800475c:	496a      	ldr	r1, [pc, #424]	@ (8004908 <main+0x3a4>)
 800475e:	486b      	ldr	r0, [pc, #428]	@ (800490c <main+0x3a8>)
 8004760:	f7ff f896 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8004764:	2200      	movs	r2, #0
 8004766:	496a      	ldr	r1, [pc, #424]	@ (8004910 <main+0x3ac>)
 8004768:	4868      	ldr	r0, [pc, #416]	@ (800490c <main+0x3a8>)
 800476a:	f7ff f891 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 800476e:	2200      	movs	r2, #0
 8004770:	4968      	ldr	r1, [pc, #416]	@ (8004914 <main+0x3b0>)
 8004772:	4866      	ldr	r0, [pc, #408]	@ (800490c <main+0x3a8>)
 8004774:	f7ff f88c 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8004778:	2200      	movs	r2, #0
 800477a:	4967      	ldr	r1, [pc, #412]	@ (8004918 <main+0x3b4>)
 800477c:	4863      	ldr	r0, [pc, #396]	@ (800490c <main+0x3a8>)
 800477e:	f7ff f887 	bl	8003890 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004782:	2200      	movs	r2, #0
 8004784:	494e      	ldr	r1, [pc, #312]	@ (80048c0 <main+0x35c>)
 8004786:	4865      	ldr	r0, [pc, #404]	@ (800491c <main+0x3b8>)
 8004788:	f7ff f882 	bl	8003890 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800478c:	2200      	movs	r2, #0
 800478e:	494c      	ldr	r1, [pc, #304]	@ (80048c0 <main+0x35c>)
 8004790:	4863      	ldr	r0, [pc, #396]	@ (8004920 <main+0x3bc>)
 8004792:	f7ff f87d 	bl	8003890 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004796:	f7fc fd13 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800479a:	2201      	movs	r2, #1
 800479c:	2140      	movs	r1, #64	@ 0x40
 800479e:	4861      	ldr	r0, [pc, #388]	@ (8004924 <main+0x3c0>)
 80047a0:	f006 ff10 	bl	800b5c4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047a4:	203c      	movs	r0, #60	@ 0x3c
 80047a6:	f004 fa69 	bl	8008c7c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80047aa:	2200      	movs	r2, #0
 80047ac:	2140      	movs	r1, #64	@ 0x40
 80047ae:	485d      	ldr	r0, [pc, #372]	@ (8004924 <main+0x3c0>)
 80047b0:	f006 ff08 	bl	800b5c4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047b4:	203c      	movs	r0, #60	@ 0x3c
 80047b6:	f004 fa61 	bl	8008c7c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80047ba:	2201      	movs	r2, #1
 80047bc:	2140      	movs	r1, #64	@ 0x40
 80047be:	4859      	ldr	r0, [pc, #356]	@ (8004924 <main+0x3c0>)
 80047c0:	f006 ff00 	bl	800b5c4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80047c4:	203c      	movs	r0, #60	@ 0x3c
 80047c6:	f004 fa59 	bl	8008c7c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80047ca:	2200      	movs	r2, #0
 80047cc:	2140      	movs	r1, #64	@ 0x40
 80047ce:	4855      	ldr	r0, [pc, #340]	@ (8004924 <main+0x3c0>)
 80047d0:	f006 fef8 	bl	800b5c4 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 80047d4:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80047d8:	f004 fa50 	bl	8008c7c <HAL_Delay>

	SD_Log("System boot complete");
 80047dc:	4852      	ldr	r0, [pc, #328]	@ (8004928 <main+0x3c4>)
 80047de:	f003 fbbf 	bl	8007f60 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80047e2:	f7fc ffcb 	bl	800177c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 80047e6:	2300      	movs	r3, #0
 80047e8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	uint32_t lastButtonPress = 0;
 80047ec:	2300      	movs	r3, #0
 80047ee:	657b      	str	r3, [r7, #84]	@ 0x54

	uint32_t loopCounter = 0;
 80047f0:	2300      	movs	r3, #0
 80047f2:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastTimeTick100ms = HAL_GetTick();
 80047f4:	f004 fa36 	bl	8008c64 <HAL_GetTick>
 80047f8:	64f8      	str	r0, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick1000ms = HAL_GetTick();
 80047fa:	f004 fa33 	bl	8008c64 <HAL_GetTick>
 80047fe:	64b8      	str	r0, [r7, #72]	@ 0x48

	bool boot0_pressed = false;
 8004800:	2300      	movs	r3, #0
 8004802:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  while (1)
  {
	  loopCounter++;
 8004806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004808:	3301      	adds	r3, #1
 800480a:	653b      	str	r3, [r7, #80]	@ 0x50

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 800480c:	f7fe fbd0 	bl	8002fb0 <emergencyStop_check>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	f040 80c5 	bne.w	80049a2 <main+0x43e>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8004818:	f003 f982 	bl	8007b20 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800481c:	f003 f9d4 	bl	8007bc8 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004820:	f7ff fb2e 	bl	8003e80 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8004824:	f001 f83a 	bl	800589c <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8004828:	f7fc fcd0 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800482c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004830:	483c      	ldr	r0, [pc, #240]	@ (8004924 <main+0x3c0>)
 8004832:	f006 feaf 	bl	800b594 <HAL_GPIO_ReadPin>
 8004836:	4603      	mov	r3, r0
 8004838:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	  if (btn1 == GPIO_PIN_SET) {
 800483c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004840:	2b01      	cmp	r3, #1
 8004842:	d113      	bne.n	800486c <main+0x308>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8004844:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004848:	2b00      	cmp	r3, #0
 800484a:	d116      	bne.n	800487a <main+0x316>
 800484c:	f004 fa0a 	bl	8008c64 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b32      	cmp	r3, #50	@ 0x32
 8004858:	d90f      	bls.n	800487a <main+0x316>
			  display_BtnPress();
 800485a:	f7fd fdb1 	bl	80023c0 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 800485e:	f004 fa01 	bl	8008c64 <HAL_GetTick>
 8004862:	6578      	str	r0, [r7, #84]	@ 0x54
			  btn1status = 1;
 8004864:	2301      	movs	r3, #1
 8004866:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800486a:	e006      	b.n	800487a <main+0x316>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800486c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004870:	2b00      	cmp	r3, #0
 8004872:	d102      	bne.n	800487a <main+0x316>
		  btn1status = 0;
 8004874:	2300      	movs	r3, #0
 8004876:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	  /* CHECK INPUTS END*/


	  /* SCHEDULE BEGIN*/
	  // Every 100ms
	  if ((HAL_GetTick() - lastTimeTick100ms) >= 100 || (HAL_GetTick() < lastTimeTick100ms)) { // wraparound-safe comparison
 800487a:	f004 f9f3 	bl	8008c64 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b63      	cmp	r3, #99	@ 0x63
 8004886:	d805      	bhi.n	8004894 <main+0x330>
 8004888:	f004 f9ec 	bl	8008c64 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004890:	4293      	cmp	r3, r2
 8004892:	d954      	bls.n	800493e <main+0x3da>
		  lastTimeTick100ms = HAL_GetTick();
 8004894:	f004 f9e6 	bl	8008c64 <HAL_GetTick>
 8004898:	64f8      	str	r0, [r7, #76]	@ 0x4c

		  // Check if BOOT0 button pressed
		  GPIO_PinState boot0 = HAL_GPIO_ReadPin(GPIOB, BOOT0_Pin);
 800489a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800489e:	480a      	ldr	r0, [pc, #40]	@ (80048c8 <main+0x364>)
 80048a0:	f006 fe78 	bl	800b594 <HAL_GPIO_ReadPin>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
		  if (boot0 == GPIO_PIN_SET) {
 80048aa:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d13c      	bne.n	800492c <main+0x3c8>
			  display_dfu();
 80048b2:	f7fd fd4f 	bl	8002354 <display_dfu>
			  boot0_pressed = true;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80048bc:	e03f      	b.n	800493e <main+0x3da>
 80048be:	bf00      	nop
 80048c0:	2000119c 	.word	0x2000119c
 80048c4:	0801b6a4 	.word	0x0801b6a4
 80048c8:	48000400 	.word	0x48000400
 80048cc:	0801b6b4 	.word	0x0801b6b4
 80048d0:	0801b6d4 	.word	0x0801b6d4
 80048d4:	0801b6ec 	.word	0x0801b6ec
 80048d8:	0801b708 	.word	0x0801b708
 80048dc:	0801b740 	.word	0x0801b740
 80048e0:	0801b748 	.word	0x0801b748
 80048e4:	0801b750 	.word	0x0801b750
 80048e8:	0801b758 	.word	0x0801b758
 80048ec:	08002ded 	.word	0x08002ded
 80048f0:	0801b760 	.word	0x0801b760
 80048f4:	0801b768 	.word	0x0801b768
 80048f8:	0801b770 	.word	0x0801b770
 80048fc:	0801b778 	.word	0x0801b778
 8004900:	08002ec1 	.word	0x08002ec1
 8004904:	08003409 	.word	0x08003409
 8004908:	04300002 	.word	0x04300002
 800490c:	08003991 	.word	0x08003991
 8004910:	08600004 	.word	0x08600004
 8004914:	2e300800 	.word	0x2e300800
 8004918:	3ac04000 	.word	0x3ac04000
 800491c:	08002765 	.word	0x08002765
 8004920:	080027a5 	.word	0x080027a5
 8004924:	48000800 	.word	0x48000800
 8004928:	0801b728 	.word	0x0801b728
		  } else if (boot0_pressed) {
 800492c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004930:	2b00      	cmp	r3, #0
 8004932:	d004      	beq.n	800493e <main+0x3da>
			  display_StatusPage();
 8004934:	f7fc ff22 	bl	800177c <display_StatusPage>
			  boot0_pressed = false;
 8004938:	2300      	movs	r3, #0
 800493a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		  }
	  }


	  // Every second
	  if ((HAL_GetTick() - lastTimeTick1000ms) >= 1000 || (HAL_GetTick() < lastTimeTick1000ms)) { // wraparound-safe comparison
 800493e:	f004 f991 	bl	8008c64 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800494c:	d205      	bcs.n	800495a <main+0x3f6>
 800494e:	f004 f989 	bl	8008c64 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004956:	4293      	cmp	r3, r2
 8004958:	d90f      	bls.n	800497a <main+0x416>
		  lastTimeTick1000ms = HAL_GetTick();
 800495a:	f004 f983 	bl	8008c64 <HAL_GetTick>
 800495e:	64b8      	str	r0, [r7, #72]	@ 0x48

		  loopCounter = 0;
 8004960:	2300      	movs	r3, #0
 8004962:	653b      	str	r3, [r7, #80]	@ 0x50

		  // Check for SD card insertion/removal
		  SD_Detect(); // Will automatically mount/unmount
 8004964:	f003 fae8 	bl	8007f38 <SD_Detect>

		  // Update display if boot0 is not pressed
		  if (boot0_pressed == false) {
 8004968:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800496c:	f083 0301 	eor.w	r3, r3, #1
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <main+0x416>
			  display_StatusPage();
 8004976:	f7fc ff01 	bl	800177c <display_StatusPage>
		  }
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 800497a:	f004 f973 	bl	8008c64 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004988:	4293      	cmp	r3, r2
 800498a:	d806      	bhi.n	800499a <main+0x436>
 800498c:	f004 f96a 	bl	8008c64 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004994:	4293      	cmp	r3, r2
 8004996:	f67f af36 	bls.w	8004806 <main+0x2a2>
		  display_setPage(0);
 800499a:	2000      	movs	r0, #0
 800499c:	f7fd fd2a 	bl	80023f4 <display_setPage>
  {
 80049a0:	e731      	b.n	8004806 <main+0x2a2>
		  break; // Do not continue with main loop.
 80049a2:	bf00      	nop
 80049a4:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3760      	adds	r7, #96	@ 0x60
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop

080049b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b094      	sub	sp, #80	@ 0x50
 80049b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80049b6:	f107 0318 	add.w	r3, r7, #24
 80049ba:	2238      	movs	r2, #56	@ 0x38
 80049bc:	2100      	movs	r1, #0
 80049be:	4618      	mov	r0, r3
 80049c0:	f014 fc33 	bl	801922a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80049c4:	1d3b      	adds	r3, r7, #4
 80049c6:	2200      	movs	r2, #0
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	605a      	str	r2, [r3, #4]
 80049cc:	609a      	str	r2, [r3, #8]
 80049ce:	60da      	str	r2, [r3, #12]
 80049d0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80049d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80049d6:	f009 fa5d 	bl	800de94 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80049da:	2302      	movs	r3, #2
 80049dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80049de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80049e4:	2340      	movs	r3, #64	@ 0x40
 80049e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80049e8:	2302      	movs	r3, #2
 80049ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80049ec:	2302      	movs	r3, #2
 80049ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80049f0:	2301      	movs	r3, #1
 80049f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80049f4:	230c      	movs	r3, #12
 80049f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80049f8:	2302      	movs	r3, #2
 80049fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80049fc:	2304      	movs	r3, #4
 80049fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004a00:	2302      	movs	r3, #2
 8004a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a04:	f107 0318 	add.w	r3, r7, #24
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f009 faf7 	bl	800dffc <HAL_RCC_OscConfig>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004a14:	f000 fa8c 	bl	8004f30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004a18:	230f      	movs	r3, #15
 8004a1a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004a20:	2300      	movs	r3, #0
 8004a22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004a24:	2300      	movs	r3, #0
 8004a26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004a2c:	1d3b      	adds	r3, r7, #4
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	f009 fdf5 	bl	800e620 <HAL_RCC_ClockConfig>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004a3c:	f000 fa78 	bl	8004f30 <Error_Handler>
  }
}
 8004a40:	bf00      	nop
 8004a42:	3750      	adds	r7, #80	@ 0x50
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08c      	sub	sp, #48	@ 0x30
 8004a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	605a      	str	r2, [r3, #4]
 8004a58:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004a5a:	1d3b      	adds	r3, r7, #4
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	2100      	movs	r1, #0
 8004a60:	4618      	mov	r0, r3
 8004a62:	f014 fbe2 	bl	801922a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004a66:	4b32      	ldr	r3, [pc, #200]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a68:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004a6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004a6e:	4b30      	ldr	r3, [pc, #192]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a70:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a74:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004a76:	4b2e      	ldr	r3, [pc, #184]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004a7c:	4b2c      	ldr	r3, [pc, #176]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004a82:	4b2b      	ldr	r3, [pc, #172]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004a88:	4b29      	ldr	r3, [pc, #164]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a8e:	4b28      	ldr	r3, [pc, #160]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a90:	2204      	movs	r2, #4
 8004a92:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004a94:	4b26      	ldr	r3, [pc, #152]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004a9a:	4b25      	ldr	r3, [pc, #148]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004aa0:	4b23      	ldr	r3, [pc, #140]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004aa6:	4b22      	ldr	r3, [pc, #136]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004aae:	4b20      	ldr	r3, [pc, #128]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004aba:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004ac8:	4b19      	ldr	r3, [pc, #100]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ad0:	4817      	ldr	r0, [pc, #92]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004ad2:	f004 fb6f 	bl	80091b4 <HAL_ADC_Init>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d001      	beq.n	8004ae0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004adc:	f000 fa28 	bl	8004f30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4811      	ldr	r0, [pc, #68]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004aec:	f005 fc74 	bl	800a3d8 <HAL_ADCEx_MultiModeConfigChannel>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004af6:	f000 fa1b 	bl	8004f30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004afa:	4b0e      	ldr	r3, [pc, #56]	@ (8004b34 <MX_ADC1_Init+0xec>)
 8004afc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004afe:	2306      	movs	r3, #6
 8004b00:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004b06:	237f      	movs	r3, #127	@ 0x7f
 8004b08:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004b0a:	2304      	movs	r3, #4
 8004b0c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004b12:	1d3b      	adds	r3, r7, #4
 8004b14:	4619      	mov	r1, r3
 8004b16:	4806      	ldr	r0, [pc, #24]	@ (8004b30 <MX_ADC1_Init+0xe8>)
 8004b18:	f004 fea6 	bl	8009868 <HAL_ADC_ConfigChannel>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004b22:	f000 fa05 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004b26:	bf00      	nop
 8004b28:	3730      	adds	r7, #48	@ 0x30
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	2000111c 	.word	0x2000111c
 8004b34:	04300002 	.word	0x04300002

08004b38 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08c      	sub	sp, #48	@ 0x30
 8004b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004b3e:	463b      	mov	r3, r7
 8004b40:	2230      	movs	r2, #48	@ 0x30
 8004b42:	2100      	movs	r1, #0
 8004b44:	4618      	mov	r0, r3
 8004b46:	f014 fb70 	bl	801922a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb8 <MX_DAC1_Init+0x80>)
 8004b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8004bbc <MX_DAC1_Init+0x84>)
 8004b4e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004b50:	4819      	ldr	r0, [pc, #100]	@ (8004bb8 <MX_DAC1_Init+0x80>)
 8004b52:	f005 fdf4 	bl	800a73e <HAL_DAC_Init>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004b5c:	f000 f9e8 	bl	8004f30 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004b60:	2302      	movs	r3, #2
 8004b62:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004b64:	2300      	movs	r3, #0
 8004b66:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004b80:	2300      	movs	r3, #0
 8004b82:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004b84:	463b      	mov	r3, r7
 8004b86:	2200      	movs	r2, #0
 8004b88:	4619      	mov	r1, r3
 8004b8a:	480b      	ldr	r0, [pc, #44]	@ (8004bb8 <MX_DAC1_Init+0x80>)
 8004b8c:	f005 fe94 	bl	800a8b8 <HAL_DAC_ConfigChannel>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8004b96:	f000 f9cb 	bl	8004f30 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004b9a:	463b      	mov	r3, r7
 8004b9c:	2210      	movs	r2, #16
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4805      	ldr	r0, [pc, #20]	@ (8004bb8 <MX_DAC1_Init+0x80>)
 8004ba2:	f005 fe89 	bl	800a8b8 <HAL_DAC_ConfigChannel>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8004bac:	f000 f9c0 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004bb0:	bf00      	nop
 8004bb2:	3730      	adds	r7, #48	@ 0x30
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	20001188 	.word	0x20001188
 8004bbc:	50000800 	.word	0x50000800

08004bc0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8004c38 <MX_I2C1_Init+0x78>)
 8004bc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8004bca:	4b1a      	ldr	r3, [pc, #104]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8004c3c <MX_I2C1_Init+0x7c>)
 8004bce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004bd0:	4b18      	ldr	r3, [pc, #96]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004bd6:	4b17      	ldr	r3, [pc, #92]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bd8:	2201      	movs	r2, #1
 8004bda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004bdc:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004be2:	4b14      	ldr	r3, [pc, #80]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004be8:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bee:	4b11      	ldr	r3, [pc, #68]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004bfa:	480e      	ldr	r0, [pc, #56]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004bfc:	f006 fcfa 	bl	800b5f4 <HAL_I2C_Init>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004c06:	f000 f993 	bl	8004f30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4809      	ldr	r0, [pc, #36]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004c0e:	f007 fba9 	bl	800c364 <HAL_I2CEx_ConfigAnalogFilter>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004c18:	f000 f98a 	bl	8004f30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4805      	ldr	r0, [pc, #20]	@ (8004c34 <MX_I2C1_Init+0x74>)
 8004c20:	f007 fbeb 	bl	800c3fa <HAL_I2CEx_ConfigDigitalFilter>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004c2a:	f000 f981 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	2000119c 	.word	0x2000119c
 8004c38:	40005400 	.word	0x40005400
 8004c3c:	00300617 	.word	0x00300617

08004c40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004c44:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c46:	4a1c      	ldr	r2, [pc, #112]	@ (8004cb8 <MX_SPI1_Init+0x78>)
 8004c48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004c50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004c52:	4b18      	ldr	r3, [pc, #96]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004c58:	4b16      	ldr	r3, [pc, #88]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c5a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004c5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c60:	4b14      	ldr	r3, [pc, #80]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004c66:	4b13      	ldr	r3, [pc, #76]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004c6c:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004c74:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c76:	2228      	movs	r2, #40	@ 0x28
 8004c78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004c80:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c86:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004c8c:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c8e:	2207      	movs	r2, #7
 8004c90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004c92:	4b08      	ldr	r3, [pc, #32]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004c98:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004c9a:	2208      	movs	r2, #8
 8004c9c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004c9e:	4805      	ldr	r0, [pc, #20]	@ (8004cb4 <MX_SPI1_Init+0x74>)
 8004ca0:	f00a f8ca 	bl	800ee38 <HAL_SPI_Init>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004caa:	f000 f941 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	200011f0 	.word	0x200011f0
 8004cb8:	40013000 	.word	0x40013000

08004cbc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004cc0:	4b23      	ldr	r3, [pc, #140]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cc2:	4a24      	ldr	r2, [pc, #144]	@ (8004d54 <MX_USART1_UART_Init+0x98>)
 8004cc4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004cc6:	4b22      	ldr	r3, [pc, #136]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cc8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004ccc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cce:	4b20      	ldr	r3, [pc, #128]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cd6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cda:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004ce4:	220c      	movs	r2, #12
 8004ce6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ce8:	4b19      	ldr	r3, [pc, #100]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cee:	4b18      	ldr	r3, [pc, #96]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cf4:	4b16      	ldr	r3, [pc, #88]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004cfa:	4b15      	ldr	r3, [pc, #84]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d00:	4b13      	ldr	r3, [pc, #76]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d06:	4812      	ldr	r0, [pc, #72]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004d08:	f00a fe3a 	bl	800f980 <HAL_UART_Init>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004d12:	f000 f90d 	bl	8004f30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d16:	2100      	movs	r1, #0
 8004d18:	480d      	ldr	r0, [pc, #52]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004d1a:	f00c fa22 	bl	8011162 <HAL_UARTEx_SetTxFifoThreshold>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004d24:	f000 f904 	bl	8004f30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4809      	ldr	r0, [pc, #36]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004d2c:	f00c fa57 	bl	80111de <HAL_UARTEx_SetRxFifoThreshold>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004d36:	f000 f8fb 	bl	8004f30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004d3a:	4805      	ldr	r0, [pc, #20]	@ (8004d50 <MX_USART1_UART_Init+0x94>)
 8004d3c:	f00c f9d8 	bl	80110f0 <HAL_UARTEx_DisableFifoMode>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004d46:	f000 f8f3 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	20001254 	.word	0x20001254
 8004d54:	40013800 	.word	0x40013800

08004d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004d5e:	4b16      	ldr	r3, [pc, #88]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d62:	4a15      	ldr	r2, [pc, #84]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d64:	f043 0304 	orr.w	r3, r3, #4
 8004d68:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d6a:	4b13      	ldr	r3, [pc, #76]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d6e:	f003 0304 	and.w	r3, r3, #4
 8004d72:	607b      	str	r3, [r7, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d76:	4b10      	ldr	r3, [pc, #64]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d82:	4b0d      	ldr	r3, [pc, #52]	@ (8004db8 <MX_DMA_Init+0x60>)
 8004d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004d8e:	2200      	movs	r2, #0
 8004d90:	2100      	movs	r1, #0
 8004d92:	200b      	movs	r0, #11
 8004d94:	f005 fc9f 	bl	800a6d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004d98:	200b      	movs	r0, #11
 8004d9a:	f005 fcb6 	bl	800a70a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004d9e:	2200      	movs	r2, #0
 8004da0:	2100      	movs	r1, #0
 8004da2:	200c      	movs	r0, #12
 8004da4:	f005 fc97 	bl	800a6d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004da8:	200c      	movs	r0, #12
 8004daa:	f005 fcae 	bl	800a70a <HAL_NVIC_EnableIRQ>

}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	40021000 	.word	0x40021000

08004dbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dc2:	f107 030c 	add.w	r3, r7, #12
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	605a      	str	r2, [r3, #4]
 8004dcc:	609a      	str	r2, [r3, #8]
 8004dce:	60da      	str	r2, [r3, #12]
 8004dd0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004dd2:	4b54      	ldr	r3, [pc, #336]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dd6:	4a53      	ldr	r2, [pc, #332]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004dd8:	f043 0304 	orr.w	r3, r3, #4
 8004ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dde:	4b51      	ldr	r3, [pc, #324]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de2:	f003 0304 	and.w	r3, r3, #4
 8004de6:	60bb      	str	r3, [r7, #8]
 8004de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dea:	4b4e      	ldr	r3, [pc, #312]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dee:	4a4d      	ldr	r2, [pc, #308]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004df0:	f043 0301 	orr.w	r3, r3, #1
 8004df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004df6:	4b4b      	ldr	r3, [pc, #300]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	607b      	str	r3, [r7, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e02:	4b48      	ldr	r3, [pc, #288]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e06:	4a47      	ldr	r2, [pc, #284]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004e08:	f043 0302 	orr.w	r3, r3, #2
 8004e0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e0e:	4b45      	ldr	r3, [pc, #276]	@ (8004f24 <MX_GPIO_Init+0x168>)
 8004e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004e20:	4841      	ldr	r0, [pc, #260]	@ (8004f28 <MX_GPIO_Init+0x16c>)
 8004e22:	f006 fbcf 	bl	800b5c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004e26:	2200      	movs	r2, #0
 8004e28:	2107      	movs	r1, #7
 8004e2a:	4840      	ldr	r0, [pc, #256]	@ (8004f2c <MX_GPIO_Init+0x170>)
 8004e2c:	f006 fbca 	bl	800b5c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004e30:	2200      	movs	r2, #0
 8004e32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e3a:	f006 fbc3 	bl	800b5c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004e3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004e42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e44:	2300      	movs	r3, #0
 8004e46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004e4c:	f107 030c 	add.w	r3, r7, #12
 8004e50:	4619      	mov	r1, r3
 8004e52:	4835      	ldr	r0, [pc, #212]	@ (8004f28 <MX_GPIO_Init+0x16c>)
 8004e54:	f006 fa1c 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004e58:	230c      	movs	r3, #12
 8004e5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e64:	f107 030c 	add.w	r3, r7, #12
 8004e68:	4619      	mov	r1, r3
 8004e6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e6e:	f006 fa0f 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004e72:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e84:	f107 030c 	add.w	r3, r7, #12
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4827      	ldr	r0, [pc, #156]	@ (8004f28 <MX_GPIO_Init+0x16c>)
 8004e8c:	f006 fa00 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004e90:	2307      	movs	r3, #7
 8004e92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e94:	2301      	movs	r3, #1
 8004e96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ea0:	f107 030c 	add.w	r3, r7, #12
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4821      	ldr	r0, [pc, #132]	@ (8004f2c <MX_GPIO_Init+0x170>)
 8004ea8:	f006 f9f2 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin BOOT0_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin|BOOT0_Pin;
 8004eac:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 8004eb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eba:	f107 030c 	add.w	r3, r7, #12
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	481a      	ldr	r0, [pc, #104]	@ (8004f2c <MX_GPIO_Init+0x170>)
 8004ec2:	f006 f9e5 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004ec6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004eca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004ed8:	f107 030c 	add.w	r3, r7, #12
 8004edc:	4619      	mov	r1, r3
 8004ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ee2:	f006 f9d5 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004ee6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4619      	mov	r1, r3
 8004efa:	480b      	ldr	r0, [pc, #44]	@ (8004f28 <MX_GPIO_Init+0x16c>)
 8004efc:	f006 f9c8 	bl	800b290 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004f00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f06:	2300      	movs	r3, #0
 8004f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004f0e:	f107 030c 	add.w	r3, r7, #12
 8004f12:	4619      	mov	r1, r3
 8004f14:	4805      	ldr	r0, [pc, #20]	@ (8004f2c <MX_GPIO_Init+0x170>)
 8004f16:	f006 f9bb 	bl	800b290 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004f1a:	bf00      	nop
 8004f1c:	3720      	adds	r7, #32
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40021000 	.word	0x40021000
 8004f28:	48000800 	.word	0x48000800
 8004f2c:	48000400 	.word	0x48000400

08004f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f34:	b672      	cpsid	i
}
 8004f36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f38:	bf00      	nop
 8004f3a:	e7fd      	b.n	8004f38 <Error_Handler+0x8>

08004f3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f42:	4b0f      	ldr	r3, [pc, #60]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f46:	4a0e      	ldr	r2, [pc, #56]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	607b      	str	r3, [r7, #4]
 8004f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f5a:	4b09      	ldr	r3, [pc, #36]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5e:	4a08      	ldr	r2, [pc, #32]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f64:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f66:	4b06      	ldr	r3, [pc, #24]	@ (8004f80 <HAL_MspInit+0x44>)
 8004f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004f72:	f009 f833 	bl	800dfdc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f76:	bf00      	nop
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40021000 	.word	0x40021000

08004f84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b09c      	sub	sp, #112	@ 0x70
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	605a      	str	r2, [r3, #4]
 8004f96:	609a      	str	r2, [r3, #8]
 8004f98:	60da      	str	r2, [r3, #12]
 8004f9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f9c:	f107 0318 	add.w	r3, r7, #24
 8004fa0:	2244      	movs	r2, #68	@ 0x44
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f014 f940 	bl	801922a <memset>
  if(hadc->Instance==ADC1)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fb2:	d14d      	bne.n	8005050 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004fb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fb8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004fba:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004fbe:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fc0:	f107 0318 	add.w	r3, r7, #24
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f009 fd47 	bl	800ea58 <HAL_RCCEx_PeriphCLKConfig>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004fd0:	f7ff ffae 	bl	8004f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004fd4:	4b20      	ldr	r3, [pc, #128]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004fda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fec:	4b1a      	ldr	r3, [pc, #104]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff0:	4a19      	ldr	r2, [pc, #100]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004ff2:	f043 0301 	orr.w	r3, r3, #1
 8004ff6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ff8:	4b17      	ldr	r3, [pc, #92]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8004ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ffc:	f003 0301 	and.w	r3, r3, #1
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005004:	4b14      	ldr	r3, [pc, #80]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8005006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005008:	4a13      	ldr	r2, [pc, #76]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 800500a:	f043 0302 	orr.w	r3, r3, #2
 800500e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005010:	4b11      	ldr	r3, [pc, #68]	@ (8005058 <HAL_ADC_MspInit+0xd4>)
 8005012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	60fb      	str	r3, [r7, #12]
 800501a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800501c:	2303      	movs	r3, #3
 800501e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005020:	2303      	movs	r3, #3
 8005022:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005024:	2300      	movs	r3, #0
 8005026:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005028:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800502c:	4619      	mov	r1, r3
 800502e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005032:	f006 f92d 	bl	800b290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8005036:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800503a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800503c:	2303      	movs	r3, #3
 800503e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005040:	2300      	movs	r3, #0
 8005042:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005044:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005048:	4619      	mov	r1, r3
 800504a:	4804      	ldr	r0, [pc, #16]	@ (800505c <HAL_ADC_MspInit+0xd8>)
 800504c:	f006 f920 	bl	800b290 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005050:	bf00      	nop
 8005052:	3770      	adds	r7, #112	@ 0x70
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40021000 	.word	0x40021000
 800505c:	48000400 	.word	0x48000400

08005060 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08a      	sub	sp, #40	@ 0x28
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005068:	f107 0314 	add.w	r3, r7, #20
 800506c:	2200      	movs	r2, #0
 800506e:	601a      	str	r2, [r3, #0]
 8005070:	605a      	str	r2, [r3, #4]
 8005072:	609a      	str	r2, [r3, #8]
 8005074:	60da      	str	r2, [r3, #12]
 8005076:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a15      	ldr	r2, [pc, #84]	@ (80050d4 <HAL_DAC_MspInit+0x74>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d124      	bne.n	80050cc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8005082:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 8005084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005086:	4a14      	ldr	r2, [pc, #80]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 8005088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800508c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800508e:	4b12      	ldr	r3, [pc, #72]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 8005090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800509a:	4b0f      	ldr	r3, [pc, #60]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 800509c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800509e:	4a0e      	ldr	r2, [pc, #56]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 80050a0:	f043 0301 	orr.w	r3, r3, #1
 80050a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050a6:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <HAL_DAC_MspInit+0x78>)
 80050a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80050b2:	2330      	movs	r3, #48	@ 0x30
 80050b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80050b6:	2303      	movs	r3, #3
 80050b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050ba:	2300      	movs	r3, #0
 80050bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050be:	f107 0314 	add.w	r3, r7, #20
 80050c2:	4619      	mov	r1, r3
 80050c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050c8:	f006 f8e2 	bl	800b290 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80050cc:	bf00      	nop
 80050ce:	3728      	adds	r7, #40	@ 0x28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	50000800 	.word	0x50000800
 80050d8:	40021000 	.word	0x40021000

080050dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b09c      	sub	sp, #112	@ 0x70
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	605a      	str	r2, [r3, #4]
 80050ee:	609a      	str	r2, [r3, #8]
 80050f0:	60da      	str	r2, [r3, #12]
 80050f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050f4:	f107 0318 	add.w	r3, r7, #24
 80050f8:	2244      	movs	r2, #68	@ 0x44
 80050fa:	2100      	movs	r1, #0
 80050fc:	4618      	mov	r0, r3
 80050fe:	f014 f894 	bl	801922a <memset>
  if(hi2c->Instance==I2C1)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a2d      	ldr	r2, [pc, #180]	@ (80051bc <HAL_I2C_MspInit+0xe0>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d153      	bne.n	80051b4 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800510c:	2340      	movs	r3, #64	@ 0x40
 800510e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005110:	2300      	movs	r3, #0
 8005112:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005114:	f107 0318 	add.w	r3, r7, #24
 8005118:	4618      	mov	r0, r3
 800511a:	f009 fc9d 	bl	800ea58 <HAL_RCCEx_PeriphCLKConfig>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8005124:	f7ff ff04 	bl	8004f30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005128:	4b25      	ldr	r3, [pc, #148]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 800512a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512c:	4a24      	ldr	r2, [pc, #144]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 800512e:	f043 0301 	orr.w	r3, r3, #1
 8005132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005134:	4b22      	ldr	r3, [pc, #136]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 8005136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005140:	4b1f      	ldr	r3, [pc, #124]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 8005142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005144:	4a1e      	ldr	r2, [pc, #120]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 8005146:	f043 0302 	orr.w	r3, r3, #2
 800514a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800514c:	4b1c      	ldr	r3, [pc, #112]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 800514e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	613b      	str	r3, [r7, #16]
 8005156:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005158:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800515c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800515e:	2312      	movs	r3, #18
 8005160:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005162:	2300      	movs	r3, #0
 8005164:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005166:	2300      	movs	r3, #0
 8005168:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800516a:	2304      	movs	r3, #4
 800516c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005172:	4619      	mov	r1, r3
 8005174:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005178:	f006 f88a 	bl	800b290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800517c:	2380      	movs	r3, #128	@ 0x80
 800517e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005180:	2312      	movs	r3, #18
 8005182:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005184:	2300      	movs	r3, #0
 8005186:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005188:	2300      	movs	r3, #0
 800518a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800518c:	2304      	movs	r3, #4
 800518e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005190:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005194:	4619      	mov	r1, r3
 8005196:	480b      	ldr	r0, [pc, #44]	@ (80051c4 <HAL_I2C_MspInit+0xe8>)
 8005198:	f006 f87a 	bl	800b290 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800519c:	4b08      	ldr	r3, [pc, #32]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 800519e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a0:	4a07      	ldr	r2, [pc, #28]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 80051a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80051a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80051a8:	4b05      	ldr	r3, [pc, #20]	@ (80051c0 <HAL_I2C_MspInit+0xe4>)
 80051aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051b0:	60fb      	str	r3, [r7, #12]
 80051b2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80051b4:	bf00      	nop
 80051b6:	3770      	adds	r7, #112	@ 0x70
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40005400 	.word	0x40005400
 80051c0:	40021000 	.word	0x40021000
 80051c4:	48000400 	.word	0x48000400

080051c8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08a      	sub	sp, #40	@ 0x28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051d0:	f107 0314 	add.w	r3, r7, #20
 80051d4:	2200      	movs	r2, #0
 80051d6:	601a      	str	r2, [r3, #0]
 80051d8:	605a      	str	r2, [r3, #4]
 80051da:	609a      	str	r2, [r3, #8]
 80051dc:	60da      	str	r2, [r3, #12]
 80051de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a25      	ldr	r2, [pc, #148]	@ (800527c <HAL_SPI_MspInit+0xb4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d144      	bne.n	8005274 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80051ea:	4b25      	ldr	r3, [pc, #148]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 80051ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ee:	4a24      	ldr	r2, [pc, #144]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 80051f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80051f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80051f6:	4b22      	ldr	r3, [pc, #136]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 80051f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051fe:	613b      	str	r3, [r7, #16]
 8005200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005202:	4b1f      	ldr	r3, [pc, #124]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 8005204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005206:	4a1e      	ldr	r2, [pc, #120]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 8005208:	f043 0301 	orr.w	r3, r3, #1
 800520c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800520e:	4b1c      	ldr	r3, [pc, #112]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 8005210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800521a:	4b19      	ldr	r3, [pc, #100]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 800521c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800521e:	4a18      	ldr	r2, [pc, #96]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 8005220:	f043 0302 	orr.w	r3, r3, #2
 8005224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005226:	4b16      	ldr	r3, [pc, #88]	@ (8005280 <HAL_SPI_MspInit+0xb8>)
 8005228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	60bb      	str	r3, [r7, #8]
 8005230:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005232:	23c0      	movs	r3, #192	@ 0xc0
 8005234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005236:	2302      	movs	r3, #2
 8005238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800523a:	2300      	movs	r3, #0
 800523c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800523e:	2300      	movs	r3, #0
 8005240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005242:	2305      	movs	r3, #5
 8005244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005246:	f107 0314 	add.w	r3, r7, #20
 800524a:	4619      	mov	r1, r3
 800524c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005250:	f006 f81e 	bl	800b290 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005254:	2308      	movs	r3, #8
 8005256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005258:	2302      	movs	r3, #2
 800525a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800525c:	2300      	movs	r3, #0
 800525e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005260:	2300      	movs	r3, #0
 8005262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005264:	2305      	movs	r3, #5
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005268:	f107 0314 	add.w	r3, r7, #20
 800526c:	4619      	mov	r1, r3
 800526e:	4805      	ldr	r0, [pc, #20]	@ (8005284 <HAL_SPI_MspInit+0xbc>)
 8005270:	f006 f80e 	bl	800b290 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005274:	bf00      	nop
 8005276:	3728      	adds	r7, #40	@ 0x28
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40013000 	.word	0x40013000
 8005280:	40021000 	.word	0x40021000
 8005284:	48000400 	.word	0x48000400

08005288 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b09a      	sub	sp, #104	@ 0x68
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005290:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	605a      	str	r2, [r3, #4]
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	60da      	str	r2, [r3, #12]
 800529e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80052a0:	f107 0310 	add.w	r3, r7, #16
 80052a4:	2244      	movs	r2, #68	@ 0x44
 80052a6:	2100      	movs	r1, #0
 80052a8:	4618      	mov	r0, r3
 80052aa:	f013 ffbe 	bl	801922a <memset>
  if(huart->Instance==USART1)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a4d      	ldr	r2, [pc, #308]	@ (80053e8 <HAL_UART_MspInit+0x160>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	f040 8093 	bne.w	80053e0 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80052ba:	2301      	movs	r3, #1
 80052bc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80052be:	2300      	movs	r3, #0
 80052c0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052c2:	f107 0310 	add.w	r3, r7, #16
 80052c6:	4618      	mov	r0, r3
 80052c8:	f009 fbc6 	bl	800ea58 <HAL_RCCEx_PeriphCLKConfig>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80052d2:	f7ff fe2d 	bl	8004f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80052d6:	4b45      	ldr	r3, [pc, #276]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052da:	4a44      	ldr	r2, [pc, #272]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80052e2:	4b42      	ldr	r3, [pc, #264]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ee:	4b3f      	ldr	r3, [pc, #252]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f2:	4a3e      	ldr	r2, [pc, #248]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80052fa:	4b3c      	ldr	r3, [pc, #240]	@ (80053ec <HAL_UART_MspInit+0x164>)
 80052fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8005306:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800530a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800530c:	2302      	movs	r3, #2
 800530e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005310:	2300      	movs	r3, #0
 8005312:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005314:	2300      	movs	r3, #0
 8005316:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005318:	2307      	movs	r3, #7
 800531a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005320:	4619      	mov	r1, r3
 8005322:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005326:	f005 ffb3 	bl	800b290 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800532a:	4b31      	ldr	r3, [pc, #196]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 800532c:	4a31      	ldr	r2, [pc, #196]	@ (80053f4 <HAL_UART_MspInit+0x16c>)
 800532e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005330:	4b2f      	ldr	r3, [pc, #188]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005332:	2218      	movs	r2, #24
 8005334:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005336:	4b2e      	ldr	r3, [pc, #184]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005338:	2200      	movs	r2, #0
 800533a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800533c:	4b2c      	ldr	r3, [pc, #176]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 800533e:	2200      	movs	r2, #0
 8005340:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005342:	4b2b      	ldr	r3, [pc, #172]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005344:	2280      	movs	r2, #128	@ 0x80
 8005346:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005348:	4b29      	ldr	r3, [pc, #164]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 800534a:	2200      	movs	r2, #0
 800534c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800534e:	4b28      	ldr	r3, [pc, #160]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005350:	2200      	movs	r2, #0
 8005352:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005354:	4b26      	ldr	r3, [pc, #152]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005356:	2200      	movs	r2, #0
 8005358:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800535a:	4b25      	ldr	r3, [pc, #148]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 800535c:	2200      	movs	r2, #0
 800535e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005360:	4823      	ldr	r0, [pc, #140]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005362:	f005 fc63 	bl	800ac2c <HAL_DMA_Init>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 800536c:	f7ff fde0 	bl	8004f30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a1f      	ldr	r2, [pc, #124]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 8005374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005378:	4a1d      	ldr	r2, [pc, #116]	@ (80053f0 <HAL_UART_MspInit+0x168>)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800537e:	4b1e      	ldr	r3, [pc, #120]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 8005380:	4a1e      	ldr	r2, [pc, #120]	@ (80053fc <HAL_UART_MspInit+0x174>)
 8005382:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005384:	4b1c      	ldr	r3, [pc, #112]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 8005386:	2219      	movs	r2, #25
 8005388:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800538a:	4b1b      	ldr	r3, [pc, #108]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 800538c:	2210      	movs	r2, #16
 800538e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005390:	4b19      	ldr	r3, [pc, #100]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 8005392:	2200      	movs	r2, #0
 8005394:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005396:	4b18      	ldr	r3, [pc, #96]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 8005398:	2280      	movs	r2, #128	@ 0x80
 800539a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800539c:	4b16      	ldr	r3, [pc, #88]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 800539e:	2200      	movs	r2, #0
 80053a0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053a2:	4b15      	ldr	r3, [pc, #84]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80053a8:	4b13      	ldr	r3, [pc, #76]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80053ae:	4b12      	ldr	r3, [pc, #72]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80053b4:	4810      	ldr	r0, [pc, #64]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053b6:	f005 fc39 	bl	800ac2c <HAL_DMA_Init>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80053c0:	f7ff fdb6 	bl	8004f30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a0c      	ldr	r2, [pc, #48]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053c8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80053ca:	4a0b      	ldr	r2, [pc, #44]	@ (80053f8 <HAL_UART_MspInit+0x170>)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80053d0:	2200      	movs	r2, #0
 80053d2:	2100      	movs	r1, #0
 80053d4:	2025      	movs	r0, #37	@ 0x25
 80053d6:	f005 f97e 	bl	800a6d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80053da:	2025      	movs	r0, #37	@ 0x25
 80053dc:	f005 f995 	bl	800a70a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80053e0:	bf00      	nop
 80053e2:	3768      	adds	r7, #104	@ 0x68
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40013800 	.word	0x40013800
 80053ec:	40021000 	.word	0x40021000
 80053f0:	200012e8 	.word	0x200012e8
 80053f4:	40020008 	.word	0x40020008
 80053f8:	20001348 	.word	0x20001348
 80053fc:	4002001c 	.word	0x4002001c

08005400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005400:	b480      	push	{r7}
 8005402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005404:	bf00      	nop
 8005406:	e7fd      	b.n	8005404 <NMI_Handler+0x4>

08005408 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800540c:	bf00      	nop
 800540e:	e7fd      	b.n	800540c <HardFault_Handler+0x4>

08005410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <MemManage_Handler+0x4>

08005418 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800541c:	bf00      	nop
 800541e:	e7fd      	b.n	800541c <BusFault_Handler+0x4>

08005420 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005424:	bf00      	nop
 8005426:	e7fd      	b.n	8005424 <UsageFault_Handler+0x4>

08005428 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800542c:	bf00      	nop
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005436:	b480      	push	{r7}
 8005438:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800543a:	bf00      	nop
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005448:	bf00      	nop
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr

08005452 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005456:	f003 fbf3 	bl	8008c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800545a:	bf00      	nop
 800545c:	bd80      	pop	{r7, pc}
	...

08005460 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005464:	4802      	ldr	r0, [pc, #8]	@ (8005470 <DMA1_Channel1_IRQHandler+0x10>)
 8005466:	f005 fdc4 	bl	800aff2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	200012e8 	.word	0x200012e8

08005474 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005478:	4802      	ldr	r0, [pc, #8]	@ (8005484 <DMA1_Channel2_IRQHandler+0x10>)
 800547a:	f005 fdba 	bl	800aff2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800547e:	bf00      	nop
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20001348 	.word	0x20001348

08005488 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800548c:	4802      	ldr	r0, [pc, #8]	@ (8005498 <USB_LP_IRQHandler+0x10>)
 800548e:	f007 f8f0 	bl	800c672 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8005492:	bf00      	nop
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20003898 	.word	0x20003898

0800549c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80054a0:	480c      	ldr	r0, [pc, #48]	@ (80054d4 <USART1_IRQHandler+0x38>)
 80054a2:	f00a fb3d 	bl	800fb20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 80054a6:	4b0b      	ldr	r3, [pc, #44]	@ (80054d4 <USART1_IRQHandler+0x38>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b0:	2b40      	cmp	r3, #64	@ 0x40
 80054b2:	d10d      	bne.n	80054d0 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80054b4:	4b07      	ldr	r3, [pc, #28]	@ (80054d4 <USART1_IRQHandler+0x38>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2240      	movs	r2, #64	@ 0x40
 80054ba:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80054bc:	4b05      	ldr	r3, [pc, #20]	@ (80054d4 <USART1_IRQHandler+0x38>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	4b04      	ldr	r3, [pc, #16]	@ (80054d4 <USART1_IRQHandler+0x38>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054ca:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80054cc:	f002 fb0a 	bl	8007ae4 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80054d0:	bf00      	nop
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	20001254 	.word	0x20001254

080054d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  return 1;
 80054dc:	2301      	movs	r3, #1
}
 80054de:	4618      	mov	r0, r3
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <_kill>:

int _kill(int pid, int sig)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80054f2:	f013 feed 	bl	80192d0 <__errno>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2216      	movs	r2, #22
 80054fa:	601a      	str	r2, [r3, #0]
  return -1;
 80054fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005500:	4618      	mov	r0, r3
 8005502:	3708      	adds	r7, #8
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <_exit>:

void _exit (int status)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005510:	f04f 31ff 	mov.w	r1, #4294967295
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7ff ffe7 	bl	80054e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800551a:	bf00      	nop
 800551c:	e7fd      	b.n	800551a <_exit+0x12>

0800551e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800551e:	b580      	push	{r7, lr}
 8005520:	b086      	sub	sp, #24
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	e00a      	b.n	8005546 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005530:	f3af 8000 	nop.w
 8005534:	4601      	mov	r1, r0
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	60ba      	str	r2, [r7, #8]
 800553c:	b2ca      	uxtb	r2, r1
 800553e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	3301      	adds	r3, #1
 8005544:	617b      	str	r3, [r7, #20]
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	dbf0      	blt.n	8005530 <_read+0x12>
  }

  return len;
 800554e:	687b      	ldr	r3, [r7, #4]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	e009      	b.n	800557e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	60ba      	str	r2, [r7, #8]
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	3301      	adds	r3, #1
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	429a      	cmp	r2, r3
 8005584:	dbf1      	blt.n	800556a <_write+0x12>
  }
  return len;
 8005586:	687b      	ldr	r3, [r7, #4]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <_close>:

int _close(int file)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800559c:	4618      	mov	r0, r3
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055b8:	605a      	str	r2, [r3, #4]
  return 0;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <_isatty>:

int _isatty(int file)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80055d0:	2301      	movs	r3, #1
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055de:	b480      	push	{r7}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	60f8      	str	r0, [r7, #12]
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3714      	adds	r7, #20
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005600:	4a14      	ldr	r2, [pc, #80]	@ (8005654 <_sbrk+0x5c>)
 8005602:	4b15      	ldr	r3, [pc, #84]	@ (8005658 <_sbrk+0x60>)
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800560c:	4b13      	ldr	r3, [pc, #76]	@ (800565c <_sbrk+0x64>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005614:	4b11      	ldr	r3, [pc, #68]	@ (800565c <_sbrk+0x64>)
 8005616:	4a12      	ldr	r2, [pc, #72]	@ (8005660 <_sbrk+0x68>)
 8005618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800561a:	4b10      	ldr	r3, [pc, #64]	@ (800565c <_sbrk+0x64>)
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4413      	add	r3, r2
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	429a      	cmp	r2, r3
 8005626:	d207      	bcs.n	8005638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005628:	f013 fe52 	bl	80192d0 <__errno>
 800562c:	4603      	mov	r3, r0
 800562e:	220c      	movs	r2, #12
 8005630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005632:	f04f 33ff 	mov.w	r3, #4294967295
 8005636:	e009      	b.n	800564c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005638:	4b08      	ldr	r3, [pc, #32]	@ (800565c <_sbrk+0x64>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800563e:	4b07      	ldr	r3, [pc, #28]	@ (800565c <_sbrk+0x64>)
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4413      	add	r3, r2
 8005646:	4a05      	ldr	r2, [pc, #20]	@ (800565c <_sbrk+0x64>)
 8005648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800564a:	68fb      	ldr	r3, [r7, #12]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	20008000 	.word	0x20008000
 8005658:	00000400 	.word	0x00000400
 800565c:	200013a8 	.word	0x200013a8
 8005660:	20003ee0 	.word	0x20003ee0

08005664 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005668:	4b06      	ldr	r3, [pc, #24]	@ (8005684 <SystemInit+0x20>)
 800566a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566e:	4a05      	ldr	r2, [pc, #20]	@ (8005684 <SystemInit+0x20>)
 8005670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005678:	bf00      	nop
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	e000ed00 	.word	0xe000ed00

08005688 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7fa fe15 	bl	80002c0 <strlen>
 8005696:	4603      	mov	r3, r0
 8005698:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800569a:	89fb      	ldrh	r3, [r7, #14]
 800569c:	4619      	mov	r1, r3
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f012 fbaa 	bl	8017df8 <CDC_Transmit_FS>
}
 80056a4:	bf00      	nop
 80056a6:	3710      	adds	r7, #16
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b0a2      	sub	sp, #136	@ 0x88
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80056b4:	f107 0008 	add.w	r0, r7, #8
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a06      	ldr	r2, [pc, #24]	@ (80056d4 <usb_serial_println+0x28>)
 80056bc:	2180      	movs	r1, #128	@ 0x80
 80056be:	f013 fcff 	bl	80190c0 <sniprintf>
	usb_serial_print(buffer);
 80056c2:	f107 0308 	add.w	r3, r7, #8
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7ff ffde 	bl	8005688 <usb_serial_print>
}
 80056cc:	bf00      	nop
 80056ce:	3788      	adds	r7, #136	@ 0x88
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	0801b780 	.word	0x0801b780

080056d8 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	4603      	mov	r3, r0
 80056e0:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	d813      	bhi.n	8005710 <get_function_code+0x38>
 80056e8:	a201      	add	r2, pc, #4	@ (adr r2, 80056f0 <get_function_code+0x18>)
 80056ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ee:	bf00      	nop
 80056f0:	08005701 	.word	0x08005701
 80056f4:	08005705 	.word	0x08005705
 80056f8:	08005709 	.word	0x08005709
 80056fc:	0800570d 	.word	0x0800570d
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8005700:	2301      	movs	r3, #1
 8005702:	e006      	b.n	8005712 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8005704:	2302      	movs	r3, #2
 8005706:	e004      	b.n	8005712 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8005708:	2303      	movs	r3, #3
 800570a:	e002      	b.n	8005712 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 800570c:	2304      	movs	r3, #4
 800570e:	e000      	b.n	8005712 <get_function_code+0x3a>
		default: return 0x00;
 8005710:	2300      	movs	r3, #0
	}
}
 8005712:	4618      	mov	r0, r3
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop

08005720 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 800572c:	4b36      	ldr	r3, [pc, #216]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	f083 0301 	eor.w	r3, r3, #1
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d15a      	bne.n	80057f0 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 800573a:	887b      	ldrh	r3, [r7, #2]
 800573c:	2b04      	cmp	r3, #4
 800573e:	d959      	bls.n	80057f4 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	785b      	ldrb	r3, [r3, #1]
 800574a:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 800574c:	4b2e      	ldr	r3, [pc, #184]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 800574e:	785b      	ldrb	r3, [r3, #1]
 8005750:	7bfa      	ldrb	r2, [r7, #15]
 8005752:	429a      	cmp	r2, r3
 8005754:	d150      	bne.n	80057f8 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	3b01      	subs	r3, #1
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	b21b      	sxth	r3, r3
 8005762:	021b      	lsls	r3, r3, #8
 8005764:	b21a      	sxth	r2, r3
 8005766:	887b      	ldrh	r3, [r7, #2]
 8005768:	3b02      	subs	r3, #2
 800576a:	6879      	ldr	r1, [r7, #4]
 800576c:	440b      	add	r3, r1
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	b21b      	sxth	r3, r3
 8005772:	4313      	orrs	r3, r2
 8005774:	b21b      	sxth	r3, r3
 8005776:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005778:	887b      	ldrh	r3, [r7, #2]
 800577a:	3b02      	subs	r3, #2
 800577c:	b29b      	uxth	r3, r3
 800577e:	4619      	mov	r1, r3
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 fe93 	bl	80064ac <modbus_crc16>
 8005786:	4603      	mov	r3, r0
 8005788:	461a      	mov	r2, r3
 800578a:	89bb      	ldrh	r3, [r7, #12]
 800578c:	4293      	cmp	r3, r2
 800578e:	d135      	bne.n	80057fc <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005790:	4b1d      	ldr	r3, [pc, #116]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 8005792:	789b      	ldrb	r3, [r3, #2]
 8005794:	4618      	mov	r0, r3
 8005796:	f7ff ff9f 	bl	80056d8 <get_function_code>
 800579a:	4603      	mov	r3, r0
 800579c:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 800579e:	7bba      	ldrb	r2, [r7, #14]
 80057a0:	7afb      	ldrb	r3, [r7, #11]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d12c      	bne.n	8005800 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 80057a6:	4b18      	ldr	r3, [pc, #96]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d103      	bne.n	80057b6 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 80057ae:	4b16      	ldr	r3, [pc, #88]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 80057b0:	2200      	movs	r2, #0
 80057b2:	701a      	strb	r2, [r3, #0]
		return;
 80057b4:	e025      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 80057b6:	887b      	ldrh	r3, [r7, #2]
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d915      	bls.n	80057e8 <modbus_master_handle_frame+0xc8>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3302      	adds	r3, #2
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d910      	bls.n	80057e8 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3303      	adds	r3, #3
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	b21b      	sxth	r3, r3
 80057ce:	021b      	lsls	r3, r3, #8
 80057d0:	b21a      	sxth	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	3304      	adds	r3, #4
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	b21b      	sxth	r3, r3
 80057da:	4313      	orrs	r3, r2
 80057dc:	b21b      	sxth	r3, r3
 80057de:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 80057e0:	4b09      	ldr	r3, [pc, #36]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	893a      	ldrh	r2, [r7, #8]
 80057e6:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 80057e8:	4b07      	ldr	r3, [pc, #28]	@ (8005808 <modbus_master_handle_frame+0xe8>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
 80057ee:	e008      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80057f0:	bf00      	nop
 80057f2:	e006      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80057f4:	bf00      	nop
 80057f6:	e004      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80057f8:	bf00      	nop
 80057fa:	e002      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80057fc:	bf00      	nop
 80057fe:	e000      	b.n	8005802 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8005800:	bf00      	nop
}
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	200013ac 	.word	0x200013ac

0800580c <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	4603      	mov	r3, r0
 8005816:	71fb      	strb	r3, [r7, #7]
 8005818:	460b      	mov	r3, r1
 800581a:	71bb      	strb	r3, [r7, #6]
 800581c:	4613      	mov	r3, r2
 800581e:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8005820:	4b1d      	ldr	r3, [pc, #116]	@ (8005898 <modbus_master_request_read+0x8c>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <modbus_master_request_read+0x20>
 8005828:	2300      	movs	r3, #0
 800582a:	e030      	b.n	800588e <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 800582c:	79bb      	ldrb	r3, [r7, #6]
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff ff52 	bl	80056d8 <get_function_code>
 8005834:	4603      	mov	r3, r0
 8005836:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8005838:	79fb      	ldrb	r3, [r7, #7]
 800583a:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 800583c:	7dfb      	ldrb	r3, [r7, #23]
 800583e:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8005840:	88bb      	ldrh	r3, [r7, #4]
 8005842:	0a1b      	lsrs	r3, r3, #8
 8005844:	b29b      	uxth	r3, r3
 8005846:	b2db      	uxtb	r3, r3
 8005848:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 800584a:	88bb      	ldrh	r3, [r7, #4]
 800584c:	b2db      	uxtb	r3, r3
 800584e:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8005850:	2300      	movs	r3, #0
 8005852:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005854:	2301      	movs	r3, #1
 8005856:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005858:	f107 030c 	add.w	r3, r7, #12
 800585c:	2108      	movs	r1, #8
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fe62 	bl	8006528 <modbus_send_response>

	current_request.active = true;
 8005864:	4b0c      	ldr	r3, [pc, #48]	@ (8005898 <modbus_master_request_read+0x8c>)
 8005866:	2201      	movs	r2, #1
 8005868:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 800586a:	4a0b      	ldr	r2, [pc, #44]	@ (8005898 <modbus_master_request_read+0x8c>)
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005870:	4a09      	ldr	r2, [pc, #36]	@ (8005898 <modbus_master_request_read+0x8c>)
 8005872:	79bb      	ldrb	r3, [r7, #6]
 8005874:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8005876:	4a08      	ldr	r2, [pc, #32]	@ (8005898 <modbus_master_request_read+0x8c>)
 8005878:	88bb      	ldrh	r3, [r7, #4]
 800587a:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 800587c:	4a06      	ldr	r2, [pc, #24]	@ (8005898 <modbus_master_request_read+0x8c>)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8005882:	f000 fea7 	bl	80065d4 <get_ms>
 8005886:	4603      	mov	r3, r0
 8005888:	4a03      	ldr	r2, [pc, #12]	@ (8005898 <modbus_master_request_read+0x8c>)
 800588a:	6093      	str	r3, [r2, #8]

	return true;
 800588c:	2301      	movs	r3, #1
}
 800588e:	4618      	mov	r0, r3
 8005890:	3718      	adds	r7, #24
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	200013ac 	.word	0x200013ac

0800589c <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 80058a2:	f000 fe97 	bl	80065d4 <get_ms>
 80058a6:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 80058a8:	4b08      	ldr	r3, [pc, #32]	@ (80058cc <modbus_master_poll_timeout+0x30>)
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d008      	beq.n	80058c2 <modbus_master_poll_timeout+0x26>
 80058b0:	4b06      	ldr	r3, [pc, #24]	@ (80058cc <modbus_master_poll_timeout+0x30>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2bc8      	cmp	r3, #200	@ 0xc8
 80058ba:	d902      	bls.n	80058c2 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80058bc:	4b03      	ldr	r3, [pc, #12]	@ (80058cc <modbus_master_poll_timeout+0x30>)
 80058be:	2200      	movs	r2, #0
 80058c0:	701a      	strb	r2, [r3, #0]
	}
}
 80058c2:	bf00      	nop
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	200013ac 	.word	0x200013ac

080058d0 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
	return current_request.active;
 80058d4:	4b03      	ldr	r3, [pc, #12]	@ (80058e4 <modbus_master_is_busy+0x14>)
 80058d6:	781b      	ldrb	r3, [r3, #0]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	200013ac 	.word	0x200013ac

080058e8 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	4603      	mov	r3, r0
 80058f0:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80058f2:	4a04      	ldr	r2, [pc, #16]	@ (8005904 <modbus_Setup+0x1c>)
 80058f4:	79fb      	ldrb	r3, [r7, #7]
 80058f6:	7013      	strb	r3, [r2, #0]
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	200013bc 	.word	0x200013bc

08005908 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8005908:	b580      	push	{r7, lr}
 800590a:	b0e0      	sub	sp, #384	@ 0x180
 800590c:	af00      	add	r7, sp, #0
 800590e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005912:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005916:	6018      	str	r0, [r3, #0]
 8005918:	460a      	mov	r2, r1
 800591a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800591e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005922:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8005924:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005928:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800592c:	881b      	ldrh	r3, [r3, #0]
 800592e:	2b05      	cmp	r3, #5
 8005930:	f240 85a5 	bls.w	800647e <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8005934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005938:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8005944:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005948:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	785b      	ldrb	r3, [r3, #1]
 8005950:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005954:	4bcb      	ldr	r3, [pc, #812]	@ (8005c84 <modbus_slave_handle_frame+0x37c>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 800595c:	429a      	cmp	r2, r3
 800595e:	f040 8590 	bne.w	8006482 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8005962:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005966:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800596a:	881b      	ldrh	r3, [r3, #0]
 800596c:	3b01      	subs	r3, #1
 800596e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005972:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	4413      	add	r3, r2
 800597a:	781b      	ldrb	r3, [r3, #0]
 800597c:	b21b      	sxth	r3, r3
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	b21a      	sxth	r2, r3
 8005982:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005986:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	3b02      	subs	r3, #2
 800598e:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005992:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005996:	6809      	ldr	r1, [r1, #0]
 8005998:	440b      	add	r3, r1
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	b21b      	sxth	r3, r3
 800599e:	4313      	orrs	r3, r2
 80059a0:	b21b      	sxth	r3, r3
 80059a2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80059a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059aa:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80059ae:	881b      	ldrh	r3, [r3, #0]
 80059b0:	3b02      	subs	r3, #2
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059bc:	4611      	mov	r1, r2
 80059be:	6818      	ldr	r0, [r3, #0]
 80059c0:	f000 fd74 	bl	80064ac <modbus_crc16>
 80059c4:	4603      	mov	r3, r0
 80059c6:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80059ca:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80059ce:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80059d2:	429a      	cmp	r2, r3
 80059d4:	f040 8557 	bne.w	8006486 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80059d8:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80059dc:	3b01      	subs	r3, #1
 80059de:	2b0f      	cmp	r3, #15
 80059e0:	f200 853f 	bhi.w	8006462 <modbus_slave_handle_frame+0xb5a>
 80059e4:	a201      	add	r2, pc, #4	@ (adr r2, 80059ec <modbus_slave_handle_frame+0xe4>)
 80059e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ea:	bf00      	nop
 80059ec:	08005a2d 	.word	0x08005a2d
 80059f0:	08005bd5 	.word	0x08005bd5
 80059f4:	08005d89 	.word	0x08005d89
 80059f8:	08005ef3 	.word	0x08005ef3
 80059fc:	08006069 	.word	0x08006069
 8005a00:	08006115 	.word	0x08006115
 8005a04:	08006463 	.word	0x08006463
 8005a08:	08006463 	.word	0x08006463
 8005a0c:	08006463 	.word	0x08006463
 8005a10:	08006463 	.word	0x08006463
 8005a14:	08006463 	.word	0x08006463
 8005a18:	08006463 	.word	0x08006463
 8005a1c:	08006463 	.word	0x08006463
 8005a20:	08006463 	.word	0x08006463
 8005a24:	080061ad 	.word	0x080061ad
 8005a28:	08006321 	.word	0x08006321
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005a2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	3302      	adds	r3, #2
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	b21b      	sxth	r3, r3
 8005a3c:	021b      	lsls	r3, r3, #8
 8005a3e:	b21a      	sxth	r2, r3
 8005a40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3303      	adds	r3, #3
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	b21b      	sxth	r3, r3
 8005a50:	4313      	orrs	r3, r2
 8005a52:	b21b      	sxth	r3, r3
 8005a54:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005a58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3304      	adds	r3, #4
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	b21b      	sxth	r3, r3
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	b21a      	sxth	r2, r3
 8005a6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3305      	adds	r3, #5
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	b21b      	sxth	r3, r3
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	b21b      	sxth	r3, r3
 8005a80:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005a84:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d003      	beq.n	8005a94 <modbus_slave_handle_frame+0x18c>
 8005a8c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	d909      	bls.n	8005aa8 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a94:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a98:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a9c:	2203      	movs	r2, #3
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 fd6c 	bl	800657c <modbus_send_exception>
				return;
 8005aa4:	f000 bcf0 	b.w	8006488 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8005aa8:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8005aac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005ab0:	4413      	add	r3, r2
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005aba:	4b73      	ldr	r3, [pc, #460]	@ (8005c88 <modbus_slave_handle_frame+0x380>)
 8005abc:	881b      	ldrh	r3, [r3, #0]
 8005abe:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d309      	bcc.n	8005ada <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ac6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005aca:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ace:	2202      	movs	r2, #2
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 fd53 	bl	800657c <modbus_send_exception>
				return;
 8005ad6:	f000 bcd7 	b.w	8006488 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005ada:	4b6a      	ldr	r3, [pc, #424]	@ (8005c84 <modbus_slave_handle_frame+0x37c>)
 8005adc:	781a      	ldrb	r2, [r3, #0]
 8005ade:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ae2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ae6:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005ae8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005aec:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005af0:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005af4:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8005af6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005afa:	3307      	adds	r3, #7
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	da00      	bge.n	8005b02 <modbus_slave_handle_frame+0x1fa>
 8005b00:	3307      	adds	r3, #7
 8005b02:	10db      	asrs	r3, r3, #3
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b0a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b0e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005b10:	2303      	movs	r3, #3
 8005b12:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005b16:	2300      	movs	r3, #0
 8005b18:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8005b22:	2300      	movs	r3, #0
 8005b24:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005b28:	e044      	b.n	8005bb4 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8005b2a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fd f8e6 	bl	8002d00 <io_coil_read>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8005b3a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d10b      	bne.n	8005b5a <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005b42:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b46:	2201      	movs	r2, #1
 8005b48:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4c:	b25a      	sxtb	r2, r3
 8005b4e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005b52:	4313      	orrs	r3, r2
 8005b54:	b25b      	sxtb	r3, r3
 8005b56:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005b5a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b5e:	3301      	adds	r3, #1
 8005b60:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005b64:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005b68:	2b08      	cmp	r3, #8
 8005b6a:	d006      	beq.n	8005b7a <modbus_slave_handle_frame+0x272>
 8005b6c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005b70:	3b01      	subs	r3, #1
 8005b72:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d112      	bne.n	8005ba0 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005b7a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005b7e:	1c5a      	adds	r2, r3, #1
 8005b80:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005b84:	4619      	mov	r1, r3
 8005b86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b8e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005b92:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005ba0:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8005baa:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005bae:	3301      	adds	r3, #1
 8005bb0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005bb4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005bb8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	dbb4      	blt.n	8005b2a <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8005bc0:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8005bc4:	f107 030c 	add.w	r3, r7, #12
 8005bc8:	4611      	mov	r1, r2
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fcac 	bl	8006528 <modbus_send_response>
 8005bd0:	f000 bc5a 	b.w	8006488 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005bd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3302      	adds	r3, #2
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	b21b      	sxth	r3, r3
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	b21a      	sxth	r2, r3
 8005be8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3303      	adds	r3, #3
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	b21b      	sxth	r3, r3
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	b21b      	sxth	r3, r3
 8005bfc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8005c00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	b21b      	sxth	r3, r3
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	b21a      	sxth	r2, r3
 8005c14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	3305      	adds	r3, #5
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	b21b      	sxth	r3, r3
 8005c24:	4313      	orrs	r3, r2
 8005c26:	b21b      	sxth	r3, r3
 8005c28:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005c2c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d003      	beq.n	8005c3c <modbus_slave_handle_frame+0x334>
 8005c34:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d909      	bls.n	8005c50 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c3c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c40:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c44:	2203      	movs	r2, #3
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 fc98 	bl	800657c <modbus_send_exception>
				return;
 8005c4c:	f000 bc1c 	b.w	8006488 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005c50:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005c54:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005c58:	4413      	add	r3, r2
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005c62:	4b0a      	ldr	r3, [pc, #40]	@ (8005c8c <modbus_slave_handle_frame+0x384>)
 8005c64:	881b      	ldrh	r3, [r3, #0]
 8005c66:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d310      	bcc.n	8005c90 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005c6e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c72:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c76:	2202      	movs	r2, #2
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f000 fc7f 	bl	800657c <modbus_send_exception>
				return;
 8005c7e:	f000 bc03 	b.w	8006488 <modbus_slave_handle_frame+0xb80>
 8005c82:	bf00      	nop
 8005c84:	200013bc 	.word	0x200013bc
 8005c88:	20000c28 	.word	0x20000c28
 8005c8c:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005c90:	4bc3      	ldr	r3, [pc, #780]	@ (8005fa0 <modbus_slave_handle_frame+0x698>)
 8005c92:	781a      	ldrb	r2, [r3, #0]
 8005c94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c98:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c9c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005c9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ca2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ca6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005caa:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005cac:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005cb0:	3307      	adds	r3, #7
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	da00      	bge.n	8005cb8 <modbus_slave_handle_frame+0x3b0>
 8005cb6:	3307      	adds	r3, #7
 8005cb8:	10db      	asrs	r3, r3, #3
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cc0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005cc4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005cde:	e044      	b.n	8005d6a <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005ce0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7fd f8cb 	bl	8002e80 <io_discrete_in_read>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005cf0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d10b      	bne.n	8005d10 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005cf8:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	b25a      	sxtb	r2, r3
 8005d04:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	b25b      	sxtb	r3, r3
 8005d0c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005d10:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005d14:	3301      	adds	r3, #1
 8005d16:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005d1a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005d1e:	2b08      	cmp	r3, #8
 8005d20:	d006      	beq.n	8005d30 <modbus_slave_handle_frame+0x428>
 8005d22:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d26:	3b01      	subs	r3, #1
 8005d28:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d112      	bne.n	8005d56 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005d30:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005d34:	1c5a      	adds	r2, r3, #1
 8005d36:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d40:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005d44:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005d48:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005d50:	2300      	movs	r3, #0
 8005d52:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005d56:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005d60:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005d64:	3301      	adds	r3, #1
 8005d66:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005d6a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005d6e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005d72:	429a      	cmp	r2, r3
 8005d74:	dbb4      	blt.n	8005ce0 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005d76:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005d7a:	f107 030c 	add.w	r3, r7, #12
 8005d7e:	4611      	mov	r1, r2
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fbd1 	bl	8006528 <modbus_send_response>
 8005d86:	e37f      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005d88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3302      	adds	r3, #2
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	b21b      	sxth	r3, r3
 8005d98:	021b      	lsls	r3, r3, #8
 8005d9a:	b21a      	sxth	r2, r3
 8005d9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005da0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3303      	adds	r3, #3
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	b21b      	sxth	r3, r3
 8005dac:	4313      	orrs	r3, r2
 8005dae:	b21b      	sxth	r3, r3
 8005db0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005db4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005db8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	b21a      	sxth	r2, r3
 8005dc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005dcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3305      	adds	r3, #5
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	b21b      	sxth	r3, r3
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	b21b      	sxth	r3, r3
 8005ddc:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005de0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d005      	beq.n	8005df4 <modbus_slave_handle_frame+0x4ec>
 8005de8:	4b6e      	ldr	r3, [pc, #440]	@ (8005fa4 <modbus_slave_handle_frame+0x69c>)
 8005dea:	881b      	ldrh	r3, [r3, #0]
 8005dec:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d908      	bls.n	8005e06 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005df4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005df8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005dfc:	2203      	movs	r2, #3
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f000 fbbc 	bl	800657c <modbus_send_exception>
				return;
 8005e04:	e340      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005e06:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005e0a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005e0e:	4413      	add	r3, r2
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	3b01      	subs	r3, #1
 8005e14:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005e18:	4b62      	ldr	r3, [pc, #392]	@ (8005fa4 <modbus_slave_handle_frame+0x69c>)
 8005e1a:	881b      	ldrh	r3, [r3, #0]
 8005e1c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d308      	bcc.n	8005e36 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005e24:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005e28:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 fba4 	bl	800657c <modbus_send_exception>
				return;
 8005e34:	e328      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005e36:	4b5a      	ldr	r3, [pc, #360]	@ (8005fa0 <modbus_slave_handle_frame+0x698>)
 8005e38:	781a      	ldrb	r2, [r3, #0]
 8005e3a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e3e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e42:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005e44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e48:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e4c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005e50:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005e52:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e60:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e64:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005e66:	2303      	movs	r3, #3
 8005e68:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005e72:	e02f      	b.n	8005ed4 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005e74:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fd fa49 	bl	8003310 <io_holding_reg_read>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005e84:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	b299      	uxth	r1, r3
 8005e8c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005e96:	461a      	mov	r2, r3
 8005e98:	b2c9      	uxtb	r1, r1
 8005e9a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e9e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ea2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005ea4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005eb4:	b2d9      	uxtb	r1, r3
 8005eb6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005eba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ebe:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005ec0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005eca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005ece:	3301      	adds	r3, #1
 8005ed0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005ed4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005ed8:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005edc:	429a      	cmp	r2, r3
 8005ede:	dbc9      	blt.n	8005e74 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005ee0:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005ee4:	f107 030c 	add.w	r3, r7, #12
 8005ee8:	4611      	mov	r1, r2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fb1c 	bl	8006528 <modbus_send_response>
 8005ef0:	e2ca      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ef2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ef6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3302      	adds	r3, #2
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b21b      	sxth	r3, r3
 8005f02:	021b      	lsls	r3, r3, #8
 8005f04:	b21a      	sxth	r2, r3
 8005f06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f0a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3303      	adds	r3, #3
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	b21b      	sxth	r3, r3
 8005f16:	4313      	orrs	r3, r2
 8005f18:	b21b      	sxth	r3, r3
 8005f1a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005f1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f22:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3304      	adds	r3, #4
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	b21b      	sxth	r3, r3
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	b21a      	sxth	r2, r3
 8005f32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f36:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3305      	adds	r3, #5
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	b21b      	sxth	r3, r3
 8005f42:	4313      	orrs	r3, r2
 8005f44:	b21b      	sxth	r3, r3
 8005f46:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005f4a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d005      	beq.n	8005f5e <modbus_slave_handle_frame+0x656>
 8005f52:	4b15      	ldr	r3, [pc, #84]	@ (8005fa8 <modbus_slave_handle_frame+0x6a0>)
 8005f54:	881b      	ldrh	r3, [r3, #0]
 8005f56:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d908      	bls.n	8005f70 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f5e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f62:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f66:	2203      	movs	r2, #3
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 fb07 	bl	800657c <modbus_send_exception>
				return;
 8005f6e:	e28b      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005f70:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005f74:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005f78:	4413      	add	r3, r2
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005f82:	4b09      	ldr	r3, [pc, #36]	@ (8005fa8 <modbus_slave_handle_frame+0x6a0>)
 8005f84:	881b      	ldrh	r3, [r3, #0]
 8005f86:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d30e      	bcc.n	8005fac <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005f8e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f92:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f96:	2202      	movs	r2, #2
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 faef 	bl	800657c <modbus_send_exception>
				return;
 8005f9e:	e273      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
 8005fa0:	200013bc 	.word	0x200013bc
 8005fa4:	20000dd8 	.word	0x20000dd8
 8005fa8:	20000f5c 	.word	0x20000f5c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005fac:	4bb2      	ldr	r3, [pc, #712]	@ (8006278 <modbus_slave_handle_frame+0x970>)
 8005fae:	781a      	ldrb	r2, [r3, #0]
 8005fb0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fb4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fb8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005fba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fbe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fc2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005fc6:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005fc8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fd6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005fda:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005fdc:	2303      	movs	r3, #3
 8005fde:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005fe8:	e02f      	b.n	800604a <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005fea:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fd fc9c 	bl	800392c <io_input_reg_read>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005ffa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005ffe:	0a1b      	lsrs	r3, r3, #8
 8006000:	b299      	uxth	r1, r3
 8006002:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8006006:	1c5a      	adds	r2, r3, #1
 8006008:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800600c:	461a      	mov	r2, r3
 800600e:	b2c9      	uxtb	r1, r1
 8006010:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006014:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006018:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800601a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8006024:	461a      	mov	r2, r3
 8006026:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800602a:	b2d9      	uxtb	r1, r3
 800602c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006030:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006034:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8006036:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800603a:	3301      	adds	r3, #1
 800603c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8006040:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8006044:	3301      	adds	r3, #1
 8006046:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800604a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800604e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8006052:	429a      	cmp	r2, r3
 8006054:	dbc9      	blt.n	8005fea <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8006056:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800605a:	f107 030c 	add.w	r3, r7, #12
 800605e:	4611      	mov	r1, r2
 8006060:	4618      	mov	r0, r3
 8006062:	f000 fa61 	bl	8006528 <modbus_send_response>
 8006066:	e20f      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8006068:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800606c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3302      	adds	r3, #2
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	b21b      	sxth	r3, r3
 8006078:	021b      	lsls	r3, r3, #8
 800607a:	b21a      	sxth	r2, r3
 800607c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006080:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	3303      	adds	r3, #3
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	b21b      	sxth	r3, r3
 800608c:	4313      	orrs	r3, r2
 800608e:	b21b      	sxth	r3, r3
 8006090:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8006094:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006098:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3304      	adds	r3, #4
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	b21b      	sxth	r3, r3
 80060a4:	021b      	lsls	r3, r3, #8
 80060a6:	b21a      	sxth	r2, r3
 80060a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3305      	adds	r3, #5
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	b21b      	sxth	r3, r3
 80060b8:	4313      	orrs	r3, r2
 80060ba:	b21b      	sxth	r3, r3
 80060bc:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80060c0:	4b6e      	ldr	r3, [pc, #440]	@ (800627c <modbus_slave_handle_frame+0x974>)
 80060c2:	881b      	ldrh	r3, [r3, #0]
 80060c4:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d308      	bcc.n	80060de <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80060cc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80060d0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80060d4:	2202      	movs	r2, #2
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 fa50 	bl	800657c <modbus_send_exception>
				return;
 80060dc:	e1d4      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80060de:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80060e2:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80060e6:	bf0c      	ite	eq
 80060e8:	2301      	moveq	r3, #1
 80060ea:	2300      	movne	r3, #0
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80060f2:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80060f6:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80060fa:	4611      	mov	r1, r2
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fc fe1f 	bl	8002d40 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8006102:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006106:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800610a:	2106      	movs	r1, #6
 800610c:	6818      	ldr	r0, [r3, #0]
 800610e:	f000 fa0b 	bl	8006528 <modbus_send_response>
			break;
 8006112:	e1b9      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8006114:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006118:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3302      	adds	r3, #2
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	b21b      	sxth	r3, r3
 8006124:	021b      	lsls	r3, r3, #8
 8006126:	b21a      	sxth	r2, r3
 8006128:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800612c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3303      	adds	r3, #3
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	b21b      	sxth	r3, r3
 8006138:	4313      	orrs	r3, r2
 800613a:	b21b      	sxth	r3, r3
 800613c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8006140:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006144:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	3304      	adds	r3, #4
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	b21b      	sxth	r3, r3
 8006150:	021b      	lsls	r3, r3, #8
 8006152:	b21a      	sxth	r2, r3
 8006154:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006158:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3305      	adds	r3, #5
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	b21b      	sxth	r3, r3
 8006164:	4313      	orrs	r3, r2
 8006166:	b21b      	sxth	r3, r3
 8006168:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 800616c:	4b44      	ldr	r3, [pc, #272]	@ (8006280 <modbus_slave_handle_frame+0x978>)
 800616e:	881b      	ldrh	r3, [r3, #0]
 8006170:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8006174:	429a      	cmp	r2, r3
 8006176:	d308      	bcc.n	800618a <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006178:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800617c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006180:	2202      	movs	r2, #2
 8006182:	4618      	mov	r0, r3
 8006184:	f000 f9fa 	bl	800657c <modbus_send_exception>
				return;
 8006188:	e17e      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800618a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800618e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8006192:	4611      	mov	r1, r2
 8006194:	4618      	mov	r0, r3
 8006196:	f7fd f8db 	bl	8003350 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800619a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800619e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061a2:	2106      	movs	r1, #6
 80061a4:	6818      	ldr	r0, [r3, #0]
 80061a6:	f000 f9bf 	bl	8006528 <modbus_send_response>
			break;
 80061aa:	e16d      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80061ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3302      	adds	r3, #2
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	b21b      	sxth	r3, r3
 80061bc:	021b      	lsls	r3, r3, #8
 80061be:	b21a      	sxth	r2, r3
 80061c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3303      	adds	r3, #3
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	b21b      	sxth	r3, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	b21b      	sxth	r3, r3
 80061d4:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80061d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3304      	adds	r3, #4
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	b21b      	sxth	r3, r3
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	b21a      	sxth	r2, r3
 80061ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80061f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	3305      	adds	r3, #5
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	b21b      	sxth	r3, r3
 80061fc:	4313      	orrs	r3, r2
 80061fe:	b21b      	sxth	r3, r3
 8006200:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8006204:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006208:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	799b      	ldrb	r3, [r3, #6]
 8006210:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8006214:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006218:	3307      	adds	r3, #7
 800621a:	2b00      	cmp	r3, #0
 800621c:	da00      	bge.n	8006220 <modbus_slave_handle_frame+0x918>
 800621e:	3307      	adds	r3, #7
 8006220:	10db      	asrs	r3, r3, #3
 8006222:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8006226:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800622a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800622e:	4413      	add	r3, r2
 8006230:	4a12      	ldr	r2, [pc, #72]	@ (800627c <modbus_slave_handle_frame+0x974>)
 8006232:	8812      	ldrh	r2, [r2, #0]
 8006234:	4293      	cmp	r3, r2
 8006236:	dd08      	ble.n	800624a <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8006238:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800623c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006240:	2202      	movs	r2, #2
 8006242:	4618      	mov	r0, r3
 8006244:	f000 f99a 	bl	800657c <modbus_send_exception>
				return;
 8006248:	e11e      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800624a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800624e:	b29b      	uxth	r3, r3
 8006250:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8006254:	429a      	cmp	r2, r3
 8006256:	d008      	beq.n	800626a <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006258:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800625c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006260:	2203      	movs	r2, #3
 8006262:	4618      	mov	r0, r3
 8006264:	f000 f98a 	bl	800657c <modbus_send_exception>
				return;
 8006268:	e10e      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800626a:	2307      	movs	r3, #7
 800626c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8006270:	2300      	movs	r3, #0
 8006272:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8006276:	e044      	b.n	8006302 <modbus_slave_handle_frame+0x9fa>
 8006278:	200013bc 	.word	0x200013bc
 800627c:	20000c28 	.word	0x20000c28
 8006280:	20000dd8 	.word	0x20000dd8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8006284:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006288:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800628c:	4413      	add	r3, r2
 800628e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8006292:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006296:	08db      	lsrs	r3, r3, #3
 8006298:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 800629c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80062a0:	f003 0307 	and.w	r3, r3, #7
 80062a4:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80062a8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80062ac:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80062b0:	4413      	add	r3, r2
 80062b2:	461a      	mov	r2, r3
 80062b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80062b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4413      	add	r3, r2
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80062c8:	fa42 f303 	asr.w	r3, r2, r3
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80062d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80062da:	2b00      	cmp	r3, #0
 80062dc:	bf14      	ite	ne
 80062de:	2301      	movne	r3, #1
 80062e0:	2300      	moveq	r3, #0
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80062e8:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80062ec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80062f0:	4611      	mov	r1, r2
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7fc fd24 	bl	8002d40 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80062f8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80062fc:	3301      	adds	r3, #1
 80062fe:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8006302:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8006306:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800630a:	429a      	cmp	r2, r3
 800630c:	d3ba      	bcc.n	8006284 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800630e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006312:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006316:	2106      	movs	r1, #6
 8006318:	6818      	ldr	r0, [r3, #0]
 800631a:	f000 f905 	bl	8006528 <modbus_send_response>
			break;
 800631e:	e0b3      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006320:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006324:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3302      	adds	r3, #2
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	b21b      	sxth	r3, r3
 8006330:	021b      	lsls	r3, r3, #8
 8006332:	b21a      	sxth	r2, r3
 8006334:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006338:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3303      	adds	r3, #3
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	b21b      	sxth	r3, r3
 8006344:	4313      	orrs	r3, r2
 8006346:	b21b      	sxth	r3, r3
 8006348:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800634c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006350:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3304      	adds	r3, #4
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	b21b      	sxth	r3, r3
 800635c:	021b      	lsls	r3, r3, #8
 800635e:	b21a      	sxth	r2, r3
 8006360:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006364:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3305      	adds	r3, #5
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	b21b      	sxth	r3, r3
 8006370:	4313      	orrs	r3, r2
 8006372:	b21b      	sxth	r3, r3
 8006374:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8006378:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800637c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	799b      	ldrb	r3, [r3, #6]
 8006384:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8006388:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 800638c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006390:	4413      	add	r3, r2
 8006392:	4a3f      	ldr	r2, [pc, #252]	@ (8006490 <modbus_slave_handle_frame+0xb88>)
 8006394:	8812      	ldrh	r2, [r2, #0]
 8006396:	4293      	cmp	r3, r2
 8006398:	dd08      	ble.n	80063ac <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800639a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800639e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80063a2:	2202      	movs	r2, #2
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 f8e9 	bl	800657c <modbus_send_exception>
				return;
 80063aa:	e06d      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80063ac:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80063b0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80063b4:	005b      	lsls	r3, r3, #1
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d008      	beq.n	80063cc <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80063ba:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80063be:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80063c2:	2203      	movs	r2, #3
 80063c4:	4618      	mov	r0, r3
 80063c6:	f000 f8d9 	bl	800657c <modbus_send_exception>
				return;
 80063ca:	e05d      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80063cc:	2307      	movs	r3, #7
 80063ce:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80063d2:	2300      	movs	r3, #0
 80063d4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80063d8:	e034      	b.n	8006444 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80063da:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80063de:	b29a      	uxth	r2, r3
 80063e0:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80063e4:	4413      	add	r3, r2
 80063e6:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80063ea:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80063ee:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80063f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	4413      	add	r3, r2
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	b21b      	sxth	r3, r3
 80063fe:	021b      	lsls	r3, r3, #8
 8006400:	b21a      	sxth	r2, r3
 8006402:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006406:	3301      	adds	r3, #1
 8006408:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800640c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8006410:	6809      	ldr	r1, [r1, #0]
 8006412:	440b      	add	r3, r1
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	b21b      	sxth	r3, r3
 8006418:	4313      	orrs	r3, r2
 800641a:	b21b      	sxth	r3, r3
 800641c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006420:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8006424:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8006428:	4611      	mov	r1, r2
 800642a:	4618      	mov	r0, r3
 800642c:	f7fc ff90 	bl	8003350 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8006430:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006434:	3302      	adds	r3, #2
 8006436:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 800643a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800643e:	3301      	adds	r3, #1
 8006440:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006444:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006448:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 800644c:	429a      	cmp	r2, r3
 800644e:	dbc4      	blt.n	80063da <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006450:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006454:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006458:	2106      	movs	r1, #6
 800645a:	6818      	ldr	r0, [r3, #0]
 800645c:	f000 f864 	bl	8006528 <modbus_send_response>
			break;
 8006460:	e012      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8006462:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006466:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800646a:	881a      	ldrh	r2, [r3, #0]
 800646c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006470:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006474:	4611      	mov	r1, r2
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	f000 f8b4 	bl	80065e4 <modbus_vendor_handle_frame>
			break;
 800647c:	e004      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 800647e:	bf00      	nop
 8006480:	e002      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8006482:	bf00      	nop
 8006484:	e000      	b.n	8006488 <modbus_slave_handle_frame+0xb80>
		return;
 8006486:	bf00      	nop
		}
	}
}
 8006488:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	20000dd8 	.word	0x20000dd8

08006494 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
	return slave_address;
 8006498:	4b03      	ldr	r3, [pc, #12]	@ (80064a8 <modbusGetSlaveAddress+0x14>)
 800649a:	781b      	ldrb	r3, [r3, #0]
}
 800649c:	4618      	mov	r0, r3
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	200013bc 	.word	0x200013bc

080064ac <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	460b      	mov	r3, r1
 80064b6:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80064b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80064bc:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80064be:	2300      	movs	r3, #0
 80064c0:	81bb      	strh	r3, [r7, #12]
 80064c2:	e026      	b.n	8006512 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80064c4:	89bb      	ldrh	r3, [r7, #12]
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	4413      	add	r3, r2
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	89fb      	ldrh	r3, [r7, #14]
 80064d0:	4053      	eors	r3, r2
 80064d2:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80064d4:	2300      	movs	r3, #0
 80064d6:	72fb      	strb	r3, [r7, #11]
 80064d8:	e015      	b.n	8006506 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80064da:	89fb      	ldrh	r3, [r7, #14]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00a      	beq.n	80064fa <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80064e4:	89fb      	ldrh	r3, [r7, #14]
 80064e6:	085b      	lsrs	r3, r3, #1
 80064e8:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80064ea:	89fb      	ldrh	r3, [r7, #14]
 80064ec:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80064f0:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80064f4:	43db      	mvns	r3, r3
 80064f6:	81fb      	strh	r3, [r7, #14]
 80064f8:	e002      	b.n	8006500 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80064fa:	89fb      	ldrh	r3, [r7, #14]
 80064fc:	085b      	lsrs	r3, r3, #1
 80064fe:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8006500:	7afb      	ldrb	r3, [r7, #11]
 8006502:	3301      	adds	r3, #1
 8006504:	72fb      	strb	r3, [r7, #11]
 8006506:	7afb      	ldrb	r3, [r7, #11]
 8006508:	2b07      	cmp	r3, #7
 800650a:	d9e6      	bls.n	80064da <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 800650c:	89bb      	ldrh	r3, [r7, #12]
 800650e:	3301      	adds	r3, #1
 8006510:	81bb      	strh	r3, [r7, #12]
 8006512:	89ba      	ldrh	r2, [r7, #12]
 8006514:	887b      	ldrh	r3, [r7, #2]
 8006516:	429a      	cmp	r2, r3
 8006518:	d3d4      	bcc.n	80064c4 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800651a:	89fb      	ldrh	r3, [r7, #14]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	460b      	mov	r3, r1
 8006532:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8006534:	887b      	ldrh	r3, [r7, #2]
 8006536:	4619      	mov	r1, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff ffb7 	bl	80064ac <modbus_crc16>
 800653e:	4603      	mov	r3, r0
 8006540:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8006542:	887b      	ldrh	r3, [r7, #2]
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	807a      	strh	r2, [r7, #2]
 8006548:	461a      	mov	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4413      	add	r3, r2
 800654e:	89fa      	ldrh	r2, [r7, #14]
 8006550:	b2d2      	uxtb	r2, r2
 8006552:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8006554:	89fb      	ldrh	r3, [r7, #14]
 8006556:	0a1b      	lsrs	r3, r3, #8
 8006558:	b29a      	uxth	r2, r3
 800655a:	887b      	ldrh	r3, [r7, #2]
 800655c:	1c59      	adds	r1, r3, #1
 800655e:	8079      	strh	r1, [r7, #2]
 8006560:	4619      	mov	r1, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	440b      	add	r3, r1
 8006566:	b2d2      	uxtb	r2, r2
 8006568:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800656a:	887b      	ldrh	r3, [r7, #2]
 800656c:	4619      	mov	r1, r3
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f001 fa02 	bl	8007978 <RS485_Transmit>
}
 8006574:	bf00      	nop
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	4603      	mov	r3, r0
 8006584:	71fb      	strb	r3, [r7, #7]
 8006586:	460b      	mov	r3, r1
 8006588:	71bb      	strb	r3, [r7, #6]
 800658a:	4613      	mov	r3, r2
 800658c:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 800658e:	79fb      	ldrb	r3, [r7, #7]
 8006590:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8006592:	79bb      	ldrb	r3, [r7, #6]
 8006594:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006598:	b2db      	uxtb	r3, r3
 800659a:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 800659c:	797b      	ldrb	r3, [r7, #5]
 800659e:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80065a0:	f107 0308 	add.w	r3, r7, #8
 80065a4:	2103      	movs	r1, #3
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7ff ff80 	bl	80064ac <modbus_crc16>
 80065ac:	4603      	mov	r3, r0
 80065ae:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80065b0:	89fb      	ldrh	r3, [r7, #14]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80065b6:	89fb      	ldrh	r3, [r7, #14]
 80065b8:	0a1b      	lsrs	r3, r3, #8
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80065c0:	f107 0308 	add.w	r3, r7, #8
 80065c4:	2105      	movs	r1, #5
 80065c6:	4618      	mov	r0, r3
 80065c8:	f001 f9d6 	bl	8007978 <RS485_Transmit>
}
 80065cc:	bf00      	nop
 80065ce:	3710      	adds	r7, #16
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <get_ms>:



uint32_t get_ms(void) {
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80065d8:	f002 fb44 	bl	8008c64 <HAL_GetTick>
 80065dc:	4603      	mov	r3, r0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b0f8      	sub	sp, #480	@ 0x1e0
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065ee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065f2:	6018      	str	r0, [r3, #0]
 80065f4:	460a      	mov	r2, r1
 80065f6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065fa:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80065fe:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8006600:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006604:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 8006610:	f7ff ff40 	bl	8006494 <modbusGetSlaveAddress>
 8006614:	4603      	mov	r3, r0
 8006616:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 800661a:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 800661e:	3b65      	subs	r3, #101	@ 0x65
 8006620:	2b0e      	cmp	r3, #14
 8006622:	f201 812a 	bhi.w	800787a <modbus_vendor_handle_frame+0x1296>
 8006626:	a201      	add	r2, pc, #4	@ (adr r2, 800662c <modbus_vendor_handle_frame+0x48>)
 8006628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662c:	08006669 	.word	0x08006669
 8006630:	080069f3 	.word	0x080069f3
 8006634:	08006a61 	.word	0x08006a61
 8006638:	08006cb3 	.word	0x08006cb3
 800663c:	08006d73 	.word	0x08006d73
 8006640:	08006e41 	.word	0x08006e41
 8006644:	08006fcb 	.word	0x08006fcb
 8006648:	08007107 	.word	0x08007107
 800664c:	08007209 	.word	0x08007209
 8006650:	080072b5 	.word	0x080072b5
 8006654:	080073ad 	.word	0x080073ad
 8006658:	080074af 	.word	0x080074af
 800665c:	080075b1 	.word	0x080075b1
 8006660:	080076cf 	.word	0x080076cf
 8006664:	080077d1 	.word	0x080077d1
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8006668:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800666c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	2b16      	cmp	r3, #22
 8006674:	d009      	beq.n	800668a <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006676:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800667a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800667e:	2203      	movs	r2, #3
 8006680:	4618      	mov	r0, r3
 8006682:	f7ff ff7b 	bl	800657c <modbus_send_exception>
				return;
 8006686:	f001 b901 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800668a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800668e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	789b      	ldrb	r3, [r3, #2]
 8006696:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800669a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800669e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3303      	adds	r3, #3
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	b21b      	sxth	r3, r3
 80066aa:	021b      	lsls	r3, r3, #8
 80066ac:	b21a      	sxth	r2, r3
 80066ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3304      	adds	r3, #4
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	b21b      	sxth	r3, r3
 80066be:	4313      	orrs	r3, r2
 80066c0:	b21b      	sxth	r3, r3
 80066c2:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 80066c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	795b      	ldrb	r3, [r3, #5]
 80066d2:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80066d6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3306      	adds	r3, #6
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	b21b      	sxth	r3, r3
 80066e6:	021b      	lsls	r3, r3, #8
 80066e8:	b21a      	sxth	r2, r3
 80066ea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066ee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	3307      	adds	r3, #7
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	b21b      	sxth	r3, r3
 80066fa:	4313      	orrs	r3, r2
 80066fc:	b21b      	sxth	r3, r3
 80066fe:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8006702:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006706:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	7a1b      	ldrb	r3, [r3, #8]
 800670e:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8006712:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006716:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3309      	adds	r3, #9
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	b21b      	sxth	r3, r3
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	b21a      	sxth	r2, r3
 8006726:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800672a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	330a      	adds	r3, #10
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	b21b      	sxth	r3, r3
 8006736:	4313      	orrs	r3, r2
 8006738:	b21b      	sxth	r3, r3
 800673a:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 800673e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006742:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	7adb      	ldrb	r3, [r3, #11]
 800674a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 800674e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006752:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	330c      	adds	r3, #12
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	b21b      	sxth	r3, r3
 800675e:	021b      	lsls	r3, r3, #8
 8006760:	b21a      	sxth	r2, r3
 8006762:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006766:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	330d      	adds	r3, #13
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	b21b      	sxth	r3, r3
 8006772:	4313      	orrs	r3, r2
 8006774:	b21b      	sxth	r3, r3
 8006776:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 800677a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800677e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	7b9b      	ldrb	r3, [r3, #14]
 8006786:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 800678a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800678e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	7bdb      	ldrb	r3, [r3, #15]
 8006796:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800679a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800679e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3310      	adds	r3, #16
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	b21b      	sxth	r3, r3
 80067aa:	021b      	lsls	r3, r3, #8
 80067ac:	b21a      	sxth	r2, r3
 80067ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3311      	adds	r3, #17
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	b21b      	sxth	r3, r3
 80067be:	4313      	orrs	r3, r2
 80067c0:	b21b      	sxth	r3, r3
 80067c2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80067c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3312      	adds	r3, #18
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	b21b      	sxth	r3, r3
 80067d6:	021b      	lsls	r3, r3, #8
 80067d8:	b21a      	sxth	r2, r3
 80067da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3313      	adds	r3, #19
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	b21b      	sxth	r3, r3
 80067ea:	4313      	orrs	r3, r2
 80067ec:	b21b      	sxth	r3, r3
 80067ee:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80067f2:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d00b      	beq.n	8006812 <modbus_vendor_handle_frame+0x22e>
 80067fa:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80067fe:	2b06      	cmp	r3, #6
 8006800:	d807      	bhi.n	8006812 <modbus_vendor_handle_frame+0x22e>
 8006802:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <modbus_vendor_handle_frame+0x22e>
 800680a:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800680e:	2b06      	cmp	r3, #6
 8006810:	d909      	bls.n	8006826 <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006812:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006816:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800681a:	2203      	movs	r2, #3
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff fead 	bl	800657c <modbus_send_exception>
				return;
 8006822:	f001 b833 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8006826:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800682a:	2b01      	cmp	r3, #1
 800682c:	d011      	beq.n	8006852 <modbus_vendor_handle_frame+0x26e>
 800682e:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006832:	2b00      	cmp	r3, #0
 8006834:	d003      	beq.n	800683e <modbus_vendor_handle_frame+0x25a>
 8006836:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800683a:	2b06      	cmp	r3, #6
 800683c:	d909      	bls.n	8006852 <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800683e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006842:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006846:	2203      	movs	r2, #3
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff fe97 	bl	800657c <modbus_send_exception>
				return;
 800684e:	f001 b81d 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006852:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <modbus_vendor_handle_frame+0x27e>
 800685a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800685e:	2b06      	cmp	r3, #6
 8006860:	d909      	bls.n	8006876 <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006862:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006866:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800686a:	2203      	movs	r2, #3
 800686c:	4618      	mov	r0, r3
 800686e:	f7ff fe85 	bl	800657c <modbus_send_exception>
				return;
 8006872:	f001 b80b 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8006876:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800687a:	2b01      	cmp	r3, #1
 800687c:	d011      	beq.n	80068a2 <modbus_vendor_handle_frame+0x2be>
 800687e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <modbus_vendor_handle_frame+0x2aa>
 8006886:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800688a:	2b06      	cmp	r3, #6
 800688c:	d909      	bls.n	80068a2 <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800688e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006892:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006896:	2203      	movs	r2, #3
 8006898:	4618      	mov	r0, r3
 800689a:	f7ff fe6f 	bl	800657c <modbus_send_exception>
				return;
 800689e:	f000 bff5 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 80068a2:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <modbus_vendor_handle_frame+0x2ce>
 80068aa:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068ae:	2b03      	cmp	r3, #3
 80068b0:	d909      	bls.n	80068c6 <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80068b2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80068b6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80068ba:	2203      	movs	r2, #3
 80068bc:	4618      	mov	r0, r3
 80068be:	f7ff fe5d 	bl	800657c <modbus_send_exception>
				return;
 80068c2:	f000 bfe3 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80068c6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80068ca:	3b01      	subs	r3, #1
 80068cc:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 80068d0:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80068d4:	3b01      	subs	r3, #1
 80068d6:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 80068da:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80068de:	3b01      	subs	r3, #1
 80068e0:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 80068e4:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068e8:	3b01      	subs	r3, #1
 80068ea:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 80068f4:	2300      	movs	r3, #0
 80068f6:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 80068fa:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d009      	beq.n	8006916 <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 8006902:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006906:	3b01      	subs	r3, #1
 8006908:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 800690c:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006910:	3b01      	subs	r3, #1
 8006912:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 8006916:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 800691a:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 800691e:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8006922:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8006926:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800692a:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 800692e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8006932:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8006936:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 800693a:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800693e:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8006942:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8006946:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 800694a:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800694e:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8006952:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8006956:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 800695a:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800695e:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006962:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006966:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800696a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800696e:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006972:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006976:	2301      	movs	r3, #1
 8006978:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 800697c:	466b      	mov	r3, sp
 800697e:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006982:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006986:	6018      	str	r0, [r3, #0]
 8006988:	3304      	adds	r3, #4
 800698a:	8019      	strh	r1, [r3, #0]
 800698c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006990:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006992:	f7fa fc3b 	bl	800120c <automation_add_rule>
 8006996:	4603      	mov	r3, r0
 8006998:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 800699c:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80069a0:	f083 0301 	eor.w	r3, r3, #1
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d002      	beq.n	80069b0 <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80069aa:	2300      	movs	r3, #0
 80069ac:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80069b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069b4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069b8:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80069bc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80069be:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069c2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069c6:	2265      	movs	r2, #101	@ 0x65
 80069c8:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80069ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069d2:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 80069d6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80069d8:	2303      	movs	r3, #3
 80069da:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80069de:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80069e2:	f107 030c 	add.w	r3, r7, #12
 80069e6:	4611      	mov	r1, r2
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7ff fd9d 	bl	8006528 <modbus_send_response>
 80069ee:	f000 bf4d 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80069f2:	f7fa fc4b 	bl	800128c <automation_get_rule_count>
 80069f6:	4603      	mov	r3, r0
 80069f8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80069fc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a00:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a04:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006a08:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8006a0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a0e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a12:	2265      	movs	r2, #101	@ 0x65
 8006a14:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8006a16:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a1a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a1e:	2202      	movs	r2, #2
 8006a20:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006a22:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006a26:	0a1b      	lsrs	r3, r3, #8
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a34:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8006a36:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a40:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a44:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006a46:	2305      	movs	r3, #5
 8006a48:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006a4c:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006a50:	f107 030c 	add.w	r3, r7, #12
 8006a54:	4611      	mov	r1, r2
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7ff fd66 	bl	8006528 <modbus_send_response>
			break;
 8006a5c:	f000 bf16 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006a60:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a64:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	2b06      	cmp	r3, #6
 8006a6c:	d009      	beq.n	8006a82 <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a6e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006a72:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006a76:	2203      	movs	r2, #3
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fd7f 	bl	800657c <modbus_send_exception>
				return;
 8006a7e:	f000 bf05 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006a82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a86:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3302      	adds	r3, #2
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	b21b      	sxth	r3, r3
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	b21a      	sxth	r2, r3
 8006a96:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3303      	adds	r3, #3
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	b21b      	sxth	r3, r3
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	b21b      	sxth	r3, r3
 8006aaa:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8006aae:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8006ab2:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8006ab6:	4611      	mov	r1, r2
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7fa fbf3 	bl	80012a4 <automation_get_rule>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 8006ac4:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8006ac8:	f083 0301 	eor.w	r3, r3, #1
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d009      	beq.n	8006ae6 <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006ad2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ad6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ada:	2204      	movs	r2, #4
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7ff fd4d 	bl	800657c <modbus_send_exception>
				return;
 8006ae2:	f000 bed3 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8006ae6:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8006aea:	3301      	adds	r3, #1
 8006aec:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8006af0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8006af4:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8006af8:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8006afc:	3301      	adds	r3, #1
 8006afe:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8006b02:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8006b06:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8006b0a:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8006b0e:	3301      	adds	r3, #1
 8006b10:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006b14:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8006b18:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006b1c:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006b20:	3301      	adds	r3, #1
 8006b22:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8006b26:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8006b2a:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8006b2e:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006b32:	3301      	adds	r3, #1
 8006b34:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8006b38:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006b42:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8006b46:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 8006b4a:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006b4e:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006b52:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b56:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b5a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006b5e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006b60:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b64:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b68:	2267      	movs	r2, #103	@ 0x67
 8006b6a:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006b6c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b70:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b74:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006b78:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8006b7a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006b7e:	0a1b      	lsrs	r3, r3, #8
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b88:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b8c:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8006b8e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006b92:	b2da      	uxtb	r2, r3
 8006b94:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b98:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b9c:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8006b9e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ba2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ba6:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 8006baa:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8006bac:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006bb0:	0a1b      	lsrs	r3, r3, #8
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	b2da      	uxtb	r2, r3
 8006bb6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bbe:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8006bc0:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bca:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bce:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8006bd0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bd4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bd8:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8006bdc:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8006bde:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006be2:	0a1b      	lsrs	r3, r3, #8
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bf0:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8006bf2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bfc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c00:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8006c02:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c06:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c0a:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8006c0e:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006c10:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006c14:	0a1b      	lsrs	r3, r3, #8
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c1e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c22:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006c24:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c2e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c32:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006c34:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c38:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c3c:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006c40:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006c42:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c46:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c4a:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006c4e:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006c50:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006c54:	0a1b      	lsrs	r3, r3, #8
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	b2da      	uxtb	r2, r3
 8006c5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c5e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c62:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006c64:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006c68:	b2da      	uxtb	r2, r3
 8006c6a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c6e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c72:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006c74:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006c78:	0a1b      	lsrs	r3, r3, #8
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	b2da      	uxtb	r2, r3
 8006c7e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c82:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c86:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006c88:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c92:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c96:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006c98:	2314      	movs	r3, #20
 8006c9a:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 8006c9e:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006ca2:	f107 030c 	add.w	r3, r7, #12
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f7ff fc3d 	bl	8006528 <modbus_send_response>
 8006cae:	f000 bded 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006cb2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cb6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006cba:	881b      	ldrh	r3, [r3, #0]
 8006cbc:	2b06      	cmp	r3, #6
 8006cbe:	d009      	beq.n	8006cd4 <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006cc0:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006cc4:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006cc8:	2203      	movs	r2, #3
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7ff fc56 	bl	800657c <modbus_send_exception>
				return;
 8006cd0:	f000 bddc 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006cd4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cd8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3302      	adds	r3, #2
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	b21b      	sxth	r3, r3
 8006ce4:	021b      	lsls	r3, r3, #8
 8006ce6:	b21a      	sxth	r2, r3
 8006ce8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	3303      	adds	r3, #3
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	b21b      	sxth	r3, r3
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	b21b      	sxth	r3, r3
 8006cfc:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 8006d00:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fa faf9 	bl	80012fc <automation_delete_rule>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006d10:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006d14:	f083 0301 	eor.w	r3, r3, #1
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d009      	beq.n	8006d32 <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d1e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d22:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d26:	2204      	movs	r2, #4
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff fc27 	bl	800657c <modbus_send_exception>
				return;
 8006d2e:	f000 bdad 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d32:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d36:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d3a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006d3e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006d40:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d44:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d48:	2268      	movs	r2, #104	@ 0x68
 8006d4a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006d4c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d50:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d54:	2201      	movs	r2, #1
 8006d56:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006d5e:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006d62:	f107 030c 	add.w	r3, r7, #12
 8006d66:	4611      	mov	r1, r2
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f7ff fbdd 	bl	8006528 <modbus_send_response>
 8006d6e:	f000 bd8d 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006d72:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d76:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006d7a:	881b      	ldrh	r3, [r3, #0]
 8006d7c:	2b06      	cmp	r3, #6
 8006d7e:	d009      	beq.n	8006d94 <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d80:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d84:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d88:	2203      	movs	r2, #3
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7ff fbf6 	bl	800657c <modbus_send_exception>
				return;
 8006d90:	f000 bd7c 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006d94:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d98:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3302      	adds	r3, #2
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d008      	beq.n	8006db8 <modbus_vendor_handle_frame+0x7d4>
 8006da6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006daa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	3302      	adds	r3, #2
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	d909      	bls.n	8006dcc <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006db8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006dbc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006dc0:	2203      	movs	r2, #3
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7ff fbda 	bl	800657c <modbus_send_exception>
				return;
 8006dc8:	f000 bd60 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006dcc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dd0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	3302      	adds	r3, #2
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006de0:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7fd f8bf 	bl	8003f68 <io_virtual_add>
 8006dea:	4603      	mov	r3, r0
 8006dec:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006df0:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006df4:	f083 0301 	eor.w	r3, r3, #1
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d009      	beq.n	8006e12 <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006dfe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e02:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e06:	2204      	movs	r2, #4
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fbb7 	bl	800657c <modbus_send_exception>
				return;
 8006e0e:	f000 bd3d 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006e12:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e16:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006e1a:	2369      	movs	r3, #105	@ 0x69
 8006e1c:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006e20:	2301      	movs	r3, #1
 8006e22:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006e26:	2303      	movs	r3, #3
 8006e28:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006e2c:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006e30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006e34:	4611      	mov	r1, r2
 8006e36:	4618      	mov	r0, r3
 8006e38:	f7ff fb76 	bl	8006528 <modbus_send_response>
 8006e3c:	f000 bd26 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006e40:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e44:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006e48:	881b      	ldrh	r3, [r3, #0]
 8006e4a:	2b07      	cmp	r3, #7
 8006e4c:	d009      	beq.n	8006e62 <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e4e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e52:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e56:	2203      	movs	r2, #3
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f7ff fb8f 	bl	800657c <modbus_send_exception>
				return;
 8006e5e:	f000 bd15 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006e62:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e66:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3302      	adds	r3, #2
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d008      	beq.n	8006e86 <modbus_vendor_handle_frame+0x8a2>
 8006e74:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e78:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3302      	adds	r3, #2
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	d909      	bls.n	8006e9a <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e86:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e8a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e8e:	2203      	movs	r2, #3
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7ff fb73 	bl	800657c <modbus_send_exception>
				return;
 8006e96:	f000 bcf9 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006e9a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e9e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3302      	adds	r3, #2
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006eae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006eb2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3303      	adds	r3, #3
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	b21b      	sxth	r3, r3
 8006ebe:	021b      	lsls	r3, r3, #8
 8006ec0:	b21a      	sxth	r2, r3
 8006ec2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ec6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	b21b      	sxth	r3, r3
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	b21b      	sxth	r3, r3
 8006ed6:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006eda:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 8006ede:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006ee2:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7fd f8b2 	bl	8004050 <io_virtual_read>
 8006eec:	4603      	mov	r3, r0
 8006eee:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006ef2:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006ef6:	f083 0301 	eor.w	r3, r3, #1
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d009      	beq.n	8006f14 <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006f00:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f04:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f08:	2204      	movs	r2, #4
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff fb36 	bl	800657c <modbus_send_exception>
				return;
 8006f10:	f000 bcbc 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006f14:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <modbus_vendor_handle_frame+0x93e>
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d004      	beq.n	8006f2a <modbus_vendor_handle_frame+0x946>
 8006f20:	e007      	b.n	8006f32 <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 8006f22:	2301      	movs	r3, #1
 8006f24:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006f28:	e003      	b.n	8006f32 <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8006f2a:	2302      	movs	r3, #2
 8006f2c:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006f30:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006f32:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f36:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f3a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006f3e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006f40:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f44:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f48:	226a      	movs	r2, #106	@ 0x6a
 8006f4a:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006f4c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f50:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f54:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8006f58:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006f5a:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d002      	beq.n	8006f68 <modbus_vendor_handle_frame+0x984>
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d00e      	beq.n	8006f84 <modbus_vendor_handle_frame+0x9a0>
 8006f66:	e020      	b.n	8006faa <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006f68:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	bf14      	ite	ne
 8006f70:	2301      	movne	r3, #1
 8006f72:	2300      	moveq	r3, #0
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	461a      	mov	r2, r3
 8006f78:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f7c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f80:	70da      	strb	r2, [r3, #3]
					break;
 8006f82:	e012      	b.n	8006faa <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006f84:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f92:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006f96:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006f98:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006f9c:	b2da      	uxtb	r2, r3
 8006f9e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fa2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fa6:	711a      	strb	r2, [r3, #4]
					break;
 8006fa8:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006faa:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	3303      	adds	r3, #3
 8006fb2:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8006fb6:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8006fba:	f107 030c 	add.w	r3, r7, #12
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7ff fab1 	bl	8006528 <modbus_send_response>
 8006fc6:	f000 bc61 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006fca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fce:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006fd2:	881b      	ldrh	r3, [r3, #0]
 8006fd4:	2b09      	cmp	r3, #9
 8006fd6:	d009      	beq.n	8006fec <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006fd8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006fdc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006fe0:	2203      	movs	r2, #3
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7ff faca 	bl	800657c <modbus_send_exception>
				return;
 8006fe8:	f000 bc50 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006fec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ff0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3302      	adds	r3, #2
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d008      	beq.n	8007010 <modbus_vendor_handle_frame+0xa2c>
 8006ffe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007002:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3302      	adds	r3, #2
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	2b02      	cmp	r3, #2
 800700e:	d909      	bls.n	8007024 <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007010:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007014:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007018:	2203      	movs	r2, #3
 800701a:	4618      	mov	r0, r3
 800701c:	f7ff faae 	bl	800657c <modbus_send_exception>
				return;
 8007020:	f000 bc34 	b.w	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8007024:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007028:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3302      	adds	r3, #2
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	3b01      	subs	r3, #1
 8007034:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8007038:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800703c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3303      	adds	r3, #3
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	b21b      	sxth	r3, r3
 8007048:	021b      	lsls	r3, r3, #8
 800704a:	b21a      	sxth	r2, r3
 800704c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007050:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3304      	adds	r3, #4
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	b21b      	sxth	r3, r3
 800705c:	4313      	orrs	r3, r2
 800705e:	b21b      	sxth	r3, r3
 8007060:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8007064:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007068:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	3305      	adds	r3, #5
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	b21b      	sxth	r3, r3
 8007074:	021b      	lsls	r3, r3, #8
 8007076:	b21a      	sxth	r2, r3
 8007078:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800707c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3306      	adds	r3, #6
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	b21b      	sxth	r3, r3
 8007088:	4313      	orrs	r3, r2
 800708a:	b21b      	sxth	r3, r3
 800708c:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8007090:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8007094:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8007098:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 800709c:	4618      	mov	r0, r3
 800709e:	f7fd f817 	bl	80040d0 <io_virtual_write>
 80070a2:	4603      	mov	r3, r0
 80070a4:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 80070a8:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80070ac:	f083 0301 	eor.w	r3, r3, #1
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d008      	beq.n	80070c8 <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80070b6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070ba:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070be:	2204      	movs	r2, #4
 80070c0:	4618      	mov	r0, r3
 80070c2:	f7ff fa5b 	bl	800657c <modbus_send_exception>
				return;
 80070c6:	e3e1      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80070c8:	2303      	movs	r3, #3
 80070ca:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80070ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070d2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070d6:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80070da:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80070dc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070e0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070e4:	226b      	movs	r2, #107	@ 0x6b
 80070e6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80070e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80070f0:	2201      	movs	r2, #1
 80070f2:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80070f4:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80070f8:	f107 030c 	add.w	r3, r7, #12
 80070fc:	4611      	mov	r1, r2
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff fa12 	bl	8006528 <modbus_send_response>
 8007104:	e3c2      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8007106:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800710a:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	2b06      	cmp	r3, #6
 8007112:	d008      	beq.n	8007126 <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007114:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007118:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800711c:	2203      	movs	r2, #3
 800711e:	4618      	mov	r0, r3
 8007120:	f7ff fa2c 	bl	800657c <modbus_send_exception>
				return;
 8007124:	e3b2      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8007126:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800712a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3302      	adds	r3, #2
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d008      	beq.n	800714a <modbus_vendor_handle_frame+0xb66>
 8007138:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800713c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3302      	adds	r3, #2
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	2b02      	cmp	r3, #2
 8007148:	d908      	bls.n	800715c <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800714a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800714e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007152:	2203      	movs	r2, #3
 8007154:	4618      	mov	r0, r3
 8007156:	f7ff fa11 	bl	800657c <modbus_send_exception>
				return;
 800715a:	e397      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800715c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007160:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3302      	adds	r3, #2
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	3b01      	subs	r3, #1
 800716c:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8007170:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8007174:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8007178:	4611      	mov	r1, r2
 800717a:	4618      	mov	r0, r3
 800717c:	f7fc ff40 	bl	8004000 <io_virtual_get_count>
 8007180:	4603      	mov	r3, r0
 8007182:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8007186:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800718a:	f083 0301 	eor.w	r3, r3, #1
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d008      	beq.n	80071a6 <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007194:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007198:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800719c:	2204      	movs	r2, #4
 800719e:	4618      	mov	r0, r3
 80071a0:	f7ff f9ec 	bl	800657c <modbus_send_exception>
				return;
 80071a4:	e372      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80071a6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071aa:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071ae:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80071b2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80071b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071b8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071bc:	226c      	movs	r2, #108	@ 0x6c
 80071be:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80071c0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071c4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071c8:	2202      	movs	r2, #2
 80071ca:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80071cc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80071d0:	0a1b      	lsrs	r3, r3, #8
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	b2da      	uxtb	r2, r3
 80071d6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071da:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071de:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80071e0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071ea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80071ee:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80071f0:	2305      	movs	r3, #5
 80071f2:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80071f6:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80071fa:	f107 030c 	add.w	r3, r7, #12
 80071fe:	4611      	mov	r1, r2
 8007200:	4618      	mov	r0, r3
 8007202:	f7ff f991 	bl	8006528 <modbus_send_response>
 8007206:	e341      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8007208:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800720c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007210:	881b      	ldrh	r3, [r3, #0]
 8007212:	2b06      	cmp	r3, #6
 8007214:	d008      	beq.n	8007228 <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007216:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800721a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800721e:	2203      	movs	r2, #3
 8007220:	4618      	mov	r0, r3
 8007222:	f7ff f9ab 	bl	800657c <modbus_send_exception>
				return;
 8007226:	e331      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8007228:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800722c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	3302      	adds	r3, #2
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d108      	bne.n	800724c <modbus_vendor_handle_frame+0xc68>
 800723a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800723e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	3303      	adds	r3, #3
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d008      	beq.n	800725e <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800724c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007250:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007254:	2203      	movs	r2, #3
 8007256:	4618      	mov	r0, r3
 8007258:	f7ff f990 	bl	800657c <modbus_send_exception>
				return;
 800725c:	e316      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 800725e:	f7fd f939 	bl	80044d4 <io_virtual_clear>
 8007262:	4603      	mov	r3, r0
 8007264:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8007268:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 800726c:	f083 0301 	eor.w	r3, r3, #1
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d008      	beq.n	8007288 <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007276:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800727a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800727e:	2204      	movs	r2, #4
 8007280:	4618      	mov	r0, r3
 8007282:	f7ff f97b 	bl	800657c <modbus_send_exception>
				return;
 8007286:	e301      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8007288:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800728c:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8007290:	236d      	movs	r3, #109	@ 0x6d
 8007292:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8007296:	2301      	movs	r3, #1
 8007298:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 800729c:	2303      	movs	r3, #3
 800729e:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 80072a2:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 80072a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80072aa:	4611      	mov	r1, r2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff f93b 	bl	8006528 <modbus_send_response>
 80072b2:	e2eb      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80072b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072b8:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80072bc:	881b      	ldrh	r3, [r3, #0]
 80072be:	2b0b      	cmp	r3, #11
 80072c0:	d008      	beq.n	80072d4 <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80072c2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072c6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072ca:	2203      	movs	r2, #3
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7ff f955 	bl	800657c <modbus_send_exception>
				return;
 80072d2:	e2db      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80072d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	789b      	ldrb	r3, [r3, #2]
 80072e0:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 80072e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072e8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	78db      	ldrb	r3, [r3, #3]
 80072f0:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 80072f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072f8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	791b      	ldrb	r3, [r3, #4]
 8007300:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8007304:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007308:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	795b      	ldrb	r3, [r3, #5]
 8007310:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8007314:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007318:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	799b      	ldrb	r3, [r3, #6]
 8007320:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8007324:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007328:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	79db      	ldrb	r3, [r3, #7]
 8007330:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8007334:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007338:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	7a1b      	ldrb	r3, [r3, #8]
 8007340:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8007344:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007348:	4618      	mov	r0, r3
 800734a:	f000 fd83 	bl	8007e54 <DS3231_SetTime>
 800734e:	4603      	mov	r3, r0
 8007350:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8007354:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8007358:	2b00      	cmp	r3, #0
 800735a:	d008      	beq.n	800736e <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800735c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007360:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007364:	2204      	movs	r2, #4
 8007366:	4618      	mov	r0, r3
 8007368:	f7ff f908 	bl	800657c <modbus_send_exception>
				return;
 800736c:	e28e      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800736e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007372:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007376:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800737a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 800737c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007380:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007384:	226e      	movs	r2, #110	@ 0x6e
 8007386:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007388:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800738c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007390:	2201      	movs	r2, #1
 8007392:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007394:	2303      	movs	r3, #3
 8007396:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 800739a:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 800739e:	f107 030c 	add.w	r3, r7, #12
 80073a2:	4611      	mov	r1, r2
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff f8bf 	bl	8006528 <modbus_send_response>
 80073aa:	e26f      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80073ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3302      	adds	r3, #2
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	b21b      	sxth	r3, r3
 80073bc:	021b      	lsls	r3, r3, #8
 80073be:	b21a      	sxth	r2, r3
 80073c0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073c4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3303      	adds	r3, #3
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	b21b      	sxth	r3, r3
 80073d0:	4313      	orrs	r3, r2
 80073d2:	b21b      	sxth	r3, r3
 80073d4:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 80073d8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073dc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	3304      	adds	r3, #4
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	3b01      	subs	r3, #1
 80073e8:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80073ec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073f0:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80073f4:	881b      	ldrh	r3, [r3, #0]
 80073f6:	2b07      	cmp	r3, #7
 80073f8:	d008      	beq.n	800740c <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80073fa:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80073fe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007402:	2203      	movs	r2, #3
 8007404:	4618      	mov	r0, r3
 8007406:	f7ff f8b9 	bl	800657c <modbus_send_exception>
				return;
 800740a:	e23f      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 800740c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007410:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3304      	adds	r3, #4
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d008      	beq.n	8007430 <modbus_vendor_handle_frame+0xe4c>
 800741e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007422:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	3304      	adds	r3, #4
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	2b02      	cmp	r3, #2
 800742e:	d908      	bls.n	8007442 <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007430:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007434:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007438:	2203      	movs	r2, #3
 800743a:	4618      	mov	r0, r3
 800743c:	f7ff f89e 	bl	800657c <modbus_send_exception>
			    return;
 8007440:	e224      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8007442:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8007446:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 800744a:	4611      	mov	r1, r2
 800744c:	4618      	mov	r0, r3
 800744e:	f7fc f81d 	bl	800348c <io_holding_reg_set_mode>
 8007452:	4603      	mov	r3, r0
 8007454:	f083 0301 	eor.w	r3, r3, #1
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d008      	beq.n	8007470 <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800745e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007462:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007466:	2204      	movs	r2, #4
 8007468:	4618      	mov	r0, r3
 800746a:	f7ff f887 	bl	800657c <modbus_send_exception>
				return;
 800746e:	e20d      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007470:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007474:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007478:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800747c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 800747e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007482:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007486:	226f      	movs	r2, #111	@ 0x6f
 8007488:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800748a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800748e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007492:	2201      	movs	r2, #1
 8007494:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007496:	2303      	movs	r3, #3
 8007498:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 800749c:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 80074a0:	f107 030c 	add.w	r3, r7, #12
 80074a4:	4611      	mov	r1, r2
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff f83e 	bl	8006528 <modbus_send_response>
 80074ac:	e1ee      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80074ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	3302      	adds	r3, #2
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	b21b      	sxth	r3, r3
 80074be:	021b      	lsls	r3, r3, #8
 80074c0:	b21a      	sxth	r2, r3
 80074c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3303      	adds	r3, #3
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	b21b      	sxth	r3, r3
 80074d2:	4313      	orrs	r3, r2
 80074d4:	b21b      	sxth	r3, r3
 80074d6:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 80074da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	3304      	adds	r3, #4
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	3b01      	subs	r3, #1
 80074ea:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80074ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074f2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80074f6:	881b      	ldrh	r3, [r3, #0]
 80074f8:	2b07      	cmp	r3, #7
 80074fa:	d008      	beq.n	800750e <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074fc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007500:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007504:	2203      	movs	r2, #3
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff f838 	bl	800657c <modbus_send_exception>
				return;
 800750c:	e1be      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 800750e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007512:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3304      	adds	r3, #4
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d008      	beq.n	8007532 <modbus_vendor_handle_frame+0xf4e>
 8007520:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007524:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3304      	adds	r3, #4
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	2b02      	cmp	r3, #2
 8007530:	d908      	bls.n	8007544 <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007532:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007536:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800753a:	2203      	movs	r2, #3
 800753c:	4618      	mov	r0, r3
 800753e:	f7ff f81d 	bl	800657c <modbus_send_exception>
				return;
 8007542:	e1a3      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8007544:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8007548:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 800754c:	4611      	mov	r1, r2
 800754e:	4618      	mov	r0, r3
 8007550:	f7fc fa94 	bl	8003a7c <io_input_reg_set_mode>
 8007554:	4603      	mov	r3, r0
 8007556:	f083 0301 	eor.w	r3, r3, #1
 800755a:	b2db      	uxtb	r3, r3
 800755c:	2b00      	cmp	r3, #0
 800755e:	d008      	beq.n	8007572 <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007560:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007564:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007568:	2204      	movs	r2, #4
 800756a:	4618      	mov	r0, r3
 800756c:	f7ff f806 	bl	800657c <modbus_send_exception>
				return;
 8007570:	e18c      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007572:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007576:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800757a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800757e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8007580:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007584:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007588:	2270      	movs	r2, #112	@ 0x70
 800758a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800758c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007590:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007594:	2201      	movs	r2, #1
 8007596:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007598:	2303      	movs	r3, #3
 800759a:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 800759e:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 80075a2:	f107 030c 	add.w	r3, r7, #12
 80075a6:	4611      	mov	r1, r2
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7fe ffbd 	bl	8006528 <modbus_send_response>
 80075ae:	e16d      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80075b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	3302      	adds	r3, #2
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	b21b      	sxth	r3, r3
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	b21a      	sxth	r2, r3
 80075c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075c8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	3303      	adds	r3, #3
 80075d0:	781b      	ldrb	r3, [r3, #0]
 80075d2:	b21b      	sxth	r3, r3
 80075d4:	4313      	orrs	r3, r2
 80075d6:	b21b      	sxth	r3, r3
 80075d8:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 80075dc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075e0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	791b      	ldrb	r3, [r3, #4]
 80075e8:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 80075ec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075f0:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	2b07      	cmp	r3, #7
 80075f8:	d008      	beq.n	800760c <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80075fa:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80075fe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007602:	2203      	movs	r2, #3
 8007604:	4618      	mov	r0, r3
 8007606:	f7fe ffb9 	bl	800657c <modbus_send_exception>
				return;
 800760a:	e13f      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 800760c:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007610:	2b03      	cmp	r3, #3
 8007612:	d11b      	bne.n	800764c <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8007614:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8007618:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800761c:	4611      	mov	r1, r2
 800761e:	4618      	mov	r0, r3
 8007620:	f7fb ff58 	bl	80034d4 <io_holding_reg_get_mode>
 8007624:	4603      	mov	r3, r0
 8007626:	f083 0301 	eor.w	r3, r3, #1
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b00      	cmp	r3, #0
 800762e:	d008      	beq.n	8007642 <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007630:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007634:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007638:	2204      	movs	r2, #4
 800763a:	4618      	mov	r0, r3
 800763c:	f7fe ff9e 	bl	800657c <modbus_send_exception>
				return;
 8007640:	e124      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007642:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8007646:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 800764a:	e01e      	b.n	800768a <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 800764c:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007650:	2b04      	cmp	r3, #4
 8007652:	d11a      	bne.n	800768a <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8007654:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8007658:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800765c:	4611      	mov	r1, r2
 800765e:	4618      	mov	r0, r3
 8007660:	f7fc fa30 	bl	8003ac4 <io_input_reg_get_mode>
 8007664:	4603      	mov	r3, r0
 8007666:	f083 0301 	eor.w	r3, r3, #1
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b00      	cmp	r3, #0
 800766e:	d008      	beq.n	8007682 <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007670:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007674:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007678:	2204      	movs	r2, #4
 800767a:	4618      	mov	r0, r3
 800767c:	f7fe ff7e 	bl	800657c <modbus_send_exception>
				return;
 8007680:	e104      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007682:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8007686:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800768a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800768e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007692:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007696:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8007698:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800769c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80076a0:	2271      	movs	r2, #113	@ 0x71
 80076a2:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 80076a4:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 80076a8:	3301      	adds	r3, #1
 80076aa:	b2da      	uxtb	r2, r3
 80076ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80076b4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80076b6:	2303      	movs	r3, #3
 80076b8:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 80076bc:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 80076c0:	f107 030c 	add.w	r3, r7, #12
 80076c4:	4611      	mov	r1, r2
 80076c6:	4618      	mov	r0, r3
 80076c8:	f7fe ff2e 	bl	8006528 <modbus_send_response>
 80076cc:	e0de      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 80076ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076d2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3302      	adds	r3, #2
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b21b      	sxth	r3, r3
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	b21a      	sxth	r2, r3
 80076e2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076e6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3303      	adds	r3, #3
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	b21b      	sxth	r3, r3
 80076f2:	4313      	orrs	r3, r2
 80076f4:	b21b      	sxth	r3, r3
 80076f6:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80076fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80076fe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	3304      	adds	r3, #4
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	3b01      	subs	r3, #1
 800770a:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 800770e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007712:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007716:	881b      	ldrh	r3, [r3, #0]
 8007718:	2b07      	cmp	r3, #7
 800771a:	d008      	beq.n	800772e <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800771c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007720:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007724:	2203      	movs	r2, #3
 8007726:	4618      	mov	r0, r3
 8007728:	f7fe ff28 	bl	800657c <modbus_send_exception>
				return;
 800772c:	e0ae      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 800772e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007732:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	3304      	adds	r3, #4
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d008      	beq.n	8007752 <modbus_vendor_handle_frame+0x116e>
 8007740:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007744:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3304      	adds	r3, #4
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	2b02      	cmp	r3, #2
 8007750:	d908      	bls.n	8007764 <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007752:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007756:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800775a:	2203      	movs	r2, #3
 800775c:	4618      	mov	r0, r3
 800775e:	f7fe ff0d 	bl	800657c <modbus_send_exception>
				return;
 8007762:	e093      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 8007764:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 8007768:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f7fb fbd0 	bl	8002f14 <emergencyStop_setInput>
 8007774:	4603      	mov	r3, r0
 8007776:	f083 0301 	eor.w	r3, r3, #1
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	d008      	beq.n	8007792 <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007780:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007784:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007788:	2204      	movs	r2, #4
 800778a:	4618      	mov	r0, r3
 800778c:	f7fe fef6 	bl	800657c <modbus_send_exception>
				return;
 8007790:	e07c      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007792:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007796:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800779a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800779e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 80077a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077a4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077a8:	2272      	movs	r2, #114	@ 0x72
 80077aa:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 80077ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80077b4:	2201      	movs	r2, #1
 80077b6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80077b8:	2303      	movs	r3, #3
 80077ba:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 80077be:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 80077c2:	f107 030c 	add.w	r3, r7, #12
 80077c6:	4611      	mov	r1, r2
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fe fead 	bl	8006528 <modbus_send_response>
 80077ce:	e05d      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 80077d0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	789b      	ldrb	r3, [r3, #2]
 80077dc:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 80077e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80077e4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80077e8:	881b      	ldrh	r3, [r3, #0]
 80077ea:	2b06      	cmp	r3, #6
 80077ec:	d008      	beq.n	8007800 <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80077ee:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80077f2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80077f6:	2203      	movs	r2, #3
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fe febf 	bl	800657c <modbus_send_exception>
				return;
 80077fe:	e045      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 8007800:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 8007804:	2b01      	cmp	r3, #1
 8007806:	d008      	beq.n	800781a <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007808:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800780c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007810:	2203      	movs	r2, #3
 8007812:	4618      	mov	r0, r3
 8007814:	f7fe feb2 	bl	800657c <modbus_send_exception>
				return;
 8007818:	e038      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 800781a:	f7f9 fe5f 	bl	80014dc <automation_factory_reset>
 800781e:	4603      	mov	r3, r0
 8007820:	f083 0301 	eor.w	r3, r3, #1
 8007824:	b2db      	uxtb	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d008      	beq.n	800783c <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800782a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800782e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007832:	2204      	movs	r2, #4
 8007834:	4618      	mov	r0, r3
 8007836:	f7fe fea1 	bl	800657c <modbus_send_exception>
				return;
 800783a:	e027      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800783c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007840:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007844:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007848:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 800784a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800784e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007852:	2273      	movs	r2, #115	@ 0x73
 8007854:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007856:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800785a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800785e:	2201      	movs	r2, #1
 8007860:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007862:	2303      	movs	r3, #3
 8007864:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 8007868:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 800786c:	f107 030c 	add.w	r3, r7, #12
 8007870:	4611      	mov	r1, r2
 8007872:	4618      	mov	r0, r3
 8007874:	f7fe fe58 	bl	8006528 <modbus_send_response>
 8007878:	e008      	b.n	800788c <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800787a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800787e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007882:	2201      	movs	r2, #1
 8007884:	4618      	mov	r0, r3
 8007886:	f7fe fe79 	bl	800657c <modbus_send_exception>
			break;
 800788a:	bf00      	nop
		}
	}
}
 800788c:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8007894:	b580      	push	{r7, lr}
 8007896:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8007898:	4b07      	ldr	r3, [pc, #28]	@ (80078b8 <RS485_SetTransmitMode+0x24>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a07      	ldr	r2, [pc, #28]	@ (80078bc <RS485_SetTransmitMode+0x28>)
 800789e:	8811      	ldrh	r1, [r2, #0]
 80078a0:	2201      	movs	r2, #1
 80078a2:	4618      	mov	r0, r3
 80078a4:	f003 fe8e 	bl	800b5c4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80078a8:	2201      	movs	r2, #1
 80078aa:	2140      	movs	r1, #64	@ 0x40
 80078ac:	4804      	ldr	r0, [pc, #16]	@ (80078c0 <RS485_SetTransmitMode+0x2c>)
 80078ae:	f003 fe89 	bl	800b5c4 <HAL_GPIO_WritePin>
#endif
}
 80078b2:	bf00      	nop
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop
 80078b8:	200013c0 	.word	0x200013c0
 80078bc:	200013c4 	.word	0x200013c4
 80078c0:	48000800 	.word	0x48000800

080078c4 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80078c4:	b580      	push	{r7, lr}
 80078c6:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80078c8:	4b07      	ldr	r3, [pc, #28]	@ (80078e8 <RS485_SetReceiveMode+0x24>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a07      	ldr	r2, [pc, #28]	@ (80078ec <RS485_SetReceiveMode+0x28>)
 80078ce:	8811      	ldrh	r1, [r2, #0]
 80078d0:	2200      	movs	r2, #0
 80078d2:	4618      	mov	r0, r3
 80078d4:	f003 fe76 	bl	800b5c4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80078d8:	2200      	movs	r2, #0
 80078da:	2140      	movs	r1, #64	@ 0x40
 80078dc:	4804      	ldr	r0, [pc, #16]	@ (80078f0 <RS485_SetReceiveMode+0x2c>)
 80078de:	f003 fe71 	bl	800b5c4 <HAL_GPIO_WritePin>
#endif
}
 80078e2:	bf00      	nop
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	200013c0 	.word	0x200013c0
 80078ec:	200013c4 	.word	0x200013c4
 80078f0:	48000800 	.word	0x48000800

080078f4 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	460b      	mov	r3, r1
 80078fe:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8007900:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8007904:	2100      	movs	r1, #0
 8007906:	4813      	ldr	r0, [pc, #76]	@ (8007954 <RS485_Setup+0x60>)
 8007908:	f011 fc8f 	bl	801922a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 800790c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8007910:	2100      	movs	r1, #0
 8007912:	4811      	ldr	r0, [pc, #68]	@ (8007958 <RS485_Setup+0x64>)
 8007914:	f011 fc89 	bl	801922a <memset>
	rs485_tx_frame_head = 0;
 8007918:	4b10      	ldr	r3, [pc, #64]	@ (800795c <RS485_Setup+0x68>)
 800791a:	2200      	movs	r2, #0
 800791c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800791e:	4b10      	ldr	r3, [pc, #64]	@ (8007960 <RS485_Setup+0x6c>)
 8007920:	2200      	movs	r2, #0
 8007922:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8007924:	4a0f      	ldr	r2, [pc, #60]	@ (8007964 <RS485_Setup+0x70>)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800792a:	4a0f      	ldr	r2, [pc, #60]	@ (8007968 <RS485_Setup+0x74>)
 800792c:	887b      	ldrh	r3, [r7, #2]
 800792e:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8007930:	f7fe fdb0 	bl	8006494 <modbusGetSlaveAddress>
 8007934:	4603      	mov	r3, r0
 8007936:	461a      	mov	r2, r3
 8007938:	4b0c      	ldr	r3, [pc, #48]	@ (800796c <RS485_Setup+0x78>)
 800793a:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 800793c:	f7ff ffc2 	bl	80078c4 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007940:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007944:	490a      	ldr	r1, [pc, #40]	@ (8007970 <RS485_Setup+0x7c>)
 8007946:	480b      	ldr	r0, [pc, #44]	@ (8007974 <RS485_Setup+0x80>)
 8007948:	f009 fc87 	bl	801125a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800794c:	bf00      	nop
 800794e:	3708      	adds	r7, #8
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	200014c8 	.word	0x200014c8
 8007958:	20001cd8 	.word	0x20001cd8
 800795c:	200024ea 	.word	0x200024ea
 8007960:	200024eb 	.word	0x200024eb
 8007964:	200013c0 	.word	0x200013c0
 8007968:	200013c4 	.word	0x200013c4
 800796c:	200024f0 	.word	0x200024f0
 8007970:	200013c8 	.word	0x200013c8
 8007974:	20001254 	.word	0x20001254

08007978 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007984:	887b      	ldrh	r3, [r7, #2]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d03a      	beq.n	8007a00 <RS485_Transmit+0x88>
 800798a:	887b      	ldrh	r3, [r7, #2]
 800798c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007990:	d836      	bhi.n	8007a00 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007992:	4b1d      	ldr	r3, [pc, #116]	@ (8007a08 <RS485_Transmit+0x90>)
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	b2db      	uxtb	r3, r3
 8007998:	3301      	adds	r3, #1
 800799a:	425a      	negs	r2, r3
 800799c:	f003 0307 	and.w	r3, r3, #7
 80079a0:	f002 0207 	and.w	r2, r2, #7
 80079a4:	bf58      	it	pl
 80079a6:	4253      	negpl	r3, r2
 80079a8:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80079aa:	4b18      	ldr	r3, [pc, #96]	@ (8007a0c <RS485_Transmit+0x94>)
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	7bfa      	ldrb	r2, [r7, #15]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d020      	beq.n	80079f8 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80079b6:	4b14      	ldr	r3, [pc, #80]	@ (8007a08 <RS485_Transmit+0x90>)
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	461a      	mov	r2, r3
 80079be:	4613      	mov	r3, r2
 80079c0:	01db      	lsls	r3, r3, #7
 80079c2:	4413      	add	r3, r2
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	4a12      	ldr	r2, [pc, #72]	@ (8007a10 <RS485_Transmit+0x98>)
 80079c8:	4413      	add	r3, r2
 80079ca:	887a      	ldrh	r2, [r7, #2]
 80079cc:	6879      	ldr	r1, [r7, #4]
 80079ce:	4618      	mov	r0, r3
 80079d0:	f011 fcab 	bl	801932a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80079d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007a08 <RS485_Transmit+0x90>)
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	4619      	mov	r1, r3
 80079dc:	4a0c      	ldr	r2, [pc, #48]	@ (8007a10 <RS485_Transmit+0x98>)
 80079de:	460b      	mov	r3, r1
 80079e0:	01db      	lsls	r3, r3, #7
 80079e2:	440b      	add	r3, r1
 80079e4:	005b      	lsls	r3, r3, #1
 80079e6:	4413      	add	r3, r2
 80079e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80079ec:	887a      	ldrh	r2, [r7, #2]
 80079ee:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80079f0:	4a05      	ldr	r2, [pc, #20]	@ (8007a08 <RS485_Transmit+0x90>)
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
 80079f4:	7013      	strb	r3, [r2, #0]
 80079f6:	e004      	b.n	8007a02 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80079f8:	4806      	ldr	r0, [pc, #24]	@ (8007a14 <RS485_Transmit+0x9c>)
 80079fa:	f7fd fe57 	bl	80056ac <usb_serial_println>
 80079fe:	e000      	b.n	8007a02 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007a00:	bf00      	nop
    }
}
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	200024ea 	.word	0x200024ea
 8007a0c:	200024eb 	.word	0x200024eb
 8007a10:	20001cd8 	.word	0x20001cd8
 8007a14:	0801b788 	.word	0x0801b788

08007a18 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	460b      	mov	r3, r1
 8007a22:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a26      	ldr	r2, [pc, #152]	@ (8007ac4 <HAL_UARTEx_RxEventCallback+0xac>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d145      	bne.n	8007aba <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007a2e:	4b26      	ldr	r3, [pc, #152]	@ (8007ac8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	3301      	adds	r3, #1
 8007a36:	425a      	negs	r2, r3
 8007a38:	f003 0307 	and.w	r3, r3, #7
 8007a3c:	f002 0207 	and.w	r2, r2, #7
 8007a40:	bf58      	it	pl
 8007a42:	4253      	negpl	r3, r2
 8007a44:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8007a46:	4b21      	ldr	r3, [pc, #132]	@ (8007acc <HAL_UARTEx_RxEventCallback+0xb4>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	7bfa      	ldrb	r2, [r7, #15]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d024      	beq.n	8007a9c <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8007a52:	887b      	ldrh	r3, [r7, #2]
 8007a54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a58:	d823      	bhi.n	8007aa2 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8007a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8007ac8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	461a      	mov	r2, r3
 8007a62:	4613      	mov	r3, r2
 8007a64:	01db      	lsls	r3, r3, #7
 8007a66:	4413      	add	r3, r2
 8007a68:	005b      	lsls	r3, r3, #1
 8007a6a:	4a19      	ldr	r2, [pc, #100]	@ (8007ad0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007a6c:	4413      	add	r3, r2
 8007a6e:	887a      	ldrh	r2, [r7, #2]
 8007a70:	4918      	ldr	r1, [pc, #96]	@ (8007ad4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007a72:	4618      	mov	r0, r3
 8007a74:	f011 fc59 	bl	801932a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8007a78:	4b13      	ldr	r3, [pc, #76]	@ (8007ac8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4a13      	ldr	r2, [pc, #76]	@ (8007ad0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007a82:	460b      	mov	r3, r1
 8007a84:	01db      	lsls	r3, r3, #7
 8007a86:	440b      	add	r3, r1
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007a90:	887a      	ldrh	r2, [r7, #2]
 8007a92:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007a94:	4a0c      	ldr	r2, [pc, #48]	@ (8007ac8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007a96:	7bfb      	ldrb	r3, [r7, #15]
 8007a98:	7013      	strb	r3, [r2, #0]
 8007a9a:	e002      	b.n	8007aa2 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8007a9c:	480e      	ldr	r0, [pc, #56]	@ (8007ad8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8007a9e:	f7fd fe05 	bl	80056ac <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8007aa2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007aa6:	490b      	ldr	r1, [pc, #44]	@ (8007ad4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007aa8:	480c      	ldr	r0, [pc, #48]	@ (8007adc <HAL_UARTEx_RxEventCallback+0xc4>)
 8007aaa:	f009 fbd6 	bl	801125a <HAL_UARTEx_ReceiveToIdle_DMA>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8007ab4:	480a      	ldr	r0, [pc, #40]	@ (8007ae0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8007ab6:	f7fd fdf9 	bl	80056ac <usb_serial_println>
		}
	}
}
 8007aba:	bf00      	nop
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	40013800 	.word	0x40013800
 8007ac8:	200024e8 	.word	0x200024e8
 8007acc:	200024e9 	.word	0x200024e9
 8007ad0:	200014c8 	.word	0x200014c8
 8007ad4:	200013c8 	.word	0x200013c8
 8007ad8:	0801b79c 	.word	0x0801b79c
 8007adc:	20001254 	.word	0x20001254
 8007ae0:	0801b7b0 	.word	0x0801b7b0

08007ae4 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8007b14 <RS485_TCCallback+0x30>)
 8007aea:	2200      	movs	r2, #0
 8007aec:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8007aee:	f7ff fee9 	bl	80078c4 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007af2:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <RS485_TCCallback+0x34>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	4b07      	ldr	r3, [pc, #28]	@ (8007b18 <RS485_TCCallback+0x34>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b00:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007b02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b06:	4905      	ldr	r1, [pc, #20]	@ (8007b1c <RS485_TCCallback+0x38>)
 8007b08:	4803      	ldr	r0, [pc, #12]	@ (8007b18 <RS485_TCCallback+0x34>)
 8007b0a:	f009 fba6 	bl	801125a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8007b0e:	bf00      	nop
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	200024ec 	.word	0x200024ec
 8007b18:	20001254 	.word	0x20001254
 8007b1c:	200013c8 	.word	0x200013c8

08007b20 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b082      	sub	sp, #8
 8007b24:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007b26:	e039      	b.n	8007b9c <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007b28:	4b23      	ldr	r3, [pc, #140]	@ (8007bb8 <RS485_ProcessPendingFrames+0x98>)
 8007b2a:	781b      	ldrb	r3, [r3, #0]
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	461a      	mov	r2, r3
 8007b30:	4613      	mov	r3, r2
 8007b32:	01db      	lsls	r3, r3, #7
 8007b34:	4413      	add	r3, r2
 8007b36:	005b      	lsls	r3, r3, #1
 8007b38:	4a20      	ldr	r2, [pc, #128]	@ (8007bbc <RS485_ProcessPendingFrames+0x9c>)
 8007b3a:	4413      	add	r3, r2
 8007b3c:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8007b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8007bb8 <RS485_ProcessPendingFrames+0x98>)
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	4619      	mov	r1, r3
 8007b46:	4a1d      	ldr	r2, [pc, #116]	@ (8007bbc <RS485_ProcessPendingFrames+0x9c>)
 8007b48:	460b      	mov	r3, r1
 8007b4a:	01db      	lsls	r3, r3, #7
 8007b4c:	440b      	add	r3, r1
 8007b4e:	005b      	lsls	r3, r3, #1
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007b56:	881b      	ldrh	r3, [r3, #0]
 8007b58:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8007b60:	4b17      	ldr	r3, [pc, #92]	@ (8007bc0 <RS485_ProcessPendingFrames+0xa0>)
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	787a      	ldrb	r2, [r7, #1]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d105      	bne.n	8007b76 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8007b6a:	887b      	ldrh	r3, [r7, #2]
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7fd feca 	bl	8005908 <modbus_slave_handle_frame>
 8007b74:	e004      	b.n	8007b80 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8007b76:	887b      	ldrh	r3, [r7, #2]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fd fdd0 	bl	8005720 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007b80:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb8 <RS485_ProcessPendingFrames+0x98>)
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	3301      	adds	r3, #1
 8007b88:	425a      	negs	r2, r3
 8007b8a:	f003 0307 	and.w	r3, r3, #7
 8007b8e:	f002 0207 	and.w	r2, r2, #7
 8007b92:	bf58      	it	pl
 8007b94:	4253      	negpl	r3, r2
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	4b07      	ldr	r3, [pc, #28]	@ (8007bb8 <RS485_ProcessPendingFrames+0x98>)
 8007b9a:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007b9c:	4b06      	ldr	r3, [pc, #24]	@ (8007bb8 <RS485_ProcessPendingFrames+0x98>)
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	4b08      	ldr	r3, [pc, #32]	@ (8007bc4 <RS485_ProcessPendingFrames+0xa4>)
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d1bd      	bne.n	8007b28 <RS485_ProcessPendingFrames+0x8>
	}
}
 8007bac:	bf00      	nop
 8007bae:	bf00      	nop
 8007bb0:	3708      	adds	r7, #8
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	200024e9 	.word	0x200024e9
 8007bbc:	200014c8 	.word	0x200014c8
 8007bc0:	200024f0 	.word	0x200024f0
 8007bc4:	200024e8 	.word	0x200024e8

08007bc8 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b082      	sub	sp, #8
 8007bcc:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8007bce:	4b36      	ldr	r3, [pc, #216]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d163      	bne.n	8007ca0 <RS485_TransmitPendingFrames+0xd8>
 8007bd8:	4b34      	ldr	r3, [pc, #208]	@ (8007cac <RS485_TransmitPendingFrames+0xe4>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d05f      	beq.n	8007ca0 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007be0:	4b33      	ldr	r3, [pc, #204]	@ (8007cb0 <RS485_TransmitPendingFrames+0xe8>)
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	b2da      	uxtb	r2, r3
 8007be6:	4b33      	ldr	r3, [pc, #204]	@ (8007cb4 <RS485_TransmitPendingFrames+0xec>)
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d057      	beq.n	8007ca0 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8007bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8007cac <RS485_TransmitPendingFrames+0xe4>)
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8007bf6:	4b2e      	ldr	r3, [pc, #184]	@ (8007cb0 <RS485_TransmitPendingFrames+0xe8>)
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	4613      	mov	r3, r2
 8007c00:	01db      	lsls	r3, r3, #7
 8007c02:	4413      	add	r3, r2
 8007c04:	005b      	lsls	r3, r3, #1
 8007c06:	4a2c      	ldr	r2, [pc, #176]	@ (8007cb8 <RS485_TransmitPendingFrames+0xf0>)
 8007c08:	4413      	add	r3, r2
 8007c0a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007c0c:	4b28      	ldr	r3, [pc, #160]	@ (8007cb0 <RS485_TransmitPendingFrames+0xe8>)
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	4619      	mov	r1, r3
 8007c14:	4a28      	ldr	r2, [pc, #160]	@ (8007cb8 <RS485_TransmitPendingFrames+0xf0>)
 8007c16:	460b      	mov	r3, r1
 8007c18:	01db      	lsls	r3, r3, #7
 8007c1a:	440b      	add	r3, r1
 8007c1c:	005b      	lsls	r3, r3, #1
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007c28:	f7ff fe34 	bl	8007894 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	4b1d      	ldr	r3, [pc, #116]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c3a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007c3c:	887b      	ldrh	r3, [r7, #2]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	6879      	ldr	r1, [r7, #4]
 8007c42:	4819      	ldr	r0, [pc, #100]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c44:	f007 feec 	bl	800fa20 <HAL_UART_Transmit_DMA>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007c4c:	4b16      	ldr	r3, [pc, #88]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	4b15      	ldr	r3, [pc, #84]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c5a:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007c5c:	787b      	ldrb	r3, [r7, #1]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d010      	beq.n	8007c84 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8007c62:	f7ff fe2f 	bl	80078c4 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007c66:	4b10      	ldr	r3, [pc, #64]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c74:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c7a:	4910      	ldr	r1, [pc, #64]	@ (8007cbc <RS485_TransmitPendingFrames+0xf4>)
 8007c7c:	480a      	ldr	r0, [pc, #40]	@ (8007ca8 <RS485_TransmitPendingFrames+0xe0>)
 8007c7e:	f009 faec 	bl	801125a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8007c82:	e00d      	b.n	8007ca0 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007c84:	4b0a      	ldr	r3, [pc, #40]	@ (8007cb0 <RS485_TransmitPendingFrames+0xe8>)
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	425a      	negs	r2, r3
 8007c8e:	f003 0307 	and.w	r3, r3, #7
 8007c92:	f002 0207 	and.w	r2, r2, #7
 8007c96:	bf58      	it	pl
 8007c98:	4253      	negpl	r3, r2
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	4b04      	ldr	r3, [pc, #16]	@ (8007cb0 <RS485_TransmitPendingFrames+0xe8>)
 8007c9e:	701a      	strb	r2, [r3, #0]
}
 8007ca0:	bf00      	nop
 8007ca2:	3708      	adds	r7, #8
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	20001254 	.word	0x20001254
 8007cac:	200024ec 	.word	0x200024ec
 8007cb0:	200024eb 	.word	0x200024eb
 8007cb4:	200024ea 	.word	0x200024ea
 8007cb8:	20001cd8 	.word	0x20001cd8
 8007cbc:	200013c8 	.word	0x200013c8

08007cc0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a07      	ldr	r2, [pc, #28]	@ (8007cec <HAL_UART_ErrorCallback+0x2c>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d108      	bne.n	8007ce4 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007cd2:	4807      	ldr	r0, [pc, #28]	@ (8007cf0 <HAL_UART_ErrorCallback+0x30>)
 8007cd4:	f7fd fcea 	bl	80056ac <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007cd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007cdc:	4905      	ldr	r1, [pc, #20]	@ (8007cf4 <HAL_UART_ErrorCallback+0x34>)
 8007cde:	4806      	ldr	r0, [pc, #24]	@ (8007cf8 <HAL_UART_ErrorCallback+0x38>)
 8007ce0:	f009 fabb 	bl	801125a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007ce4:	bf00      	nop
 8007ce6:	3708      	adds	r7, #8
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	40013800 	.word	0x40013800
 8007cf0:	0801b7d0 	.word	0x0801b7d0
 8007cf4:	200013c8 	.word	0x200013c8
 8007cf8:	20001254 	.word	0x20001254

08007cfc <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	4603      	mov	r3, r0
 8007d04:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	091b      	lsrs	r3, r3, #4
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	0092      	lsls	r2, r2, #2
 8007d10:	4413      	add	r3, r2
 8007d12:	005b      	lsls	r3, r3, #1
 8007d14:	b2da      	uxtb	r2, r3
 8007d16:	79fb      	ldrb	r3, [r7, #7]
 8007d18:	f003 030f 	and.w	r3, r3, #15
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	4413      	add	r3, r2
 8007d20:	b2db      	uxtb	r3, r3
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	370c      	adds	r7, #12
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
	...

08007d30 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	4603      	mov	r3, r0
 8007d38:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007d3a:	79fb      	ldrb	r3, [r7, #7]
 8007d3c:	4a0e      	ldr	r2, [pc, #56]	@ (8007d78 <DecimalToBCD+0x48>)
 8007d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d42:	08db      	lsrs	r3, r3, #3
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	b25b      	sxtb	r3, r3
 8007d48:	011b      	lsls	r3, r3, #4
 8007d4a:	b258      	sxtb	r0, r3
 8007d4c:	79fa      	ldrb	r2, [r7, #7]
 8007d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007d78 <DecimalToBCD+0x48>)
 8007d50:	fba3 1302 	umull	r1, r3, r3, r2
 8007d54:	08d9      	lsrs	r1, r3, #3
 8007d56:	460b      	mov	r3, r1
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	440b      	add	r3, r1
 8007d5c:	005b      	lsls	r3, r3, #1
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	b25b      	sxtb	r3, r3
 8007d64:	4303      	orrs	r3, r0
 8007d66:	b25b      	sxtb	r3, r3
 8007d68:	b2db      	uxtb	r3, r3
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	cccccccd 	.word	0xcccccccd

08007d7c <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007d84:	2300      	movs	r3, #0
 8007d86:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007d88:	f107 020f 	add.w	r2, r7, #15
 8007d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	2301      	movs	r3, #1
 8007d94:	21d0      	movs	r1, #208	@ 0xd0
 8007d96:	482e      	ldr	r0, [pc, #184]	@ (8007e50 <DS3231_ReadTime+0xd4>)
 8007d98:	f003 fcc8 	bl	800b72c <HAL_I2C_Master_Transmit>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d001      	beq.n	8007da6 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e050      	b.n	8007e48 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007da6:	f107 0210 	add.w	r2, r7, #16
 8007daa:	f04f 33ff 	mov.w	r3, #4294967295
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	2307      	movs	r3, #7
 8007db2:	21d0      	movs	r1, #208	@ 0xd0
 8007db4:	4826      	ldr	r0, [pc, #152]	@ (8007e50 <DS3231_ReadTime+0xd4>)
 8007db6:	f003 fdd1 	bl	800b95c <HAL_I2C_Master_Receive>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d001      	beq.n	8007dc4 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e041      	b.n	8007e48 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007dc4:	7c3b      	ldrb	r3, [r7, #16]
 8007dc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7ff ff95 	bl	8007cfc <BCDToDecimal>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007dda:	7c7b      	ldrb	r3, [r7, #17]
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f7ff ff8d 	bl	8007cfc <BCDToDecimal>
 8007de2:	4603      	mov	r3, r0
 8007de4:	461a      	mov	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007dea:	7cbb      	ldrb	r3, [r7, #18]
 8007dec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7ff ff82 	bl	8007cfc <BCDToDecimal>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007e00:	7cfb      	ldrb	r3, [r7, #19]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7ff ff7a 	bl	8007cfc <BCDToDecimal>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007e10:	7d3b      	ldrb	r3, [r7, #20]
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7ff ff72 	bl	8007cfc <BCDToDecimal>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007e20:	7d7b      	ldrb	r3, [r7, #21]
 8007e22:	f003 031f 	and.w	r3, r3, #31
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7ff ff67 	bl	8007cfc <BCDToDecimal>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	461a      	mov	r2, r3
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007e36:	7dbb      	ldrb	r3, [r7, #22]
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f7ff ff5f 	bl	8007cfc <BCDToDecimal>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	461a      	mov	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3718      	adds	r7, #24
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	2000119c 	.word	0x2000119c

08007e54 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b088      	sub	sp, #32
 8007e58:	af04      	add	r7, sp, #16
 8007e5a:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7ff ff63 	bl	8007d30 <DecimalToBCD>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	785b      	ldrb	r3, [r3, #1]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7ff ff5c 	bl	8007d30 <DecimalToBCD>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	789b      	ldrb	r3, [r3, #2]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7ff ff55 	bl	8007d30 <DecimalToBCD>
 8007e86:	4603      	mov	r3, r0
 8007e88:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	78db      	ldrb	r3, [r3, #3]
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7ff ff4e 	bl	8007d30 <DecimalToBCD>
 8007e94:	4603      	mov	r3, r0
 8007e96:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	791b      	ldrb	r3, [r3, #4]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7ff ff47 	bl	8007d30 <DecimalToBCD>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	795b      	ldrb	r3, [r3, #5]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7ff ff40 	bl	8007d30 <DecimalToBCD>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	799b      	ldrb	r3, [r3, #6]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7ff ff39 	bl	8007d30 <DecimalToBCD>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007ec2:	7bfb      	ldrb	r3, [r7, #15]
 8007ec4:	b29a      	uxth	r2, r3
 8007ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8007eca:	9302      	str	r3, [sp, #8]
 8007ecc:	2307      	movs	r3, #7
 8007ece:	9301      	str	r3, [sp, #4]
 8007ed0:	f107 0308 	add.w	r3, r7, #8
 8007ed4:	9300      	str	r3, [sp, #0]
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	21d0      	movs	r1, #208	@ 0xd0
 8007eda:	4806      	ldr	r0, [pc, #24]	@ (8007ef4 <DS3231_SetTime+0xa0>)
 8007edc:	f003 fe34 	bl	800bb48 <HAL_I2C_Mem_Write>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d001      	beq.n	8007eea <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	e000      	b.n	8007eec <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	2000119c 	.word	0x2000119c

08007ef8 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8007efe:	2201      	movs	r2, #1
 8007f00:	490a      	ldr	r1, [pc, #40]	@ (8007f2c <SD_Mount+0x34>)
 8007f02:	480b      	ldr	r0, [pc, #44]	@ (8007f30 <SD_Mount+0x38>)
 8007f04:	f00e febc 	bl	8016c80 <f_mount>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007f0c:	79fb      	ldrb	r3, [r7, #7]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d004      	beq.n	8007f1c <SD_Mount+0x24>
		isMounted = false;
 8007f12:	4b08      	ldr	r3, [pc, #32]	@ (8007f34 <SD_Mount+0x3c>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	701a      	strb	r2, [r3, #0]
		return false;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	e003      	b.n	8007f24 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007f1c:	4b05      	ldr	r3, [pc, #20]	@ (8007f34 <SD_Mount+0x3c>)
 8007f1e:	2201      	movs	r2, #1
 8007f20:	701a      	strb	r2, [r3, #0]
	return true;
 8007f22:	2301      	movs	r3, #1
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3708      	adds	r7, #8
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	0801b7f4 	.word	0x0801b7f4
 8007f30:	200024f4 	.word	0x200024f4
 8007f34:	20002958 	.word	0x20002958

08007f38 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007f3c:	f7ff ffdc 	bl	8007ef8 <SD_Mount>
 8007f40:	4603      	mov	r3, r0
    }
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	bd80      	pop	{r7, pc}
	...

08007f48 <SD_IsMounted>:

bool SD_IsMounted(void) {
 8007f48:	b480      	push	{r7}
 8007f4a:	af00      	add	r7, sp, #0
	return isMounted;
 8007f4c:	4b03      	ldr	r3, [pc, #12]	@ (8007f5c <SD_IsMounted+0x14>)
 8007f4e:	781b      	ldrb	r3, [r3, #0]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	20002958 	.word	0x20002958

08007f60 <SD_Log>:

bool SD_Log(const char* message) {
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b0cc      	sub	sp, #304	@ 0x130
 8007f64:	af02      	add	r7, sp, #8
 8007f66:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007f6a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007f6e:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007f70:	4b4d      	ldr	r3, [pc, #308]	@ (80080a8 <SD_Log+0x148>)
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	f083 0301 	eor.w	r3, r3, #1
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <SD_Log+0x22>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	e08d      	b.n	800809e <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007f82:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7ff fef8 	bl	8007d7c <DS3231_ReadTime>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00c      	beq.n	8007fac <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007f92:	4a46      	ldr	r2, [pc, #280]	@ (80080ac <SD_Log+0x14c>)
 8007f94:	2120      	movs	r1, #32
 8007f96:	4846      	ldr	r0, [pc, #280]	@ (80080b0 <SD_Log+0x150>)
 8007f98:	f011 f892 	bl	80190c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8007f9c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007fa0:	4a44      	ldr	r2, [pc, #272]	@ (80080b4 <SD_Log+0x154>)
 8007fa2:	2110      	movs	r1, #16
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f011 f88b 	bl	80190c0 <sniprintf>
 8007faa:	e01e      	b.n	8007fea <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8007fac:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007fb0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007fb4:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007fb8:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007fbc:	9101      	str	r1, [sp, #4]
 8007fbe:	9200      	str	r2, [sp, #0]
 8007fc0:	4a3d      	ldr	r2, [pc, #244]	@ (80080b8 <SD_Log+0x158>)
 8007fc2:	2120      	movs	r1, #32
 8007fc4:	483a      	ldr	r0, [pc, #232]	@ (80080b0 <SD_Log+0x150>)
 8007fc6:	f011 f87b 	bl	80190c0 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8007fca:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8007fce:	4619      	mov	r1, r3
 8007fd0:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007fd4:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007fd8:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007fdc:	9201      	str	r2, [sp, #4]
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4a36      	ldr	r2, [pc, #216]	@ (80080bc <SD_Log+0x15c>)
 8007fe4:	2110      	movs	r1, #16
 8007fe6:	f011 f86b 	bl	80190c0 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8007fea:	2212      	movs	r2, #18
 8007fec:	4930      	ldr	r1, [pc, #192]	@ (80080b0 <SD_Log+0x150>)
 8007fee:	4834      	ldr	r0, [pc, #208]	@ (80080c0 <SD_Log+0x160>)
 8007ff0:	f00e fe8c 	bl	8016d0c <f_open>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8007ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d001      	beq.n	8008006 <SD_Log+0xa6>
 8008002:	2300      	movs	r3, #0
 8008004:	e04b      	b.n	800809e <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8008006:	4b2e      	ldr	r3, [pc, #184]	@ (80080c0 <SD_Log+0x160>)
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	4619      	mov	r1, r3
 800800c:	482c      	ldr	r0, [pc, #176]	@ (80080c0 <SD_Log+0x160>)
 800800e:	f00f fa54 	bl	80174ba <f_lseek>
 8008012:	4603      	mov	r3, r0
 8008014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8008018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800801c:	2b00      	cmp	r3, #0
 800801e:	d004      	beq.n	800802a <SD_Log+0xca>
		f_close(&logFile);
 8008020:	4827      	ldr	r0, [pc, #156]	@ (80080c0 <SD_Log+0x160>)
 8008022:	f00f fa20 	bl	8017466 <f_close>
		return false;
 8008026:	2300      	movs	r3, #0
 8008028:	e039      	b.n	800809e <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 800802a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800802e:	f107 0010 	add.w	r0, r7, #16
 8008032:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008036:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	4613      	mov	r3, r2
 8008040:	4a20      	ldr	r2, [pc, #128]	@ (80080c4 <SD_Log+0x164>)
 8008042:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008046:	f011 f83b 	bl	80190c0 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 800804a:	f107 0310 	add.w	r3, r7, #16
 800804e:	4618      	mov	r0, r3
 8008050:	f7f8 f936 	bl	80002c0 <strlen>
 8008054:	4602      	mov	r2, r0
 8008056:	f107 030c 	add.w	r3, r7, #12
 800805a:	f107 0110 	add.w	r1, r7, #16
 800805e:	4818      	ldr	r0, [pc, #96]	@ (80080c0 <SD_Log+0x160>)
 8008060:	f00f f80e 	bl	8017080 <f_write>
 8008064:	4603      	mov	r3, r0
 8008066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800806a:	4815      	ldr	r0, [pc, #84]	@ (80080c0 <SD_Log+0x160>)
 800806c:	f00f f9fb 	bl	8017466 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8008070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008074:	2b00      	cmp	r3, #0
 8008076:	d10e      	bne.n	8008096 <SD_Log+0x136>
 8008078:	f107 0310 	add.w	r3, r7, #16
 800807c:	4618      	mov	r0, r3
 800807e:	f7f8 f91f 	bl	80002c0 <strlen>
 8008082:	4602      	mov	r2, r0
 8008084:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8008088:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	429a      	cmp	r2, r3
 8008090:	d101      	bne.n	8008096 <SD_Log+0x136>
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <SD_Log+0x138>
 8008096:	2300      	movs	r3, #0
 8008098:	f003 0301 	and.w	r3, r3, #1
 800809c:	b2db      	uxtb	r3, r3
}
 800809e:	4618      	mov	r0, r3
 80080a0:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	20002958 	.word	0x20002958
 80080ac:	0801b7f8 	.word	0x0801b7f8
 80080b0:	2000295c 	.word	0x2000295c
 80080b4:	0801b80c 	.word	0x0801b80c
 80080b8:	0801b818 	.word	0x0801b818
 80080bc:	0801b82c 	.word	0x0801b82c
 80080c0:	20002728 	.word	0x20002728
 80080c4:	0801b840 	.word	0x0801b840

080080c8 <SD_GetStats>:
void SD_Unmount(void) {
	f_mount(NULL, "", 0);
	isMounted = false;
}

SD_Stats SD_GetStats(void) {
 80080c8:	b590      	push	{r4, r7, lr}
 80080ca:	b08b      	sub	sp, #44	@ 0x2c
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
	SD_Stats stats = {0};
 80080d0:	f107 0310 	add.w	r3, r7, #16
 80080d4:	2200      	movs	r2, #0
 80080d6:	601a      	str	r2, [r3, #0]
 80080d8:	605a      	str	r2, [r3, #4]
 80080da:	609a      	str	r2, [r3, #8]

	if (!isMounted) {
 80080dc:	4b28      	ldr	r3, [pc, #160]	@ (8008180 <SD_GetStats+0xb8>)
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	f083 0301 	eor.w	r3, r3, #1
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00a      	beq.n	8008100 <SD_GetStats+0x38>
		stats.success = false;
 80080ea:	2300      	movs	r3, #0
 80080ec:	763b      	strb	r3, [r7, #24]
		return stats;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	461c      	mov	r4, r3
 80080f2:	f107 0310 	add.w	r3, r7, #16
 80080f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80080fe:	e03a      	b.n	8008176 <SD_GetStats+0xae>
	}

	DWORD free_clusters, total_sectors, free_sectors;
	FATFS *fs_ptr = &fatFs;
 8008100:	4b20      	ldr	r3, [pc, #128]	@ (8008184 <SD_GetStats+0xbc>)
 8008102:	60bb      	str	r3, [r7, #8]

	FRESULT res = f_getfree("", &free_clusters, &fs_ptr);
 8008104:	f107 0208 	add.w	r2, r7, #8
 8008108:	f107 030c 	add.w	r3, r7, #12
 800810c:	4619      	mov	r1, r3
 800810e:	481e      	ldr	r0, [pc, #120]	@ (8008188 <SD_GetStats+0xc0>)
 8008110:	f00f fbdc 	bl	80178cc <f_getfree>
 8008114:	4603      	mov	r3, r0
 8008116:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != FR_OK) {
 800811a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <SD_GetStats+0x70>
		stats.success = false;
 8008122:	2300      	movs	r3, #0
 8008124:	763b      	strb	r3, [r7, #24]
		return stats;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	461c      	mov	r4, r3
 800812a:	f107 0310 	add.w	r3, r7, #16
 800812e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008132:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008136:	e01e      	b.n	8008176 <SD_GetStats+0xae>
	}

	// From Chan's FatFs documentation:
	// total_sectors = (fs->n_fatent - 2) * fs->csize;
	// free_sectors  = free_clusters * fs->csize;
	total_sectors = (fs_ptr->n_fatent - 2) * fs_ptr->csize;
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	3b02      	subs	r3, #2
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	8952      	ldrh	r2, [r2, #10]
 8008142:	fb02 f303 	mul.w	r3, r2, r3
 8008146:	623b      	str	r3, [r7, #32]
	free_sectors  = free_clusters * fs_ptr->csize;
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	895b      	ldrh	r3, [r3, #10]
 800814c:	461a      	mov	r2, r3
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	fb02 f303 	mul.w	r3, r2, r3
 8008154:	61fb      	str	r3, [r7, #28]

	// Sector size is 512 bytes -> 1 sector = 0.5 KiB
	// Convert to MB: (sectors / 2) / 1024 = MB
	stats.totalMB = total_sectors / 2048;
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	0adb      	lsrs	r3, r3, #11
 800815a:	613b      	str	r3, [r7, #16]
	stats.freeMB  = free_sectors / 2048;
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	0adb      	lsrs	r3, r3, #11
 8008160:	617b      	str	r3, [r7, #20]
	stats.success = true;
 8008162:	2301      	movs	r3, #1
 8008164:	763b      	strb	r3, [r7, #24]

	return stats;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	461c      	mov	r4, r3
 800816a:	f107 0310 	add.w	r3, r7, #16
 800816e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008172:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	372c      	adds	r7, #44	@ 0x2c
 800817a:	46bd      	mov	sp, r7
 800817c:	bd90      	pop	{r4, r7, pc}
 800817e:	bf00      	nop
 8008180:	20002958 	.word	0x20002958
 8008184:	200024f4 	.word	0x200024f4
 8008188:	0801b7f4 	.word	0x0801b7f4

0800818c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800818c:	b580      	push	{r7, lr}
 800818e:	b082      	sub	sp, #8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008194:	f000 fd66 	bl	8008c64 <HAL_GetTick>
 8008198:	4603      	mov	r3, r0
 800819a:	4a04      	ldr	r2, [pc, #16]	@ (80081ac <SPI_Timer_On+0x20>)
 800819c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800819e:	4a04      	ldr	r2, [pc, #16]	@ (80081b0 <SPI_Timer_On+0x24>)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6013      	str	r3, [r2, #0]
}
 80081a4:	bf00      	nop
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	20002980 	.word	0x20002980
 80081b0:	20002984 	.word	0x20002984

080081b4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80081b8:	f000 fd54 	bl	8008c64 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	4b06      	ldr	r3, [pc, #24]	@ (80081d8 <SPI_Timer_Status+0x24>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	1ad2      	subs	r2, r2, r3
 80081c4:	4b05      	ldr	r3, [pc, #20]	@ (80081dc <SPI_Timer_Status+0x28>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	bf34      	ite	cc
 80081cc:	2301      	movcc	r3, #1
 80081ce:	2300      	movcs	r3, #0
 80081d0:	b2db      	uxtb	r3, r3
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	20002980 	.word	0x20002980
 80081dc:	20002984 	.word	0x20002984

080081e0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af02      	add	r7, sp, #8
 80081e6:	4603      	mov	r3, r0
 80081e8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80081ea:	f107 020f 	add.w	r2, r7, #15
 80081ee:	1df9      	adds	r1, r7, #7
 80081f0:	2332      	movs	r3, #50	@ 0x32
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	2301      	movs	r3, #1
 80081f6:	4804      	ldr	r0, [pc, #16]	@ (8008208 <xchg_spi+0x28>)
 80081f8:	f007 f83f 	bl	800f27a <HAL_SPI_TransmitReceive>
    return rxDat;
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	200011f0 	.word	0x200011f0

0800820c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800820c:	b590      	push	{r4, r7, lr}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008216:	2300      	movs	r3, #0
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e00a      	b.n	8008232 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	18d4      	adds	r4, r2, r3
 8008222:	20ff      	movs	r0, #255	@ 0xff
 8008224:	f7ff ffdc 	bl	80081e0 <xchg_spi>
 8008228:	4603      	mov	r3, r0
 800822a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	3301      	adds	r3, #1
 8008230:	60fb      	str	r3, [r7, #12]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	429a      	cmp	r2, r3
 8008238:	d3f0      	bcc.n	800821c <rcvr_spi_multi+0x10>
	}
}
 800823a:	bf00      	nop
 800823c:	bf00      	nop
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	bd90      	pop	{r4, r7, pc}

08008244 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	b29a      	uxth	r2, r3
 8008252:	f04f 33ff 	mov.w	r3, #4294967295
 8008256:	6879      	ldr	r1, [r7, #4]
 8008258:	4803      	ldr	r0, [pc, #12]	@ (8008268 <xmit_spi_multi+0x24>)
 800825a:	f006 fe98 	bl	800ef8e <HAL_SPI_Transmit>
}
 800825e:	bf00      	nop
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	200011f0 	.word	0x200011f0

0800826c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008274:	f000 fcf6 	bl	8008c64 <HAL_GetTick>
 8008278:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800827e:	20ff      	movs	r0, #255	@ 0xff
 8008280:	f7ff ffae 	bl	80081e0 <xchg_spi>
 8008284:	4603      	mov	r3, r0
 8008286:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2bff      	cmp	r3, #255	@ 0xff
 800828c:	d007      	beq.n	800829e <wait_ready+0x32>
 800828e:	f000 fce9 	bl	8008c64 <HAL_GetTick>
 8008292:	4602      	mov	r2, r0
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	1ad3      	subs	r3, r2, r3
 8008298:	693a      	ldr	r2, [r7, #16]
 800829a:	429a      	cmp	r2, r3
 800829c:	d8ef      	bhi.n	800827e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800829e:	7bfb      	ldrb	r3, [r7, #15]
 80082a0:	2bff      	cmp	r3, #255	@ 0xff
 80082a2:	bf0c      	ite	eq
 80082a4:	2301      	moveq	r3, #1
 80082a6:	2300      	movne	r3, #0
 80082a8:	b2db      	uxtb	r3, r3
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3718      	adds	r7, #24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
	...

080082b4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80082b8:	2201      	movs	r2, #1
 80082ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80082be:	4804      	ldr	r0, [pc, #16]	@ (80082d0 <despiselect+0x1c>)
 80082c0:	f003 f980 	bl	800b5c4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80082c4:	20ff      	movs	r0, #255	@ 0xff
 80082c6:	f7ff ff8b 	bl	80081e0 <xchg_spi>

}
 80082ca:	bf00      	nop
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	48000800 	.word	0x48000800

080082d4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80082d8:	2200      	movs	r2, #0
 80082da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80082de:	480a      	ldr	r0, [pc, #40]	@ (8008308 <spiselect+0x34>)
 80082e0:	f003 f970 	bl	800b5c4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80082e4:	20ff      	movs	r0, #255	@ 0xff
 80082e6:	f7ff ff7b 	bl	80081e0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80082ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80082ee:	f7ff ffbd 	bl	800826c <wait_ready>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d001      	beq.n	80082fc <spiselect+0x28>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e002      	b.n	8008302 <spiselect+0x2e>

	despiselect();
 80082fc:	f7ff ffda 	bl	80082b4 <despiselect>
	return 0;	/* Timeout */
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	48000800 	.word	0x48000800

0800830c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8008316:	20c8      	movs	r0, #200	@ 0xc8
 8008318:	f7ff ff38 	bl	800818c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800831c:	20ff      	movs	r0, #255	@ 0xff
 800831e:	f7ff ff5f 	bl	80081e0 <xchg_spi>
 8008322:	4603      	mov	r3, r0
 8008324:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8008326:	7bfb      	ldrb	r3, [r7, #15]
 8008328:	2bff      	cmp	r3, #255	@ 0xff
 800832a:	d104      	bne.n	8008336 <rcvr_datablock+0x2a>
 800832c:	f7ff ff42 	bl	80081b4 <SPI_Timer_Status>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1f2      	bne.n	800831c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8008336:	7bfb      	ldrb	r3, [r7, #15]
 8008338:	2bfe      	cmp	r3, #254	@ 0xfe
 800833a:	d001      	beq.n	8008340 <rcvr_datablock+0x34>
 800833c:	2300      	movs	r3, #0
 800833e:	e00a      	b.n	8008356 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008340:	6839      	ldr	r1, [r7, #0]
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f7ff ff62 	bl	800820c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008348:	20ff      	movs	r0, #255	@ 0xff
 800834a:	f7ff ff49 	bl	80081e0 <xchg_spi>
 800834e:	20ff      	movs	r0, #255	@ 0xff
 8008350:	f7ff ff46 	bl	80081e0 <xchg_spi>

	return 1;						/* Function succeeded */
 8008354:	2301      	movs	r3, #1
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b084      	sub	sp, #16
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	460b      	mov	r3, r1
 8008368:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800836a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800836e:	f7ff ff7d 	bl	800826c <wait_ready>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <xmit_datablock+0x1e>
 8008378:	2300      	movs	r3, #0
 800837a:	e01e      	b.n	80083ba <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800837c:	78fb      	ldrb	r3, [r7, #3]
 800837e:	4618      	mov	r0, r3
 8008380:	f7ff ff2e 	bl	80081e0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	2bfd      	cmp	r3, #253	@ 0xfd
 8008388:	d016      	beq.n	80083b8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800838a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7ff ff58 	bl	8008244 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008394:	20ff      	movs	r0, #255	@ 0xff
 8008396:	f7ff ff23 	bl	80081e0 <xchg_spi>
 800839a:	20ff      	movs	r0, #255	@ 0xff
 800839c:	f7ff ff20 	bl	80081e0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80083a0:	20ff      	movs	r0, #255	@ 0xff
 80083a2:	f7ff ff1d 	bl	80081e0 <xchg_spi>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	f003 031f 	and.w	r3, r3, #31
 80083b0:	2b05      	cmp	r3, #5
 80083b2:	d001      	beq.n	80083b8 <xmit_datablock+0x5a>
 80083b4:	2300      	movs	r3, #0
 80083b6:	e000      	b.n	80083ba <xmit_datablock+0x5c>
	}
	return 1;
 80083b8:	2301      	movs	r3, #1
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	4603      	mov	r3, r0
 80083ca:	6039      	str	r1, [r7, #0]
 80083cc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80083ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	da0e      	bge.n	80083f4 <send_cmd+0x32>
		cmd &= 0x7F;
 80083d6:	79fb      	ldrb	r3, [r7, #7]
 80083d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083dc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80083de:	2100      	movs	r1, #0
 80083e0:	2037      	movs	r0, #55	@ 0x37
 80083e2:	f7ff ffee 	bl	80083c2 <send_cmd>
 80083e6:	4603      	mov	r3, r0
 80083e8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80083ea:	7bbb      	ldrb	r3, [r7, #14]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d901      	bls.n	80083f4 <send_cmd+0x32>
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	e051      	b.n	8008498 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80083f4:	79fb      	ldrb	r3, [r7, #7]
 80083f6:	2b0c      	cmp	r3, #12
 80083f8:	d008      	beq.n	800840c <send_cmd+0x4a>
		despiselect();
 80083fa:	f7ff ff5b 	bl	80082b4 <despiselect>
		if (!spiselect()) return 0xFF;
 80083fe:	f7ff ff69 	bl	80082d4 <spiselect>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d101      	bne.n	800840c <send_cmd+0x4a>
 8008408:	23ff      	movs	r3, #255	@ 0xff
 800840a:	e045      	b.n	8008498 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800840c:	79fb      	ldrb	r3, [r7, #7]
 800840e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008412:	b2db      	uxtb	r3, r3
 8008414:	4618      	mov	r0, r3
 8008416:	f7ff fee3 	bl	80081e0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	0e1b      	lsrs	r3, r3, #24
 800841e:	b2db      	uxtb	r3, r3
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff fedd 	bl	80081e0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	0c1b      	lsrs	r3, r3, #16
 800842a:	b2db      	uxtb	r3, r3
 800842c:	4618      	mov	r0, r3
 800842e:	f7ff fed7 	bl	80081e0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	0a1b      	lsrs	r3, r3, #8
 8008436:	b2db      	uxtb	r3, r3
 8008438:	4618      	mov	r0, r3
 800843a:	f7ff fed1 	bl	80081e0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	b2db      	uxtb	r3, r3
 8008442:	4618      	mov	r0, r3
 8008444:	f7ff fecc 	bl	80081e0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008448:	2301      	movs	r3, #1
 800844a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <send_cmd+0x94>
 8008452:	2395      	movs	r3, #149	@ 0x95
 8008454:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008456:	79fb      	ldrb	r3, [r7, #7]
 8008458:	2b08      	cmp	r3, #8
 800845a:	d101      	bne.n	8008460 <send_cmd+0x9e>
 800845c:	2387      	movs	r3, #135	@ 0x87
 800845e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008460:	7bfb      	ldrb	r3, [r7, #15]
 8008462:	4618      	mov	r0, r3
 8008464:	f7ff febc 	bl	80081e0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008468:	79fb      	ldrb	r3, [r7, #7]
 800846a:	2b0c      	cmp	r3, #12
 800846c:	d102      	bne.n	8008474 <send_cmd+0xb2>
 800846e:	20ff      	movs	r0, #255	@ 0xff
 8008470:	f7ff feb6 	bl	80081e0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008474:	230a      	movs	r3, #10
 8008476:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008478:	20ff      	movs	r0, #255	@ 0xff
 800847a:	f7ff feb1 	bl	80081e0 <xchg_spi>
 800847e:	4603      	mov	r3, r0
 8008480:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008482:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008486:	2b00      	cmp	r3, #0
 8008488:	da05      	bge.n	8008496 <send_cmd+0xd4>
 800848a:	7bfb      	ldrb	r3, [r7, #15]
 800848c:	3b01      	subs	r3, #1
 800848e:	73fb      	strb	r3, [r7, #15]
 8008490:	7bfb      	ldrb	r3, [r7, #15]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1f0      	bne.n	8008478 <send_cmd+0xb6>

	return res;							/* Return received response */
 8008496:	7bbb      	ldrb	r3, [r7, #14]
}
 8008498:	4618      	mov	r0, r3
 800849a:	3710      	adds	r7, #16
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80084a0:	b590      	push	{r4, r7, lr}
 80084a2:	b085      	sub	sp, #20
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	4603      	mov	r3, r0
 80084a8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80084aa:	79fb      	ldrb	r3, [r7, #7]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d001      	beq.n	80084b4 <USER_SPI_initialize+0x14>
 80084b0:	2301      	movs	r3, #1
 80084b2:	e0d6      	b.n	8008662 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80084b4:	4b6d      	ldr	r3, [pc, #436]	@ (800866c <USER_SPI_initialize+0x1cc>)
 80084b6:	781b      	ldrb	r3, [r3, #0]
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <USER_SPI_initialize+0x2a>
 80084c2:	4b6a      	ldr	r3, [pc, #424]	@ (800866c <USER_SPI_initialize+0x1cc>)
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	e0cb      	b.n	8008662 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80084ca:	4b69      	ldr	r3, [pc, #420]	@ (8008670 <USER_SPI_initialize+0x1d0>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80084d4:	4b66      	ldr	r3, [pc, #408]	@ (8008670 <USER_SPI_initialize+0x1d0>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80084dc:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80084de:	230a      	movs	r3, #10
 80084e0:	73fb      	strb	r3, [r7, #15]
 80084e2:	e005      	b.n	80084f0 <USER_SPI_initialize+0x50>
 80084e4:	20ff      	movs	r0, #255	@ 0xff
 80084e6:	f7ff fe7b 	bl	80081e0 <xchg_spi>
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	3b01      	subs	r3, #1
 80084ee:	73fb      	strb	r3, [r7, #15]
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1f6      	bne.n	80084e4 <USER_SPI_initialize+0x44>

	ty = 0;
 80084f6:	2300      	movs	r3, #0
 80084f8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80084fa:	2100      	movs	r1, #0
 80084fc:	2000      	movs	r0, #0
 80084fe:	f7ff ff60 	bl	80083c2 <send_cmd>
 8008502:	4603      	mov	r3, r0
 8008504:	2b01      	cmp	r3, #1
 8008506:	f040 808b 	bne.w	8008620 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800850a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800850e:	f7ff fe3d 	bl	800818c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008512:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8008516:	2008      	movs	r0, #8
 8008518:	f7ff ff53 	bl	80083c2 <send_cmd>
 800851c:	4603      	mov	r3, r0
 800851e:	2b01      	cmp	r3, #1
 8008520:	d151      	bne.n	80085c6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]
 8008526:	e00d      	b.n	8008544 <USER_SPI_initialize+0xa4>
 8008528:	7bfc      	ldrb	r4, [r7, #15]
 800852a:	20ff      	movs	r0, #255	@ 0xff
 800852c:	f7ff fe58 	bl	80081e0 <xchg_spi>
 8008530:	4603      	mov	r3, r0
 8008532:	461a      	mov	r2, r3
 8008534:	f104 0310 	add.w	r3, r4, #16
 8008538:	443b      	add	r3, r7
 800853a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	3301      	adds	r3, #1
 8008542:	73fb      	strb	r3, [r7, #15]
 8008544:	7bfb      	ldrb	r3, [r7, #15]
 8008546:	2b03      	cmp	r3, #3
 8008548:	d9ee      	bls.n	8008528 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800854a:	7abb      	ldrb	r3, [r7, #10]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d167      	bne.n	8008620 <USER_SPI_initialize+0x180>
 8008550:	7afb      	ldrb	r3, [r7, #11]
 8008552:	2baa      	cmp	r3, #170	@ 0xaa
 8008554:	d164      	bne.n	8008620 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008556:	bf00      	nop
 8008558:	f7ff fe2c 	bl	80081b4 <SPI_Timer_Status>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d007      	beq.n	8008572 <USER_SPI_initialize+0xd2>
 8008562:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008566:	20a9      	movs	r0, #169	@ 0xa9
 8008568:	f7ff ff2b 	bl	80083c2 <send_cmd>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1f2      	bne.n	8008558 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008572:	f7ff fe1f 	bl	80081b4 <SPI_Timer_Status>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d051      	beq.n	8008620 <USER_SPI_initialize+0x180>
 800857c:	2100      	movs	r1, #0
 800857e:	203a      	movs	r0, #58	@ 0x3a
 8008580:	f7ff ff1f 	bl	80083c2 <send_cmd>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d14a      	bne.n	8008620 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800858a:	2300      	movs	r3, #0
 800858c:	73fb      	strb	r3, [r7, #15]
 800858e:	e00d      	b.n	80085ac <USER_SPI_initialize+0x10c>
 8008590:	7bfc      	ldrb	r4, [r7, #15]
 8008592:	20ff      	movs	r0, #255	@ 0xff
 8008594:	f7ff fe24 	bl	80081e0 <xchg_spi>
 8008598:	4603      	mov	r3, r0
 800859a:	461a      	mov	r2, r3
 800859c:	f104 0310 	add.w	r3, r4, #16
 80085a0:	443b      	add	r3, r7
 80085a2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80085a6:	7bfb      	ldrb	r3, [r7, #15]
 80085a8:	3301      	adds	r3, #1
 80085aa:	73fb      	strb	r3, [r7, #15]
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
 80085ae:	2b03      	cmp	r3, #3
 80085b0:	d9ee      	bls.n	8008590 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80085b2:	7a3b      	ldrb	r3, [r7, #8]
 80085b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <USER_SPI_initialize+0x120>
 80085bc:	230c      	movs	r3, #12
 80085be:	e000      	b.n	80085c2 <USER_SPI_initialize+0x122>
 80085c0:	2304      	movs	r3, #4
 80085c2:	737b      	strb	r3, [r7, #13]
 80085c4:	e02c      	b.n	8008620 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80085c6:	2100      	movs	r1, #0
 80085c8:	20a9      	movs	r0, #169	@ 0xa9
 80085ca:	f7ff fefa 	bl	80083c2 <send_cmd>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d804      	bhi.n	80085de <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80085d4:	2302      	movs	r3, #2
 80085d6:	737b      	strb	r3, [r7, #13]
 80085d8:	23a9      	movs	r3, #169	@ 0xa9
 80085da:	73bb      	strb	r3, [r7, #14]
 80085dc:	e003      	b.n	80085e6 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80085de:	2301      	movs	r3, #1
 80085e0:	737b      	strb	r3, [r7, #13]
 80085e2:	2301      	movs	r3, #1
 80085e4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80085e6:	bf00      	nop
 80085e8:	f7ff fde4 	bl	80081b4 <SPI_Timer_Status>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d007      	beq.n	8008602 <USER_SPI_initialize+0x162>
 80085f2:	7bbb      	ldrb	r3, [r7, #14]
 80085f4:	2100      	movs	r1, #0
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7ff fee3 	bl	80083c2 <send_cmd>
 80085fc:	4603      	mov	r3, r0
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1f2      	bne.n	80085e8 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008602:	f7ff fdd7 	bl	80081b4 <SPI_Timer_Status>
 8008606:	4603      	mov	r3, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	d007      	beq.n	800861c <USER_SPI_initialize+0x17c>
 800860c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008610:	2010      	movs	r0, #16
 8008612:	f7ff fed6 	bl	80083c2 <send_cmd>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <USER_SPI_initialize+0x180>
				ty = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008620:	4a14      	ldr	r2, [pc, #80]	@ (8008674 <USER_SPI_initialize+0x1d4>)
 8008622:	7b7b      	ldrb	r3, [r7, #13]
 8008624:	7013      	strb	r3, [r2, #0]
	despiselect();
 8008626:	f7ff fe45 	bl	80082b4 <despiselect>

	if (ty) {			/* OK */
 800862a:	7b7b      	ldrb	r3, [r7, #13]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d012      	beq.n	8008656 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008630:	4b0f      	ldr	r3, [pc, #60]	@ (8008670 <USER_SPI_initialize+0x1d0>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800863a:	4b0d      	ldr	r3, [pc, #52]	@ (8008670 <USER_SPI_initialize+0x1d0>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f042 0208 	orr.w	r2, r2, #8
 8008642:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008644:	4b09      	ldr	r3, [pc, #36]	@ (800866c <USER_SPI_initialize+0x1cc>)
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	f023 0301 	bic.w	r3, r3, #1
 800864e:	b2da      	uxtb	r2, r3
 8008650:	4b06      	ldr	r3, [pc, #24]	@ (800866c <USER_SPI_initialize+0x1cc>)
 8008652:	701a      	strb	r2, [r3, #0]
 8008654:	e002      	b.n	800865c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008656:	4b05      	ldr	r3, [pc, #20]	@ (800866c <USER_SPI_initialize+0x1cc>)
 8008658:	2201      	movs	r2, #1
 800865a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800865c:	4b03      	ldr	r3, [pc, #12]	@ (800866c <USER_SPI_initialize+0x1cc>)
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	b2db      	uxtb	r3, r3
}
 8008662:	4618      	mov	r0, r3
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	bd90      	pop	{r4, r7, pc}
 800866a:	bf00      	nop
 800866c:	20000008 	.word	0x20000008
 8008670:	200011f0 	.word	0x200011f0
 8008674:	2000297c 	.word	0x2000297c

08008678 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	4603      	mov	r3, r0
 8008680:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008682:	79fb      	ldrb	r3, [r7, #7]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d001      	beq.n	800868c <USER_SPI_status+0x14>
 8008688:	2301      	movs	r3, #1
 800868a:	e002      	b.n	8008692 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800868c:	4b04      	ldr	r3, [pc, #16]	@ (80086a0 <USER_SPI_status+0x28>)
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	b2db      	uxtb	r3, r3
}
 8008692:	4618      	mov	r0, r3
 8008694:	370c      	adds	r7, #12
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	20000008 	.word	0x20000008

080086a4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b084      	sub	sp, #16
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60b9      	str	r1, [r7, #8]
 80086ac:	607a      	str	r2, [r7, #4]
 80086ae:	603b      	str	r3, [r7, #0]
 80086b0:	4603      	mov	r3, r0
 80086b2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80086b4:	7bfb      	ldrb	r3, [r7, #15]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d102      	bne.n	80086c0 <USER_SPI_read+0x1c>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d101      	bne.n	80086c4 <USER_SPI_read+0x20>
 80086c0:	2304      	movs	r3, #4
 80086c2:	e04d      	b.n	8008760 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80086c4:	4b28      	ldr	r3, [pc, #160]	@ (8008768 <USER_SPI_read+0xc4>)
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d001      	beq.n	80086d6 <USER_SPI_read+0x32>
 80086d2:	2303      	movs	r3, #3
 80086d4:	e044      	b.n	8008760 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80086d6:	4b25      	ldr	r3, [pc, #148]	@ (800876c <USER_SPI_read+0xc8>)
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	f003 0308 	and.w	r3, r3, #8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d102      	bne.n	80086e8 <USER_SPI_read+0x44>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	025b      	lsls	r3, r3, #9
 80086e6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d111      	bne.n	8008712 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80086ee:	6879      	ldr	r1, [r7, #4]
 80086f0:	2011      	movs	r0, #17
 80086f2:	f7ff fe66 	bl	80083c2 <send_cmd>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d129      	bne.n	8008750 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80086fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008700:	68b8      	ldr	r0, [r7, #8]
 8008702:	f7ff fe03 	bl	800830c <rcvr_datablock>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d021      	beq.n	8008750 <USER_SPI_read+0xac>
			count = 0;
 800870c:	2300      	movs	r3, #0
 800870e:	603b      	str	r3, [r7, #0]
 8008710:	e01e      	b.n	8008750 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008712:	6879      	ldr	r1, [r7, #4]
 8008714:	2012      	movs	r0, #18
 8008716:	f7ff fe54 	bl	80083c2 <send_cmd>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d117      	bne.n	8008750 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008724:	68b8      	ldr	r0, [r7, #8]
 8008726:	f7ff fdf1 	bl	800830c <rcvr_datablock>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d00a      	beq.n	8008746 <USER_SPI_read+0xa2>
				buff += 512;
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008736:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	3b01      	subs	r3, #1
 800873c:	603b      	str	r3, [r7, #0]
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1ed      	bne.n	8008720 <USER_SPI_read+0x7c>
 8008744:	e000      	b.n	8008748 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008746:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008748:	2100      	movs	r1, #0
 800874a:	200c      	movs	r0, #12
 800874c:	f7ff fe39 	bl	80083c2 <send_cmd>
		}
	}
	despiselect();
 8008750:	f7ff fdb0 	bl	80082b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	bf14      	ite	ne
 800875a:	2301      	movne	r3, #1
 800875c:	2300      	moveq	r3, #0
 800875e:	b2db      	uxtb	r3, r3
}
 8008760:	4618      	mov	r0, r3
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}
 8008768:	20000008 	.word	0x20000008
 800876c:	2000297c 	.word	0x2000297c

08008770 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	60b9      	str	r1, [r7, #8]
 8008778:	607a      	str	r2, [r7, #4]
 800877a:	603b      	str	r3, [r7, #0]
 800877c:	4603      	mov	r3, r0
 800877e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008780:	7bfb      	ldrb	r3, [r7, #15]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d102      	bne.n	800878c <USER_SPI_write+0x1c>
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d101      	bne.n	8008790 <USER_SPI_write+0x20>
 800878c:	2304      	movs	r3, #4
 800878e:	e063      	b.n	8008858 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008790:	4b33      	ldr	r3, [pc, #204]	@ (8008860 <USER_SPI_write+0xf0>)
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	b2db      	uxtb	r3, r3
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	2b00      	cmp	r3, #0
 800879c:	d001      	beq.n	80087a2 <USER_SPI_write+0x32>
 800879e:	2303      	movs	r3, #3
 80087a0:	e05a      	b.n	8008858 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80087a2:	4b2f      	ldr	r3, [pc, #188]	@ (8008860 <USER_SPI_write+0xf0>)
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	f003 0304 	and.w	r3, r3, #4
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d001      	beq.n	80087b4 <USER_SPI_write+0x44>
 80087b0:	2302      	movs	r3, #2
 80087b2:	e051      	b.n	8008858 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80087b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008864 <USER_SPI_write+0xf4>)
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	f003 0308 	and.w	r3, r3, #8
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d102      	bne.n	80087c6 <USER_SPI_write+0x56>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	025b      	lsls	r3, r3, #9
 80087c4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d110      	bne.n	80087ee <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80087cc:	6879      	ldr	r1, [r7, #4]
 80087ce:	2018      	movs	r0, #24
 80087d0:	f7ff fdf7 	bl	80083c2 <send_cmd>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d136      	bne.n	8008848 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80087da:	21fe      	movs	r1, #254	@ 0xfe
 80087dc:	68b8      	ldr	r0, [r7, #8]
 80087de:	f7ff fdbe 	bl	800835e <xmit_datablock>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d02f      	beq.n	8008848 <USER_SPI_write+0xd8>
			count = 0;
 80087e8:	2300      	movs	r3, #0
 80087ea:	603b      	str	r3, [r7, #0]
 80087ec:	e02c      	b.n	8008848 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80087ee:	4b1d      	ldr	r3, [pc, #116]	@ (8008864 <USER_SPI_write+0xf4>)
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	f003 0306 	and.w	r3, r3, #6
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <USER_SPI_write+0x92>
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	2097      	movs	r0, #151	@ 0x97
 80087fe:	f7ff fde0 	bl	80083c2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008802:	6879      	ldr	r1, [r7, #4]
 8008804:	2019      	movs	r0, #25
 8008806:	f7ff fddc 	bl	80083c2 <send_cmd>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d11b      	bne.n	8008848 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008810:	21fc      	movs	r1, #252	@ 0xfc
 8008812:	68b8      	ldr	r0, [r7, #8]
 8008814:	f7ff fda3 	bl	800835e <xmit_datablock>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00a      	beq.n	8008834 <USER_SPI_write+0xc4>
				buff += 512;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008824:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	3b01      	subs	r3, #1
 800882a:	603b      	str	r3, [r7, #0]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1ee      	bne.n	8008810 <USER_SPI_write+0xa0>
 8008832:	e000      	b.n	8008836 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008834:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008836:	21fd      	movs	r1, #253	@ 0xfd
 8008838:	2000      	movs	r0, #0
 800883a:	f7ff fd90 	bl	800835e <xmit_datablock>
 800883e:	4603      	mov	r3, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <USER_SPI_write+0xd8>
 8008844:	2301      	movs	r3, #1
 8008846:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008848:	f7ff fd34 	bl	80082b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	bf14      	ite	ne
 8008852:	2301      	movne	r3, #1
 8008854:	2300      	moveq	r3, #0
 8008856:	b2db      	uxtb	r3, r3
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	20000008 	.word	0x20000008
 8008864:	2000297c 	.word	0x2000297c

08008868 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b08c      	sub	sp, #48	@ 0x30
 800886c:	af00      	add	r7, sp, #0
 800886e:	4603      	mov	r3, r0
 8008870:	603a      	str	r2, [r7, #0]
 8008872:	71fb      	strb	r3, [r7, #7]
 8008874:	460b      	mov	r3, r1
 8008876:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d001      	beq.n	8008882 <USER_SPI_ioctl+0x1a>
 800887e:	2304      	movs	r3, #4
 8008880:	e15a      	b.n	8008b38 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008882:	4baf      	ldr	r3, [pc, #700]	@ (8008b40 <USER_SPI_ioctl+0x2d8>)
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	b2db      	uxtb	r3, r3
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	d001      	beq.n	8008894 <USER_SPI_ioctl+0x2c>
 8008890:	2303      	movs	r3, #3
 8008892:	e151      	b.n	8008b38 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800889a:	79bb      	ldrb	r3, [r7, #6]
 800889c:	2b04      	cmp	r3, #4
 800889e:	f200 8136 	bhi.w	8008b0e <USER_SPI_ioctl+0x2a6>
 80088a2:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <USER_SPI_ioctl+0x40>)
 80088a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a8:	080088bd 	.word	0x080088bd
 80088ac:	080088d1 	.word	0x080088d1
 80088b0:	08008b0f 	.word	0x08008b0f
 80088b4:	0800897d 	.word	0x0800897d
 80088b8:	08008a73 	.word	0x08008a73
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80088bc:	f7ff fd0a 	bl	80082d4 <spiselect>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 8127 	beq.w	8008b16 <USER_SPI_ioctl+0x2ae>
 80088c8:	2300      	movs	r3, #0
 80088ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80088ce:	e122      	b.n	8008b16 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80088d0:	2100      	movs	r1, #0
 80088d2:	2009      	movs	r0, #9
 80088d4:	f7ff fd75 	bl	80083c2 <send_cmd>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f040 811d 	bne.w	8008b1a <USER_SPI_ioctl+0x2b2>
 80088e0:	f107 030c 	add.w	r3, r7, #12
 80088e4:	2110      	movs	r1, #16
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7ff fd10 	bl	800830c <rcvr_datablock>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f000 8113 	beq.w	8008b1a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80088f4:	7b3b      	ldrb	r3, [r7, #12]
 80088f6:	099b      	lsrs	r3, r3, #6
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d111      	bne.n	8008922 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80088fe:	7d7b      	ldrb	r3, [r7, #21]
 8008900:	461a      	mov	r2, r3
 8008902:	7d3b      	ldrb	r3, [r7, #20]
 8008904:	021b      	lsls	r3, r3, #8
 8008906:	4413      	add	r3, r2
 8008908:	461a      	mov	r2, r3
 800890a:	7cfb      	ldrb	r3, [r7, #19]
 800890c:	041b      	lsls	r3, r3, #16
 800890e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8008912:	4413      	add	r3, r2
 8008914:	3301      	adds	r3, #1
 8008916:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	029a      	lsls	r2, r3, #10
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	601a      	str	r2, [r3, #0]
 8008920:	e028      	b.n	8008974 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008922:	7c7b      	ldrb	r3, [r7, #17]
 8008924:	f003 030f 	and.w	r3, r3, #15
 8008928:	b2da      	uxtb	r2, r3
 800892a:	7dbb      	ldrb	r3, [r7, #22]
 800892c:	09db      	lsrs	r3, r3, #7
 800892e:	b2db      	uxtb	r3, r3
 8008930:	4413      	add	r3, r2
 8008932:	b2da      	uxtb	r2, r3
 8008934:	7d7b      	ldrb	r3, [r7, #21]
 8008936:	005b      	lsls	r3, r3, #1
 8008938:	b2db      	uxtb	r3, r3
 800893a:	f003 0306 	and.w	r3, r3, #6
 800893e:	b2db      	uxtb	r3, r3
 8008940:	4413      	add	r3, r2
 8008942:	b2db      	uxtb	r3, r3
 8008944:	3302      	adds	r3, #2
 8008946:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800894a:	7d3b      	ldrb	r3, [r7, #20]
 800894c:	099b      	lsrs	r3, r3, #6
 800894e:	b2db      	uxtb	r3, r3
 8008950:	461a      	mov	r2, r3
 8008952:	7cfb      	ldrb	r3, [r7, #19]
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	441a      	add	r2, r3
 8008958:	7cbb      	ldrb	r3, [r7, #18]
 800895a:	029b      	lsls	r3, r3, #10
 800895c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008960:	4413      	add	r3, r2
 8008962:	3301      	adds	r3, #1
 8008964:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008966:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800896a:	3b09      	subs	r3, #9
 800896c:	69fa      	ldr	r2, [r7, #28]
 800896e:	409a      	lsls	r2, r3
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008974:	2300      	movs	r3, #0
 8008976:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800897a:	e0ce      	b.n	8008b1a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800897c:	4b71      	ldr	r3, [pc, #452]	@ (8008b44 <USER_SPI_ioctl+0x2dc>)
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	f003 0304 	and.w	r3, r3, #4
 8008984:	2b00      	cmp	r3, #0
 8008986:	d031      	beq.n	80089ec <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008988:	2100      	movs	r1, #0
 800898a:	208d      	movs	r0, #141	@ 0x8d
 800898c:	f7ff fd19 	bl	80083c2 <send_cmd>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	f040 80c3 	bne.w	8008b1e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008998:	20ff      	movs	r0, #255	@ 0xff
 800899a:	f7ff fc21 	bl	80081e0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800899e:	f107 030c 	add.w	r3, r7, #12
 80089a2:	2110      	movs	r1, #16
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7ff fcb1 	bl	800830c <rcvr_datablock>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f000 80b6 	beq.w	8008b1e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80089b2:	2330      	movs	r3, #48	@ 0x30
 80089b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089b8:	e007      	b.n	80089ca <USER_SPI_ioctl+0x162>
 80089ba:	20ff      	movs	r0, #255	@ 0xff
 80089bc:	f7ff fc10 	bl	80081e0 <xchg_spi>
 80089c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089c4:	3b01      	subs	r3, #1
 80089c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1f3      	bne.n	80089ba <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80089d2:	7dbb      	ldrb	r3, [r7, #22]
 80089d4:	091b      	lsrs	r3, r3, #4
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	461a      	mov	r2, r3
 80089da:	2310      	movs	r3, #16
 80089dc:	fa03 f202 	lsl.w	r2, r3, r2
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80089e4:	2300      	movs	r3, #0
 80089e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80089ea:	e098      	b.n	8008b1e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80089ec:	2100      	movs	r1, #0
 80089ee:	2009      	movs	r0, #9
 80089f0:	f7ff fce7 	bl	80083c2 <send_cmd>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f040 8091 	bne.w	8008b1e <USER_SPI_ioctl+0x2b6>
 80089fc:	f107 030c 	add.w	r3, r7, #12
 8008a00:	2110      	movs	r1, #16
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7ff fc82 	bl	800830c <rcvr_datablock>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f000 8087 	beq.w	8008b1e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008a10:	4b4c      	ldr	r3, [pc, #304]	@ (8008b44 <USER_SPI_ioctl+0x2dc>)
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	f003 0302 	and.w	r3, r3, #2
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d012      	beq.n	8008a42 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008a1c:	7dbb      	ldrb	r3, [r7, #22]
 8008a1e:	005b      	lsls	r3, r3, #1
 8008a20:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008a24:	7dfa      	ldrb	r2, [r7, #23]
 8008a26:	09d2      	lsrs	r2, r2, #7
 8008a28:	b2d2      	uxtb	r2, r2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	7e7b      	ldrb	r3, [r7, #25]
 8008a30:	099b      	lsrs	r3, r3, #6
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	3b01      	subs	r3, #1
 8008a36:	fa02 f303 	lsl.w	r3, r2, r3
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	601a      	str	r2, [r3, #0]
 8008a40:	e013      	b.n	8008a6a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008a42:	7dbb      	ldrb	r3, [r7, #22]
 8008a44:	109b      	asrs	r3, r3, #2
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	f003 031f 	and.w	r3, r3, #31
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	7dfa      	ldrb	r2, [r7, #23]
 8008a50:	00d2      	lsls	r2, r2, #3
 8008a52:	f002 0218 	and.w	r2, r2, #24
 8008a56:	7df9      	ldrb	r1, [r7, #23]
 8008a58:	0949      	lsrs	r1, r1, #5
 8008a5a:	b2c9      	uxtb	r1, r1
 8008a5c:	440a      	add	r2, r1
 8008a5e:	3201      	adds	r2, #1
 8008a60:	fb02 f303 	mul.w	r3, r2, r3
 8008a64:	461a      	mov	r2, r3
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008a70:	e055      	b.n	8008b1e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008a72:	4b34      	ldr	r3, [pc, #208]	@ (8008b44 <USER_SPI_ioctl+0x2dc>)
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	f003 0306 	and.w	r3, r3, #6
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d051      	beq.n	8008b22 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008a7e:	f107 020c 	add.w	r2, r7, #12
 8008a82:	79fb      	ldrb	r3, [r7, #7]
 8008a84:	210b      	movs	r1, #11
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7ff feee 	bl	8008868 <USER_SPI_ioctl>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d149      	bne.n	8008b26 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008a92:	7b3b      	ldrb	r3, [r7, #12]
 8008a94:	099b      	lsrs	r3, r3, #6
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d104      	bne.n	8008aa6 <USER_SPI_ioctl+0x23e>
 8008a9c:	7dbb      	ldrb	r3, [r7, #22]
 8008a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d041      	beq.n	8008b2a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	623b      	str	r3, [r7, #32]
 8008aaa:	6a3b      	ldr	r3, [r7, #32]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008ab6:	4b23      	ldr	r3, [pc, #140]	@ (8008b44 <USER_SPI_ioctl+0x2dc>)
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	f003 0308 	and.w	r3, r3, #8
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d105      	bne.n	8008ace <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac4:	025b      	lsls	r3, r3, #9
 8008ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aca:	025b      	lsls	r3, r3, #9
 8008acc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008ace:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ad0:	2020      	movs	r0, #32
 8008ad2:	f7ff fc76 	bl	80083c2 <send_cmd>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d128      	bne.n	8008b2e <USER_SPI_ioctl+0x2c6>
 8008adc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ade:	2021      	movs	r0, #33	@ 0x21
 8008ae0:	f7ff fc6f 	bl	80083c2 <send_cmd>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d121      	bne.n	8008b2e <USER_SPI_ioctl+0x2c6>
 8008aea:	2100      	movs	r1, #0
 8008aec:	2026      	movs	r0, #38	@ 0x26
 8008aee:	f7ff fc68 	bl	80083c2 <send_cmd>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d11a      	bne.n	8008b2e <USER_SPI_ioctl+0x2c6>
 8008af8:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008afc:	f7ff fbb6 	bl	800826c <wait_ready>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d013      	beq.n	8008b2e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008b06:	2300      	movs	r3, #0
 8008b08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008b0c:	e00f      	b.n	8008b2e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008b0e:	2304      	movs	r3, #4
 8008b10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b14:	e00c      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		break;
 8008b16:	bf00      	nop
 8008b18:	e00a      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		break;
 8008b1a:	bf00      	nop
 8008b1c:	e008      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		break;
 8008b1e:	bf00      	nop
 8008b20:	e006      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008b22:	bf00      	nop
 8008b24:	e004      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008b26:	bf00      	nop
 8008b28:	e002      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008b2a:	bf00      	nop
 8008b2c:	e000      	b.n	8008b30 <USER_SPI_ioctl+0x2c8>
		break;
 8008b2e:	bf00      	nop
	}

	despiselect();
 8008b30:	f7ff fbc0 	bl	80082b4 <despiselect>

	return res;
 8008b34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3730      	adds	r7, #48	@ 0x30
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	20000008 	.word	0x20000008
 8008b44:	2000297c 	.word	0x2000297c

08008b48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008b48:	480d      	ldr	r0, [pc, #52]	@ (8008b80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008b4a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8008b4c:	f7fc fd8a 	bl	8005664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008b50:	480c      	ldr	r0, [pc, #48]	@ (8008b84 <LoopForever+0x6>)
  ldr r1, =_edata
 8008b52:	490d      	ldr	r1, [pc, #52]	@ (8008b88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008b54:	4a0d      	ldr	r2, [pc, #52]	@ (8008b8c <LoopForever+0xe>)
  movs r3, #0
 8008b56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008b58:	e002      	b.n	8008b60 <LoopCopyDataInit>

08008b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b5e:	3304      	adds	r3, #4

08008b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b64:	d3f9      	bcc.n	8008b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b66:	4a0a      	ldr	r2, [pc, #40]	@ (8008b90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008b68:	4c0a      	ldr	r4, [pc, #40]	@ (8008b94 <LoopForever+0x16>)
  movs r3, #0
 8008b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b6c:	e001      	b.n	8008b72 <LoopFillZerobss>

08008b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b70:	3204      	adds	r2, #4

08008b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b74:	d3fb      	bcc.n	8008b6e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8008b76:	f010 fbb1 	bl	80192dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008b7a:	f7fb fcf3 	bl	8004564 <main>

08008b7e <LoopForever>:

LoopForever:
    b LoopForever
 8008b7e:	e7fe      	b.n	8008b7e <LoopForever>
  ldr   r0, =_estack
 8008b80:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008b88:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8008b8c:	0801dbbc 	.word	0x0801dbbc
  ldr r2, =_sbss
 8008b90:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8008b94:	20003ee0 	.word	0x20003ee0

08008b98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008b98:	e7fe      	b.n	8008b98 <ADC1_2_IRQHandler>

08008b9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b082      	sub	sp, #8
 8008b9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008ba4:	2003      	movs	r0, #3
 8008ba6:	f001 fd8b 	bl	800a6c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008baa:	200f      	movs	r0, #15
 8008bac:	f000 f80e 	bl	8008bcc <HAL_InitTick>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d002      	beq.n	8008bbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	71fb      	strb	r3, [r7, #7]
 8008bba:	e001      	b.n	8008bc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008bbc:	f7fc f9be 	bl	8004f3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008bc0:	79fb      	ldrb	r3, [r7, #7]

}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3708      	adds	r7, #8
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
	...

08008bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008bd8:	4b16      	ldr	r3, [pc, #88]	@ (8008c34 <HAL_InitTick+0x68>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d022      	beq.n	8008c26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008be0:	4b15      	ldr	r3, [pc, #84]	@ (8008c38 <HAL_InitTick+0x6c>)
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	4b13      	ldr	r3, [pc, #76]	@ (8008c34 <HAL_InitTick+0x68>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008bec:	fbb1 f3f3 	udiv	r3, r1, r3
 8008bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f001 fd96 	bl	800a726 <HAL_SYSTICK_Config>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d10f      	bne.n	8008c20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b0f      	cmp	r3, #15
 8008c04:	d809      	bhi.n	8008c1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008c06:	2200      	movs	r2, #0
 8008c08:	6879      	ldr	r1, [r7, #4]
 8008c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c0e:	f001 fd62 	bl	800a6d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008c12:	4a0a      	ldr	r2, [pc, #40]	@ (8008c3c <HAL_InitTick+0x70>)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	e007      	b.n	8008c2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	73fb      	strb	r3, [r7, #15]
 8008c1e:	e004      	b.n	8008c2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	73fb      	strb	r3, [r7, #15]
 8008c24:	e001      	b.n	8008c2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3710      	adds	r7, #16
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}
 8008c34:	20000010 	.word	0x20000010
 8008c38:	20000004 	.word	0x20000004
 8008c3c:	2000000c 	.word	0x2000000c

08008c40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c40:	b480      	push	{r7}
 8008c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008c44:	4b05      	ldr	r3, [pc, #20]	@ (8008c5c <HAL_IncTick+0x1c>)
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	4b05      	ldr	r3, [pc, #20]	@ (8008c60 <HAL_IncTick+0x20>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	4a03      	ldr	r2, [pc, #12]	@ (8008c5c <HAL_IncTick+0x1c>)
 8008c50:	6013      	str	r3, [r2, #0]
}
 8008c52:	bf00      	nop
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr
 8008c5c:	20002988 	.word	0x20002988
 8008c60:	20000010 	.word	0x20000010

08008c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008c64:	b480      	push	{r7}
 8008c66:	af00      	add	r7, sp, #0
  return uwTick;
 8008c68:	4b03      	ldr	r3, [pc, #12]	@ (8008c78 <HAL_GetTick+0x14>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	20002988 	.word	0x20002988

08008c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008c84:	f7ff ffee 	bl	8008c64 <HAL_GetTick>
 8008c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c94:	d004      	beq.n	8008ca0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8008c96:	4b09      	ldr	r3, [pc, #36]	@ (8008cbc <HAL_Delay+0x40>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008ca0:	bf00      	nop
 8008ca2:	f7ff ffdf 	bl	8008c64 <HAL_GetTick>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	1ad3      	subs	r3, r2, r3
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d8f7      	bhi.n	8008ca2 <HAL_Delay+0x26>
  {
  }
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	3710      	adds	r7, #16
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	20000010 	.word	0x20000010

08008cc0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	431a      	orrs	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	609a      	str	r2, [r3, #8]
}
 8008cda:	bf00      	nop
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr

08008ce6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008ce6:	b480      	push	{r7}
 8008ce8:	b083      	sub	sp, #12
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
 8008cee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	609a      	str	r2, [r3, #8]
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	370c      	adds	r7, #12
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	3360      	adds	r3, #96	@ 0x60
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	4b08      	ldr	r3, [pc, #32]	@ (8008d6c <LL_ADC_SetOffset+0x44>)
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008d52:	683a      	ldr	r2, [r7, #0]
 8008d54:	430a      	orrs	r2, r1
 8008d56:	4313      	orrs	r3, r2
 8008d58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008d60:	bf00      	nop
 8008d62:	371c      	adds	r7, #28
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr
 8008d6c:	03fff000 	.word	0x03fff000

08008d70 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
 8008d78:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	3360      	adds	r3, #96	@ 0x60
 8008d7e:	461a      	mov	r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	009b      	lsls	r3, r3, #2
 8008d84:	4413      	add	r3, r2
 8008d86:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b087      	sub	sp, #28
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3360      	adds	r3, #96	@ 0x60
 8008dac:	461a      	mov	r2, r3
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4413      	add	r3, r2
 8008db4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	431a      	orrs	r2, r3
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008dc6:	bf00      	nop
 8008dc8:	371c      	adds	r7, #28
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr

08008dd2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008dd2:	b480      	push	{r7}
 8008dd4:	b087      	sub	sp, #28
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	60f8      	str	r0, [r7, #12]
 8008dda:	60b9      	str	r1, [r7, #8]
 8008ddc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3360      	adds	r3, #96	@ 0x60
 8008de2:	461a      	mov	r2, r3
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	4413      	add	r3, r2
 8008dea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	431a      	orrs	r2, r3
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008dfc:	bf00      	nop
 8008dfe:	371c      	adds	r7, #28
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b087      	sub	sp, #28
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	60f8      	str	r0, [r7, #12]
 8008e10:	60b9      	str	r1, [r7, #8]
 8008e12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3360      	adds	r3, #96	@ 0x60
 8008e18:	461a      	mov	r2, r3
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	4413      	add	r3, r2
 8008e20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	431a      	orrs	r2, r3
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008e32:	bf00      	nop
 8008e34:	371c      	adds	r7, #28
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr

08008e3e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008e3e:	b480      	push	{r7}
 8008e40:	b083      	sub	sp, #12
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
 8008e46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	695b      	ldr	r3, [r3, #20]
 8008e4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	431a      	orrs	r2, r3
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	615a      	str	r2, [r3, #20]
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d101      	bne.n	8008e7c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e000      	b.n	8008e7e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b087      	sub	sp, #28
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	60f8      	str	r0, [r7, #12]
 8008e92:	60b9      	str	r1, [r7, #8]
 8008e94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	3330      	adds	r3, #48	@ 0x30
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	0a1b      	lsrs	r3, r3, #8
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	f003 030c 	and.w	r3, r3, #12
 8008ea6:	4413      	add	r3, r2
 8008ea8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f003 031f 	and.w	r3, r3, #31
 8008eb4:	211f      	movs	r1, #31
 8008eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008eba:	43db      	mvns	r3, r3
 8008ebc:	401a      	ands	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	0e9b      	lsrs	r3, r3, #26
 8008ec2:	f003 011f 	and.w	r1, r3, #31
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f003 031f 	and.w	r3, r3, #31
 8008ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ed6:	bf00      	nop
 8008ed8:	371c      	adds	r7, #28
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr

08008ee2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b087      	sub	sp, #28
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	3314      	adds	r3, #20
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	0e5b      	lsrs	r3, r3, #25
 8008ef8:	009b      	lsls	r3, r3, #2
 8008efa:	f003 0304 	and.w	r3, r3, #4
 8008efe:	4413      	add	r3, r2
 8008f00:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	0d1b      	lsrs	r3, r3, #20
 8008f0a:	f003 031f 	and.w	r3, r3, #31
 8008f0e:	2107      	movs	r1, #7
 8008f10:	fa01 f303 	lsl.w	r3, r1, r3
 8008f14:	43db      	mvns	r3, r3
 8008f16:	401a      	ands	r2, r3
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	0d1b      	lsrs	r3, r3, #20
 8008f1c:	f003 031f 	and.w	r3, r3, #31
 8008f20:	6879      	ldr	r1, [r7, #4]
 8008f22:	fa01 f303 	lsl.w	r3, r1, r3
 8008f26:	431a      	orrs	r2, r3
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008f2c:	bf00      	nop
 8008f2e:	371c      	adds	r7, #28
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f50:	43db      	mvns	r3, r3
 8008f52:	401a      	ands	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f003 0318 	and.w	r3, r3, #24
 8008f5a:	4908      	ldr	r1, [pc, #32]	@ (8008f7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8008f5c:	40d9      	lsrs	r1, r3
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	400b      	ands	r3, r1
 8008f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f66:	431a      	orrs	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	0007ffff 	.word	0x0007ffff

08008f80 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f003 031f 	and.w	r3, r3, #31
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008fc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	6093      	str	r3, [r2, #8]
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ff0:	d101      	bne.n	8008ff6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	370c      	adds	r7, #12
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009014:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009018:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009020:	bf00      	nop
 8009022:	370c      	adds	r7, #12
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800903c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009040:	d101      	bne.n	8009046 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009042:	2301      	movs	r3, #1
 8009044:	e000      	b.n	8009048 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009064:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009068:	f043 0201 	orr.w	r2, r3, #1
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	689b      	ldr	r3, [r3, #8]
 8009088:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800908c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009090:	f043 0202 	orr.w	r2, r3, #2
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009098:	bf00      	nop
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	f003 0301 	and.w	r3, r3, #1
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d101      	bne.n	80090bc <LL_ADC_IsEnabled+0x18>
 80090b8:	2301      	movs	r3, #1
 80090ba:	e000      	b.n	80090be <LL_ADC_IsEnabled+0x1a>
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	370c      	adds	r7, #12
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr

080090ca <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80090ca:	b480      	push	{r7}
 80090cc:	b083      	sub	sp, #12
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b02      	cmp	r3, #2
 80090dc:	d101      	bne.n	80090e2 <LL_ADC_IsDisableOngoing+0x18>
 80090de:	2301      	movs	r3, #1
 80090e0:	e000      	b.n	80090e4 <LL_ADC_IsDisableOngoing+0x1a>
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009100:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009104:	f043 0204 	orr.w	r2, r3, #4
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009128:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800912c:	f043 0210 	orr.w	r2, r3, #16
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f003 0304 	and.w	r3, r3, #4
 8009150:	2b04      	cmp	r3, #4
 8009152:	d101      	bne.n	8009158 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009154:	2301      	movs	r3, #1
 8009156:	e000      	b.n	800915a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	370c      	adds	r7, #12
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009176:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800917a:	f043 0220 	orr.w	r2, r3, #32
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009182:	bf00      	nop
 8009184:	370c      	adds	r7, #12
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr

0800918e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800918e:	b480      	push	{r7}
 8009190:	b083      	sub	sp, #12
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	f003 0308 	and.w	r3, r3, #8
 800919e:	2b08      	cmp	r3, #8
 80091a0:	d101      	bne.n	80091a6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	370c      	adds	r7, #12
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80091b4:	b590      	push	{r4, r7, lr}
 80091b6:	b089      	sub	sp, #36	@ 0x24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80091bc:	2300      	movs	r3, #0
 80091be:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80091c0:	2300      	movs	r3, #0
 80091c2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d101      	bne.n	80091ce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e167      	b.n	800949e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	695b      	ldr	r3, [r3, #20]
 80091d2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d109      	bne.n	80091f0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f7fb fed1 	bl	8004f84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7ff fef1 	bl	8008fdc <LL_ADC_IsDeepPowerDownEnabled>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d004      	beq.n	800920a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4618      	mov	r0, r3
 8009206:	f7ff fed7 	bl	8008fb8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	4618      	mov	r0, r3
 8009210:	f7ff ff0c 	bl	800902c <LL_ADC_IsInternalRegulatorEnabled>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d115      	bne.n	8009246 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4618      	mov	r0, r3
 8009220:	f7ff fef0 	bl	8009004 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009224:	4ba0      	ldr	r3, [pc, #640]	@ (80094a8 <HAL_ADC_Init+0x2f4>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	099b      	lsrs	r3, r3, #6
 800922a:	4aa0      	ldr	r2, [pc, #640]	@ (80094ac <HAL_ADC_Init+0x2f8>)
 800922c:	fba2 2303 	umull	r2, r3, r2, r3
 8009230:	099b      	lsrs	r3, r3, #6
 8009232:	3301      	adds	r3, #1
 8009234:	005b      	lsls	r3, r3, #1
 8009236:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009238:	e002      	b.n	8009240 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	3b01      	subs	r3, #1
 800923e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d1f9      	bne.n	800923a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4618      	mov	r0, r3
 800924c:	f7ff feee 	bl	800902c <LL_ADC_IsInternalRegulatorEnabled>
 8009250:	4603      	mov	r3, r0
 8009252:	2b00      	cmp	r3, #0
 8009254:	d10d      	bne.n	8009272 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800925a:	f043 0210 	orr.w	r2, r3, #16
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009266:	f043 0201 	orr.w	r2, r3, #1
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4618      	mov	r0, r3
 8009278:	f7ff ff62 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 800927c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009282:	f003 0310 	and.w	r3, r3, #16
 8009286:	2b00      	cmp	r3, #0
 8009288:	f040 8100 	bne.w	800948c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	2b00      	cmp	r3, #0
 8009290:	f040 80fc 	bne.w	800948c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009298:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800929c:	f043 0202 	orr.w	r2, r3, #2
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4618      	mov	r0, r3
 80092aa:	f7ff fefb 	bl	80090a4 <LL_ADC_IsEnabled>
 80092ae:	4603      	mov	r3, r0
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d111      	bne.n	80092d8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80092b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80092b8:	f7ff fef4 	bl	80090a4 <LL_ADC_IsEnabled>
 80092bc:	4604      	mov	r4, r0
 80092be:	487c      	ldr	r0, [pc, #496]	@ (80094b0 <HAL_ADC_Init+0x2fc>)
 80092c0:	f7ff fef0 	bl	80090a4 <LL_ADC_IsEnabled>
 80092c4:	4603      	mov	r3, r0
 80092c6:	4323      	orrs	r3, r4
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d105      	bne.n	80092d8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	4619      	mov	r1, r3
 80092d2:	4878      	ldr	r0, [pc, #480]	@ (80094b4 <HAL_ADC_Init+0x300>)
 80092d4:	f7ff fcf4 	bl	8008cc0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	7f5b      	ldrb	r3, [r3, #29]
 80092dc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092e2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80092e8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80092ee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80092f6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092f8:	4313      	orrs	r3, r2
 80092fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009302:	2b01      	cmp	r3, #1
 8009304:	d106      	bne.n	8009314 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930a:	3b01      	subs	r3, #1
 800930c:	045b      	lsls	r3, r3, #17
 800930e:	69ba      	ldr	r2, [r7, #24]
 8009310:	4313      	orrs	r3, r2
 8009312:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009318:	2b00      	cmp	r3, #0
 800931a:	d009      	beq.n	8009330 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009328:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800932a:	69ba      	ldr	r2, [r7, #24]
 800932c:	4313      	orrs	r3, r2
 800932e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68da      	ldr	r2, [r3, #12]
 8009336:	4b60      	ldr	r3, [pc, #384]	@ (80094b8 <HAL_ADC_Init+0x304>)
 8009338:	4013      	ands	r3, r2
 800933a:	687a      	ldr	r2, [r7, #4]
 800933c:	6812      	ldr	r2, [r2, #0]
 800933e:	69b9      	ldr	r1, [r7, #24]
 8009340:	430b      	orrs	r3, r1
 8009342:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	430a      	orrs	r2, r1
 8009358:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4618      	mov	r0, r3
 8009360:	f7ff ff15 	bl	800918e <LL_ADC_INJ_IsConversionOngoing>
 8009364:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d16d      	bne.n	8009448 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d16a      	bne.n	8009448 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009376:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800937e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009380:	4313      	orrs	r3, r2
 8009382:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800938e:	f023 0302 	bic.w	r3, r3, #2
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	6812      	ldr	r2, [r2, #0]
 8009396:	69b9      	ldr	r1, [r7, #24]
 8009398:	430b      	orrs	r3, r1
 800939a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d017      	beq.n	80093d4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	691a      	ldr	r2, [r3, #16]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80093b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80093bc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80093c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	6911      	ldr	r1, [r2, #16]
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	6812      	ldr	r2, [r2, #0]
 80093cc:	430b      	orrs	r3, r1
 80093ce:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80093d2:	e013      	b.n	80093fc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	691a      	ldr	r2, [r3, #16]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80093e2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	6812      	ldr	r2, [r2, #0]
 80093f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80093f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093f8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009402:	2b01      	cmp	r3, #1
 8009404:	d118      	bne.n	8009438 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009410:	f023 0304 	bic.w	r3, r3, #4
 8009414:	687a      	ldr	r2, [r7, #4]
 8009416:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800941c:	4311      	orrs	r1, r2
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8009422:	4311      	orrs	r1, r2
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009428:	430a      	orrs	r2, r1
 800942a:	431a      	orrs	r2, r3
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f042 0201 	orr.w	r2, r2, #1
 8009434:	611a      	str	r2, [r3, #16]
 8009436:	e007      	b.n	8009448 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	691a      	ldr	r2, [r3, #16]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f022 0201 	bic.w	r2, r2, #1
 8009446:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	695b      	ldr	r3, [r3, #20]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d10c      	bne.n	800946a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009456:	f023 010f 	bic.w	r1, r3, #15
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6a1b      	ldr	r3, [r3, #32]
 800945e:	1e5a      	subs	r2, r3, #1
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	430a      	orrs	r2, r1
 8009466:	631a      	str	r2, [r3, #48]	@ 0x30
 8009468:	e007      	b.n	800947a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f022 020f 	bic.w	r2, r2, #15
 8009478:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800947e:	f023 0303 	bic.w	r3, r3, #3
 8009482:	f043 0201 	orr.w	r2, r3, #1
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	65da      	str	r2, [r3, #92]	@ 0x5c
 800948a:	e007      	b.n	800949c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009490:	f043 0210 	orr.w	r2, r3, #16
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800949c:	7ffb      	ldrb	r3, [r7, #31]
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3724      	adds	r7, #36	@ 0x24
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd90      	pop	{r4, r7, pc}
 80094a6:	bf00      	nop
 80094a8:	20000004 	.word	0x20000004
 80094ac:	053e2d63 	.word	0x053e2d63
 80094b0:	50000100 	.word	0x50000100
 80094b4:	50000300 	.word	0x50000300
 80094b8:	fff04007 	.word	0xfff04007

080094bc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b086      	sub	sp, #24
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80094c4:	4859      	ldr	r0, [pc, #356]	@ (800962c <HAL_ADC_Start+0x170>)
 80094c6:	f7ff fd5b 	bl	8008f80 <LL_ADC_GetMultimode>
 80094ca:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7ff fe35 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 80094d6:	4603      	mov	r3, r0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f040 809f 	bne.w	800961c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d101      	bne.n	80094ec <HAL_ADC_Start+0x30>
 80094e8:	2302      	movs	r3, #2
 80094ea:	e09a      	b.n	8009622 <HAL_ADC_Start+0x166>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fe63 	bl	800a1c0 <ADC_Enable>
 80094fa:	4603      	mov	r3, r0
 80094fc:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80094fe:	7dfb      	ldrb	r3, [r7, #23]
 8009500:	2b00      	cmp	r3, #0
 8009502:	f040 8086 	bne.w	8009612 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800950a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800950e:	f023 0301 	bic.w	r3, r3, #1
 8009512:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a44      	ldr	r2, [pc, #272]	@ (8009630 <HAL_ADC_Start+0x174>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d002      	beq.n	800952a <HAL_ADC_Start+0x6e>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	e001      	b.n	800952e <HAL_ADC_Start+0x72>
 800952a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	6812      	ldr	r2, [r2, #0]
 8009532:	4293      	cmp	r3, r2
 8009534:	d002      	beq.n	800953c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d105      	bne.n	8009548 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009540:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800954c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009550:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009554:	d106      	bne.n	8009564 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800955a:	f023 0206 	bic.w	r2, r3, #6
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	661a      	str	r2, [r3, #96]	@ 0x60
 8009562:	e002      	b.n	800956a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2200      	movs	r2, #0
 8009568:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	221c      	movs	r2, #28
 8009570:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a2c      	ldr	r2, [pc, #176]	@ (8009630 <HAL_ADC_Start+0x174>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d002      	beq.n	800958a <HAL_ADC_Start+0xce>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	e001      	b.n	800958e <HAL_ADC_Start+0xd2>
 800958a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	6812      	ldr	r2, [r2, #0]
 8009592:	4293      	cmp	r3, r2
 8009594:	d008      	beq.n	80095a8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d005      	beq.n	80095a8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	2b05      	cmp	r3, #5
 80095a0:	d002      	beq.n	80095a8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	2b09      	cmp	r3, #9
 80095a6:	d114      	bne.n	80095d2 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d007      	beq.n	80095c6 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80095be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7ff fd90 	bl	80090f0 <LL_ADC_REG_StartConversion>
 80095d0:	e026      	b.n	8009620 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a13      	ldr	r2, [pc, #76]	@ (8009630 <HAL_ADC_Start+0x174>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d002      	beq.n	80095ee <HAL_ADC_Start+0x132>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	e001      	b.n	80095f2 <HAL_ADC_Start+0x136>
 80095ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80095f2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	68db      	ldr	r3, [r3, #12]
 80095f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d00f      	beq.n	8009620 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009604:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009608:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009610:	e006      	b.n	8009620 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800961a:	e001      	b.n	8009620 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800961c:	2302      	movs	r3, #2
 800961e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009620:	7dfb      	ldrb	r3, [r7, #23]
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	50000300 	.word	0x50000300
 8009630:	50000100 	.word	0x50000100

08009634 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b084      	sub	sp, #16
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009642:	2b01      	cmp	r3, #1
 8009644:	d101      	bne.n	800964a <HAL_ADC_Stop+0x16>
 8009646:	2302      	movs	r3, #2
 8009648:	e023      	b.n	8009692 <HAL_ADC_Stop+0x5e>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009652:	2103      	movs	r1, #3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 fcf7 	bl	800a048 <ADC_ConversionStop>
 800965a:	4603      	mov	r3, r0
 800965c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800965e:	7bfb      	ldrb	r3, [r7, #15]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d111      	bne.n	8009688 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 fe31 	bl	800a2cc <ADC_Disable>
 800966a:	4603      	mov	r3, r0
 800966c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800966e:	7bfb      	ldrb	r3, [r7, #15]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d109      	bne.n	8009688 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009678:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800967c:	f023 0301 	bic.w	r3, r3, #1
 8009680:	f043 0201 	orr.w	r2, r3, #1
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009690:	7bfb      	ldrb	r3, [r7, #15]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
	...

0800969c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b088      	sub	sp, #32
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80096a6:	4867      	ldr	r0, [pc, #412]	@ (8009844 <HAL_ADC_PollForConversion+0x1a8>)
 80096a8:	f7ff fc6a 	bl	8008f80 <LL_ADC_GetMultimode>
 80096ac:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	699b      	ldr	r3, [r3, #24]
 80096b2:	2b08      	cmp	r3, #8
 80096b4:	d102      	bne.n	80096bc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80096b6:	2308      	movs	r3, #8
 80096b8:	61fb      	str	r3, [r7, #28]
 80096ba:	e02a      	b.n	8009712 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d005      	beq.n	80096ce <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2b05      	cmp	r3, #5
 80096c6:	d002      	beq.n	80096ce <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	2b09      	cmp	r3, #9
 80096cc:	d111      	bne.n	80096f2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68db      	ldr	r3, [r3, #12]
 80096d4:	f003 0301 	and.w	r3, r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d007      	beq.n	80096ec <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096e0:	f043 0220 	orr.w	r2, r3, #32
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e0a6      	b.n	800983a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80096ec:	2304      	movs	r3, #4
 80096ee:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80096f0:	e00f      	b.n	8009712 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80096f2:	4854      	ldr	r0, [pc, #336]	@ (8009844 <HAL_ADC_PollForConversion+0x1a8>)
 80096f4:	f7ff fc52 	bl	8008f9c <LL_ADC_GetMultiDMATransfer>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d007      	beq.n	800970e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009702:	f043 0220 	orr.w	r2, r3, #32
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e095      	b.n	800983a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800970e:	2304      	movs	r3, #4
 8009710:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8009712:	f7ff faa7 	bl	8008c64 <HAL_GetTick>
 8009716:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009718:	e021      	b.n	800975e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009720:	d01d      	beq.n	800975e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8009722:	f7ff fa9f 	bl	8008c64 <HAL_GetTick>
 8009726:	4602      	mov	r2, r0
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	1ad3      	subs	r3, r2, r3
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	429a      	cmp	r2, r3
 8009730:	d302      	bcc.n	8009738 <HAL_ADC_PollForConversion+0x9c>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d112      	bne.n	800975e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4013      	ands	r3, r2
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10b      	bne.n	800975e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800974a:	f043 0204 	orr.w	r2, r3, #4
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e06d      	b.n	800983a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	4013      	ands	r3, r2
 8009768:	2b00      	cmp	r3, #0
 800976a:	d0d6      	beq.n	800971a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009770:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4618      	mov	r0, r3
 800977e:	f7ff fb71 	bl	8008e64 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01c      	beq.n	80097c2 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	7f5b      	ldrb	r3, [r3, #29]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d118      	bne.n	80097c2 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 0308 	and.w	r3, r3, #8
 800979a:	2b08      	cmp	r3, #8
 800979c:	d111      	bne.n	80097c2 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d105      	bne.n	80097c2 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ba:	f043 0201 	orr.w	r2, r3, #1
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a20      	ldr	r2, [pc, #128]	@ (8009848 <HAL_ADC_PollForConversion+0x1ac>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d002      	beq.n	80097d2 <HAL_ADC_PollForConversion+0x136>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	e001      	b.n	80097d6 <HAL_ADC_PollForConversion+0x13a>
 80097d2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	6812      	ldr	r2, [r2, #0]
 80097da:	4293      	cmp	r3, r2
 80097dc:	d008      	beq.n	80097f0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d005      	beq.n	80097f0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	2b05      	cmp	r3, #5
 80097e8:	d002      	beq.n	80097f0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2b09      	cmp	r3, #9
 80097ee:	d104      	bne.n	80097fa <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	61bb      	str	r3, [r7, #24]
 80097f8:	e00d      	b.n	8009816 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a12      	ldr	r2, [pc, #72]	@ (8009848 <HAL_ADC_PollForConversion+0x1ac>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d002      	beq.n	800980a <HAL_ADC_PollForConversion+0x16e>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	e001      	b.n	800980e <HAL_ADC_PollForConversion+0x172>
 800980a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800980e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	68db      	ldr	r3, [r3, #12]
 8009814:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8009816:	69fb      	ldr	r3, [r7, #28]
 8009818:	2b08      	cmp	r3, #8
 800981a:	d104      	bne.n	8009826 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2208      	movs	r2, #8
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	e008      	b.n	8009838 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800982c:	2b00      	cmp	r3, #0
 800982e:	d103      	bne.n	8009838 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	220c      	movs	r2, #12
 8009836:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3720      	adds	r7, #32
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	50000300 	.word	0x50000300
 8009848:	50000100 	.word	0x50000100

0800984c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800985a:	4618      	mov	r0, r3
 800985c:	370c      	adds	r7, #12
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr
	...

08009868 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b0b6      	sub	sp, #216	@ 0xd8
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
 8009870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009872:	2300      	movs	r3, #0
 8009874:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009878:	2300      	movs	r3, #0
 800987a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009882:	2b01      	cmp	r3, #1
 8009884:	d101      	bne.n	800988a <HAL_ADC_ConfigChannel+0x22>
 8009886:	2302      	movs	r3, #2
 8009888:	e3c8      	b.n	800a01c <HAL_ADC_ConfigChannel+0x7b4>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2201      	movs	r2, #1
 800988e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff fc52 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 800989c:	4603      	mov	r3, r0
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f040 83ad 	bne.w	8009ffe <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6818      	ldr	r0, [r3, #0]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	6859      	ldr	r1, [r3, #4]
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	461a      	mov	r2, r3
 80098b2:	f7ff faea 	bl	8008e8a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7ff fc40 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 80098c0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7ff fc60 	bl	800918e <LL_ADC_INJ_IsConversionOngoing>
 80098ce:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80098d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f040 81d9 	bne.w	8009c8e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80098dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f040 81d4 	bne.w	8009c8e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098ee:	d10f      	bne.n	8009910 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6818      	ldr	r0, [r3, #0]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2200      	movs	r2, #0
 80098fa:	4619      	mov	r1, r3
 80098fc:	f7ff faf1 	bl	8008ee2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009908:	4618      	mov	r0, r3
 800990a:	f7ff fa98 	bl	8008e3e <LL_ADC_SetSamplingTimeCommonConfig>
 800990e:	e00e      	b.n	800992e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6818      	ldr	r0, [r3, #0]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	6819      	ldr	r1, [r3, #0]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	461a      	mov	r2, r3
 800991e:	f7ff fae0 	bl	8008ee2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2100      	movs	r1, #0
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff fa88 	bl	8008e3e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	695a      	ldr	r2, [r3, #20]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68db      	ldr	r3, [r3, #12]
 8009938:	08db      	lsrs	r3, r3, #3
 800993a:	f003 0303 	and.w	r3, r3, #3
 800993e:	005b      	lsls	r3, r3, #1
 8009940:	fa02 f303 	lsl.w	r3, r2, r3
 8009944:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	2b04      	cmp	r3, #4
 800994e:	d022      	beq.n	8009996 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6818      	ldr	r0, [r3, #0]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	6919      	ldr	r1, [r3, #16]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009960:	f7ff f9e2 	bl	8008d28 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6818      	ldr	r0, [r3, #0]
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	6919      	ldr	r1, [r3, #16]
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	461a      	mov	r2, r3
 8009972:	f7ff fa2e 	bl	8008dd2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6818      	ldr	r0, [r3, #0]
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009982:	2b01      	cmp	r3, #1
 8009984:	d102      	bne.n	800998c <HAL_ADC_ConfigChannel+0x124>
 8009986:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800998a:	e000      	b.n	800998e <HAL_ADC_ConfigChannel+0x126>
 800998c:	2300      	movs	r3, #0
 800998e:	461a      	mov	r2, r3
 8009990:	f7ff fa3a 	bl	8008e08 <LL_ADC_SetOffsetSaturation>
 8009994:	e17b      	b.n	8009c8e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2100      	movs	r1, #0
 800999c:	4618      	mov	r0, r3
 800999e:	f7ff f9e7 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 80099a2:	4603      	mov	r3, r0
 80099a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10a      	bne.n	80099c2 <HAL_ADC_ConfigChannel+0x15a>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2100      	movs	r1, #0
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7ff f9dc 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 80099b8:	4603      	mov	r3, r0
 80099ba:	0e9b      	lsrs	r3, r3, #26
 80099bc:	f003 021f 	and.w	r2, r3, #31
 80099c0:	e01e      	b.n	8009a00 <HAL_ADC_ConfigChannel+0x198>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2100      	movs	r1, #0
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7ff f9d1 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 80099ce:	4603      	mov	r3, r0
 80099d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80099d8:	fa93 f3a3 	rbit	r3, r3
 80099dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80099e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80099e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80099e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80099f0:	2320      	movs	r3, #32
 80099f2:	e004      	b.n	80099fe <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80099f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80099f8:	fab3 f383 	clz	r3, r3
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d105      	bne.n	8009a18 <HAL_ADC_ConfigChannel+0x1b0>
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	0e9b      	lsrs	r3, r3, #26
 8009a12:	f003 031f 	and.w	r3, r3, #31
 8009a16:	e018      	b.n	8009a4a <HAL_ADC_ConfigChannel+0x1e2>
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009a24:	fa93 f3a3 	rbit	r3, r3
 8009a28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009a34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d101      	bne.n	8009a40 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8009a3c:	2320      	movs	r3, #32
 8009a3e:	e004      	b.n	8009a4a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8009a40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a44:	fab3 f383 	clz	r3, r3
 8009a48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d106      	bne.n	8009a5c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2200      	movs	r2, #0
 8009a54:	2100      	movs	r1, #0
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff f9a0 	bl	8008d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2101      	movs	r1, #1
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7ff f984 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d10a      	bne.n	8009a88 <HAL_ADC_ConfigChannel+0x220>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2101      	movs	r1, #1
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f7ff f979 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	0e9b      	lsrs	r3, r3, #26
 8009a82:	f003 021f 	and.w	r2, r3, #31
 8009a86:	e01e      	b.n	8009ac6 <HAL_ADC_ConfigChannel+0x25e>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2101      	movs	r1, #1
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f7ff f96e 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009a94:	4603      	mov	r3, r0
 8009a96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009a9e:	fa93 f3a3 	rbit	r3, r3
 8009aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009aa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009aaa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009aae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8009ab6:	2320      	movs	r3, #32
 8009ab8:	e004      	b.n	8009ac4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8009aba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009abe:	fab3 f383 	clz	r3, r3
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d105      	bne.n	8009ade <HAL_ADC_ConfigChannel+0x276>
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	0e9b      	lsrs	r3, r3, #26
 8009ad8:	f003 031f 	and.w	r3, r3, #31
 8009adc:	e018      	b.n	8009b10 <HAL_ADC_ConfigChannel+0x2a8>
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ae6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009aea:	fa93 f3a3 	rbit	r3, r3
 8009aee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009af2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009af6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009afa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d101      	bne.n	8009b06 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009b02:	2320      	movs	r3, #32
 8009b04:	e004      	b.n	8009b10 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8009b06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b0a:	fab3 f383 	clz	r3, r3
 8009b0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d106      	bne.n	8009b22 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	2101      	movs	r1, #1
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7ff f93d 	bl	8008d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2102      	movs	r1, #2
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f7ff f921 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d10a      	bne.n	8009b4e <HAL_ADC_ConfigChannel+0x2e6>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2102      	movs	r1, #2
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7ff f916 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009b44:	4603      	mov	r3, r0
 8009b46:	0e9b      	lsrs	r3, r3, #26
 8009b48:	f003 021f 	and.w	r2, r3, #31
 8009b4c:	e01e      	b.n	8009b8c <HAL_ADC_ConfigChannel+0x324>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2102      	movs	r1, #2
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7ff f90b 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b64:	fa93 f3a3 	rbit	r3, r3
 8009b68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009b6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009b74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d101      	bne.n	8009b80 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8009b7c:	2320      	movs	r3, #32
 8009b7e:	e004      	b.n	8009b8a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009b80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b84:	fab3 f383 	clz	r3, r3
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d105      	bne.n	8009ba4 <HAL_ADC_ConfigChannel+0x33c>
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	0e9b      	lsrs	r3, r3, #26
 8009b9e:	f003 031f 	and.w	r3, r3, #31
 8009ba2:	e016      	b.n	8009bd2 <HAL_ADC_ConfigChannel+0x36a>
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009bb0:	fa93 f3a3 	rbit	r3, r3
 8009bb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8009bb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009bb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009bbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d101      	bne.n	8009bc8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009bc4:	2320      	movs	r3, #32
 8009bc6:	e004      	b.n	8009bd2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8009bc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bcc:	fab3 f383 	clz	r3, r3
 8009bd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009bd2:	429a      	cmp	r2, r3
 8009bd4:	d106      	bne.n	8009be4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2102      	movs	r1, #2
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7ff f8dc 	bl	8008d9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2103      	movs	r1, #3
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7ff f8c0 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d10a      	bne.n	8009c10 <HAL_ADC_ConfigChannel+0x3a8>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2103      	movs	r1, #3
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff f8b5 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009c06:	4603      	mov	r3, r0
 8009c08:	0e9b      	lsrs	r3, r3, #26
 8009c0a:	f003 021f 	and.w	r2, r3, #31
 8009c0e:	e017      	b.n	8009c40 <HAL_ADC_ConfigChannel+0x3d8>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2103      	movs	r1, #3
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7ff f8aa 	bl	8008d70 <LL_ADC_GetOffsetChannel>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c22:	fa93 f3a3 	rbit	r3, r3
 8009c26:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009c28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c2a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009c2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d101      	bne.n	8009c36 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8009c32:	2320      	movs	r3, #32
 8009c34:	e003      	b.n	8009c3e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8009c36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c38:	fab3 f383 	clz	r3, r3
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d105      	bne.n	8009c58 <HAL_ADC_ConfigChannel+0x3f0>
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	0e9b      	lsrs	r3, r3, #26
 8009c52:	f003 031f 	and.w	r3, r3, #31
 8009c56:	e011      	b.n	8009c7c <HAL_ADC_ConfigChannel+0x414>
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c60:	fa93 f3a3 	rbit	r3, r3
 8009c64:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009c66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c68:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009c6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009c70:	2320      	movs	r3, #32
 8009c72:	e003      	b.n	8009c7c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8009c74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c76:	fab3 f383 	clz	r3, r3
 8009c7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	d106      	bne.n	8009c8e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2200      	movs	r2, #0
 8009c86:	2103      	movs	r1, #3
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7ff f887 	bl	8008d9c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7ff fa06 	bl	80090a4 <LL_ADC_IsEnabled>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f040 8140 	bne.w	8009f20 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6818      	ldr	r0, [r3, #0]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	6819      	ldr	r1, [r3, #0]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	461a      	mov	r2, r3
 8009cae:	f7ff f943 	bl	8008f38 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	4a8f      	ldr	r2, [pc, #572]	@ (8009ef4 <HAL_ADC_ConfigChannel+0x68c>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	f040 8131 	bne.w	8009f20 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d10b      	bne.n	8009ce6 <HAL_ADC_ConfigChannel+0x47e>
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	0e9b      	lsrs	r3, r3, #26
 8009cd4:	3301      	adds	r3, #1
 8009cd6:	f003 031f 	and.w	r3, r3, #31
 8009cda:	2b09      	cmp	r3, #9
 8009cdc:	bf94      	ite	ls
 8009cde:	2301      	movls	r3, #1
 8009ce0:	2300      	movhi	r3, #0
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	e019      	b.n	8009d1a <HAL_ADC_ConfigChannel+0x4b2>
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cee:	fa93 f3a3 	rbit	r3, r3
 8009cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009cf4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009cf6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009cf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d101      	bne.n	8009d02 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8009cfe:	2320      	movs	r3, #32
 8009d00:	e003      	b.n	8009d0a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009d02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d04:	fab3 f383 	clz	r3, r3
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	f003 031f 	and.w	r3, r3, #31
 8009d10:	2b09      	cmp	r3, #9
 8009d12:	bf94      	ite	ls
 8009d14:	2301      	movls	r3, #1
 8009d16:	2300      	movhi	r3, #0
 8009d18:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d079      	beq.n	8009e12 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d107      	bne.n	8009d3a <HAL_ADC_ConfigChannel+0x4d2>
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	0e9b      	lsrs	r3, r3, #26
 8009d30:	3301      	adds	r3, #1
 8009d32:	069b      	lsls	r3, r3, #26
 8009d34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009d38:	e015      	b.n	8009d66 <HAL_ADC_ConfigChannel+0x4fe>
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d42:	fa93 f3a3 	rbit	r3, r3
 8009d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d4a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009d4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d101      	bne.n	8009d56 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8009d52:	2320      	movs	r3, #32
 8009d54:	e003      	b.n	8009d5e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8009d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d58:	fab3 f383 	clz	r3, r3
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	3301      	adds	r3, #1
 8009d60:	069b      	lsls	r3, r3, #26
 8009d62:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d109      	bne.n	8009d86 <HAL_ADC_ConfigChannel+0x51e>
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	0e9b      	lsrs	r3, r3, #26
 8009d78:	3301      	adds	r3, #1
 8009d7a:	f003 031f 	and.w	r3, r3, #31
 8009d7e:	2101      	movs	r1, #1
 8009d80:	fa01 f303 	lsl.w	r3, r1, r3
 8009d84:	e017      	b.n	8009db6 <HAL_ADC_ConfigChannel+0x54e>
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d8e:	fa93 f3a3 	rbit	r3, r3
 8009d92:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d101      	bne.n	8009da2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009d9e:	2320      	movs	r3, #32
 8009da0:	e003      	b.n	8009daa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009da2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009da4:	fab3 f383 	clz	r3, r3
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	3301      	adds	r3, #1
 8009dac:	f003 031f 	and.w	r3, r3, #31
 8009db0:	2101      	movs	r1, #1
 8009db2:	fa01 f303 	lsl.w	r3, r1, r3
 8009db6:	ea42 0103 	orr.w	r1, r2, r3
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d10a      	bne.n	8009ddc <HAL_ADC_ConfigChannel+0x574>
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	0e9b      	lsrs	r3, r3, #26
 8009dcc:	3301      	adds	r3, #1
 8009dce:	f003 021f 	and.w	r2, r3, #31
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	005b      	lsls	r3, r3, #1
 8009dd6:	4413      	add	r3, r2
 8009dd8:	051b      	lsls	r3, r3, #20
 8009dda:	e018      	b.n	8009e0e <HAL_ADC_ConfigChannel+0x5a6>
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de4:	fa93 f3a3 	rbit	r3, r3
 8009de8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d101      	bne.n	8009df8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009df4:	2320      	movs	r3, #32
 8009df6:	e003      	b.n	8009e00 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dfa:	fab3 f383 	clz	r3, r3
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	3301      	adds	r3, #1
 8009e02:	f003 021f 	and.w	r2, r3, #31
 8009e06:	4613      	mov	r3, r2
 8009e08:	005b      	lsls	r3, r3, #1
 8009e0a:	4413      	add	r3, r2
 8009e0c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e0e:	430b      	orrs	r3, r1
 8009e10:	e081      	b.n	8009f16 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d107      	bne.n	8009e2e <HAL_ADC_ConfigChannel+0x5c6>
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	0e9b      	lsrs	r3, r3, #26
 8009e24:	3301      	adds	r3, #1
 8009e26:	069b      	lsls	r3, r3, #26
 8009e28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e2c:	e015      	b.n	8009e5a <HAL_ADC_ConfigChannel+0x5f2>
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e36:	fa93 f3a3 	rbit	r3, r3
 8009e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d101      	bne.n	8009e4a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009e46:	2320      	movs	r3, #32
 8009e48:	e003      	b.n	8009e52 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8009e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4c:	fab3 f383 	clz	r3, r3
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	3301      	adds	r3, #1
 8009e54:	069b      	lsls	r3, r3, #26
 8009e56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d109      	bne.n	8009e7a <HAL_ADC_ConfigChannel+0x612>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	0e9b      	lsrs	r3, r3, #26
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	f003 031f 	and.w	r3, r3, #31
 8009e72:	2101      	movs	r1, #1
 8009e74:	fa01 f303 	lsl.w	r3, r1, r3
 8009e78:	e017      	b.n	8009eaa <HAL_ADC_ConfigChannel+0x642>
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e80:	6a3b      	ldr	r3, [r7, #32]
 8009e82:	fa93 f3a3 	rbit	r3, r3
 8009e86:	61fb      	str	r3, [r7, #28]
  return result;
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009e92:	2320      	movs	r3, #32
 8009e94:	e003      	b.n	8009e9e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e98:	fab3 f383 	clz	r3, r3
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	f003 031f 	and.w	r3, r3, #31
 8009ea4:	2101      	movs	r1, #1
 8009ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8009eaa:	ea42 0103 	orr.w	r1, r2, r3
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10d      	bne.n	8009ed6 <HAL_ADC_ConfigChannel+0x66e>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	0e9b      	lsrs	r3, r3, #26
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	f003 021f 	and.w	r2, r3, #31
 8009ec6:	4613      	mov	r3, r2
 8009ec8:	005b      	lsls	r3, r3, #1
 8009eca:	4413      	add	r3, r2
 8009ecc:	3b1e      	subs	r3, #30
 8009ece:	051b      	lsls	r3, r3, #20
 8009ed0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009ed4:	e01e      	b.n	8009f14 <HAL_ADC_ConfigChannel+0x6ac>
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	fa93 f3a3 	rbit	r3, r3
 8009ee2:	613b      	str	r3, [r7, #16]
  return result;
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d104      	bne.n	8009ef8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009eee:	2320      	movs	r3, #32
 8009ef0:	e006      	b.n	8009f00 <HAL_ADC_ConfigChannel+0x698>
 8009ef2:	bf00      	nop
 8009ef4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009ef8:	69bb      	ldr	r3, [r7, #24]
 8009efa:	fab3 f383 	clz	r3, r3
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	3301      	adds	r3, #1
 8009f02:	f003 021f 	and.w	r2, r3, #31
 8009f06:	4613      	mov	r3, r2
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	4413      	add	r3, r2
 8009f0c:	3b1e      	subs	r3, #30
 8009f0e:	051b      	lsls	r3, r3, #20
 8009f10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f14:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	f7fe ffe1 	bl	8008ee2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	4b3f      	ldr	r3, [pc, #252]	@ (800a024 <HAL_ADC_ConfigChannel+0x7bc>)
 8009f26:	4013      	ands	r3, r2
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d071      	beq.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009f2c:	483e      	ldr	r0, [pc, #248]	@ (800a028 <HAL_ADC_ConfigChannel+0x7c0>)
 8009f2e:	f7fe feed 	bl	8008d0c <LL_ADC_GetCommonPathInternalCh>
 8009f32:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a3c      	ldr	r2, [pc, #240]	@ (800a02c <HAL_ADC_ConfigChannel+0x7c4>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d004      	beq.n	8009f4a <HAL_ADC_ConfigChannel+0x6e2>
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a3a      	ldr	r2, [pc, #232]	@ (800a030 <HAL_ADC_ConfigChannel+0x7c8>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d127      	bne.n	8009f9a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009f4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d121      	bne.n	8009f9a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f5e:	d157      	bne.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009f60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009f64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009f68:	4619      	mov	r1, r3
 8009f6a:	482f      	ldr	r0, [pc, #188]	@ (800a028 <HAL_ADC_ConfigChannel+0x7c0>)
 8009f6c:	f7fe febb 	bl	8008ce6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009f70:	4b30      	ldr	r3, [pc, #192]	@ (800a034 <HAL_ADC_ConfigChannel+0x7cc>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	099b      	lsrs	r3, r3, #6
 8009f76:	4a30      	ldr	r2, [pc, #192]	@ (800a038 <HAL_ADC_ConfigChannel+0x7d0>)
 8009f78:	fba2 2303 	umull	r2, r3, r2, r3
 8009f7c:	099b      	lsrs	r3, r3, #6
 8009f7e:	1c5a      	adds	r2, r3, #1
 8009f80:	4613      	mov	r3, r2
 8009f82:	005b      	lsls	r3, r3, #1
 8009f84:	4413      	add	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f8a:	e002      	b.n	8009f92 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d1f9      	bne.n	8009f8c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f98:	e03a      	b.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a27      	ldr	r2, [pc, #156]	@ (800a03c <HAL_ADC_ConfigChannel+0x7d4>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d113      	bne.n	8009fcc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009fa4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009fa8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10d      	bne.n	8009fcc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a22      	ldr	r2, [pc, #136]	@ (800a040 <HAL_ADC_ConfigChannel+0x7d8>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d02a      	beq.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009fbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4818      	ldr	r0, [pc, #96]	@ (800a028 <HAL_ADC_ConfigChannel+0x7c0>)
 8009fc6:	f7fe fe8e 	bl	8008ce6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009fca:	e021      	b.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a1c      	ldr	r2, [pc, #112]	@ (800a044 <HAL_ADC_ConfigChannel+0x7dc>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d11c      	bne.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009fd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d116      	bne.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a16      	ldr	r2, [pc, #88]	@ (800a040 <HAL_ADC_ConfigChannel+0x7d8>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d011      	beq.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ff0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	480c      	ldr	r0, [pc, #48]	@ (800a028 <HAL_ADC_ConfigChannel+0x7c0>)
 8009ff8:	f7fe fe75 	bl	8008ce6 <LL_ADC_SetCommonPathInternalCh>
 8009ffc:	e008      	b.n	800a010 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a002:	f043 0220 	orr.w	r2, r3, #32
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a00a:	2301      	movs	r3, #1
 800a00c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a018:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	37d8      	adds	r7, #216	@ 0xd8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}
 800a024:	80080000 	.word	0x80080000
 800a028:	50000300 	.word	0x50000300
 800a02c:	c3210000 	.word	0xc3210000
 800a030:	90c00010 	.word	0x90c00010
 800a034:	20000004 	.word	0x20000004
 800a038:	053e2d63 	.word	0x053e2d63
 800a03c:	c7520000 	.word	0xc7520000
 800a040:	50000100 	.word	0x50000100
 800a044:	cb840000 	.word	0xcb840000

0800a048 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b088      	sub	sp, #32
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a052:	2300      	movs	r3, #0
 800a054:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4618      	mov	r0, r3
 800a060:	f7ff f86e 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 800a064:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7ff f88f 	bl	800918e <LL_ADC_INJ_IsConversionOngoing>
 800a070:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d103      	bne.n	800a080 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 8098 	beq.w	800a1b0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d02a      	beq.n	800a0e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	7f5b      	ldrb	r3, [r3, #29]
 800a092:	2b01      	cmp	r3, #1
 800a094:	d126      	bne.n	800a0e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	7f1b      	ldrb	r3, [r3, #28]
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d122      	bne.n	800a0e4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a0a2:	e014      	b.n	800a0ce <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	4a45      	ldr	r2, [pc, #276]	@ (800a1bc <ADC_ConversionStop+0x174>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d90d      	bls.n	800a0c8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0b0:	f043 0210 	orr.w	r2, r3, #16
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0bc:	f043 0201 	orr.w	r2, r3, #1
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e074      	b.n	800a1b2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d8:	2b40      	cmp	r3, #64	@ 0x40
 800a0da:	d1e3      	bne.n	800a0a4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2240      	movs	r2, #64	@ 0x40
 800a0e2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	d014      	beq.n	800a114 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7ff f826 	bl	8009140 <LL_ADC_REG_IsConversionOngoing>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d00c      	beq.n	800a114 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7fe ffe3 	bl	80090ca <LL_ADC_IsDisableOngoing>
 800a104:	4603      	mov	r3, r0
 800a106:	2b00      	cmp	r3, #0
 800a108:	d104      	bne.n	800a114 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4618      	mov	r0, r3
 800a110:	f7ff f802 	bl	8009118 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a114:	69bb      	ldr	r3, [r7, #24]
 800a116:	2b01      	cmp	r3, #1
 800a118:	d014      	beq.n	800a144 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4618      	mov	r0, r3
 800a120:	f7ff f835 	bl	800918e <LL_ADC_INJ_IsConversionOngoing>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d00c      	beq.n	800a144 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4618      	mov	r0, r3
 800a130:	f7fe ffcb 	bl	80090ca <LL_ADC_IsDisableOngoing>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d104      	bne.n	800a144 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff f811 	bl	8009166 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a144:	69bb      	ldr	r3, [r7, #24]
 800a146:	2b02      	cmp	r3, #2
 800a148:	d005      	beq.n	800a156 <ADC_ConversionStop+0x10e>
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	2b03      	cmp	r3, #3
 800a14e:	d105      	bne.n	800a15c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a150:	230c      	movs	r3, #12
 800a152:	617b      	str	r3, [r7, #20]
        break;
 800a154:	e005      	b.n	800a162 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a156:	2308      	movs	r3, #8
 800a158:	617b      	str	r3, [r7, #20]
        break;
 800a15a:	e002      	b.n	800a162 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a15c:	2304      	movs	r3, #4
 800a15e:	617b      	str	r3, [r7, #20]
        break;
 800a160:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a162:	f7fe fd7f 	bl	8008c64 <HAL_GetTick>
 800a166:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a168:	e01b      	b.n	800a1a2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a16a:	f7fe fd7b 	bl	8008c64 <HAL_GetTick>
 800a16e:	4602      	mov	r2, r0
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	1ad3      	subs	r3, r2, r3
 800a174:	2b05      	cmp	r3, #5
 800a176:	d914      	bls.n	800a1a2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	689a      	ldr	r2, [r3, #8]
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	4013      	ands	r3, r2
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00d      	beq.n	800a1a2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a18a:	f043 0210 	orr.w	r2, r3, #16
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a196:	f043 0201 	orr.w	r2, r3, #1
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	e007      	b.n	800a1b2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	689a      	ldr	r2, [r3, #8]
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	4013      	ands	r3, r2
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1dc      	bne.n	800a16a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a1b0:	2300      	movs	r3, #0
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3720      	adds	r7, #32
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	a33fffff 	.word	0xa33fffff

0800a1c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f7fe ff67 	bl	80090a4 <LL_ADC_IsEnabled>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d169      	bne.n	800a2b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	689a      	ldr	r2, [r3, #8]
 800a1e2:	4b36      	ldr	r3, [pc, #216]	@ (800a2bc <ADC_Enable+0xfc>)
 800a1e4:	4013      	ands	r3, r2
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00d      	beq.n	800a206 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1ee:	f043 0210 	orr.w	r2, r3, #16
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1fa:	f043 0201 	orr.w	r2, r3, #1
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e055      	b.n	800a2b2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7fe ff22 	bl	8009054 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a210:	482b      	ldr	r0, [pc, #172]	@ (800a2c0 <ADC_Enable+0x100>)
 800a212:	f7fe fd7b 	bl	8008d0c <LL_ADC_GetCommonPathInternalCh>
 800a216:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a218:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d013      	beq.n	800a248 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a220:	4b28      	ldr	r3, [pc, #160]	@ (800a2c4 <ADC_Enable+0x104>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	099b      	lsrs	r3, r3, #6
 800a226:	4a28      	ldr	r2, [pc, #160]	@ (800a2c8 <ADC_Enable+0x108>)
 800a228:	fba2 2303 	umull	r2, r3, r2, r3
 800a22c:	099b      	lsrs	r3, r3, #6
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	4613      	mov	r3, r2
 800a232:	005b      	lsls	r3, r3, #1
 800a234:	4413      	add	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a23a:	e002      	b.n	800a242 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	3b01      	subs	r3, #1
 800a240:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d1f9      	bne.n	800a23c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a248:	f7fe fd0c 	bl	8008c64 <HAL_GetTick>
 800a24c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a24e:	e028      	b.n	800a2a2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4618      	mov	r0, r3
 800a256:	f7fe ff25 	bl	80090a4 <LL_ADC_IsEnabled>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d104      	bne.n	800a26a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4618      	mov	r0, r3
 800a266:	f7fe fef5 	bl	8009054 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a26a:	f7fe fcfb 	bl	8008c64 <HAL_GetTick>
 800a26e:	4602      	mov	r2, r0
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	1ad3      	subs	r3, r2, r3
 800a274:	2b02      	cmp	r3, #2
 800a276:	d914      	bls.n	800a2a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	2b01      	cmp	r3, #1
 800a284:	d00d      	beq.n	800a2a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a28a:	f043 0210 	orr.w	r2, r3, #16
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a296:	f043 0201 	orr.w	r2, r3, #1
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e007      	b.n	800a2b2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 0301 	and.w	r3, r3, #1
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d1cf      	bne.n	800a250 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a2b0:	2300      	movs	r3, #0
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3710      	adds	r7, #16
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	bf00      	nop
 800a2bc:	8000003f 	.word	0x8000003f
 800a2c0:	50000300 	.word	0x50000300
 800a2c4:	20000004 	.word	0x20000004
 800a2c8:	053e2d63 	.word	0x053e2d63

0800a2cc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7fe fef6 	bl	80090ca <LL_ADC_IsDisableOngoing>
 800a2de:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f7fe fedd 	bl	80090a4 <LL_ADC_IsEnabled>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d047      	beq.n	800a380 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d144      	bne.n	800a380 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	689b      	ldr	r3, [r3, #8]
 800a2fc:	f003 030d 	and.w	r3, r3, #13
 800a300:	2b01      	cmp	r3, #1
 800a302:	d10c      	bne.n	800a31e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4618      	mov	r0, r3
 800a30a:	f7fe feb7 	bl	800907c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2203      	movs	r2, #3
 800a314:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a316:	f7fe fca5 	bl	8008c64 <HAL_GetTick>
 800a31a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a31c:	e029      	b.n	800a372 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a322:	f043 0210 	orr.w	r2, r3, #16
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a32e:	f043 0201 	orr.w	r2, r3, #1
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e023      	b.n	800a382 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a33a:	f7fe fc93 	bl	8008c64 <HAL_GetTick>
 800a33e:	4602      	mov	r2, r0
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	2b02      	cmp	r3, #2
 800a346:	d914      	bls.n	800a372 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	f003 0301 	and.w	r3, r3, #1
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00d      	beq.n	800a372 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a35a:	f043 0210 	orr.w	r2, r3, #16
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a366:	f043 0201 	orr.w	r2, r3, #1
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e007      	b.n	800a382 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	f003 0301 	and.w	r3, r3, #1
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1dc      	bne.n	800a33a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <LL_ADC_IsEnabled>:
{
 800a38a:	b480      	push	{r7}
 800a38c:	b083      	sub	sp, #12
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d101      	bne.n	800a3a2 <LL_ADC_IsEnabled+0x18>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	e000      	b.n	800a3a4 <LL_ADC_IsEnabled+0x1a>
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <LL_ADC_REG_IsConversionOngoing>:
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b083      	sub	sp, #12
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	689b      	ldr	r3, [r3, #8]
 800a3bc:	f003 0304 	and.w	r3, r3, #4
 800a3c0:	2b04      	cmp	r3, #4
 800a3c2:	d101      	bne.n	800a3c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e000      	b.n	800a3ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	370c      	adds	r7, #12
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
	...

0800a3d8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a3d8:	b590      	push	{r4, r7, lr}
 800a3da:	b0a1      	sub	sp, #132	@ 0x84
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d101      	bne.n	800a3f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a3f2:	2302      	movs	r3, #2
 800a3f4:	e08b      	b.n	800a50e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a3fe:	2300      	movs	r3, #0
 800a400:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a402:	2300      	movs	r3, #0
 800a404:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a40e:	d102      	bne.n	800a416 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a410:	4b41      	ldr	r3, [pc, #260]	@ (800a518 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a412:	60bb      	str	r3, [r7, #8]
 800a414:	e001      	b.n	800a41a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800a416:	2300      	movs	r3, #0
 800a418:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10b      	bne.n	800a438 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a424:	f043 0220 	orr.w	r2, r3, #32
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a434:	2301      	movs	r3, #1
 800a436:	e06a      	b.n	800a50e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	4618      	mov	r0, r3
 800a43c:	f7ff ffb8 	bl	800a3b0 <LL_ADC_REG_IsConversionOngoing>
 800a440:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4618      	mov	r0, r3
 800a448:	f7ff ffb2 	bl	800a3b0 <LL_ADC_REG_IsConversionOngoing>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d14c      	bne.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a452:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a454:	2b00      	cmp	r3, #0
 800a456:	d149      	bne.n	800a4ec <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a458:	4b30      	ldr	r3, [pc, #192]	@ (800a51c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800a45a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d028      	beq.n	800a4b6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a464:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	6859      	ldr	r1, [r3, #4]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a476:	035b      	lsls	r3, r3, #13
 800a478:	430b      	orrs	r3, r1
 800a47a:	431a      	orrs	r2, r3
 800a47c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a47e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a480:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a484:	f7ff ff81 	bl	800a38a <LL_ADC_IsEnabled>
 800a488:	4604      	mov	r4, r0
 800a48a:	4823      	ldr	r0, [pc, #140]	@ (800a518 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a48c:	f7ff ff7d 	bl	800a38a <LL_ADC_IsEnabled>
 800a490:	4603      	mov	r3, r0
 800a492:	4323      	orrs	r3, r4
 800a494:	2b00      	cmp	r3, #0
 800a496:	d133      	bne.n	800a500 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a4a0:	f023 030f 	bic.w	r3, r3, #15
 800a4a4:	683a      	ldr	r2, [r7, #0]
 800a4a6:	6811      	ldr	r1, [r2, #0]
 800a4a8:	683a      	ldr	r2, [r7, #0]
 800a4aa:	6892      	ldr	r2, [r2, #8]
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	431a      	orrs	r2, r3
 800a4b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4b2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a4b4:	e024      	b.n	800a500 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a4b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a4be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4c0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a4c2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a4c6:	f7ff ff60 	bl	800a38a <LL_ADC_IsEnabled>
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4812      	ldr	r0, [pc, #72]	@ (800a518 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a4ce:	f7ff ff5c 	bl	800a38a <LL_ADC_IsEnabled>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	4323      	orrs	r3, r4
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d112      	bne.n	800a500 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a4da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4dc:	689b      	ldr	r3, [r3, #8]
 800a4de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a4e2:	f023 030f 	bic.w	r3, r3, #15
 800a4e6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a4e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a4ea:	e009      	b.n	800a500 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f0:	f043 0220 	orr.w	r2, r3, #32
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a4fe:	e000      	b.n	800a502 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a500:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a50a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3784      	adds	r7, #132	@ 0x84
 800a512:	46bd      	mov	sp, r7
 800a514:	bd90      	pop	{r4, r7, pc}
 800a516:	bf00      	nop
 800a518:	50000100 	.word	0x50000100
 800a51c:	50000300 	.word	0x50000300

0800a520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a520:	b480      	push	{r7}
 800a522:	b085      	sub	sp, #20
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f003 0307 	and.w	r3, r3, #7
 800a52e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a530:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <__NVIC_SetPriorityGrouping+0x44>)
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a536:	68ba      	ldr	r2, [r7, #8]
 800a538:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a53c:	4013      	ands	r3, r2
 800a53e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a548:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a54c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a552:	4a04      	ldr	r2, [pc, #16]	@ (800a564 <__NVIC_SetPriorityGrouping+0x44>)
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	60d3      	str	r3, [r2, #12]
}
 800a558:	bf00      	nop
 800a55a:	3714      	adds	r7, #20
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr
 800a564:	e000ed00 	.word	0xe000ed00

0800a568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a568:	b480      	push	{r7}
 800a56a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a56c:	4b04      	ldr	r3, [pc, #16]	@ (800a580 <__NVIC_GetPriorityGrouping+0x18>)
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	0a1b      	lsrs	r3, r3, #8
 800a572:	f003 0307 	and.w	r3, r3, #7
}
 800a576:	4618      	mov	r0, r3
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	e000ed00 	.word	0xe000ed00

0800a584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	4603      	mov	r3, r0
 800a58c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a58e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a592:	2b00      	cmp	r3, #0
 800a594:	db0b      	blt.n	800a5ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a596:	79fb      	ldrb	r3, [r7, #7]
 800a598:	f003 021f 	and.w	r2, r3, #31
 800a59c:	4907      	ldr	r1, [pc, #28]	@ (800a5bc <__NVIC_EnableIRQ+0x38>)
 800a59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5a2:	095b      	lsrs	r3, r3, #5
 800a5a4:	2001      	movs	r0, #1
 800a5a6:	fa00 f202 	lsl.w	r2, r0, r2
 800a5aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a5ae:	bf00      	nop
 800a5b0:	370c      	adds	r7, #12
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	e000e100 	.word	0xe000e100

0800a5c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	6039      	str	r1, [r7, #0]
 800a5ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	db0a      	blt.n	800a5ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	b2da      	uxtb	r2, r3
 800a5d8:	490c      	ldr	r1, [pc, #48]	@ (800a60c <__NVIC_SetPriority+0x4c>)
 800a5da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5de:	0112      	lsls	r2, r2, #4
 800a5e0:	b2d2      	uxtb	r2, r2
 800a5e2:	440b      	add	r3, r1
 800a5e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a5e8:	e00a      	b.n	800a600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	b2da      	uxtb	r2, r3
 800a5ee:	4908      	ldr	r1, [pc, #32]	@ (800a610 <__NVIC_SetPriority+0x50>)
 800a5f0:	79fb      	ldrb	r3, [r7, #7]
 800a5f2:	f003 030f 	and.w	r3, r3, #15
 800a5f6:	3b04      	subs	r3, #4
 800a5f8:	0112      	lsls	r2, r2, #4
 800a5fa:	b2d2      	uxtb	r2, r2
 800a5fc:	440b      	add	r3, r1
 800a5fe:	761a      	strb	r2, [r3, #24]
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr
 800a60c:	e000e100 	.word	0xe000e100
 800a610:	e000ed00 	.word	0xe000ed00

0800a614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a614:	b480      	push	{r7}
 800a616:	b089      	sub	sp, #36	@ 0x24
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f003 0307 	and.w	r3, r3, #7
 800a626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	f1c3 0307 	rsb	r3, r3, #7
 800a62e:	2b04      	cmp	r3, #4
 800a630:	bf28      	it	cs
 800a632:	2304      	movcs	r3, #4
 800a634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a636:	69fb      	ldr	r3, [r7, #28]
 800a638:	3304      	adds	r3, #4
 800a63a:	2b06      	cmp	r3, #6
 800a63c:	d902      	bls.n	800a644 <NVIC_EncodePriority+0x30>
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	3b03      	subs	r3, #3
 800a642:	e000      	b.n	800a646 <NVIC_EncodePriority+0x32>
 800a644:	2300      	movs	r3, #0
 800a646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a648:	f04f 32ff 	mov.w	r2, #4294967295
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	fa02 f303 	lsl.w	r3, r2, r3
 800a652:	43da      	mvns	r2, r3
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	401a      	ands	r2, r3
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a65c:	f04f 31ff 	mov.w	r1, #4294967295
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	fa01 f303 	lsl.w	r3, r1, r3
 800a666:	43d9      	mvns	r1, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a66c:	4313      	orrs	r3, r2
         );
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3724      	adds	r7, #36	@ 0x24
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr
	...

0800a67c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	3b01      	subs	r3, #1
 800a688:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a68c:	d301      	bcc.n	800a692 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a68e:	2301      	movs	r3, #1
 800a690:	e00f      	b.n	800a6b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a692:	4a0a      	ldr	r2, [pc, #40]	@ (800a6bc <SysTick_Config+0x40>)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	3b01      	subs	r3, #1
 800a698:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a69a:	210f      	movs	r1, #15
 800a69c:	f04f 30ff 	mov.w	r0, #4294967295
 800a6a0:	f7ff ff8e 	bl	800a5c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a6a4:	4b05      	ldr	r3, [pc, #20]	@ (800a6bc <SysTick_Config+0x40>)
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a6aa:	4b04      	ldr	r3, [pc, #16]	@ (800a6bc <SysTick_Config+0x40>)
 800a6ac:	2207      	movs	r2, #7
 800a6ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a6b0:	2300      	movs	r3, #0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3708      	adds	r7, #8
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	e000e010 	.word	0xe000e010

0800a6c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f7ff ff29 	bl	800a520 <__NVIC_SetPriorityGrouping>
}
 800a6ce:	bf00      	nop
 800a6d0:	3708      	adds	r7, #8
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b086      	sub	sp, #24
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	4603      	mov	r3, r0
 800a6de:	60b9      	str	r1, [r7, #8]
 800a6e0:	607a      	str	r2, [r7, #4]
 800a6e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a6e4:	f7ff ff40 	bl	800a568 <__NVIC_GetPriorityGrouping>
 800a6e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	68b9      	ldr	r1, [r7, #8]
 800a6ee:	6978      	ldr	r0, [r7, #20]
 800a6f0:	f7ff ff90 	bl	800a614 <NVIC_EncodePriority>
 800a6f4:	4602      	mov	r2, r0
 800a6f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6fa:	4611      	mov	r1, r2
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f7ff ff5f 	bl	800a5c0 <__NVIC_SetPriority>
}
 800a702:	bf00      	nop
 800a704:	3718      	adds	r7, #24
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b082      	sub	sp, #8
 800a70e:	af00      	add	r7, sp, #0
 800a710:	4603      	mov	r3, r0
 800a712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a718:	4618      	mov	r0, r3
 800a71a:	f7ff ff33 	bl	800a584 <__NVIC_EnableIRQ>
}
 800a71e:	bf00      	nop
 800a720:	3708      	adds	r7, #8
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}

0800a726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b082      	sub	sp, #8
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f7ff ffa4 	bl	800a67c <SysTick_Config>
 800a734:	4603      	mov	r3, r0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3708      	adds	r7, #8
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b082      	sub	sp, #8
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d101      	bne.n	800a750 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a74c:	2301      	movs	r3, #1
 800a74e:	e014      	b.n	800a77a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	791b      	ldrb	r3, [r3, #4]
 800a754:	b2db      	uxtb	r3, r3
 800a756:	2b00      	cmp	r3, #0
 800a758:	d105      	bne.n	800a766 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f7fa fc7d 	bl	8005060 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2202      	movs	r2, #2
 800a76a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a778:	2300      	movs	r3, #0
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
	...

0800a784 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d101      	bne.n	800a798 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	e056      	b.n	800a846 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	795b      	ldrb	r3, [r3, #5]
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d101      	bne.n	800a7a4 <HAL_DAC_Start+0x20>
 800a7a0:	2302      	movs	r3, #2
 800a7a2:	e050      	b.n	800a846 <HAL_DAC_Start+0xc2>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2202      	movs	r2, #2
 800a7ae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	6819      	ldr	r1, [r3, #0]
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	f003 0310 	and.w	r3, r3, #16
 800a7bc:	2201      	movs	r2, #1
 800a7be:	409a      	lsls	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	430a      	orrs	r2, r1
 800a7c6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a7c8:	4b22      	ldr	r3, [pc, #136]	@ (800a854 <HAL_DAC_Start+0xd0>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	099b      	lsrs	r3, r3, #6
 800a7ce:	4a22      	ldr	r2, [pc, #136]	@ (800a858 <HAL_DAC_Start+0xd4>)
 800a7d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7d4:	099b      	lsrs	r3, r3, #6
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a7da:	e002      	b.n	800a7e2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d1f9      	bne.n	800a7dc <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d10f      	bne.n	800a80e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	d11d      	bne.n	800a838 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	685a      	ldr	r2, [r3, #4]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f042 0201 	orr.w	r2, r2, #1
 800a80a:	605a      	str	r2, [r3, #4]
 800a80c:	e014      	b.n	800a838 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	f003 0310 	and.w	r3, r3, #16
 800a81e:	2102      	movs	r1, #2
 800a820:	fa01 f303 	lsl.w	r3, r1, r3
 800a824:	429a      	cmp	r2, r3
 800a826:	d107      	bne.n	800a838 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	685a      	ldr	r2, [r3, #4]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f042 0202 	orr.w	r2, r2, #2
 800a836:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a844:	2300      	movs	r3, #0
}
 800a846:	4618      	mov	r0, r3
 800a848:	3714      	adds	r7, #20
 800a84a:	46bd      	mov	sp, r7
 800a84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a850:	4770      	bx	lr
 800a852:	bf00      	nop
 800a854:	20000004 	.word	0x20000004
 800a858:	053e2d63 	.word	0x053e2d63

0800a85c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b087      	sub	sp, #28
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
 800a868:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800a86a:	2300      	movs	r3, #0
 800a86c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d101      	bne.n	800a878 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e018      	b.n	800a8aa <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d105      	bne.n	800a896 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a88a:	697a      	ldr	r2, [r7, #20]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4413      	add	r3, r2
 800a890:	3308      	adds	r3, #8
 800a892:	617b      	str	r3, [r7, #20]
 800a894:	e004      	b.n	800a8a0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a896:	697a      	ldr	r2, [r7, #20]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	4413      	add	r3, r2
 800a89c:	3314      	adds	r3, #20
 800a89e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a8a8:	2300      	movs	r3, #0
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	371c      	adds	r7, #28
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
	...

0800a8b8 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b08a      	sub	sp, #40	@ 0x28
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	60f8      	str	r0, [r7, #12]
 800a8c0:	60b9      	str	r1, [r7, #8]
 800a8c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d002      	beq.n	800a8d4 <HAL_DAC_ConfigChannel+0x1c>
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	e1a1      	b.n	800ac1c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	795b      	ldrb	r3, [r3, #5]
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	d101      	bne.n	800a8ea <HAL_DAC_ConfigChannel+0x32>
 800a8e6:	2302      	movs	r3, #2
 800a8e8:	e198      	b.n	800ac1c <HAL_DAC_ConfigChannel+0x364>
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2202      	movs	r2, #2
 800a8f4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	2b04      	cmp	r3, #4
 800a8fc:	d17a      	bne.n	800a9f4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a8fe:	f7fe f9b1 	bl	8008c64 <HAL_GetTick>
 800a902:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d13d      	bne.n	800a986 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a90a:	e018      	b.n	800a93e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a90c:	f7fe f9aa 	bl	8008c64 <HAL_GetTick>
 800a910:	4602      	mov	r2, r0
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	1ad3      	subs	r3, r2, r3
 800a916:	2b01      	cmp	r3, #1
 800a918:	d911      	bls.n	800a93e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a920:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a924:	2b00      	cmp	r3, #0
 800a926:	d00a      	beq.n	800a93e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f043 0208 	orr.w	r2, r3, #8
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2203      	movs	r2, #3
 800a938:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a93a:	2303      	movs	r3, #3
 800a93c:	e16e      	b.n	800ac1c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a944:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d1df      	bne.n	800a90c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	68ba      	ldr	r2, [r7, #8]
 800a952:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a954:	641a      	str	r2, [r3, #64]	@ 0x40
 800a956:	e020      	b.n	800a99a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a958:	f7fe f984 	bl	8008c64 <HAL_GetTick>
 800a95c:	4602      	mov	r2, r0
 800a95e:	69bb      	ldr	r3, [r7, #24]
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	2b01      	cmp	r3, #1
 800a964:	d90f      	bls.n	800a986 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	da0a      	bge.n	800a986 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	691b      	ldr	r3, [r3, #16]
 800a974:	f043 0208 	orr.w	r2, r3, #8
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2203      	movs	r2, #3
 800a980:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a982:	2303      	movs	r3, #3
 800a984:	e14a      	b.n	800ac1c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	dbe3      	blt.n	800a958 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68ba      	ldr	r2, [r7, #8]
 800a996:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a998:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f003 0310 	and.w	r3, r3, #16
 800a9a6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800a9aa:	fa01 f303 	lsl.w	r3, r1, r3
 800a9ae:	43db      	mvns	r3, r3
 800a9b0:	ea02 0103 	and.w	r1, r2, r3
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f003 0310 	and.w	r3, r3, #16
 800a9be:	409a      	lsls	r2, r3
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	430a      	orrs	r2, r1
 800a9c6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f003 0310 	and.w	r3, r3, #16
 800a9d4:	21ff      	movs	r1, #255	@ 0xff
 800a9d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a9da:	43db      	mvns	r3, r3
 800a9dc:	ea02 0103 	and.w	r1, r2, r3
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f003 0310 	and.w	r3, r3, #16
 800a9ea:	409a      	lsls	r2, r3
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	430a      	orrs	r2, r1
 800a9f2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	69db      	ldr	r3, [r3, #28]
 800a9f8:	2b01      	cmp	r3, #1
 800a9fa:	d11d      	bne.n	800aa38 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa02:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f003 0310 	and.w	r3, r3, #16
 800aa0a:	221f      	movs	r2, #31
 800aa0c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa10:	43db      	mvns	r3, r3
 800aa12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa14:	4013      	ands	r3, r2
 800aa16:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	6a1b      	ldr	r3, [r3, #32]
 800aa1c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f003 0310 	and.w	r3, r3, #16
 800aa24:	697a      	ldr	r2, [r7, #20]
 800aa26:	fa02 f303 	lsl.w	r3, r2, r3
 800aa2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa36:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f003 0310 	and.w	r3, r3, #16
 800aa46:	2207      	movs	r2, #7
 800aa48:	fa02 f303 	lsl.w	r3, r2, r3
 800aa4c:	43db      	mvns	r3, r3
 800aa4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa50:	4013      	ands	r3, r2
 800aa52:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	699b      	ldr	r3, [r3, #24]
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d102      	bne.n	800aa62 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	623b      	str	r3, [r7, #32]
 800aa60:	e00f      	b.n	800aa82 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	2b02      	cmp	r3, #2
 800aa68:	d102      	bne.n	800aa70 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	623b      	str	r3, [r7, #32]
 800aa6e:	e008      	b.n	800aa82 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	695b      	ldr	r3, [r3, #20]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d102      	bne.n	800aa7e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800aa78:	2301      	movs	r3, #1
 800aa7a:	623b      	str	r3, [r7, #32]
 800aa7c:	e001      	b.n	800aa82 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	689a      	ldr	r2, [r3, #8]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	695b      	ldr	r3, [r3, #20]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	6a3a      	ldr	r2, [r7, #32]
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f003 0310 	and.w	r3, r3, #16
 800aa98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aaa0:	43db      	mvns	r3, r3
 800aaa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	791b      	ldrb	r3, [r3, #4]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d102      	bne.n	800aab6 <HAL_DAC_ConfigChannel+0x1fe>
 800aab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aab4:	e000      	b.n	800aab8 <HAL_DAC_ConfigChannel+0x200>
 800aab6:	2300      	movs	r3, #0
 800aab8:	697a      	ldr	r2, [r7, #20]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f003 0310 	and.w	r3, r3, #16
 800aac4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aac8:	fa02 f303 	lsl.w	r3, r2, r3
 800aacc:	43db      	mvns	r3, r3
 800aace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aad0:	4013      	ands	r3, r2
 800aad2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	795b      	ldrb	r3, [r3, #5]
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d102      	bne.n	800aae2 <HAL_DAC_ConfigChannel+0x22a>
 800aadc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aae0:	e000      	b.n	800aae4 <HAL_DAC_ConfigChannel+0x22c>
 800aae2:	2300      	movs	r3, #0
 800aae4:	697a      	ldr	r2, [r7, #20]
 800aae6:	4313      	orrs	r3, r2
 800aae8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800aaea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800aaf0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	2b02      	cmp	r3, #2
 800aaf8:	d114      	bne.n	800ab24 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800aafa:	f003 ff2f 	bl	800e95c <HAL_RCC_GetHCLKFreq>
 800aafe:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	4a48      	ldr	r2, [pc, #288]	@ (800ac24 <HAL_DAC_ConfigChannel+0x36c>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d904      	bls.n	800ab12 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800ab08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab10:	e00f      	b.n	800ab32 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	4a44      	ldr	r2, [pc, #272]	@ (800ac28 <HAL_DAC_ConfigChannel+0x370>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d90a      	bls.n	800ab30 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800ab1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ab20:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab22:	e006      	b.n	800ab32 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab2a:	4313      	orrs	r3, r2
 800ab2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab2e:	e000      	b.n	800ab32 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800ab30:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f003 0310 	and.w	r3, r3, #16
 800ab38:	697a      	ldr	r2, [r7, #20]
 800ab3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab40:	4313      	orrs	r3, r2
 800ab42:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	6819      	ldr	r1, [r3, #0]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f003 0310 	and.w	r3, r3, #16
 800ab58:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ab5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab60:	43da      	mvns	r2, r3
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	400a      	ands	r2, r1
 800ab68:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f003 0310 	and.w	r3, r3, #16
 800ab78:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800ab7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab80:	43db      	mvns	r3, r3
 800ab82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab84:	4013      	ands	r3, r2
 800ab86:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f003 0310 	and.w	r3, r3, #16
 800ab94:	697a      	ldr	r2, [r7, #20]
 800ab96:	fa02 f303 	lsl.w	r3, r2, r3
 800ab9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aba6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6819      	ldr	r1, [r3, #0]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f003 0310 	and.w	r3, r3, #16
 800abb4:	22c0      	movs	r2, #192	@ 0xc0
 800abb6:	fa02 f303 	lsl.w	r3, r2, r3
 800abba:	43da      	mvns	r2, r3
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	400a      	ands	r2, r1
 800abc2:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	089b      	lsrs	r3, r3, #2
 800abca:	f003 030f 	and.w	r3, r3, #15
 800abce:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	691b      	ldr	r3, [r3, #16]
 800abd4:	089b      	lsrs	r3, r3, #2
 800abd6:	021b      	lsls	r3, r3, #8
 800abd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800abdc:	697a      	ldr	r2, [r7, #20]
 800abde:	4313      	orrs	r3, r2
 800abe0:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f003 0310 	and.w	r3, r3, #16
 800abee:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800abf2:	fa01 f303 	lsl.w	r3, r1, r3
 800abf6:	43db      	mvns	r3, r3
 800abf8:	ea02 0103 	and.w	r1, r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f003 0310 	and.w	r3, r3, #16
 800ac02:	697a      	ldr	r2, [r7, #20]
 800ac04:	409a      	lsls	r2, r3
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	430a      	orrs	r2, r1
 800ac0c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	2201      	movs	r2, #1
 800ac12:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2200      	movs	r2, #0
 800ac18:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800ac1a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3728      	adds	r7, #40	@ 0x28
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	09896800 	.word	0x09896800
 800ac28:	04c4b400 	.word	0x04c4b400

0800ac2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d101      	bne.n	800ac3e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e08d      	b.n	800ad5a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	4b47      	ldr	r3, [pc, #284]	@ (800ad64 <HAL_DMA_Init+0x138>)
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d80f      	bhi.n	800ac6a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	461a      	mov	r2, r3
 800ac50:	4b45      	ldr	r3, [pc, #276]	@ (800ad68 <HAL_DMA_Init+0x13c>)
 800ac52:	4413      	add	r3, r2
 800ac54:	4a45      	ldr	r2, [pc, #276]	@ (800ad6c <HAL_DMA_Init+0x140>)
 800ac56:	fba2 2303 	umull	r2, r3, r2, r3
 800ac5a:	091b      	lsrs	r3, r3, #4
 800ac5c:	009a      	lsls	r2, r3, #2
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	4a42      	ldr	r2, [pc, #264]	@ (800ad70 <HAL_DMA_Init+0x144>)
 800ac66:	641a      	str	r2, [r3, #64]	@ 0x40
 800ac68:	e00e      	b.n	800ac88 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	461a      	mov	r2, r3
 800ac70:	4b40      	ldr	r3, [pc, #256]	@ (800ad74 <HAL_DMA_Init+0x148>)
 800ac72:	4413      	add	r3, r2
 800ac74:	4a3d      	ldr	r2, [pc, #244]	@ (800ad6c <HAL_DMA_Init+0x140>)
 800ac76:	fba2 2303 	umull	r2, r3, r2, r3
 800ac7a:	091b      	lsrs	r3, r3, #4
 800ac7c:	009a      	lsls	r2, r3, #2
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	4a3c      	ldr	r2, [pc, #240]	@ (800ad78 <HAL_DMA_Init+0x14c>)
 800ac86:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2202      	movs	r2, #2
 800ac8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ac9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aca2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800acac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	691b      	ldr	r3, [r3, #16]
 800acb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800acb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	699b      	ldr	r3, [r3, #24]
 800acbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800acc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6a1b      	ldr	r3, [r3, #32]
 800acca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	4313      	orrs	r3, r2
 800acd0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	68fa      	ldr	r2, [r7, #12]
 800acd8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 fa76 	bl	800b1cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ace8:	d102      	bne.n	800acf0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	685a      	ldr	r2, [r3, #4]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acf8:	b2d2      	uxtb	r2, r2
 800acfa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ad04:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d010      	beq.n	800ad30 <HAL_DMA_Init+0x104>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	2b04      	cmp	r3, #4
 800ad14:	d80c      	bhi.n	800ad30 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fa96 	bl	800b248 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad20:	2200      	movs	r2, #0
 800ad22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ad2c:	605a      	str	r2, [r3, #4]
 800ad2e:	e008      	b.n	800ad42 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ad58:	2300      	movs	r3, #0
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3710      	adds	r7, #16
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	40020407 	.word	0x40020407
 800ad68:	bffdfff8 	.word	0xbffdfff8
 800ad6c:	cccccccd 	.word	0xcccccccd
 800ad70:	40020000 	.word	0x40020000
 800ad74:	bffdfbf8 	.word	0xbffdfbf8
 800ad78:	40020400 	.word	0x40020400

0800ad7c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b086      	sub	sp, #24
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	607a      	str	r2, [r7, #4]
 800ad88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d101      	bne.n	800ad9c <HAL_DMA_Start_IT+0x20>
 800ad98:	2302      	movs	r3, #2
 800ad9a:	e066      	b.n	800ae6a <HAL_DMA_Start_IT+0xee>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	2b01      	cmp	r3, #1
 800adae:	d155      	bne.n	800ae5c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2202      	movs	r2, #2
 800adb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2200      	movs	r2, #0
 800adbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f022 0201 	bic.w	r2, r2, #1
 800adcc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	68b9      	ldr	r1, [r7, #8]
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f000 f9bb 	bl	800b150 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d008      	beq.n	800adf4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f042 020e 	orr.w	r2, r2, #14
 800adf0:	601a      	str	r2, [r3, #0]
 800adf2:	e00f      	b.n	800ae14 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f022 0204 	bic.w	r2, r2, #4
 800ae02:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f042 020a 	orr.w	r2, r2, #10
 800ae12:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d007      	beq.n	800ae32 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae30:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d007      	beq.n	800ae4a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ae48:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	681a      	ldr	r2, [r3, #0]
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	f042 0201 	orr.w	r2, r2, #1
 800ae58:	601a      	str	r2, [r3, #0]
 800ae5a:	e005      	b.n	800ae68 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	2200      	movs	r2, #0
 800ae60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800ae64:	2302      	movs	r3, #2
 800ae66:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800ae68:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3718      	adds	r7, #24
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ae72:	b480      	push	{r7}
 800ae74:	b085      	sub	sp, #20
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	2b02      	cmp	r3, #2
 800ae88:	d005      	beq.n	800ae96 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2204      	movs	r2, #4
 800ae8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	73fb      	strb	r3, [r7, #15]
 800ae94:	e037      	b.n	800af06 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f022 020e 	bic.w	r2, r2, #14
 800aea4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aeb0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aeb4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f022 0201 	bic.w	r2, r2, #1
 800aec4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeca:	f003 021f 	and.w	r2, r3, #31
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aed2:	2101      	movs	r1, #1
 800aed4:	fa01 f202 	lsl.w	r2, r1, r2
 800aed8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aee2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d00c      	beq.n	800af06 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aef0:	681a      	ldr	r2, [r3, #0]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aef6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aefa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800af04:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2201      	movs	r2, #1
 800af0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2200      	movs	r2, #0
 800af12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800af16:	7bfb      	ldrb	r3, [r7, #15]
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3714      	adds	r7, #20
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr

0800af24 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800af36:	b2db      	uxtb	r3, r3
 800af38:	2b02      	cmp	r3, #2
 800af3a:	d00d      	beq.n	800af58 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2204      	movs	r2, #4
 800af40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2201      	movs	r2, #1
 800af46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2200      	movs	r2, #0
 800af4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	73fb      	strb	r3, [r7, #15]
 800af56:	e047      	b.n	800afe8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	681a      	ldr	r2, [r3, #0]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f022 020e 	bic.w	r2, r2, #14
 800af66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f022 0201 	bic.w	r2, r2, #1
 800af76:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af7c:	681a      	ldr	r2, [r3, #0]
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800af86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af8c:	f003 021f 	and.w	r2, r3, #31
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af94:	2101      	movs	r1, #1
 800af96:	fa01 f202 	lsl.w	r2, r1, r2
 800af9a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afa0:	687a      	ldr	r2, [r7, #4]
 800afa2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800afa4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00c      	beq.n	800afc8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800afbc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800afc6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2201      	movs	r2, #1
 800afcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d003      	beq.n	800afe8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	4798      	blx	r3
    }
  }
  return status;
 800afe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afea:	4618      	mov	r0, r3
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b084      	sub	sp, #16
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b00e:	f003 031f 	and.w	r3, r3, #31
 800b012:	2204      	movs	r2, #4
 800b014:	409a      	lsls	r2, r3
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	4013      	ands	r3, r2
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d026      	beq.n	800b06c <HAL_DMA_IRQHandler+0x7a>
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	f003 0304 	and.w	r3, r3, #4
 800b024:	2b00      	cmp	r3, #0
 800b026:	d021      	beq.n	800b06c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 0320 	and.w	r3, r3, #32
 800b032:	2b00      	cmp	r3, #0
 800b034:	d107      	bne.n	800b046 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f022 0204 	bic.w	r2, r2, #4
 800b044:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b04a:	f003 021f 	and.w	r2, r3, #31
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b052:	2104      	movs	r1, #4
 800b054:	fa01 f202 	lsl.w	r2, r1, r2
 800b058:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d071      	beq.n	800b146 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b06a:	e06c      	b.n	800b146 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b070:	f003 031f 	and.w	r3, r3, #31
 800b074:	2202      	movs	r2, #2
 800b076:	409a      	lsls	r2, r3
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	4013      	ands	r3, r2
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d02e      	beq.n	800b0de <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	2b00      	cmp	r3, #0
 800b088:	d029      	beq.n	800b0de <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f003 0320 	and.w	r3, r3, #32
 800b094:	2b00      	cmp	r3, #0
 800b096:	d10b      	bne.n	800b0b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	681a      	ldr	r2, [r3, #0]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f022 020a 	bic.w	r2, r2, #10
 800b0a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0b4:	f003 021f 	and.w	r2, r3, #31
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0bc:	2102      	movs	r1, #2
 800b0be:	fa01 f202 	lsl.w	r2, r1, r2
 800b0c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d038      	beq.n	800b146 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b0dc:	e033      	b.n	800b146 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0e2:	f003 031f 	and.w	r3, r3, #31
 800b0e6:	2208      	movs	r2, #8
 800b0e8:	409a      	lsls	r2, r3
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d02a      	beq.n	800b148 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	f003 0308 	and.w	r3, r3, #8
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d025      	beq.n	800b148 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f022 020e 	bic.w	r2, r2, #14
 800b10a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b110:	f003 021f 	and.w	r2, r3, #31
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b118:	2101      	movs	r1, #1
 800b11a:	fa01 f202 	lsl.w	r2, r1, r2
 800b11e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2201      	movs	r2, #1
 800b124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2200      	movs	r2, #0
 800b132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d004      	beq.n	800b148 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b146:	bf00      	nop
 800b148:	bf00      	nop
}
 800b14a:	3710      	adds	r7, #16
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	60f8      	str	r0, [r7, #12]
 800b158:	60b9      	str	r1, [r7, #8]
 800b15a:	607a      	str	r2, [r7, #4]
 800b15c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b162:	68fa      	ldr	r2, [r7, #12]
 800b164:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b166:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d004      	beq.n	800b17a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b174:	68fa      	ldr	r2, [r7, #12]
 800b176:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b178:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b17e:	f003 021f 	and.w	r2, r3, #31
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b186:	2101      	movs	r1, #1
 800b188:	fa01 f202 	lsl.w	r2, r1, r2
 800b18c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	683a      	ldr	r2, [r7, #0]
 800b194:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	2b10      	cmp	r3, #16
 800b19c:	d108      	bne.n	800b1b0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	68ba      	ldr	r2, [r7, #8]
 800b1ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b1ae:	e007      	b.n	800b1c0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	68ba      	ldr	r2, [r7, #8]
 800b1b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	60da      	str	r2, [r3, #12]
}
 800b1c0:	bf00      	nop
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b087      	sub	sp, #28
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	461a      	mov	r2, r3
 800b1da:	4b16      	ldr	r3, [pc, #88]	@ (800b234 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d802      	bhi.n	800b1e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b1e0:	4b15      	ldr	r3, [pc, #84]	@ (800b238 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b1e2:	617b      	str	r3, [r7, #20]
 800b1e4:	e001      	b.n	800b1ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800b1e6:	4b15      	ldr	r3, [pc, #84]	@ (800b23c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b1e8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	3b08      	subs	r3, #8
 800b1f6:	4a12      	ldr	r2, [pc, #72]	@ (800b240 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b1f8:	fba2 2303 	umull	r2, r3, r2, r3
 800b1fc:	091b      	lsrs	r3, r3, #4
 800b1fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b204:	089b      	lsrs	r3, r3, #2
 800b206:	009a      	lsls	r2, r3, #2
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	4413      	add	r3, r2
 800b20c:	461a      	mov	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	4a0b      	ldr	r2, [pc, #44]	@ (800b244 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b216:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f003 031f 	and.w	r3, r3, #31
 800b21e:	2201      	movs	r2, #1
 800b220:	409a      	lsls	r2, r3
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b226:	bf00      	nop
 800b228:	371c      	adds	r7, #28
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr
 800b232:	bf00      	nop
 800b234:	40020407 	.word	0x40020407
 800b238:	40020800 	.word	0x40020800
 800b23c:	40020820 	.word	0x40020820
 800b240:	cccccccd 	.word	0xcccccccd
 800b244:	40020880 	.word	0x40020880

0800b248 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b248:	b480      	push	{r7}
 800b24a:	b085      	sub	sp, #20
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	685b      	ldr	r3, [r3, #4]
 800b254:	b2db      	uxtb	r3, r3
 800b256:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b258:	68fa      	ldr	r2, [r7, #12]
 800b25a:	4b0b      	ldr	r3, [pc, #44]	@ (800b288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b25c:	4413      	add	r3, r2
 800b25e:	009b      	lsls	r3, r3, #2
 800b260:	461a      	mov	r2, r3
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	4a08      	ldr	r2, [pc, #32]	@ (800b28c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b26a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	3b01      	subs	r3, #1
 800b270:	f003 031f 	and.w	r3, r3, #31
 800b274:	2201      	movs	r2, #1
 800b276:	409a      	lsls	r2, r3
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b27c:	bf00      	nop
 800b27e:	3714      	adds	r7, #20
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr
 800b288:	1000823f 	.word	0x1000823f
 800b28c:	40020940 	.word	0x40020940

0800b290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b290:	b480      	push	{r7}
 800b292:	b087      	sub	sp, #28
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b29a:	2300      	movs	r3, #0
 800b29c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b29e:	e15a      	b.n	800b556 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	2101      	movs	r1, #1
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	fa01 f303 	lsl.w	r3, r1, r3
 800b2ac:	4013      	ands	r3, r2
 800b2ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f000 814c 	beq.w	800b550 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	f003 0303 	and.w	r3, r3, #3
 800b2c0:	2b01      	cmp	r3, #1
 800b2c2:	d005      	beq.n	800b2d0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	d130      	bne.n	800b332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	689b      	ldr	r3, [r3, #8]
 800b2d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	005b      	lsls	r3, r3, #1
 800b2da:	2203      	movs	r2, #3
 800b2dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e0:	43db      	mvns	r3, r3
 800b2e2:	693a      	ldr	r2, [r7, #16]
 800b2e4:	4013      	ands	r3, r2
 800b2e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	68da      	ldr	r2, [r3, #12]
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	005b      	lsls	r3, r3, #1
 800b2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	693a      	ldr	r2, [r7, #16]
 800b2fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b306:	2201      	movs	r2, #1
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	fa02 f303 	lsl.w	r3, r2, r3
 800b30e:	43db      	mvns	r3, r3
 800b310:	693a      	ldr	r2, [r7, #16]
 800b312:	4013      	ands	r3, r2
 800b314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	091b      	lsrs	r3, r3, #4
 800b31c:	f003 0201 	and.w	r2, r3, #1
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	fa02 f303 	lsl.w	r3, r2, r3
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	4313      	orrs	r3, r2
 800b32a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	693a      	ldr	r2, [r7, #16]
 800b330:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	f003 0303 	and.w	r3, r3, #3
 800b33a:	2b03      	cmp	r3, #3
 800b33c:	d017      	beq.n	800b36e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	005b      	lsls	r3, r3, #1
 800b348:	2203      	movs	r2, #3
 800b34a:	fa02 f303 	lsl.w	r3, r2, r3
 800b34e:	43db      	mvns	r3, r3
 800b350:	693a      	ldr	r2, [r7, #16]
 800b352:	4013      	ands	r3, r2
 800b354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	689a      	ldr	r2, [r3, #8]
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	005b      	lsls	r3, r3, #1
 800b35e:	fa02 f303 	lsl.w	r3, r2, r3
 800b362:	693a      	ldr	r2, [r7, #16]
 800b364:	4313      	orrs	r3, r2
 800b366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	693a      	ldr	r2, [r7, #16]
 800b36c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	f003 0303 	and.w	r3, r3, #3
 800b376:	2b02      	cmp	r3, #2
 800b378:	d123      	bne.n	800b3c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	08da      	lsrs	r2, r3, #3
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	3208      	adds	r2, #8
 800b382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	f003 0307 	and.w	r3, r3, #7
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	220f      	movs	r2, #15
 800b392:	fa02 f303 	lsl.w	r3, r2, r3
 800b396:	43db      	mvns	r3, r3
 800b398:	693a      	ldr	r2, [r7, #16]
 800b39a:	4013      	ands	r3, r2
 800b39c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	691a      	ldr	r2, [r3, #16]
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	f003 0307 	and.w	r3, r3, #7
 800b3a8:	009b      	lsls	r3, r3, #2
 800b3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	4313      	orrs	r3, r2
 800b3b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	08da      	lsrs	r2, r3, #3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	3208      	adds	r2, #8
 800b3bc:	6939      	ldr	r1, [r7, #16]
 800b3be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	005b      	lsls	r3, r3, #1
 800b3cc:	2203      	movs	r2, #3
 800b3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d2:	43db      	mvns	r3, r3
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	4013      	ands	r3, r2
 800b3d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	f003 0203 	and.w	r2, r3, #3
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	005b      	lsls	r3, r3, #1
 800b3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ea:	693a      	ldr	r2, [r7, #16]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f000 80a6 	beq.w	800b550 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b404:	4b5b      	ldr	r3, [pc, #364]	@ (800b574 <HAL_GPIO_Init+0x2e4>)
 800b406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b408:	4a5a      	ldr	r2, [pc, #360]	@ (800b574 <HAL_GPIO_Init+0x2e4>)
 800b40a:	f043 0301 	orr.w	r3, r3, #1
 800b40e:	6613      	str	r3, [r2, #96]	@ 0x60
 800b410:	4b58      	ldr	r3, [pc, #352]	@ (800b574 <HAL_GPIO_Init+0x2e4>)
 800b412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b414:	f003 0301 	and.w	r3, r3, #1
 800b418:	60bb      	str	r3, [r7, #8]
 800b41a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b41c:	4a56      	ldr	r2, [pc, #344]	@ (800b578 <HAL_GPIO_Init+0x2e8>)
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	089b      	lsrs	r3, r3, #2
 800b422:	3302      	adds	r3, #2
 800b424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b428:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	f003 0303 	and.w	r3, r3, #3
 800b430:	009b      	lsls	r3, r3, #2
 800b432:	220f      	movs	r2, #15
 800b434:	fa02 f303 	lsl.w	r3, r2, r3
 800b438:	43db      	mvns	r3, r3
 800b43a:	693a      	ldr	r2, [r7, #16]
 800b43c:	4013      	ands	r3, r2
 800b43e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b446:	d01f      	beq.n	800b488 <HAL_GPIO_Init+0x1f8>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	4a4c      	ldr	r2, [pc, #304]	@ (800b57c <HAL_GPIO_Init+0x2ec>)
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d019      	beq.n	800b484 <HAL_GPIO_Init+0x1f4>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4a4b      	ldr	r2, [pc, #300]	@ (800b580 <HAL_GPIO_Init+0x2f0>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d013      	beq.n	800b480 <HAL_GPIO_Init+0x1f0>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a4a      	ldr	r2, [pc, #296]	@ (800b584 <HAL_GPIO_Init+0x2f4>)
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d00d      	beq.n	800b47c <HAL_GPIO_Init+0x1ec>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a49      	ldr	r2, [pc, #292]	@ (800b588 <HAL_GPIO_Init+0x2f8>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d007      	beq.n	800b478 <HAL_GPIO_Init+0x1e8>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a48      	ldr	r2, [pc, #288]	@ (800b58c <HAL_GPIO_Init+0x2fc>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d101      	bne.n	800b474 <HAL_GPIO_Init+0x1e4>
 800b470:	2305      	movs	r3, #5
 800b472:	e00a      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b474:	2306      	movs	r3, #6
 800b476:	e008      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b478:	2304      	movs	r3, #4
 800b47a:	e006      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b47c:	2303      	movs	r3, #3
 800b47e:	e004      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b480:	2302      	movs	r3, #2
 800b482:	e002      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b484:	2301      	movs	r3, #1
 800b486:	e000      	b.n	800b48a <HAL_GPIO_Init+0x1fa>
 800b488:	2300      	movs	r3, #0
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	f002 0203 	and.w	r2, r2, #3
 800b490:	0092      	lsls	r2, r2, #2
 800b492:	4093      	lsls	r3, r2
 800b494:	693a      	ldr	r2, [r7, #16]
 800b496:	4313      	orrs	r3, r2
 800b498:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b49a:	4937      	ldr	r1, [pc, #220]	@ (800b578 <HAL_GPIO_Init+0x2e8>)
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	089b      	lsrs	r3, r3, #2
 800b4a0:	3302      	adds	r3, #2
 800b4a2:	693a      	ldr	r2, [r7, #16]
 800b4a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b4a8:	4b39      	ldr	r3, [pc, #228]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	43db      	mvns	r3, r3
 800b4b2:	693a      	ldr	r2, [r7, #16]
 800b4b4:	4013      	ands	r3, r2
 800b4b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d003      	beq.n	800b4cc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b4c4:	693a      	ldr	r2, [r7, #16]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b4cc:	4a30      	ldr	r2, [pc, #192]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b4d2:	4b2f      	ldr	r3, [pc, #188]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b4d4:	68db      	ldr	r3, [r3, #12]
 800b4d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	43db      	mvns	r3, r3
 800b4dc:	693a      	ldr	r2, [r7, #16]
 800b4de:	4013      	ands	r3, r2
 800b4e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d003      	beq.n	800b4f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b4ee:	693a      	ldr	r2, [r7, #16]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b4f6:	4a26      	ldr	r2, [pc, #152]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b4f8:	693b      	ldr	r3, [r7, #16]
 800b4fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b4fc:	4b24      	ldr	r3, [pc, #144]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	43db      	mvns	r3, r3
 800b506:	693a      	ldr	r2, [r7, #16]
 800b508:	4013      	ands	r3, r2
 800b50a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b514:	2b00      	cmp	r3, #0
 800b516:	d003      	beq.n	800b520 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	4313      	orrs	r3, r2
 800b51e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b520:	4a1b      	ldr	r2, [pc, #108]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b526:	4b1a      	ldr	r3, [pc, #104]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	43db      	mvns	r3, r3
 800b530:	693a      	ldr	r2, [r7, #16]
 800b532:	4013      	ands	r3, r2
 800b534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d003      	beq.n	800b54a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b542:	693a      	ldr	r2, [r7, #16]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	4313      	orrs	r3, r2
 800b548:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b54a:	4a11      	ldr	r2, [pc, #68]	@ (800b590 <HAL_GPIO_Init+0x300>)
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	3301      	adds	r3, #1
 800b554:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	681a      	ldr	r2, [r3, #0]
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	fa22 f303 	lsr.w	r3, r2, r3
 800b560:	2b00      	cmp	r3, #0
 800b562:	f47f ae9d 	bne.w	800b2a0 <HAL_GPIO_Init+0x10>
  }
}
 800b566:	bf00      	nop
 800b568:	bf00      	nop
 800b56a:	371c      	adds	r7, #28
 800b56c:	46bd      	mov	sp, r7
 800b56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b572:	4770      	bx	lr
 800b574:	40021000 	.word	0x40021000
 800b578:	40010000 	.word	0x40010000
 800b57c:	48000400 	.word	0x48000400
 800b580:	48000800 	.word	0x48000800
 800b584:	48000c00 	.word	0x48000c00
 800b588:	48001000 	.word	0x48001000
 800b58c:	48001400 	.word	0x48001400
 800b590:	40010400 	.word	0x40010400

0800b594 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b594:	b480      	push	{r7}
 800b596:	b085      	sub	sp, #20
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	460b      	mov	r3, r1
 800b59e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	691a      	ldr	r2, [r3, #16]
 800b5a4:	887b      	ldrh	r3, [r7, #2]
 800b5a6:	4013      	ands	r3, r2
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d002      	beq.n	800b5b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	73fb      	strb	r3, [r7, #15]
 800b5b0:	e001      	b.n	800b5b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b5b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3714      	adds	r7, #20
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	460b      	mov	r3, r1
 800b5ce:	807b      	strh	r3, [r7, #2]
 800b5d0:	4613      	mov	r3, r2
 800b5d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b5d4:	787b      	ldrb	r3, [r7, #1]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d003      	beq.n	800b5e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b5da:	887a      	ldrh	r2, [r7, #2]
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b5e0:	e002      	b.n	800b5e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b5e2:	887a      	ldrh	r2, [r7, #2]
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b5e8:	bf00      	nop
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b082      	sub	sp, #8
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d101      	bne.n	800b606 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b602:	2301      	movs	r3, #1
 800b604:	e08d      	b.n	800b722 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d106      	bne.n	800b620 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2200      	movs	r2, #0
 800b616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f7f9 fd5e 	bl	80050dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2224      	movs	r2, #36	@ 0x24
 800b624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	681a      	ldr	r2, [r3, #0]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f022 0201 	bic.w	r2, r2, #1
 800b636:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	685a      	ldr	r2, [r3, #4]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b644:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	689a      	ldr	r2, [r3, #8]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b654:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	68db      	ldr	r3, [r3, #12]
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d107      	bne.n	800b66e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	689a      	ldr	r2, [r3, #8]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b66a:	609a      	str	r2, [r3, #8]
 800b66c:	e006      	b.n	800b67c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	689a      	ldr	r2, [r3, #8]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b67a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	68db      	ldr	r3, [r3, #12]
 800b680:	2b02      	cmp	r3, #2
 800b682:	d108      	bne.n	800b696 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	685a      	ldr	r2, [r3, #4]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b692:	605a      	str	r2, [r3, #4]
 800b694:	e007      	b.n	800b6a6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	685a      	ldr	r2, [r3, #4]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b6a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	6812      	ldr	r2, [r2, #0]
 800b6b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b6b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68da      	ldr	r2, [r3, #12]
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b6c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	691a      	ldr	r2, [r3, #16]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	695b      	ldr	r3, [r3, #20]
 800b6d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	699b      	ldr	r3, [r3, #24]
 800b6da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	430a      	orrs	r2, r1
 800b6e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	69d9      	ldr	r1, [r3, #28]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6a1a      	ldr	r2, [r3, #32]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	430a      	orrs	r2, r1
 800b6f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f042 0201 	orr.w	r2, r2, #1
 800b702:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2220      	movs	r2, #32
 800b70e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3708      	adds	r7, #8
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
	...

0800b72c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b088      	sub	sp, #32
 800b730:	af02      	add	r7, sp, #8
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	607a      	str	r2, [r7, #4]
 800b736:	461a      	mov	r2, r3
 800b738:	460b      	mov	r3, r1
 800b73a:	817b      	strh	r3, [r7, #10]
 800b73c:	4613      	mov	r3, r2
 800b73e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b746:	b2db      	uxtb	r3, r3
 800b748:	2b20      	cmp	r3, #32
 800b74a:	f040 80fd 	bne.w	800b948 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b754:	2b01      	cmp	r3, #1
 800b756:	d101      	bne.n	800b75c <HAL_I2C_Master_Transmit+0x30>
 800b758:	2302      	movs	r3, #2
 800b75a:	e0f6      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2201      	movs	r2, #1
 800b760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b764:	f7fd fa7e 	bl	8008c64 <HAL_GetTick>
 800b768:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	2319      	movs	r3, #25
 800b770:	2201      	movs	r2, #1
 800b772:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b776:	68f8      	ldr	r0, [r7, #12]
 800b778:	f000 fb72 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d001      	beq.n	800b786 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b782:	2301      	movs	r3, #1
 800b784:	e0e1      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2221      	movs	r2, #33	@ 0x21
 800b78a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2210      	movs	r2, #16
 800b792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	893a      	ldrh	r2, [r7, #8]
 800b7a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7b2:	b29b      	uxth	r3, r3
 800b7b4:	2bff      	cmp	r3, #255	@ 0xff
 800b7b6:	d906      	bls.n	800b7c6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	22ff      	movs	r2, #255	@ 0xff
 800b7bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b7be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b7c2:	617b      	str	r3, [r7, #20]
 800b7c4:	e007      	b.n	800b7d6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7ca:	b29a      	uxth	r2, r3
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b7d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b7d4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d024      	beq.n	800b828 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e2:	781a      	ldrb	r2, [r3, #0]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ee:	1c5a      	adds	r2, r3, #1
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	3b01      	subs	r3, #1
 800b7fc:	b29a      	uxth	r2, r3
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b806:	3b01      	subs	r3, #1
 800b808:	b29a      	uxth	r2, r3
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b812:	b2db      	uxtb	r3, r3
 800b814:	3301      	adds	r3, #1
 800b816:	b2da      	uxtb	r2, r3
 800b818:	8979      	ldrh	r1, [r7, #10]
 800b81a:	4b4e      	ldr	r3, [pc, #312]	@ (800b954 <HAL_I2C_Master_Transmit+0x228>)
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	68f8      	ldr	r0, [r7, #12]
 800b822:	f000 fd6d 	bl	800c300 <I2C_TransferConfig>
 800b826:	e066      	b.n	800b8f6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b82c:	b2da      	uxtb	r2, r3
 800b82e:	8979      	ldrh	r1, [r7, #10]
 800b830:	4b48      	ldr	r3, [pc, #288]	@ (800b954 <HAL_I2C_Master_Transmit+0x228>)
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f000 fd62 	bl	800c300 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b83c:	e05b      	b.n	800b8f6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b83e:	693a      	ldr	r2, [r7, #16]
 800b840:	6a39      	ldr	r1, [r7, #32]
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f000 fb65 	bl	800bf12 <I2C_WaitOnTXISFlagUntilTimeout>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d001      	beq.n	800b852 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e07b      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b856:	781a      	ldrb	r2, [r3, #0]
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b862:	1c5a      	adds	r2, r3, #1
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	3b01      	subs	r3, #1
 800b870:	b29a      	uxth	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b87a:	3b01      	subs	r3, #1
 800b87c:	b29a      	uxth	r2, r3
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b886:	b29b      	uxth	r3, r3
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d034      	beq.n	800b8f6 <HAL_I2C_Master_Transmit+0x1ca>
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b890:	2b00      	cmp	r3, #0
 800b892:	d130      	bne.n	800b8f6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	9300      	str	r3, [sp, #0]
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	2200      	movs	r2, #0
 800b89c:	2180      	movs	r1, #128	@ 0x80
 800b89e:	68f8      	ldr	r0, [r7, #12]
 800b8a0:	f000 fade 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e04d      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8b2:	b29b      	uxth	r3, r3
 800b8b4:	2bff      	cmp	r3, #255	@ 0xff
 800b8b6:	d90e      	bls.n	800b8d6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	22ff      	movs	r2, #255	@ 0xff
 800b8bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8c2:	b2da      	uxtb	r2, r3
 800b8c4:	8979      	ldrh	r1, [r7, #10]
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 fd16 	bl	800c300 <I2C_TransferConfig>
 800b8d4:	e00f      	b.n	800b8f6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8da:	b29a      	uxth	r2, r3
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8e4:	b2da      	uxtb	r2, r3
 800b8e6:	8979      	ldrh	r1, [r7, #10]
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	9300      	str	r3, [sp, #0]
 800b8ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b8f0:	68f8      	ldr	r0, [r7, #12]
 800b8f2:	f000 fd05 	bl	800c300 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d19e      	bne.n	800b83e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b900:	693a      	ldr	r2, [r7, #16]
 800b902:	6a39      	ldr	r1, [r7, #32]
 800b904:	68f8      	ldr	r0, [r7, #12]
 800b906:	f000 fb4b 	bl	800bfa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b90a:	4603      	mov	r3, r0
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d001      	beq.n	800b914 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b910:	2301      	movs	r3, #1
 800b912:	e01a      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2220      	movs	r2, #32
 800b91a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6859      	ldr	r1, [r3, #4]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	4b0c      	ldr	r3, [pc, #48]	@ (800b958 <HAL_I2C_Master_Transmit+0x22c>)
 800b928:	400b      	ands	r3, r1
 800b92a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2220      	movs	r2, #32
 800b930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	2200      	movs	r2, #0
 800b938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b944:	2300      	movs	r3, #0
 800b946:	e000      	b.n	800b94a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b948:	2302      	movs	r3, #2
  }
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3718      	adds	r7, #24
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	80002000 	.word	0x80002000
 800b958:	fe00e800 	.word	0xfe00e800

0800b95c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b088      	sub	sp, #32
 800b960:	af02      	add	r7, sp, #8
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	607a      	str	r2, [r7, #4]
 800b966:	461a      	mov	r2, r3
 800b968:	460b      	mov	r3, r1
 800b96a:	817b      	strh	r3, [r7, #10]
 800b96c:	4613      	mov	r3, r2
 800b96e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b976:	b2db      	uxtb	r3, r3
 800b978:	2b20      	cmp	r3, #32
 800b97a:	f040 80db 	bne.w	800bb34 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b984:	2b01      	cmp	r3, #1
 800b986:	d101      	bne.n	800b98c <HAL_I2C_Master_Receive+0x30>
 800b988:	2302      	movs	r3, #2
 800b98a:	e0d4      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2201      	movs	r2, #1
 800b990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b994:	f7fd f966 	bl	8008c64 <HAL_GetTick>
 800b998:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	9300      	str	r3, [sp, #0]
 800b99e:	2319      	movs	r3, #25
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b9a6:	68f8      	ldr	r0, [r7, #12]
 800b9a8:	f000 fa5a 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d001      	beq.n	800b9b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e0bf      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	2222      	movs	r2, #34	@ 0x22
 800b9ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2210      	movs	r2, #16
 800b9c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	893a      	ldrh	r2, [r7, #8]
 800b9d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2200      	movs	r2, #0
 800b9dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	2bff      	cmp	r3, #255	@ 0xff
 800b9e6:	d90e      	bls.n	800ba06 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	22ff      	movs	r2, #255	@ 0xff
 800b9ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9f2:	b2da      	uxtb	r2, r3
 800b9f4:	8979      	ldrh	r1, [r7, #10]
 800b9f6:	4b52      	ldr	r3, [pc, #328]	@ (800bb40 <HAL_I2C_Master_Receive+0x1e4>)
 800b9f8:	9300      	str	r3, [sp, #0]
 800b9fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b9fe:	68f8      	ldr	r0, [r7, #12]
 800ba00:	f000 fc7e 	bl	800c300 <I2C_TransferConfig>
 800ba04:	e06d      	b.n	800bae2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba0a:	b29a      	uxth	r2, r3
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	8979      	ldrh	r1, [r7, #10]
 800ba18:	4b49      	ldr	r3, [pc, #292]	@ (800bb40 <HAL_I2C_Master_Receive+0x1e4>)
 800ba1a:	9300      	str	r3, [sp, #0]
 800ba1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ba20:	68f8      	ldr	r0, [r7, #12]
 800ba22:	f000 fc6d 	bl	800c300 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800ba26:	e05c      	b.n	800bae2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ba28:	697a      	ldr	r2, [r7, #20]
 800ba2a:	6a39      	ldr	r1, [r7, #32]
 800ba2c:	68f8      	ldr	r0, [r7, #12]
 800ba2e:	f000 fafb 	bl	800c028 <I2C_WaitOnRXNEFlagUntilTimeout>
 800ba32:	4603      	mov	r3, r0
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d001      	beq.n	800ba3c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	e07c      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba46:	b2d2      	uxtb	r2, r2
 800ba48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba4e:	1c5a      	adds	r2, r3, #1
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	b29a      	uxth	r2, r3
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba64:	b29b      	uxth	r3, r3
 800ba66:	3b01      	subs	r3, #1
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba72:	b29b      	uxth	r3, r3
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d034      	beq.n	800bae2 <HAL_I2C_Master_Receive+0x186>
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d130      	bne.n	800bae2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	9300      	str	r3, [sp, #0]
 800ba84:	6a3b      	ldr	r3, [r7, #32]
 800ba86:	2200      	movs	r2, #0
 800ba88:	2180      	movs	r1, #128	@ 0x80
 800ba8a:	68f8      	ldr	r0, [r7, #12]
 800ba8c:	f000 f9e8 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800ba90:	4603      	mov	r3, r0
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d001      	beq.n	800ba9a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ba96:	2301      	movs	r3, #1
 800ba98:	e04d      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	2bff      	cmp	r3, #255	@ 0xff
 800baa2:	d90e      	bls.n	800bac2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	22ff      	movs	r2, #255	@ 0xff
 800baa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800baae:	b2da      	uxtb	r2, r3
 800bab0:	8979      	ldrh	r1, [r7, #10]
 800bab2:	2300      	movs	r3, #0
 800bab4:	9300      	str	r3, [sp, #0]
 800bab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800baba:	68f8      	ldr	r0, [r7, #12]
 800babc:	f000 fc20 	bl	800c300 <I2C_TransferConfig>
 800bac0:	e00f      	b.n	800bae2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bac6:	b29a      	uxth	r2, r3
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bad0:	b2da      	uxtb	r2, r3
 800bad2:	8979      	ldrh	r1, [r7, #10]
 800bad4:	2300      	movs	r3, #0
 800bad6:	9300      	str	r3, [sp, #0]
 800bad8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800badc:	68f8      	ldr	r0, [r7, #12]
 800bade:	f000 fc0f 	bl	800c300 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d19d      	bne.n	800ba28 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800baec:	697a      	ldr	r2, [r7, #20]
 800baee:	6a39      	ldr	r1, [r7, #32]
 800baf0:	68f8      	ldr	r0, [r7, #12]
 800baf2:	f000 fa55 	bl	800bfa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800baf6:	4603      	mov	r3, r0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d001      	beq.n	800bb00 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800bafc:	2301      	movs	r3, #1
 800bafe:	e01a      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	2220      	movs	r2, #32
 800bb06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	6859      	ldr	r1, [r3, #4]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681a      	ldr	r2, [r3, #0]
 800bb12:	4b0c      	ldr	r3, [pc, #48]	@ (800bb44 <HAL_I2C_Master_Receive+0x1e8>)
 800bb14:	400b      	ands	r3, r1
 800bb16:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2220      	movs	r2, #32
 800bb1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	2200      	movs	r2, #0
 800bb24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb30:	2300      	movs	r3, #0
 800bb32:	e000      	b.n	800bb36 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800bb34:	2302      	movs	r3, #2
  }
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3718      	adds	r7, #24
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
 800bb3e:	bf00      	nop
 800bb40:	80002400 	.word	0x80002400
 800bb44:	fe00e800 	.word	0xfe00e800

0800bb48 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b088      	sub	sp, #32
 800bb4c:	af02      	add	r7, sp, #8
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	4608      	mov	r0, r1
 800bb52:	4611      	mov	r1, r2
 800bb54:	461a      	mov	r2, r3
 800bb56:	4603      	mov	r3, r0
 800bb58:	817b      	strh	r3, [r7, #10]
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	813b      	strh	r3, [r7, #8]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	2b20      	cmp	r3, #32
 800bb6c:	f040 80f9 	bne.w	800bd62 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb70:	6a3b      	ldr	r3, [r7, #32]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d002      	beq.n	800bb7c <HAL_I2C_Mem_Write+0x34>
 800bb76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d105      	bne.n	800bb88 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb82:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bb84:	2301      	movs	r3, #1
 800bb86:	e0ed      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d101      	bne.n	800bb96 <HAL_I2C_Mem_Write+0x4e>
 800bb92:	2302      	movs	r3, #2
 800bb94:	e0e6      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2201      	movs	r2, #1
 800bb9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bb9e:	f7fd f861 	bl	8008c64 <HAL_GetTick>
 800bba2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	2319      	movs	r3, #25
 800bbaa:	2201      	movs	r2, #1
 800bbac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bbb0:	68f8      	ldr	r0, [r7, #12]
 800bbb2:	f000 f955 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d001      	beq.n	800bbc0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e0d1      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2221      	movs	r2, #33	@ 0x21
 800bbc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2240      	movs	r2, #64	@ 0x40
 800bbcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	6a3a      	ldr	r2, [r7, #32]
 800bbda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bbe0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bbe8:	88f8      	ldrh	r0, [r7, #6]
 800bbea:	893a      	ldrh	r2, [r7, #8]
 800bbec:	8979      	ldrh	r1, [r7, #10]
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	9301      	str	r3, [sp, #4]
 800bbf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	68f8      	ldr	r0, [r7, #12]
 800bbfa:	f000 f8b9 	bl	800bd70 <I2C_RequestMemoryWrite>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d005      	beq.n	800bc10 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	e0a9      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	2bff      	cmp	r3, #255	@ 0xff
 800bc18:	d90e      	bls.n	800bc38 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	22ff      	movs	r2, #255	@ 0xff
 800bc1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc24:	b2da      	uxtb	r2, r3
 800bc26:	8979      	ldrh	r1, [r7, #10]
 800bc28:	2300      	movs	r3, #0
 800bc2a:	9300      	str	r3, [sp, #0]
 800bc2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bc30:	68f8      	ldr	r0, [r7, #12]
 800bc32:	f000 fb65 	bl	800c300 <I2C_TransferConfig>
 800bc36:	e00f      	b.n	800bc58 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc3c:	b29a      	uxth	r2, r3
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc46:	b2da      	uxtb	r2, r3
 800bc48:	8979      	ldrh	r1, [r7, #10]
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	9300      	str	r3, [sp, #0]
 800bc4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bc52:	68f8      	ldr	r0, [r7, #12]
 800bc54:	f000 fb54 	bl	800c300 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc58:	697a      	ldr	r2, [r7, #20]
 800bc5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc5c:	68f8      	ldr	r0, [r7, #12]
 800bc5e:	f000 f958 	bl	800bf12 <I2C_WaitOnTXISFlagUntilTimeout>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d001      	beq.n	800bc6c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e07b      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc70:	781a      	ldrb	r2, [r3, #0]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc7c:	1c5a      	adds	r2, r3, #1
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc86:	b29b      	uxth	r3, r3
 800bc88:	3b01      	subs	r3, #1
 800bc8a:	b29a      	uxth	r2, r3
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc94:	3b01      	subs	r3, #1
 800bc96:	b29a      	uxth	r2, r3
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d034      	beq.n	800bd10 <HAL_I2C_Mem_Write+0x1c8>
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d130      	bne.n	800bd10 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	2180      	movs	r1, #128	@ 0x80
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f000 f8d1 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d001      	beq.n	800bcc8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	e04d      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	2bff      	cmp	r3, #255	@ 0xff
 800bcd0:	d90e      	bls.n	800bcf0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	22ff      	movs	r2, #255	@ 0xff
 800bcd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcdc:	b2da      	uxtb	r2, r3
 800bcde:	8979      	ldrh	r1, [r7, #10]
 800bce0:	2300      	movs	r3, #0
 800bce2:	9300      	str	r3, [sp, #0]
 800bce4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bce8:	68f8      	ldr	r0, [r7, #12]
 800bcea:	f000 fb09 	bl	800c300 <I2C_TransferConfig>
 800bcee:	e00f      	b.n	800bd10 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bcf4:	b29a      	uxth	r2, r3
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcfe:	b2da      	uxtb	r2, r3
 800bd00:	8979      	ldrh	r1, [r7, #10]
 800bd02:	2300      	movs	r3, #0
 800bd04:	9300      	str	r3, [sp, #0]
 800bd06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	f000 faf8 	bl	800c300 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d19e      	bne.n	800bc58 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bd1a:	697a      	ldr	r2, [r7, #20]
 800bd1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd1e:	68f8      	ldr	r0, [r7, #12]
 800bd20:	f000 f93e 	bl	800bfa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bd24:	4603      	mov	r3, r0
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d001      	beq.n	800bd2e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	e01a      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	2220      	movs	r2, #32
 800bd34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	6859      	ldr	r1, [r3, #4]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681a      	ldr	r2, [r3, #0]
 800bd40:	4b0a      	ldr	r3, [pc, #40]	@ (800bd6c <HAL_I2C_Mem_Write+0x224>)
 800bd42:	400b      	ands	r3, r1
 800bd44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2220      	movs	r2, #32
 800bd4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	e000      	b.n	800bd64 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bd62:	2302      	movs	r3, #2
  }
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3718      	adds	r7, #24
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}
 800bd6c:	fe00e800 	.word	0xfe00e800

0800bd70 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b086      	sub	sp, #24
 800bd74:	af02      	add	r7, sp, #8
 800bd76:	60f8      	str	r0, [r7, #12]
 800bd78:	4608      	mov	r0, r1
 800bd7a:	4611      	mov	r1, r2
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	4603      	mov	r3, r0
 800bd80:	817b      	strh	r3, [r7, #10]
 800bd82:	460b      	mov	r3, r1
 800bd84:	813b      	strh	r3, [r7, #8]
 800bd86:	4613      	mov	r3, r2
 800bd88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bd8a:	88fb      	ldrh	r3, [r7, #6]
 800bd8c:	b2da      	uxtb	r2, r3
 800bd8e:	8979      	ldrh	r1, [r7, #10]
 800bd90:	4b20      	ldr	r3, [pc, #128]	@ (800be14 <I2C_RequestMemoryWrite+0xa4>)
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bd98:	68f8      	ldr	r0, [r7, #12]
 800bd9a:	f000 fab1 	bl	800c300 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd9e:	69fa      	ldr	r2, [r7, #28]
 800bda0:	69b9      	ldr	r1, [r7, #24]
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f000 f8b5 	bl	800bf12 <I2C_WaitOnTXISFlagUntilTimeout>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d001      	beq.n	800bdb2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	e02c      	b.n	800be0c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bdb2:	88fb      	ldrh	r3, [r7, #6]
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d105      	bne.n	800bdc4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bdb8:	893b      	ldrh	r3, [r7, #8]
 800bdba:	b2da      	uxtb	r2, r3
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	629a      	str	r2, [r3, #40]	@ 0x28
 800bdc2:	e015      	b.n	800bdf0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bdc4:	893b      	ldrh	r3, [r7, #8]
 800bdc6:	0a1b      	lsrs	r3, r3, #8
 800bdc8:	b29b      	uxth	r3, r3
 800bdca:	b2da      	uxtb	r2, r3
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bdd2:	69fa      	ldr	r2, [r7, #28]
 800bdd4:	69b9      	ldr	r1, [r7, #24]
 800bdd6:	68f8      	ldr	r0, [r7, #12]
 800bdd8:	f000 f89b 	bl	800bf12 <I2C_WaitOnTXISFlagUntilTimeout>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d001      	beq.n	800bde6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800bde2:	2301      	movs	r3, #1
 800bde4:	e012      	b.n	800be0c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bde6:	893b      	ldrh	r3, [r7, #8]
 800bde8:	b2da      	uxtb	r2, r3
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bdf0:	69fb      	ldr	r3, [r7, #28]
 800bdf2:	9300      	str	r3, [sp, #0]
 800bdf4:	69bb      	ldr	r3, [r7, #24]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	2180      	movs	r1, #128	@ 0x80
 800bdfa:	68f8      	ldr	r0, [r7, #12]
 800bdfc:	f000 f830 	bl	800be60 <I2C_WaitOnFlagUntilTimeout>
 800be00:	4603      	mov	r3, r0
 800be02:	2b00      	cmp	r3, #0
 800be04:	d001      	beq.n	800be0a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800be06:	2301      	movs	r3, #1
 800be08:	e000      	b.n	800be0c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800be0a:	2300      	movs	r3, #0
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}
 800be14:	80002000 	.word	0x80002000

0800be18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	699b      	ldr	r3, [r3, #24]
 800be26:	f003 0302 	and.w	r3, r3, #2
 800be2a:	2b02      	cmp	r3, #2
 800be2c:	d103      	bne.n	800be36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2200      	movs	r2, #0
 800be34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	f003 0301 	and.w	r3, r3, #1
 800be40:	2b01      	cmp	r3, #1
 800be42:	d007      	beq.n	800be54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	699a      	ldr	r2, [r3, #24]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	f042 0201 	orr.w	r2, r2, #1
 800be52:	619a      	str	r2, [r3, #24]
  }
}
 800be54:	bf00      	nop
 800be56:	370c      	adds	r7, #12
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	60b9      	str	r1, [r7, #8]
 800be6a:	603b      	str	r3, [r7, #0]
 800be6c:	4613      	mov	r3, r2
 800be6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800be70:	e03b      	b.n	800beea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800be72:	69ba      	ldr	r2, [r7, #24]
 800be74:	6839      	ldr	r1, [r7, #0]
 800be76:	68f8      	ldr	r0, [r7, #12]
 800be78:	f000 f962 	bl	800c140 <I2C_IsErrorOccurred>
 800be7c:	4603      	mov	r3, r0
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d001      	beq.n	800be86 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800be82:	2301      	movs	r3, #1
 800be84:	e041      	b.n	800bf0a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be8c:	d02d      	beq.n	800beea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be8e:	f7fc fee9 	bl	8008c64 <HAL_GetTick>
 800be92:	4602      	mov	r2, r0
 800be94:	69bb      	ldr	r3, [r7, #24]
 800be96:	1ad3      	subs	r3, r2, r3
 800be98:	683a      	ldr	r2, [r7, #0]
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d302      	bcc.n	800bea4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d122      	bne.n	800beea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	699a      	ldr	r2, [r3, #24]
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	4013      	ands	r3, r2
 800beae:	68ba      	ldr	r2, [r7, #8]
 800beb0:	429a      	cmp	r2, r3
 800beb2:	bf0c      	ite	eq
 800beb4:	2301      	moveq	r3, #1
 800beb6:	2300      	movne	r3, #0
 800beb8:	b2db      	uxtb	r3, r3
 800beba:	461a      	mov	r2, r3
 800bebc:	79fb      	ldrb	r3, [r7, #7]
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d113      	bne.n	800beea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bec6:	f043 0220 	orr.w	r2, r3, #32
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2220      	movs	r2, #32
 800bed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	2200      	movs	r2, #0
 800beda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	2200      	movs	r2, #0
 800bee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	e00f      	b.n	800bf0a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	699a      	ldr	r2, [r3, #24]
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	4013      	ands	r3, r2
 800bef4:	68ba      	ldr	r2, [r7, #8]
 800bef6:	429a      	cmp	r2, r3
 800bef8:	bf0c      	ite	eq
 800befa:	2301      	moveq	r3, #1
 800befc:	2300      	movne	r3, #0
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	461a      	mov	r2, r3
 800bf02:	79fb      	ldrb	r3, [r7, #7]
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d0b4      	beq.n	800be72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b084      	sub	sp, #16
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	60f8      	str	r0, [r7, #12]
 800bf1a:	60b9      	str	r1, [r7, #8]
 800bf1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf1e:	e033      	b.n	800bf88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf20:	687a      	ldr	r2, [r7, #4]
 800bf22:	68b9      	ldr	r1, [r7, #8]
 800bf24:	68f8      	ldr	r0, [r7, #12]
 800bf26:	f000 f90b 	bl	800c140 <I2C_IsErrorOccurred>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d001      	beq.n	800bf34 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bf30:	2301      	movs	r3, #1
 800bf32:	e031      	b.n	800bf98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf3a:	d025      	beq.n	800bf88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf3c:	f7fc fe92 	bl	8008c64 <HAL_GetTick>
 800bf40:	4602      	mov	r2, r0
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	1ad3      	subs	r3, r2, r3
 800bf46:	68ba      	ldr	r2, [r7, #8]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d302      	bcc.n	800bf52 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d11a      	bne.n	800bf88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	699b      	ldr	r3, [r3, #24]
 800bf58:	f003 0302 	and.w	r3, r3, #2
 800bf5c:	2b02      	cmp	r3, #2
 800bf5e:	d013      	beq.n	800bf88 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf64:	f043 0220 	orr.w	r2, r3, #32
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2220      	movs	r2, #32
 800bf70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bf84:	2301      	movs	r3, #1
 800bf86:	e007      	b.n	800bf98 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	699b      	ldr	r3, [r3, #24]
 800bf8e:	f003 0302 	and.w	r3, r3, #2
 800bf92:	2b02      	cmp	r3, #2
 800bf94:	d1c4      	bne.n	800bf20 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bf96:	2300      	movs	r3, #0
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}

0800bfa0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	60f8      	str	r0, [r7, #12]
 800bfa8:	60b9      	str	r1, [r7, #8]
 800bfaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bfac:	e02f      	b.n	800c00e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bfae:	687a      	ldr	r2, [r7, #4]
 800bfb0:	68b9      	ldr	r1, [r7, #8]
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	f000 f8c4 	bl	800c140 <I2C_IsErrorOccurred>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d001      	beq.n	800bfc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e02d      	b.n	800c01e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfc2:	f7fc fe4f 	bl	8008c64 <HAL_GetTick>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	1ad3      	subs	r3, r2, r3
 800bfcc:	68ba      	ldr	r2, [r7, #8]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d302      	bcc.n	800bfd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d11a      	bne.n	800c00e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	699b      	ldr	r3, [r3, #24]
 800bfde:	f003 0320 	and.w	r3, r3, #32
 800bfe2:	2b20      	cmp	r3, #32
 800bfe4:	d013      	beq.n	800c00e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfea:	f043 0220 	orr.w	r2, r3, #32
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	2220      	movs	r2, #32
 800bff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2200      	movs	r2, #0
 800bffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2200      	movs	r2, #0
 800c006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c00a:	2301      	movs	r3, #1
 800c00c:	e007      	b.n	800c01e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	699b      	ldr	r3, [r3, #24]
 800c014:	f003 0320 	and.w	r3, r3, #32
 800c018:	2b20      	cmp	r3, #32
 800c01a:	d1c8      	bne.n	800bfae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c01c:	2300      	movs	r3, #0
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3710      	adds	r7, #16
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
	...

0800c028 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b086      	sub	sp, #24
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c034:	2300      	movs	r3, #0
 800c036:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c038:	e071      	b.n	800c11e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	68b9      	ldr	r1, [r7, #8]
 800c03e:	68f8      	ldr	r0, [r7, #12]
 800c040:	f000 f87e 	bl	800c140 <I2C_IsErrorOccurred>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	d001      	beq.n	800c04e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800c04a:	2301      	movs	r3, #1
 800c04c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	699b      	ldr	r3, [r3, #24]
 800c054:	f003 0320 	and.w	r3, r3, #32
 800c058:	2b20      	cmp	r3, #32
 800c05a:	d13b      	bne.n	800c0d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800c05c:	7dfb      	ldrb	r3, [r7, #23]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d138      	bne.n	800c0d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	699b      	ldr	r3, [r3, #24]
 800c068:	f003 0304 	and.w	r3, r3, #4
 800c06c:	2b04      	cmp	r3, #4
 800c06e:	d105      	bne.n	800c07c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c074:	2b00      	cmp	r3, #0
 800c076:	d001      	beq.n	800c07c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800c078:	2300      	movs	r3, #0
 800c07a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	699b      	ldr	r3, [r3, #24]
 800c082:	f003 0310 	and.w	r3, r3, #16
 800c086:	2b10      	cmp	r3, #16
 800c088:	d121      	bne.n	800c0ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2210      	movs	r2, #16
 800c090:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2204      	movs	r2, #4
 800c096:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	2220      	movs	r2, #32
 800c09e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	6859      	ldr	r1, [r3, #4]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	4b24      	ldr	r3, [pc, #144]	@ (800c13c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800c0ac:	400b      	ands	r3, r1
 800c0ae:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	2220      	movs	r2, #32
 800c0b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	75fb      	strb	r3, [r7, #23]
 800c0cc:	e002      	b.n	800c0d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800c0d4:	f7fc fdc6 	bl	8008c64 <HAL_GetTick>
 800c0d8:	4602      	mov	r2, r0
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	68ba      	ldr	r2, [r7, #8]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d302      	bcc.n	800c0ea <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d119      	bne.n	800c11e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800c0ea:	7dfb      	ldrb	r3, [r7, #23]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d116      	bne.n	800c11e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	699b      	ldr	r3, [r3, #24]
 800c0f6:	f003 0304 	and.w	r3, r3, #4
 800c0fa:	2b04      	cmp	r3, #4
 800c0fc:	d00f      	beq.n	800c11e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c102:	f043 0220 	orr.w	r2, r3, #32
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2220      	movs	r2, #32
 800c10e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	2200      	movs	r2, #0
 800c116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800c11a:	2301      	movs	r3, #1
 800c11c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	699b      	ldr	r3, [r3, #24]
 800c124:	f003 0304 	and.w	r3, r3, #4
 800c128:	2b04      	cmp	r3, #4
 800c12a:	d002      	beq.n	800c132 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800c12c:	7dfb      	ldrb	r3, [r7, #23]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d083      	beq.n	800c03a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800c132:	7dfb      	ldrb	r3, [r7, #23]
}
 800c134:	4618      	mov	r0, r3
 800c136:	3718      	adds	r7, #24
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	fe00e800 	.word	0xfe00e800

0800c140 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b08a      	sub	sp, #40	@ 0x28
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c14c:	2300      	movs	r3, #0
 800c14e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c15a:	2300      	movs	r3, #0
 800c15c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c162:	69bb      	ldr	r3, [r7, #24]
 800c164:	f003 0310 	and.w	r3, r3, #16
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d068      	beq.n	800c23e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2210      	movs	r2, #16
 800c172:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c174:	e049      	b.n	800c20a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c17c:	d045      	beq.n	800c20a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c17e:	f7fc fd71 	bl	8008c64 <HAL_GetTick>
 800c182:	4602      	mov	r2, r0
 800c184:	69fb      	ldr	r3, [r7, #28]
 800c186:	1ad3      	subs	r3, r2, r3
 800c188:	68ba      	ldr	r2, [r7, #8]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d302      	bcc.n	800c194 <I2C_IsErrorOccurred+0x54>
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d13a      	bne.n	800c20a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c19e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c1a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	699b      	ldr	r3, [r3, #24]
 800c1ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c1b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1b6:	d121      	bne.n	800c1fc <I2C_IsErrorOccurred+0xbc>
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1be:	d01d      	beq.n	800c1fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c1c0:	7cfb      	ldrb	r3, [r7, #19]
 800c1c2:	2b20      	cmp	r3, #32
 800c1c4:	d01a      	beq.n	800c1fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	685a      	ldr	r2, [r3, #4]
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c1d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c1d6:	f7fc fd45 	bl	8008c64 <HAL_GetTick>
 800c1da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c1dc:	e00e      	b.n	800c1fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c1de:	f7fc fd41 	bl	8008c64 <HAL_GetTick>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	1ad3      	subs	r3, r2, r3
 800c1e8:	2b19      	cmp	r3, #25
 800c1ea:	d907      	bls.n	800c1fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	f043 0320 	orr.w	r3, r3, #32
 800c1f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c1fa:	e006      	b.n	800c20a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	699b      	ldr	r3, [r3, #24]
 800c202:	f003 0320 	and.w	r3, r3, #32
 800c206:	2b20      	cmp	r3, #32
 800c208:	d1e9      	bne.n	800c1de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	699b      	ldr	r3, [r3, #24]
 800c210:	f003 0320 	and.w	r3, r3, #32
 800c214:	2b20      	cmp	r3, #32
 800c216:	d003      	beq.n	800c220 <I2C_IsErrorOccurred+0xe0>
 800c218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d0aa      	beq.n	800c176 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c224:	2b00      	cmp	r3, #0
 800c226:	d103      	bne.n	800c230 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	2220      	movs	r2, #32
 800c22e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c230:	6a3b      	ldr	r3, [r7, #32]
 800c232:	f043 0304 	orr.w	r3, r3, #4
 800c236:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	699b      	ldr	r3, [r3, #24]
 800c244:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c246:	69bb      	ldr	r3, [r7, #24]
 800c248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d00b      	beq.n	800c268 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c250:	6a3b      	ldr	r3, [r7, #32]
 800c252:	f043 0301 	orr.w	r3, r3, #1
 800c256:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c260:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c262:	2301      	movs	r3, #1
 800c264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d00b      	beq.n	800c28a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c272:	6a3b      	ldr	r3, [r7, #32]
 800c274:	f043 0308 	orr.w	r3, r3, #8
 800c278:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c282:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c284:	2301      	movs	r3, #1
 800c286:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c28a:	69bb      	ldr	r3, [r7, #24]
 800c28c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00b      	beq.n	800c2ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c294:	6a3b      	ldr	r3, [r7, #32]
 800c296:	f043 0302 	orr.w	r3, r3, #2
 800c29a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c2a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c2ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d01c      	beq.n	800c2ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c2b4:	68f8      	ldr	r0, [r7, #12]
 800c2b6:	f7ff fdaf 	bl	800be18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	6859      	ldr	r1, [r3, #4]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681a      	ldr	r2, [r3, #0]
 800c2c4:	4b0d      	ldr	r3, [pc, #52]	@ (800c2fc <I2C_IsErrorOccurred+0x1bc>)
 800c2c6:	400b      	ands	r3, r1
 800c2c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2ce:	6a3b      	ldr	r3, [r7, #32]
 800c2d0:	431a      	orrs	r2, r3
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2220      	movs	r2, #32
 800c2da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c2ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3728      	adds	r7, #40	@ 0x28
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
 800c2fa:	bf00      	nop
 800c2fc:	fe00e800 	.word	0xfe00e800

0800c300 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c300:	b480      	push	{r7}
 800c302:	b087      	sub	sp, #28
 800c304:	af00      	add	r7, sp, #0
 800c306:	60f8      	str	r0, [r7, #12]
 800c308:	607b      	str	r3, [r7, #4]
 800c30a:	460b      	mov	r3, r1
 800c30c:	817b      	strh	r3, [r7, #10]
 800c30e:	4613      	mov	r3, r2
 800c310:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c312:	897b      	ldrh	r3, [r7, #10]
 800c314:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c318:	7a7b      	ldrb	r3, [r7, #9]
 800c31a:	041b      	lsls	r3, r3, #16
 800c31c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c320:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c326:	6a3b      	ldr	r3, [r7, #32]
 800c328:	4313      	orrs	r3, r2
 800c32a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c32e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	685a      	ldr	r2, [r3, #4]
 800c336:	6a3b      	ldr	r3, [r7, #32]
 800c338:	0d5b      	lsrs	r3, r3, #21
 800c33a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c33e:	4b08      	ldr	r3, [pc, #32]	@ (800c360 <I2C_TransferConfig+0x60>)
 800c340:	430b      	orrs	r3, r1
 800c342:	43db      	mvns	r3, r3
 800c344:	ea02 0103 	and.w	r1, r2, r3
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	697a      	ldr	r2, [r7, #20]
 800c34e:	430a      	orrs	r2, r1
 800c350:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c352:	bf00      	nop
 800c354:	371c      	adds	r7, #28
 800c356:	46bd      	mov	sp, r7
 800c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35c:	4770      	bx	lr
 800c35e:	bf00      	nop
 800c360:	03ff63ff 	.word	0x03ff63ff

0800c364 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c364:	b480      	push	{r7}
 800c366:	b083      	sub	sp, #12
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
 800c36c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c374:	b2db      	uxtb	r3, r3
 800c376:	2b20      	cmp	r3, #32
 800c378:	d138      	bne.n	800c3ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c380:	2b01      	cmp	r3, #1
 800c382:	d101      	bne.n	800c388 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c384:	2302      	movs	r3, #2
 800c386:	e032      	b.n	800c3ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2201      	movs	r2, #1
 800c38c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2224      	movs	r2, #36	@ 0x24
 800c394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	f022 0201 	bic.w	r2, r2, #1
 800c3a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	681a      	ldr	r2, [r3, #0]
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c3b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	6819      	ldr	r1, [r3, #0]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	683a      	ldr	r2, [r7, #0]
 800c3c4:	430a      	orrs	r2, r1
 800c3c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	681a      	ldr	r2, [r3, #0]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f042 0201 	orr.w	r2, r2, #1
 800c3d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2220      	movs	r2, #32
 800c3dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	e000      	b.n	800c3ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c3ec:	2302      	movs	r3, #2
  }
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	370c      	adds	r7, #12
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr

0800c3fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b085      	sub	sp, #20
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
 800c402:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	2b20      	cmp	r3, #32
 800c40e:	d139      	bne.n	800c484 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c416:	2b01      	cmp	r3, #1
 800c418:	d101      	bne.n	800c41e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c41a:	2302      	movs	r3, #2
 800c41c:	e033      	b.n	800c486 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2201      	movs	r2, #1
 800c422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	2224      	movs	r2, #36	@ 0x24
 800c42a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f022 0201 	bic.w	r2, r2, #1
 800c43c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c44c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	021b      	lsls	r3, r3, #8
 800c452:	68fa      	ldr	r2, [r7, #12]
 800c454:	4313      	orrs	r3, r2
 800c456:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	68fa      	ldr	r2, [r7, #12]
 800c45e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	681a      	ldr	r2, [r3, #0]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f042 0201 	orr.w	r2, r2, #1
 800c46e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2220      	movs	r2, #32
 800c474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2200      	movs	r2, #0
 800c47c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	e000      	b.n	800c486 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c484:	2302      	movs	r3, #2
  }
}
 800c486:	4618      	mov	r0, r3
 800c488:	3714      	adds	r7, #20
 800c48a:	46bd      	mov	sp, r7
 800c48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c490:	4770      	bx	lr

0800c492 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b084      	sub	sp, #16
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e0c0      	b.n	800c626 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c4aa:	b2db      	uxtb	r3, r3
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d106      	bne.n	800c4be <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f00b fde5 	bl	8018088 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2203      	movs	r2, #3
 800c4c2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f004 ff7f 	bl	80113ce <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	73fb      	strb	r3, [r7, #15]
 800c4d4:	e03e      	b.n	800c554 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c4d6:	7bfa      	ldrb	r2, [r7, #15]
 800c4d8:	6879      	ldr	r1, [r7, #4]
 800c4da:	4613      	mov	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	4413      	add	r3, r2
 800c4e0:	00db      	lsls	r3, r3, #3
 800c4e2:	440b      	add	r3, r1
 800c4e4:	3311      	adds	r3, #17
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c4ea:	7bfa      	ldrb	r2, [r7, #15]
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	00db      	lsls	r3, r3, #3
 800c4f6:	440b      	add	r3, r1
 800c4f8:	3310      	adds	r3, #16
 800c4fa:	7bfa      	ldrb	r2, [r7, #15]
 800c4fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c4fe:	7bfa      	ldrb	r2, [r7, #15]
 800c500:	6879      	ldr	r1, [r7, #4]
 800c502:	4613      	mov	r3, r2
 800c504:	009b      	lsls	r3, r3, #2
 800c506:	4413      	add	r3, r2
 800c508:	00db      	lsls	r3, r3, #3
 800c50a:	440b      	add	r3, r1
 800c50c:	3313      	adds	r3, #19
 800c50e:	2200      	movs	r2, #0
 800c510:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c512:	7bfa      	ldrb	r2, [r7, #15]
 800c514:	6879      	ldr	r1, [r7, #4]
 800c516:	4613      	mov	r3, r2
 800c518:	009b      	lsls	r3, r3, #2
 800c51a:	4413      	add	r3, r2
 800c51c:	00db      	lsls	r3, r3, #3
 800c51e:	440b      	add	r3, r1
 800c520:	3320      	adds	r3, #32
 800c522:	2200      	movs	r2, #0
 800c524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c526:	7bfa      	ldrb	r2, [r7, #15]
 800c528:	6879      	ldr	r1, [r7, #4]
 800c52a:	4613      	mov	r3, r2
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	4413      	add	r3, r2
 800c530:	00db      	lsls	r3, r3, #3
 800c532:	440b      	add	r3, r1
 800c534:	3324      	adds	r3, #36	@ 0x24
 800c536:	2200      	movs	r2, #0
 800c538:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c53a:	7bfb      	ldrb	r3, [r7, #15]
 800c53c:	6879      	ldr	r1, [r7, #4]
 800c53e:	1c5a      	adds	r2, r3, #1
 800c540:	4613      	mov	r3, r2
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	4413      	add	r3, r2
 800c546:	00db      	lsls	r3, r3, #3
 800c548:	440b      	add	r3, r1
 800c54a:	2200      	movs	r2, #0
 800c54c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c54e:	7bfb      	ldrb	r3, [r7, #15]
 800c550:	3301      	adds	r3, #1
 800c552:	73fb      	strb	r3, [r7, #15]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	791b      	ldrb	r3, [r3, #4]
 800c558:	7bfa      	ldrb	r2, [r7, #15]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d3bb      	bcc.n	800c4d6 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c55e:	2300      	movs	r3, #0
 800c560:	73fb      	strb	r3, [r7, #15]
 800c562:	e044      	b.n	800c5ee <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c564:	7bfa      	ldrb	r2, [r7, #15]
 800c566:	6879      	ldr	r1, [r7, #4]
 800c568:	4613      	mov	r3, r2
 800c56a:	009b      	lsls	r3, r3, #2
 800c56c:	4413      	add	r3, r2
 800c56e:	00db      	lsls	r3, r3, #3
 800c570:	440b      	add	r3, r1
 800c572:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c576:	2200      	movs	r2, #0
 800c578:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c57a:	7bfa      	ldrb	r2, [r7, #15]
 800c57c:	6879      	ldr	r1, [r7, #4]
 800c57e:	4613      	mov	r3, r2
 800c580:	009b      	lsls	r3, r3, #2
 800c582:	4413      	add	r3, r2
 800c584:	00db      	lsls	r3, r3, #3
 800c586:	440b      	add	r3, r1
 800c588:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c58c:	7bfa      	ldrb	r2, [r7, #15]
 800c58e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c590:	7bfa      	ldrb	r2, [r7, #15]
 800c592:	6879      	ldr	r1, [r7, #4]
 800c594:	4613      	mov	r3, r2
 800c596:	009b      	lsls	r3, r3, #2
 800c598:	4413      	add	r3, r2
 800c59a:	00db      	lsls	r3, r3, #3
 800c59c:	440b      	add	r3, r1
 800c59e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c5a6:	7bfa      	ldrb	r2, [r7, #15]
 800c5a8:	6879      	ldr	r1, [r7, #4]
 800c5aa:	4613      	mov	r3, r2
 800c5ac:	009b      	lsls	r3, r3, #2
 800c5ae:	4413      	add	r3, r2
 800c5b0:	00db      	lsls	r3, r3, #3
 800c5b2:	440b      	add	r3, r1
 800c5b4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c5bc:	7bfa      	ldrb	r2, [r7, #15]
 800c5be:	6879      	ldr	r1, [r7, #4]
 800c5c0:	4613      	mov	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	4413      	add	r3, r2
 800c5c6:	00db      	lsls	r3, r3, #3
 800c5c8:	440b      	add	r3, r1
 800c5ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c5d2:	7bfa      	ldrb	r2, [r7, #15]
 800c5d4:	6879      	ldr	r1, [r7, #4]
 800c5d6:	4613      	mov	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4413      	add	r3, r2
 800c5dc:	00db      	lsls	r3, r3, #3
 800c5de:	440b      	add	r3, r1
 800c5e0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c5e8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	73fb      	strb	r3, [r7, #15]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	791b      	ldrb	r3, [r3, #4]
 800c5f2:	7bfa      	ldrb	r2, [r7, #15]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d3b5      	bcc.n	800c564 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	6818      	ldr	r0, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	3304      	adds	r3, #4
 800c600:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c604:	f004 fefe 	bl	8011404 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2200      	movs	r2, #0
 800c60c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2201      	movs	r2, #1
 800c612:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	7a9b      	ldrb	r3, [r3, #10]
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d102      	bne.n	800c624 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f001 fc0e 	bl	800de40 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3710      	adds	r7, #16
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b082      	sub	sp, #8
 800c632:	af00      	add	r7, sp, #0
 800c634:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c63c:	2b01      	cmp	r3, #1
 800c63e:	d101      	bne.n	800c644 <HAL_PCD_Start+0x16>
 800c640:	2302      	movs	r3, #2
 800c642:	e012      	b.n	800c66a <HAL_PCD_Start+0x3c>
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2201      	movs	r2, #1
 800c648:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	4618      	mov	r0, r3
 800c652:	f004 fea5 	bl	80113a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4618      	mov	r0, r3
 800c65c:	f006 fc82 	bl	8012f64 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2200      	movs	r2, #0
 800c664:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c668:	2300      	movs	r3, #0
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3708      	adds	r7, #8
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}

0800c672 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c672:	b580      	push	{r7, lr}
 800c674:	b084      	sub	sp, #16
 800c676:	af00      	add	r7, sp, #0
 800c678:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4618      	mov	r0, r3
 800c680:	f006 fc87 	bl	8012f92 <USB_ReadInterrupts>
 800c684:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d003      	beq.n	800c698 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	f000 fb06 	bl	800cca2 <PCD_EP_ISR_Handler>

    return;
 800c696:	e110      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d013      	beq.n	800c6ca <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c6aa:	b29a      	uxth	r2, r3
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c6b4:	b292      	uxth	r2, r2
 800c6b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c6ba:	6878      	ldr	r0, [r7, #4]
 800c6bc:	f00b fd75 	bl	80181aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 f8fc 	bl	800c8c0 <HAL_PCD_SetAddress>

    return;
 800c6c8:	e0f7      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00c      	beq.n	800c6ee <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c6dc:	b29a      	uxth	r2, r3
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c6e6:	b292      	uxth	r2, r2
 800c6e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c6ec:	e0e5      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00c      	beq.n	800c712 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c700:	b29a      	uxth	r2, r3
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c70a:	b292      	uxth	r2, r2
 800c70c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c710:	e0d3      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d034      	beq.n	800c786 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c724:	b29a      	uxth	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	f022 0204 	bic.w	r2, r2, #4
 800c72e:	b292      	uxth	r2, r2
 800c730:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c73c:	b29a      	uxth	r2, r3
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f022 0208 	bic.w	r2, r2, #8
 800c746:	b292      	uxth	r2, r2
 800c748:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c752:	2b01      	cmp	r3, #1
 800c754:	d107      	bne.n	800c766 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2200      	movs	r2, #0
 800c75a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c75e:	2100      	movs	r1, #0
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f00b ff15 	bl	8018590 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f00b fd58 	bl	801821c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c774:	b29a      	uxth	r2, r3
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c77e:	b292      	uxth	r2, r2
 800c780:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c784:	e099      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d027      	beq.n	800c7e0 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c798:	b29a      	uxth	r2, r3
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f042 0208 	orr.w	r2, r2, #8
 800c7a2:	b292      	uxth	r2, r2
 800c7a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c7b0:	b29a      	uxth	r2, r3
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c7ba:	b292      	uxth	r2, r2
 800c7bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c7c8:	b29a      	uxth	r2, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	f042 0204 	orr.w	r2, r2, #4
 800c7d2:	b292      	uxth	r2, r2
 800c7d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f00b fd05 	bl	80181e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c7de:	e06c      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d040      	beq.n	800c86c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c7f2:	b29a      	uxth	r2, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c7fc:	b292      	uxth	r2, r2
 800c7fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d12b      	bne.n	800c864 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c814:	b29a      	uxth	r2, r3
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f042 0204 	orr.w	r2, r2, #4
 800c81e:	b292      	uxth	r2, r2
 800c820:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c82c:	b29a      	uxth	r2, r3
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f042 0208 	orr.w	r2, r2, #8
 800c836:	b292      	uxth	r2, r2
 800c838:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2201      	movs	r2, #1
 800c840:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	089b      	lsrs	r3, r3, #2
 800c850:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c85a:	2101      	movs	r1, #1
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f00b fe97 	bl	8018590 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800c862:	e02a      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f00b fcbf 	bl	80181e8 <HAL_PCD_SuspendCallback>
    return;
 800c86a:	e026      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c872:	2b00      	cmp	r3, #0
 800c874:	d00f      	beq.n	800c896 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c87e:	b29a      	uxth	r2, r3
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c888:	b292      	uxth	r2, r2
 800c88a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f00b fc7d 	bl	801818e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c894:	e011      	b.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00c      	beq.n	800c8ba <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c8a8:	b29a      	uxth	r2, r3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c8b2:	b292      	uxth	r2, r2
 800c8b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c8b8:	bf00      	nop
  }
}
 800c8ba:	3710      	adds	r7, #16
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c8d2:	2b01      	cmp	r3, #1
 800c8d4:	d101      	bne.n	800c8da <HAL_PCD_SetAddress+0x1a>
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	e012      	b.n	800c900 <HAL_PCD_SetAddress+0x40>
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	78fa      	ldrb	r2, [r7, #3]
 800c8e6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	78fa      	ldrb	r2, [r7, #3]
 800c8ee:	4611      	mov	r1, r2
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f006 fb23 	bl	8012f3c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c8fe:	2300      	movs	r3, #0
}
 800c900:	4618      	mov	r0, r3
 800c902:	3708      	adds	r7, #8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}

0800c908 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
 800c910:	4608      	mov	r0, r1
 800c912:	4611      	mov	r1, r2
 800c914:	461a      	mov	r2, r3
 800c916:	4603      	mov	r3, r0
 800c918:	70fb      	strb	r3, [r7, #3]
 800c91a:	460b      	mov	r3, r1
 800c91c:	803b      	strh	r3, [r7, #0]
 800c91e:	4613      	mov	r3, r2
 800c920:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c922:	2300      	movs	r3, #0
 800c924:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c926:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	da0e      	bge.n	800c94c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c92e:	78fb      	ldrb	r3, [r7, #3]
 800c930:	f003 0207 	and.w	r2, r3, #7
 800c934:	4613      	mov	r3, r2
 800c936:	009b      	lsls	r3, r3, #2
 800c938:	4413      	add	r3, r2
 800c93a:	00db      	lsls	r3, r3, #3
 800c93c:	3310      	adds	r3, #16
 800c93e:	687a      	ldr	r2, [r7, #4]
 800c940:	4413      	add	r3, r2
 800c942:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2201      	movs	r2, #1
 800c948:	705a      	strb	r2, [r3, #1]
 800c94a:	e00e      	b.n	800c96a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c94c:	78fb      	ldrb	r3, [r7, #3]
 800c94e:	f003 0207 	and.w	r2, r3, #7
 800c952:	4613      	mov	r3, r2
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	4413      	add	r3, r2
 800c958:	00db      	lsls	r3, r3, #3
 800c95a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	4413      	add	r3, r2
 800c962:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	2200      	movs	r2, #0
 800c968:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c96a:	78fb      	ldrb	r3, [r7, #3]
 800c96c:	f003 0307 	and.w	r3, r3, #7
 800c970:	b2da      	uxtb	r2, r3
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c976:	883b      	ldrh	r3, [r7, #0]
 800c978:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	78ba      	ldrb	r2, [r7, #2]
 800c984:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c986:	78bb      	ldrb	r3, [r7, #2]
 800c988:	2b02      	cmp	r3, #2
 800c98a:	d102      	bne.n	800c992 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2200      	movs	r2, #0
 800c990:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c998:	2b01      	cmp	r3, #1
 800c99a:	d101      	bne.n	800c9a0 <HAL_PCD_EP_Open+0x98>
 800c99c:	2302      	movs	r3, #2
 800c99e:	e00e      	b.n	800c9be <HAL_PCD_EP_Open+0xb6>
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	68f9      	ldr	r1, [r7, #12]
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f004 fd46 	bl	8011440 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800c9bc:	7afb      	ldrb	r3, [r7, #11]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}

0800c9c6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9c6:	b580      	push	{r7, lr}
 800c9c8:	b084      	sub	sp, #16
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c9d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	da0e      	bge.n	800c9f8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9da:	78fb      	ldrb	r3, [r7, #3]
 800c9dc:	f003 0207 	and.w	r2, r3, #7
 800c9e0:	4613      	mov	r3, r2
 800c9e2:	009b      	lsls	r3, r3, #2
 800c9e4:	4413      	add	r3, r2
 800c9e6:	00db      	lsls	r3, r3, #3
 800c9e8:	3310      	adds	r3, #16
 800c9ea:	687a      	ldr	r2, [r7, #4]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	705a      	strb	r2, [r3, #1]
 800c9f6:	e00e      	b.n	800ca16 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c9f8:	78fb      	ldrb	r3, [r7, #3]
 800c9fa:	f003 0207 	and.w	r2, r3, #7
 800c9fe:	4613      	mov	r3, r2
 800ca00:	009b      	lsls	r3, r3, #2
 800ca02:	4413      	add	r3, r2
 800ca04:	00db      	lsls	r3, r3, #3
 800ca06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca0a:	687a      	ldr	r2, [r7, #4]
 800ca0c:	4413      	add	r3, r2
 800ca0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2200      	movs	r2, #0
 800ca14:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca16:	78fb      	ldrb	r3, [r7, #3]
 800ca18:	f003 0307 	and.w	r3, r3, #7
 800ca1c:	b2da      	uxtb	r2, r3
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d101      	bne.n	800ca30 <HAL_PCD_EP_Close+0x6a>
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	e00e      	b.n	800ca4e <HAL_PCD_EP_Close+0x88>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2201      	movs	r2, #1
 800ca34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	68f9      	ldr	r1, [r7, #12]
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f005 f9e6 	bl	8011e10 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2200      	movs	r2, #0
 800ca48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800ca4c:	2300      	movs	r3, #0
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	3710      	adds	r7, #16
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}

0800ca56 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ca56:	b580      	push	{r7, lr}
 800ca58:	b086      	sub	sp, #24
 800ca5a:	af00      	add	r7, sp, #0
 800ca5c:	60f8      	str	r0, [r7, #12]
 800ca5e:	607a      	str	r2, [r7, #4]
 800ca60:	603b      	str	r3, [r7, #0]
 800ca62:	460b      	mov	r3, r1
 800ca64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ca66:	7afb      	ldrb	r3, [r7, #11]
 800ca68:	f003 0207 	and.w	r2, r3, #7
 800ca6c:	4613      	mov	r3, r2
 800ca6e:	009b      	lsls	r3, r3, #2
 800ca70:	4413      	add	r3, r2
 800ca72:	00db      	lsls	r3, r3, #3
 800ca74:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca78:	68fa      	ldr	r2, [r7, #12]
 800ca7a:	4413      	add	r3, r2
 800ca7c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ca7e:	697b      	ldr	r3, [r7, #20]
 800ca80:	687a      	ldr	r2, [r7, #4]
 800ca82:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	683a      	ldr	r2, [r7, #0]
 800ca88:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	2200      	movs	r2, #0
 800ca94:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca96:	7afb      	ldrb	r3, [r7, #11]
 800ca98:	f003 0307 	and.w	r3, r3, #7
 800ca9c:	b2da      	uxtb	r2, r3
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	6979      	ldr	r1, [r7, #20]
 800caa8:	4618      	mov	r0, r3
 800caaa:	f005 fb9e 	bl	80121ea <USB_EPStartXfer>

  return HAL_OK;
 800caae:	2300      	movs	r3, #0
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3718      	adds	r7, #24
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800cab8:	b480      	push	{r7}
 800caba:	b083      	sub	sp, #12
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
 800cac0:	460b      	mov	r3, r1
 800cac2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800cac4:	78fb      	ldrb	r3, [r7, #3]
 800cac6:	f003 0207 	and.w	r2, r3, #7
 800caca:	6879      	ldr	r1, [r7, #4]
 800cacc:	4613      	mov	r3, r2
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	4413      	add	r3, r2
 800cad2:	00db      	lsls	r3, r3, #3
 800cad4:	440b      	add	r3, r1
 800cad6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800cada:	681b      	ldr	r3, [r3, #0]
}
 800cadc:	4618      	mov	r0, r3
 800cade:	370c      	adds	r7, #12
 800cae0:	46bd      	mov	sp, r7
 800cae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae6:	4770      	bx	lr

0800cae8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	607a      	str	r2, [r7, #4]
 800caf2:	603b      	str	r3, [r7, #0]
 800caf4:	460b      	mov	r3, r1
 800caf6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800caf8:	7afb      	ldrb	r3, [r7, #11]
 800cafa:	f003 0207 	and.w	r2, r3, #7
 800cafe:	4613      	mov	r3, r2
 800cb00:	009b      	lsls	r3, r3, #2
 800cb02:	4413      	add	r3, r2
 800cb04:	00db      	lsls	r3, r3, #3
 800cb06:	3310      	adds	r3, #16
 800cb08:	68fa      	ldr	r2, [r7, #12]
 800cb0a:	4413      	add	r3, r2
 800cb0c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	687a      	ldr	r2, [r7, #4]
 800cb12:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	683a      	ldr	r2, [r7, #0]
 800cb18:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	2201      	movs	r2, #1
 800cb1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	2201      	movs	r2, #1
 800cb32:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb34:	7afb      	ldrb	r3, [r7, #11]
 800cb36:	f003 0307 	and.w	r3, r3, #7
 800cb3a:	b2da      	uxtb	r2, r3
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	6979      	ldr	r1, [r7, #20]
 800cb46:	4618      	mov	r0, r3
 800cb48:	f005 fb4f 	bl	80121ea <USB_EPStartXfer>

  return HAL_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3718      	adds	r7, #24
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}

0800cb56 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	6078      	str	r0, [r7, #4]
 800cb5e:	460b      	mov	r3, r1
 800cb60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800cb62:	78fb      	ldrb	r3, [r7, #3]
 800cb64:	f003 0307 	and.w	r3, r3, #7
 800cb68:	687a      	ldr	r2, [r7, #4]
 800cb6a:	7912      	ldrb	r2, [r2, #4]
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d901      	bls.n	800cb74 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cb70:	2301      	movs	r3, #1
 800cb72:	e03e      	b.n	800cbf2 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cb74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	da0e      	bge.n	800cb9a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb7c:	78fb      	ldrb	r3, [r7, #3]
 800cb7e:	f003 0207 	and.w	r2, r3, #7
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	00db      	lsls	r3, r3, #3
 800cb8a:	3310      	adds	r3, #16
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	4413      	add	r3, r2
 800cb90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	2201      	movs	r2, #1
 800cb96:	705a      	strb	r2, [r3, #1]
 800cb98:	e00c      	b.n	800cbb4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cb9a:	78fa      	ldrb	r2, [r7, #3]
 800cb9c:	4613      	mov	r3, r2
 800cb9e:	009b      	lsls	r3, r3, #2
 800cba0:	4413      	add	r3, r2
 800cba2:	00db      	lsls	r3, r3, #3
 800cba4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cba8:	687a      	ldr	r2, [r7, #4]
 800cbaa:	4413      	add	r3, r2
 800cbac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cbba:	78fb      	ldrb	r3, [r7, #3]
 800cbbc:	f003 0307 	and.w	r3, r3, #7
 800cbc0:	b2da      	uxtb	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d101      	bne.n	800cbd4 <HAL_PCD_EP_SetStall+0x7e>
 800cbd0:	2302      	movs	r3, #2
 800cbd2:	e00e      	b.n	800cbf2 <HAL_PCD_EP_SetStall+0x9c>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	68f9      	ldr	r1, [r7, #12]
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	f006 f8b0 	bl	8012d48 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	2200      	movs	r2, #0
 800cbec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cbf0:	2300      	movs	r3, #0
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3710      	adds	r7, #16
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b084      	sub	sp, #16
 800cbfe:	af00      	add	r7, sp, #0
 800cc00:	6078      	str	r0, [r7, #4]
 800cc02:	460b      	mov	r3, r1
 800cc04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cc06:	78fb      	ldrb	r3, [r7, #3]
 800cc08:	f003 030f 	and.w	r3, r3, #15
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	7912      	ldrb	r2, [r2, #4]
 800cc10:	4293      	cmp	r3, r2
 800cc12:	d901      	bls.n	800cc18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cc14:	2301      	movs	r3, #1
 800cc16:	e040      	b.n	800cc9a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cc18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	da0e      	bge.n	800cc3e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc20:	78fb      	ldrb	r3, [r7, #3]
 800cc22:	f003 0207 	and.w	r2, r3, #7
 800cc26:	4613      	mov	r3, r2
 800cc28:	009b      	lsls	r3, r3, #2
 800cc2a:	4413      	add	r3, r2
 800cc2c:	00db      	lsls	r3, r3, #3
 800cc2e:	3310      	adds	r3, #16
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	4413      	add	r3, r2
 800cc34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	2201      	movs	r2, #1
 800cc3a:	705a      	strb	r2, [r3, #1]
 800cc3c:	e00e      	b.n	800cc5c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc3e:	78fb      	ldrb	r3, [r7, #3]
 800cc40:	f003 0207 	and.w	r2, r3, #7
 800cc44:	4613      	mov	r3, r2
 800cc46:	009b      	lsls	r3, r3, #2
 800cc48:	4413      	add	r3, r2
 800cc4a:	00db      	lsls	r3, r3, #3
 800cc4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cc50:	687a      	ldr	r2, [r7, #4]
 800cc52:	4413      	add	r3, r2
 800cc54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cc62:	78fb      	ldrb	r3, [r7, #3]
 800cc64:	f003 0307 	and.w	r3, r3, #7
 800cc68:	b2da      	uxtb	r2, r3
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d101      	bne.n	800cc7c <HAL_PCD_EP_ClrStall+0x82>
 800cc78:	2302      	movs	r3, #2
 800cc7a:	e00e      	b.n	800cc9a <HAL_PCD_EP_ClrStall+0xa0>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	68f9      	ldr	r1, [r7, #12]
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f006 f8ad 	bl	8012dea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800cc98:	2300      	movs	r3, #0
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}

0800cca2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800cca2:	b580      	push	{r7, lr}
 800cca4:	b092      	sub	sp, #72	@ 0x48
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ccaa:	e333      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ccb4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800ccb6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	f003 030f 	and.w	r3, r3, #15
 800ccbe:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800ccc2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	f040 8108 	bne.w	800cedc <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800cccc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ccce:	f003 0310 	and.w	r3, r3, #16
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d14c      	bne.n	800cd70 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	b29b      	uxth	r3, r3
 800ccde:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800cce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cce6:	813b      	strh	r3, [r7, #8]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	893b      	ldrh	r3, [r7, #8]
 800ccee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	3310      	adds	r3, #16
 800ccfe:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd08:	b29b      	uxth	r3, r3
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd0e:	781b      	ldrb	r3, [r3, #0]
 800cd10:	00db      	lsls	r3, r3, #3
 800cd12:	4413      	add	r3, r2
 800cd14:	687a      	ldr	r2, [r7, #4]
 800cd16:	6812      	ldr	r2, [r2, #0]
 800cd18:	4413      	add	r3, r2
 800cd1a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd1e:	881b      	ldrh	r3, [r3, #0]
 800cd20:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cd24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd26:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800cd28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd2a:	695a      	ldr	r2, [r3, #20]
 800cd2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd2e:	69db      	ldr	r3, [r3, #28]
 800cd30:	441a      	add	r2, r3
 800cd32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd34:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800cd36:	2100      	movs	r1, #0
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f00b fa0e 	bl	801815a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	7b1b      	ldrb	r3, [r3, #12]
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	f000 82e5 	beq.w	800d314 <PCD_EP_ISR_Handler+0x672>
 800cd4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd4c:	699b      	ldr	r3, [r3, #24]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	f040 82e0 	bne.w	800d314 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	7b1b      	ldrb	r3, [r3, #12]
 800cd58:	b2db      	uxtb	r3, r3
 800cd5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd5e:	b2da      	uxtb	r2, r3
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	731a      	strb	r2, [r3, #12]
 800cd6e:	e2d1      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd76:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	881b      	ldrh	r3, [r3, #0]
 800cd7e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800cd80:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cd82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d032      	beq.n	800cdf0 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd92:	b29b      	uxth	r3, r3
 800cd94:	461a      	mov	r2, r3
 800cd96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	00db      	lsls	r3, r3, #3
 800cd9c:	4413      	add	r3, r2
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	6812      	ldr	r2, [r2, #0]
 800cda2:	4413      	add	r3, r2
 800cda4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cda8:	881b      	ldrh	r3, [r3, #0]
 800cdaa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cdae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdb0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6818      	ldr	r0, [r3, #0]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800cdbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdbe:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800cdc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	f006 f937 	bl	8013038 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	881b      	ldrh	r3, [r3, #0]
 800cdd0:	b29a      	uxth	r2, r3
 800cdd2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cdd6:	4013      	ands	r3, r2
 800cdd8:	817b      	strh	r3, [r7, #10]
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	897a      	ldrh	r2, [r7, #10]
 800cde0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cde4:	b292      	uxth	r2, r2
 800cde6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f00b f989 	bl	8018100 <HAL_PCD_SetupStageCallback>
 800cdee:	e291      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cdf0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	f280 828d 	bge.w	800d314 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	881b      	ldrh	r3, [r3, #0]
 800ce00:	b29a      	uxth	r2, r3
 800ce02:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ce06:	4013      	ands	r3, r2
 800ce08:	81fb      	strh	r3, [r7, #14]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	89fa      	ldrh	r2, [r7, #14]
 800ce10:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ce14:	b292      	uxth	r2, r2
 800ce16:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	461a      	mov	r2, r3
 800ce24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	00db      	lsls	r3, r3, #3
 800ce2a:	4413      	add	r3, r2
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	6812      	ldr	r2, [r2, #0]
 800ce30:	4413      	add	r3, r2
 800ce32:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce36:	881b      	ldrh	r3, [r3, #0]
 800ce38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ce3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce3e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ce40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce42:	69db      	ldr	r3, [r3, #28]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d019      	beq.n	800ce7c <PCD_EP_ISR_Handler+0x1da>
 800ce48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce4a:	695b      	ldr	r3, [r3, #20]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d015      	beq.n	800ce7c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6818      	ldr	r0, [r3, #0]
 800ce54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce56:	6959      	ldr	r1, [r3, #20]
 800ce58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce5a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ce5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce5e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	f006 f8e9 	bl	8013038 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ce66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce68:	695a      	ldr	r2, [r3, #20]
 800ce6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6c:	69db      	ldr	r3, [r3, #28]
 800ce6e:	441a      	add	r2, r3
 800ce70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce72:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ce74:	2100      	movs	r1, #0
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f00b f954 	bl	8018124 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	881b      	ldrh	r3, [r3, #0]
 800ce82:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800ce84:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	f040 8242 	bne.w	800d314 <PCD_EP_ISR_Handler+0x672>
 800ce90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce92:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ce96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ce9a:	f000 823b 	beq.w	800d314 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	881b      	ldrh	r3, [r3, #0]
 800cea4:	b29b      	uxth	r3, r3
 800cea6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ceaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ceae:	81bb      	strh	r3, [r7, #12]
 800ceb0:	89bb      	ldrh	r3, [r7, #12]
 800ceb2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ceb6:	81bb      	strh	r3, [r7, #12]
 800ceb8:	89bb      	ldrh	r3, [r7, #12]
 800ceba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cebe:	81bb      	strh	r3, [r7, #12]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	89bb      	ldrh	r3, [r7, #12]
 800cec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ceca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ced2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	8013      	strh	r3, [r2, #0]
 800ceda:	e21b      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	461a      	mov	r2, r3
 800cee2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	4413      	add	r3, r2
 800ceea:	881b      	ldrh	r3, [r3, #0]
 800ceec:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800ceee:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	f280 80f1 	bge.w	800d0da <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	461a      	mov	r2, r3
 800cefe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cf02:	009b      	lsls	r3, r3, #2
 800cf04:	4413      	add	r3, r2
 800cf06:	881b      	ldrh	r3, [r3, #0]
 800cf08:	b29a      	uxth	r2, r3
 800cf0a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cf0e:	4013      	ands	r3, r2
 800cf10:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	4413      	add	r3, r2
 800cf20:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800cf22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cf26:	b292      	uxth	r2, r2
 800cf28:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cf2a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800cf2e:	4613      	mov	r3, r2
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	00db      	lsls	r3, r3, #3
 800cf36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cf3a:	687a      	ldr	r2, [r7, #4]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cf40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf42:	7b1b      	ldrb	r3, [r3, #12]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d123      	bne.n	800cf90 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	461a      	mov	r2, r3
 800cf54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	00db      	lsls	r3, r3, #3
 800cf5a:	4413      	add	r3, r2
 800cf5c:	687a      	ldr	r2, [r7, #4]
 800cf5e:	6812      	ldr	r2, [r2, #0]
 800cf60:	4413      	add	r3, r2
 800cf62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf66:	881b      	ldrh	r3, [r3, #0]
 800cf68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf6c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800cf70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	f000 808b 	beq.w	800d090 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	6818      	ldr	r0, [r3, #0]
 800cf7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf80:	6959      	ldr	r1, [r3, #20]
 800cf82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf84:	88da      	ldrh	r2, [r3, #6]
 800cf86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf8a:	f006 f855 	bl	8013038 <USB_ReadPMA>
 800cf8e:	e07f      	b.n	800d090 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800cf90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf92:	78db      	ldrb	r3, [r3, #3]
 800cf94:	2b02      	cmp	r3, #2
 800cf96:	d109      	bne.n	800cfac <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800cf98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f000 f9c6 	bl	800d330 <HAL_PCD_EP_DB_Receive>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cfaa:	e071      	b.n	800d090 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	461a      	mov	r2, r3
 800cfb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfb4:	781b      	ldrb	r3, [r3, #0]
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	4413      	add	r3, r2
 800cfba:	881b      	ldrh	r3, [r3, #0]
 800cfbc:	b29b      	uxth	r3, r3
 800cfbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfc6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	461a      	mov	r2, r3
 800cfce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfd0:	781b      	ldrb	r3, [r3, #0]
 800cfd2:	009b      	lsls	r3, r3, #2
 800cfd4:	441a      	add	r2, r3
 800cfd6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cfd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfe4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cfe8:	b29b      	uxth	r3, r3
 800cfea:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	461a      	mov	r2, r3
 800cff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	4413      	add	r3, r2
 800cffa:	881b      	ldrh	r3, [r3, #0]
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d002:	2b00      	cmp	r3, #0
 800d004:	d022      	beq.n	800d04c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d00e:	b29b      	uxth	r3, r3
 800d010:	461a      	mov	r2, r3
 800d012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	00db      	lsls	r3, r3, #3
 800d018:	4413      	add	r3, r2
 800d01a:	687a      	ldr	r2, [r7, #4]
 800d01c:	6812      	ldr	r2, [r2, #0]
 800d01e:	4413      	add	r3, r2
 800d020:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d024:	881b      	ldrh	r3, [r3, #0]
 800d026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d02a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d02e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d032:	2b00      	cmp	r3, #0
 800d034:	d02c      	beq.n	800d090 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6818      	ldr	r0, [r3, #0]
 800d03a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d03c:	6959      	ldr	r1, [r3, #20]
 800d03e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d040:	891a      	ldrh	r2, [r3, #8]
 800d042:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d046:	f005 fff7 	bl	8013038 <USB_ReadPMA>
 800d04a:	e021      	b.n	800d090 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d054:	b29b      	uxth	r3, r3
 800d056:	461a      	mov	r2, r3
 800d058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	00db      	lsls	r3, r3, #3
 800d05e:	4413      	add	r3, r2
 800d060:	687a      	ldr	r2, [r7, #4]
 800d062:	6812      	ldr	r2, [r2, #0]
 800d064:	4413      	add	r3, r2
 800d066:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d06a:	881b      	ldrh	r3, [r3, #0]
 800d06c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d070:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800d074:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d009      	beq.n	800d090 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6818      	ldr	r0, [r3, #0]
 800d080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d082:	6959      	ldr	r1, [r3, #20]
 800d084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d086:	895a      	ldrh	r2, [r3, #10]
 800d088:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d08c:	f005 ffd4 	bl	8013038 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800d090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d092:	69da      	ldr	r2, [r3, #28]
 800d094:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d098:	441a      	add	r2, r3
 800d09a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d09c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800d09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0a0:	695a      	ldr	r2, [r3, #20]
 800d0a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d0a6:	441a      	add	r2, r3
 800d0a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0aa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800d0ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ae:	699b      	ldr	r3, [r3, #24]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d005      	beq.n	800d0c0 <PCD_EP_ISR_Handler+0x41e>
 800d0b4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d0b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0ba:	691b      	ldr	r3, [r3, #16]
 800d0bc:	429a      	cmp	r2, r3
 800d0be:	d206      	bcs.n	800d0ce <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800d0c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f00b f82c 	bl	8018124 <HAL_PCD_DataOutStageCallback>
 800d0cc:	e005      	b.n	800d0da <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f005 f888 	bl	80121ea <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800d0da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	f000 8117 	beq.w	800d314 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800d0e6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800d0ea:	4613      	mov	r3, r2
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	4413      	add	r3, r2
 800d0f0:	00db      	lsls	r3, r3, #3
 800d0f2:	3310      	adds	r3, #16
 800d0f4:	687a      	ldr	r2, [r7, #4]
 800d0f6:	4413      	add	r3, r2
 800d0f8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	461a      	mov	r2, r3
 800d100:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	4413      	add	r3, r2
 800d108:	881b      	ldrh	r3, [r3, #0]
 800d10a:	b29b      	uxth	r3, r3
 800d10c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800d110:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d114:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	461a      	mov	r2, r3
 800d11c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800d120:	009b      	lsls	r3, r3, #2
 800d122:	441a      	add	r2, r3
 800d124:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d12a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d12e:	b29b      	uxth	r3, r3
 800d130:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800d132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d134:	78db      	ldrb	r3, [r3, #3]
 800d136:	2b01      	cmp	r3, #1
 800d138:	f040 80a1 	bne.w	800d27e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800d13c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d13e:	2200      	movs	r2, #0
 800d140:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800d142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d144:	7b1b      	ldrb	r3, [r3, #12]
 800d146:	2b00      	cmp	r3, #0
 800d148:	f000 8092 	beq.w	800d270 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d14c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d14e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d152:	2b00      	cmp	r3, #0
 800d154:	d046      	beq.n	800d1e4 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d158:	785b      	ldrb	r3, [r3, #1]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d126      	bne.n	800d1ac <PCD_EP_ISR_Handler+0x50a>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	617b      	str	r3, [r7, #20]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	461a      	mov	r2, r3
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	4413      	add	r3, r2
 800d174:	617b      	str	r3, [r7, #20]
 800d176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	00da      	lsls	r2, r3, #3
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	4413      	add	r3, r2
 800d180:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d184:	613b      	str	r3, [r7, #16]
 800d186:	693b      	ldr	r3, [r7, #16]
 800d188:	881b      	ldrh	r3, [r3, #0]
 800d18a:	b29b      	uxth	r3, r3
 800d18c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d190:	b29a      	uxth	r2, r3
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	801a      	strh	r2, [r3, #0]
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	881b      	ldrh	r3, [r3, #0]
 800d19a:	b29b      	uxth	r3, r3
 800d19c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1a4:	b29a      	uxth	r2, r3
 800d1a6:	693b      	ldr	r3, [r7, #16]
 800d1a8:	801a      	strh	r2, [r3, #0]
 800d1aa:	e061      	b.n	800d270 <PCD_EP_ISR_Handler+0x5ce>
 800d1ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ae:	785b      	ldrb	r3, [r3, #1]
 800d1b0:	2b01      	cmp	r3, #1
 800d1b2:	d15d      	bne.n	800d270 <PCD_EP_ISR_Handler+0x5ce>
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	61fb      	str	r3, [r7, #28]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1c2:	b29b      	uxth	r3, r3
 800d1c4:	461a      	mov	r2, r3
 800d1c6:	69fb      	ldr	r3, [r7, #28]
 800d1c8:	4413      	add	r3, r2
 800d1ca:	61fb      	str	r3, [r7, #28]
 800d1cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ce:	781b      	ldrb	r3, [r3, #0]
 800d1d0:	00da      	lsls	r2, r3, #3
 800d1d2:	69fb      	ldr	r3, [r7, #28]
 800d1d4:	4413      	add	r3, r2
 800d1d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d1da:	61bb      	str	r3, [r7, #24]
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	2200      	movs	r2, #0
 800d1e0:	801a      	strh	r2, [r3, #0]
 800d1e2:	e045      	b.n	800d270 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1ec:	785b      	ldrb	r3, [r3, #1]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d126      	bne.n	800d240 <PCD_EP_ISR_Handler+0x59e>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d200:	b29b      	uxth	r3, r3
 800d202:	461a      	mov	r2, r3
 800d204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d206:	4413      	add	r3, r2
 800d208:	627b      	str	r3, [r7, #36]	@ 0x24
 800d20a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d20c:	781b      	ldrb	r3, [r3, #0]
 800d20e:	00da      	lsls	r2, r3, #3
 800d210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d212:	4413      	add	r3, r2
 800d214:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d218:	623b      	str	r3, [r7, #32]
 800d21a:	6a3b      	ldr	r3, [r7, #32]
 800d21c:	881b      	ldrh	r3, [r3, #0]
 800d21e:	b29b      	uxth	r3, r3
 800d220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d224:	b29a      	uxth	r2, r3
 800d226:	6a3b      	ldr	r3, [r7, #32]
 800d228:	801a      	strh	r2, [r3, #0]
 800d22a:	6a3b      	ldr	r3, [r7, #32]
 800d22c:	881b      	ldrh	r3, [r3, #0]
 800d22e:	b29b      	uxth	r3, r3
 800d230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d238:	b29a      	uxth	r2, r3
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	801a      	strh	r2, [r3, #0]
 800d23e:	e017      	b.n	800d270 <PCD_EP_ISR_Handler+0x5ce>
 800d240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d242:	785b      	ldrb	r3, [r3, #1]
 800d244:	2b01      	cmp	r3, #1
 800d246:	d113      	bne.n	800d270 <PCD_EP_ISR_Handler+0x5ce>
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d250:	b29b      	uxth	r3, r3
 800d252:	461a      	mov	r2, r3
 800d254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d256:	4413      	add	r3, r2
 800d258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	00da      	lsls	r2, r3, #3
 800d260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d262:	4413      	add	r3, r2
 800d264:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d268:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d26c:	2200      	movs	r2, #0
 800d26e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	4619      	mov	r1, r3
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f00a ff6f 	bl	801815a <HAL_PCD_DataInStageCallback>
 800d27c:	e04a      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800d27e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d284:	2b00      	cmp	r3, #0
 800d286:	d13f      	bne.n	800d308 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d290:	b29b      	uxth	r3, r3
 800d292:	461a      	mov	r2, r3
 800d294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	00db      	lsls	r3, r3, #3
 800d29a:	4413      	add	r3, r2
 800d29c:	687a      	ldr	r2, [r7, #4]
 800d29e:	6812      	ldr	r2, [r2, #0]
 800d2a0:	4413      	add	r3, r2
 800d2a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d2a6:	881b      	ldrh	r3, [r3, #0]
 800d2a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d2ac:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800d2ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2b0:	699a      	ldr	r2, [r3, #24]
 800d2b2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d906      	bls.n	800d2c6 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800d2b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ba:	699a      	ldr	r2, [r3, #24]
 800d2bc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2be:	1ad2      	subs	r2, r2, r3
 800d2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2c2:	619a      	str	r2, [r3, #24]
 800d2c4:	e002      	b.n	800d2cc <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800d2c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800d2cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ce:	699b      	ldr	r3, [r3, #24]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d106      	bne.n	800d2e2 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d2d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	4619      	mov	r1, r3
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f00a ff3d 	bl	801815a <HAL_PCD_DataInStageCallback>
 800d2e0:	e018      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800d2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2e4:	695a      	ldr	r2, [r3, #20]
 800d2e6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2e8:	441a      	add	r2, r3
 800d2ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2ec:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800d2ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2f0:	69da      	ldr	r2, [r3, #28]
 800d2f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2f4:	441a      	add	r2, r3
 800d2f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2f8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d300:	4618      	mov	r0, r3
 800d302:	f004 ff72 	bl	80121ea <USB_EPStartXfer>
 800d306:	e005      	b.n	800d314 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800d308:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d30a:	461a      	mov	r2, r3
 800d30c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f000 f917 	bl	800d542 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d31c:	b29b      	uxth	r3, r3
 800d31e:	b21b      	sxth	r3, r3
 800d320:	2b00      	cmp	r3, #0
 800d322:	f6ff acc3 	blt.w	800ccac <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800d326:	2300      	movs	r3, #0
}
 800d328:	4618      	mov	r0, r3
 800d32a:	3748      	adds	r7, #72	@ 0x48
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}

0800d330 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b088      	sub	sp, #32
 800d334:	af00      	add	r7, sp, #0
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	4613      	mov	r3, r2
 800d33c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d33e:	88fb      	ldrh	r3, [r7, #6]
 800d340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d344:	2b00      	cmp	r3, #0
 800d346:	d07c      	beq.n	800d442 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d350:	b29b      	uxth	r3, r3
 800d352:	461a      	mov	r2, r3
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	00db      	lsls	r3, r3, #3
 800d35a:	4413      	add	r3, r2
 800d35c:	68fa      	ldr	r2, [r7, #12]
 800d35e:	6812      	ldr	r2, [r2, #0]
 800d360:	4413      	add	r3, r2
 800d362:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d366:	881b      	ldrh	r3, [r3, #0]
 800d368:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d36c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	699a      	ldr	r2, [r3, #24]
 800d372:	8b7b      	ldrh	r3, [r7, #26]
 800d374:	429a      	cmp	r2, r3
 800d376:	d306      	bcc.n	800d386 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	699a      	ldr	r2, [r3, #24]
 800d37c:	8b7b      	ldrh	r3, [r7, #26]
 800d37e:	1ad2      	subs	r2, r2, r3
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	619a      	str	r2, [r3, #24]
 800d384:	e002      	b.n	800d38c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	2200      	movs	r2, #0
 800d38a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	699b      	ldr	r3, [r3, #24]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d123      	bne.n	800d3dc <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	461a      	mov	r2, r3
 800d39a:	68bb      	ldr	r3, [r7, #8]
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	009b      	lsls	r3, r3, #2
 800d3a0:	4413      	add	r3, r2
 800d3a2:	881b      	ldrh	r3, [r3, #0]
 800d3a4:	b29b      	uxth	r3, r3
 800d3a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d3aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3ae:	833b      	strh	r3, [r7, #24]
 800d3b0:	8b3b      	ldrh	r3, [r7, #24]
 800d3b2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d3b6:	833b      	strh	r3, [r7, #24]
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	461a      	mov	r2, r3
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	441a      	add	r2, r3
 800d3c6:	8b3b      	ldrh	r3, [r7, #24]
 800d3c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d3dc:	88fb      	ldrh	r3, [r7, #6]
 800d3de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d01f      	beq.n	800d426 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	461a      	mov	r2, r3
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	009b      	lsls	r3, r3, #2
 800d3f2:	4413      	add	r3, r2
 800d3f4:	881b      	ldrh	r3, [r3, #0]
 800d3f6:	b29b      	uxth	r3, r3
 800d3f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d400:	82fb      	strh	r3, [r7, #22]
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	461a      	mov	r2, r3
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	441a      	add	r2, r3
 800d410:	8afb      	ldrh	r3, [r7, #22]
 800d412:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d416:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d41a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d41e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d422:	b29b      	uxth	r3, r3
 800d424:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d426:	8b7b      	ldrh	r3, [r7, #26]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	f000 8085 	beq.w	800d538 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	6818      	ldr	r0, [r3, #0]
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	6959      	ldr	r1, [r3, #20]
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	891a      	ldrh	r2, [r3, #8]
 800d43a:	8b7b      	ldrh	r3, [r7, #26]
 800d43c:	f005 fdfc 	bl	8013038 <USB_ReadPMA>
 800d440:	e07a      	b.n	800d538 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d44a:	b29b      	uxth	r3, r3
 800d44c:	461a      	mov	r2, r3
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	781b      	ldrb	r3, [r3, #0]
 800d452:	00db      	lsls	r3, r3, #3
 800d454:	4413      	add	r3, r2
 800d456:	68fa      	ldr	r2, [r7, #12]
 800d458:	6812      	ldr	r2, [r2, #0]
 800d45a:	4413      	add	r3, r2
 800d45c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d460:	881b      	ldrh	r3, [r3, #0]
 800d462:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d466:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	699a      	ldr	r2, [r3, #24]
 800d46c:	8b7b      	ldrh	r3, [r7, #26]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d306      	bcc.n	800d480 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d472:	68bb      	ldr	r3, [r7, #8]
 800d474:	699a      	ldr	r2, [r3, #24]
 800d476:	8b7b      	ldrh	r3, [r7, #26]
 800d478:	1ad2      	subs	r2, r2, r3
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	619a      	str	r2, [r3, #24]
 800d47e:	e002      	b.n	800d486 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	2200      	movs	r2, #0
 800d484:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	699b      	ldr	r3, [r3, #24]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d123      	bne.n	800d4d6 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	461a      	mov	r2, r3
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	009b      	lsls	r3, r3, #2
 800d49a:	4413      	add	r3, r2
 800d49c:	881b      	ldrh	r3, [r3, #0]
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d4a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4a8:	83fb      	strh	r3, [r7, #30]
 800d4aa:	8bfb      	ldrh	r3, [r7, #30]
 800d4ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d4b0:	83fb      	strh	r3, [r7, #30]
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	461a      	mov	r2, r3
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	009b      	lsls	r3, r3, #2
 800d4be:	441a      	add	r2, r3
 800d4c0:	8bfb      	ldrh	r3, [r7, #30]
 800d4c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d4ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d4d6:	88fb      	ldrh	r3, [r7, #6]
 800d4d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d11f      	bne.n	800d520 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	009b      	lsls	r3, r3, #2
 800d4ec:	4413      	add	r3, r2
 800d4ee:	881b      	ldrh	r3, [r3, #0]
 800d4f0:	b29b      	uxth	r3, r3
 800d4f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4fa:	83bb      	strh	r3, [r7, #28]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	461a      	mov	r2, r3
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	009b      	lsls	r3, r3, #2
 800d508:	441a      	add	r2, r3
 800d50a:	8bbb      	ldrh	r3, [r7, #28]
 800d50c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d510:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d514:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d518:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d51c:	b29b      	uxth	r3, r3
 800d51e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d520:	8b7b      	ldrh	r3, [r7, #26]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d008      	beq.n	800d538 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	6818      	ldr	r0, [r3, #0]
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	6959      	ldr	r1, [r3, #20]
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	895a      	ldrh	r2, [r3, #10]
 800d532:	8b7b      	ldrh	r3, [r7, #26]
 800d534:	f005 fd80 	bl	8013038 <USB_ReadPMA>
    }
  }

  return count;
 800d538:	8b7b      	ldrh	r3, [r7, #26]
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3720      	adds	r7, #32
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}

0800d542 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d542:	b580      	push	{r7, lr}
 800d544:	b0a6      	sub	sp, #152	@ 0x98
 800d546:	af00      	add	r7, sp, #0
 800d548:	60f8      	str	r0, [r7, #12]
 800d54a:	60b9      	str	r1, [r7, #8]
 800d54c:	4613      	mov	r3, r2
 800d54e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d550:	88fb      	ldrh	r3, [r7, #6]
 800d552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d556:	2b00      	cmp	r3, #0
 800d558:	f000 81f7 	beq.w	800d94a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d564:	b29b      	uxth	r3, r3
 800d566:	461a      	mov	r2, r3
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	781b      	ldrb	r3, [r3, #0]
 800d56c:	00db      	lsls	r3, r3, #3
 800d56e:	4413      	add	r3, r2
 800d570:	68fa      	ldr	r2, [r7, #12]
 800d572:	6812      	ldr	r2, [r2, #0]
 800d574:	4413      	add	r3, r2
 800d576:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d57a:	881b      	ldrh	r3, [r3, #0]
 800d57c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d580:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	699a      	ldr	r2, [r3, #24]
 800d588:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d907      	bls.n	800d5a0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	699a      	ldr	r2, [r3, #24]
 800d594:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d598:	1ad2      	subs	r2, r2, r3
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	619a      	str	r2, [r3, #24]
 800d59e:	e002      	b.n	800d5a6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d5a6:	68bb      	ldr	r3, [r7, #8]
 800d5a8:	699b      	ldr	r3, [r3, #24]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	f040 80e1 	bne.w	800d772 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	785b      	ldrb	r3, [r3, #1]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d126      	bne.n	800d606 <HAL_PCD_EP_DB_Transmit+0xc4>
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	461a      	mov	r2, r3
 800d5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5cc:	4413      	add	r3, r2
 800d5ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	781b      	ldrb	r3, [r3, #0]
 800d5d4:	00da      	lsls	r2, r3, #3
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	4413      	add	r3, r2
 800d5da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e2:	881b      	ldrh	r3, [r3, #0]
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5ea:	b29a      	uxth	r2, r3
 800d5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5ee:	801a      	strh	r2, [r3, #0]
 800d5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f2:	881b      	ldrh	r3, [r3, #0]
 800d5f4:	b29b      	uxth	r3, r3
 800d5f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5fe:	b29a      	uxth	r2, r3
 800d600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d602:	801a      	strh	r2, [r3, #0]
 800d604:	e01a      	b.n	800d63c <HAL_PCD_EP_DB_Transmit+0xfa>
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	785b      	ldrb	r3, [r3, #1]
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d116      	bne.n	800d63c <HAL_PCD_EP_DB_Transmit+0xfa>
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	461a      	mov	r2, r3
 800d620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d622:	4413      	add	r3, r2
 800d624:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	781b      	ldrb	r3, [r3, #0]
 800d62a:	00da      	lsls	r2, r3, #3
 800d62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d62e:	4413      	add	r3, r2
 800d630:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d634:	637b      	str	r3, [r7, #52]	@ 0x34
 800d636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d638:	2200      	movs	r2, #0
 800d63a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	785b      	ldrb	r3, [r3, #1]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d126      	bne.n	800d698 <HAL_PCD_EP_DB_Transmit+0x156>
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	623b      	str	r3, [r7, #32]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d658:	b29b      	uxth	r3, r3
 800d65a:	461a      	mov	r2, r3
 800d65c:	6a3b      	ldr	r3, [r7, #32]
 800d65e:	4413      	add	r3, r2
 800d660:	623b      	str	r3, [r7, #32]
 800d662:	68bb      	ldr	r3, [r7, #8]
 800d664:	781b      	ldrb	r3, [r3, #0]
 800d666:	00da      	lsls	r2, r3, #3
 800d668:	6a3b      	ldr	r3, [r7, #32]
 800d66a:	4413      	add	r3, r2
 800d66c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d670:	61fb      	str	r3, [r7, #28]
 800d672:	69fb      	ldr	r3, [r7, #28]
 800d674:	881b      	ldrh	r3, [r3, #0]
 800d676:	b29b      	uxth	r3, r3
 800d678:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	69fb      	ldr	r3, [r7, #28]
 800d680:	801a      	strh	r2, [r3, #0]
 800d682:	69fb      	ldr	r3, [r7, #28]
 800d684:	881b      	ldrh	r3, [r3, #0]
 800d686:	b29b      	uxth	r3, r3
 800d688:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d68c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d690:	b29a      	uxth	r2, r3
 800d692:	69fb      	ldr	r3, [r7, #28]
 800d694:	801a      	strh	r2, [r3, #0]
 800d696:	e017      	b.n	800d6c8 <HAL_PCD_EP_DB_Transmit+0x186>
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	785b      	ldrb	r3, [r3, #1]
 800d69c:	2b01      	cmp	r3, #1
 800d69e:	d113      	bne.n	800d6c8 <HAL_PCD_EP_DB_Transmit+0x186>
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6a8:	b29b      	uxth	r3, r3
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ae:	4413      	add	r3, r2
 800d6b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	781b      	ldrb	r3, [r3, #0]
 800d6b6:	00da      	lsls	r2, r3, #3
 800d6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ba:	4413      	add	r3, r2
 800d6bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	78db      	ldrb	r3, [r3, #3]
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	d123      	bne.n	800d718 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	4413      	add	r3, r2
 800d6de:	881b      	ldrh	r3, [r3, #0]
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6ea:	837b      	strh	r3, [r7, #26]
 800d6ec:	8b7b      	ldrh	r3, [r7, #26]
 800d6ee:	f083 0320 	eor.w	r3, r3, #32
 800d6f2:	837b      	strh	r3, [r7, #26]
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	461a      	mov	r2, r3
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	009b      	lsls	r3, r3, #2
 800d700:	441a      	add	r2, r3
 800d702:	8b7b      	ldrh	r3, [r7, #26]
 800d704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d70c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d714:	b29b      	uxth	r3, r3
 800d716:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	4619      	mov	r1, r3
 800d71e:	68f8      	ldr	r0, [r7, #12]
 800d720:	f00a fd1b 	bl	801815a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d724:	88fb      	ldrh	r3, [r7, #6]
 800d726:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d01f      	beq.n	800d76e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	461a      	mov	r2, r3
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	781b      	ldrb	r3, [r3, #0]
 800d738:	009b      	lsls	r3, r3, #2
 800d73a:	4413      	add	r3, r2
 800d73c:	881b      	ldrh	r3, [r3, #0]
 800d73e:	b29b      	uxth	r3, r3
 800d740:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d748:	833b      	strh	r3, [r7, #24]
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	461a      	mov	r2, r3
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	781b      	ldrb	r3, [r3, #0]
 800d754:	009b      	lsls	r3, r3, #2
 800d756:	441a      	add	r2, r3
 800d758:	8b3b      	ldrh	r3, [r7, #24]
 800d75a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d75e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d762:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	e31f      	b.n	800ddb2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d772:	88fb      	ldrh	r3, [r7, #6]
 800d774:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d021      	beq.n	800d7c0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	461a      	mov	r2, r3
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	009b      	lsls	r3, r3, #2
 800d788:	4413      	add	r3, r2
 800d78a:	881b      	ldrh	r3, [r3, #0]
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d796:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	009b      	lsls	r3, r3, #2
 800d7a6:	441a      	add	r2, r3
 800d7a8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d7ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d7b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d7c6:	2b01      	cmp	r3, #1
 800d7c8:	f040 82ca 	bne.w	800dd60 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	695a      	ldr	r2, [r3, #20]
 800d7d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7d4:	441a      	add	r2, r3
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	69da      	ldr	r2, [r3, #28]
 800d7de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7e2:	441a      	add	r2, r3
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	6a1a      	ldr	r2, [r3, #32]
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	691b      	ldr	r3, [r3, #16]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d309      	bcc.n	800d808 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	691b      	ldr	r3, [r3, #16]
 800d7f8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	6a1a      	ldr	r2, [r3, #32]
 800d7fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d800:	1ad2      	subs	r2, r2, r3
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	621a      	str	r2, [r3, #32]
 800d806:	e015      	b.n	800d834 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	6a1b      	ldr	r3, [r3, #32]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d107      	bne.n	800d820 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800d810:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d814:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	2200      	movs	r2, #0
 800d81a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d81e:	e009      	b.n	800d834 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	2200      	movs	r2, #0
 800d824:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	6a1b      	ldr	r3, [r3, #32]
 800d82c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	2200      	movs	r2, #0
 800d832:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	785b      	ldrb	r3, [r3, #1]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d15f      	bne.n	800d8fc <HAL_PCD_EP_DB_Transmit+0x3ba>
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	643b      	str	r3, [r7, #64]	@ 0x40
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	461a      	mov	r2, r3
 800d84e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d850:	4413      	add	r3, r2
 800d852:	643b      	str	r3, [r7, #64]	@ 0x40
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	00da      	lsls	r2, r3, #3
 800d85a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d85c:	4413      	add	r3, r2
 800d85e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d866:	881b      	ldrh	r3, [r3, #0]
 800d868:	b29b      	uxth	r3, r3
 800d86a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d86e:	b29a      	uxth	r2, r3
 800d870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d872:	801a      	strh	r2, [r3, #0]
 800d874:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d876:	2b00      	cmp	r3, #0
 800d878:	d10a      	bne.n	800d890 <HAL_PCD_EP_DB_Transmit+0x34e>
 800d87a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d87c:	881b      	ldrh	r3, [r3, #0]
 800d87e:	b29b      	uxth	r3, r3
 800d880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d888:	b29a      	uxth	r2, r3
 800d88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d88c:	801a      	strh	r2, [r3, #0]
 800d88e:	e051      	b.n	800d934 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d890:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d892:	2b3e      	cmp	r3, #62	@ 0x3e
 800d894:	d816      	bhi.n	800d8c4 <HAL_PCD_EP_DB_Transmit+0x382>
 800d896:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d898:	085b      	lsrs	r3, r3, #1
 800d89a:	653b      	str	r3, [r7, #80]	@ 0x50
 800d89c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d89e:	f003 0301 	and.w	r3, r3, #1
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d002      	beq.n	800d8ac <HAL_PCD_EP_DB_Transmit+0x36a>
 800d8a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8a8:	3301      	adds	r3, #1
 800d8aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ae:	881b      	ldrh	r3, [r3, #0]
 800d8b0:	b29a      	uxth	r2, r3
 800d8b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	029b      	lsls	r3, r3, #10
 800d8b8:	b29b      	uxth	r3, r3
 800d8ba:	4313      	orrs	r3, r2
 800d8bc:	b29a      	uxth	r2, r3
 800d8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8c0:	801a      	strh	r2, [r3, #0]
 800d8c2:	e037      	b.n	800d934 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d8c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8c6:	095b      	lsrs	r3, r3, #5
 800d8c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8cc:	f003 031f 	and.w	r3, r3, #31
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d102      	bne.n	800d8da <HAL_PCD_EP_DB_Transmit+0x398>
 800d8d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8d6:	3b01      	subs	r3, #1
 800d8d8:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8dc:	881b      	ldrh	r3, [r3, #0]
 800d8de:	b29a      	uxth	r2, r3
 800d8e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8e2:	b29b      	uxth	r3, r3
 800d8e4:	029b      	lsls	r3, r3, #10
 800d8e6:	b29b      	uxth	r3, r3
 800d8e8:	4313      	orrs	r3, r2
 800d8ea:	b29b      	uxth	r3, r3
 800d8ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8f4:	b29a      	uxth	r2, r3
 800d8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8f8:	801a      	strh	r2, [r3, #0]
 800d8fa:	e01b      	b.n	800d934 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	785b      	ldrb	r3, [r3, #1]
 800d900:	2b01      	cmp	r3, #1
 800d902:	d117      	bne.n	800d934 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d912:	b29b      	uxth	r3, r3
 800d914:	461a      	mov	r2, r3
 800d916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d918:	4413      	add	r3, r2
 800d91a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	00da      	lsls	r2, r3, #3
 800d922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d924:	4413      	add	r3, r2
 800d926:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d92a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d92c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d92e:	b29a      	uxth	r2, r3
 800d930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d932:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	6818      	ldr	r0, [r3, #0]
 800d938:	68bb      	ldr	r3, [r7, #8]
 800d93a:	6959      	ldr	r1, [r3, #20]
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	891a      	ldrh	r2, [r3, #8]
 800d940:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d942:	b29b      	uxth	r3, r3
 800d944:	f005 fb35 	bl	8012fb2 <USB_WritePMA>
 800d948:	e20a      	b.n	800dd60 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d952:	b29b      	uxth	r3, r3
 800d954:	461a      	mov	r2, r3
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	00db      	lsls	r3, r3, #3
 800d95c:	4413      	add	r3, r2
 800d95e:	68fa      	ldr	r2, [r7, #12]
 800d960:	6812      	ldr	r2, [r2, #0]
 800d962:	4413      	add	r3, r2
 800d964:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d968:	881b      	ldrh	r3, [r3, #0]
 800d96a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d96e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	699a      	ldr	r2, [r3, #24]
 800d976:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d97a:	429a      	cmp	r2, r3
 800d97c:	d307      	bcc.n	800d98e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	699a      	ldr	r2, [r3, #24]
 800d982:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d986:	1ad2      	subs	r2, r2, r3
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	619a      	str	r2, [r3, #24]
 800d98c:	e002      	b.n	800d994 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	2200      	movs	r2, #0
 800d992:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	699b      	ldr	r3, [r3, #24]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	f040 80f6 	bne.w	800db8a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	785b      	ldrb	r3, [r3, #1]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d126      	bne.n	800d9f4 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9b4:	b29b      	uxth	r3, r3
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9ba:	4413      	add	r3, r2
 800d9bc:	677b      	str	r3, [r7, #116]	@ 0x74
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	781b      	ldrb	r3, [r3, #0]
 800d9c2:	00da      	lsls	r2, r3, #3
 800d9c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d9c6:	4413      	add	r3, r2
 800d9c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d9cc:	673b      	str	r3, [r7, #112]	@ 0x70
 800d9ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9d0:	881b      	ldrh	r3, [r3, #0]
 800d9d2:	b29b      	uxth	r3, r3
 800d9d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9d8:	b29a      	uxth	r2, r3
 800d9da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9dc:	801a      	strh	r2, [r3, #0]
 800d9de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9e0:	881b      	ldrh	r3, [r3, #0]
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9ec:	b29a      	uxth	r2, r3
 800d9ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9f0:	801a      	strh	r2, [r3, #0]
 800d9f2:	e01a      	b.n	800da2a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	785b      	ldrb	r3, [r3, #1]
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d116      	bne.n	800da2a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da0a:	b29b      	uxth	r3, r3
 800da0c:	461a      	mov	r2, r3
 800da0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da10:	4413      	add	r3, r2
 800da12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da14:	68bb      	ldr	r3, [r7, #8]
 800da16:	781b      	ldrb	r3, [r3, #0]
 800da18:	00da      	lsls	r2, r3, #3
 800da1a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800da1c:	4413      	add	r3, r2
 800da1e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da22:	67bb      	str	r3, [r7, #120]	@ 0x78
 800da24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800da26:	2200      	movs	r2, #0
 800da28:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	785b      	ldrb	r3, [r3, #1]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d12f      	bne.n	800da9a <HAL_PCD_EP_DB_Transmit+0x558>
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da4a:	b29b      	uxth	r3, r3
 800da4c:	461a      	mov	r2, r3
 800da4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da52:	4413      	add	r3, r2
 800da54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800da58:	68bb      	ldr	r3, [r7, #8]
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	00da      	lsls	r2, r3, #3
 800da5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800da62:	4413      	add	r3, r2
 800da64:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800da6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da70:	881b      	ldrh	r3, [r3, #0]
 800da72:	b29b      	uxth	r3, r3
 800da74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da78:	b29a      	uxth	r2, r3
 800da7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da7e:	801a      	strh	r2, [r3, #0]
 800da80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da84:	881b      	ldrh	r3, [r3, #0]
 800da86:	b29b      	uxth	r3, r3
 800da88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da90:	b29a      	uxth	r2, r3
 800da92:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800da96:	801a      	strh	r2, [r3, #0]
 800da98:	e01c      	b.n	800dad4 <HAL_PCD_EP_DB_Transmit+0x592>
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	785b      	ldrb	r3, [r3, #1]
 800da9e:	2b01      	cmp	r3, #1
 800daa0:	d118      	bne.n	800dad4 <HAL_PCD_EP_DB_Transmit+0x592>
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800daaa:	b29b      	uxth	r3, r3
 800daac:	461a      	mov	r2, r3
 800daae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dab2:	4413      	add	r3, r2
 800dab4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	781b      	ldrb	r3, [r3, #0]
 800dabc:	00da      	lsls	r2, r3, #3
 800dabe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dac2:	4413      	add	r3, r2
 800dac4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dac8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dacc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dad0:	2200      	movs	r2, #0
 800dad2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	78db      	ldrb	r3, [r3, #3]
 800dad8:	2b02      	cmp	r3, #2
 800dada:	d127      	bne.n	800db2c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	461a      	mov	r2, r3
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	781b      	ldrb	r3, [r3, #0]
 800dae6:	009b      	lsls	r3, r3, #2
 800dae8:	4413      	add	r3, r2
 800daea:	881b      	ldrh	r3, [r3, #0]
 800daec:	b29b      	uxth	r3, r3
 800daee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800daf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800daf6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800dafa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800dafe:	f083 0320 	eor.w	r3, r3, #32
 800db02:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	461a      	mov	r2, r3
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	009b      	lsls	r3, r3, #2
 800db12:	441a      	add	r2, r3
 800db14:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800db18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db28:	b29b      	uxth	r3, r3
 800db2a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800db2c:	68bb      	ldr	r3, [r7, #8]
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	4619      	mov	r1, r3
 800db32:	68f8      	ldr	r0, [r7, #12]
 800db34:	f00a fb11 	bl	801815a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800db38:	88fb      	ldrh	r3, [r7, #6]
 800db3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d121      	bne.n	800db86 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	461a      	mov	r2, r3
 800db48:	68bb      	ldr	r3, [r7, #8]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	4413      	add	r3, r2
 800db50:	881b      	ldrh	r3, [r3, #0]
 800db52:	b29b      	uxth	r3, r3
 800db54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db5c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	461a      	mov	r2, r3
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	781b      	ldrb	r3, [r3, #0]
 800db6a:	009b      	lsls	r3, r3, #2
 800db6c:	441a      	add	r2, r3
 800db6e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800db72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800db7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db82:	b29b      	uxth	r3, r3
 800db84:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800db86:	2300      	movs	r3, #0
 800db88:	e113      	b.n	800ddb2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800db8a:	88fb      	ldrh	r3, [r7, #6]
 800db8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db90:	2b00      	cmp	r3, #0
 800db92:	d121      	bne.n	800dbd8 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	461a      	mov	r2, r3
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	781b      	ldrb	r3, [r3, #0]
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	4413      	add	r3, r2
 800dba2:	881b      	ldrh	r3, [r3, #0]
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbae:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	441a      	add	r2, r3
 800dbc0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800dbc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dbd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800dbd8:	68bb      	ldr	r3, [r7, #8]
 800dbda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dbde:	2b01      	cmp	r3, #1
 800dbe0:	f040 80be 	bne.w	800dd60 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	695a      	ldr	r2, [r3, #20]
 800dbe8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbec:	441a      	add	r2, r3
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	69da      	ldr	r2, [r3, #28]
 800dbf6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dbfa:	441a      	add	r2, r3
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	6a1a      	ldr	r2, [r3, #32]
 800dc04:	68bb      	ldr	r3, [r7, #8]
 800dc06:	691b      	ldr	r3, [r3, #16]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d309      	bcc.n	800dc20 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	691b      	ldr	r3, [r3, #16]
 800dc10:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800dc12:	68bb      	ldr	r3, [r7, #8]
 800dc14:	6a1a      	ldr	r2, [r3, #32]
 800dc16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc18:	1ad2      	subs	r2, r2, r3
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	621a      	str	r2, [r3, #32]
 800dc1e:	e015      	b.n	800dc4c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	6a1b      	ldr	r3, [r3, #32]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d107      	bne.n	800dc38 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800dc28:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800dc2c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800dc2e:	68bb      	ldr	r3, [r7, #8]
 800dc30:	2200      	movs	r2, #0
 800dc32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800dc36:	e009      	b.n	800dc4c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	6a1b      	ldr	r3, [r3, #32]
 800dc3c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	2200      	movs	r2, #0
 800dc42:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	2200      	movs	r2, #0
 800dc48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	785b      	ldrb	r3, [r3, #1]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d15f      	bne.n	800dd1a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	461a      	mov	r2, r3
 800dc6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc6e:	4413      	add	r3, r2
 800dc70:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	00da      	lsls	r2, r3, #3
 800dc78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc7a:	4413      	add	r3, r2
 800dc7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc80:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc84:	881b      	ldrh	r3, [r3, #0]
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc8c:	b29a      	uxth	r2, r3
 800dc8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc90:	801a      	strh	r2, [r3, #0]
 800dc92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d10a      	bne.n	800dcae <HAL_PCD_EP_DB_Transmit+0x76c>
 800dc98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc9a:	881b      	ldrh	r3, [r3, #0]
 800dc9c:	b29b      	uxth	r3, r3
 800dc9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dca2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dca6:	b29a      	uxth	r2, r3
 800dca8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcaa:	801a      	strh	r2, [r3, #0]
 800dcac:	e04e      	b.n	800dd4c <HAL_PCD_EP_DB_Transmit+0x80a>
 800dcae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcb0:	2b3e      	cmp	r3, #62	@ 0x3e
 800dcb2:	d816      	bhi.n	800dce2 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800dcb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcb6:	085b      	lsrs	r3, r3, #1
 800dcb8:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcbc:	f003 0301 	and.w	r3, r3, #1
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d002      	beq.n	800dcca <HAL_PCD_EP_DB_Transmit+0x788>
 800dcc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dccc:	881b      	ldrh	r3, [r3, #0]
 800dcce:	b29a      	uxth	r2, r3
 800dcd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcd2:	b29b      	uxth	r3, r3
 800dcd4:	029b      	lsls	r3, r3, #10
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	b29a      	uxth	r2, r3
 800dcdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcde:	801a      	strh	r2, [r3, #0]
 800dce0:	e034      	b.n	800dd4c <HAL_PCD_EP_DB_Transmit+0x80a>
 800dce2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dce4:	095b      	lsrs	r3, r3, #5
 800dce6:	663b      	str	r3, [r7, #96]	@ 0x60
 800dce8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dcea:	f003 031f 	and.w	r3, r3, #31
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d102      	bne.n	800dcf8 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800dcf2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcf4:	3b01      	subs	r3, #1
 800dcf6:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcfa:	881b      	ldrh	r3, [r3, #0]
 800dcfc:	b29a      	uxth	r2, r3
 800dcfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dd00:	b29b      	uxth	r3, r3
 800dd02:	029b      	lsls	r3, r3, #10
 800dd04:	b29b      	uxth	r3, r3
 800dd06:	4313      	orrs	r3, r2
 800dd08:	b29b      	uxth	r3, r3
 800dd0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd12:	b29a      	uxth	r2, r3
 800dd14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd16:	801a      	strh	r2, [r3, #0]
 800dd18:	e018      	b.n	800dd4c <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	785b      	ldrb	r3, [r3, #1]
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	d114      	bne.n	800dd4c <HAL_PCD_EP_DB_Transmit+0x80a>
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd30:	4413      	add	r3, r2
 800dd32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	00da      	lsls	r2, r3, #3
 800dd3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd3c:	4413      	add	r3, r2
 800dd3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd4a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	6818      	ldr	r0, [r3, #0]
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	6959      	ldr	r1, [r3, #20]
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	895a      	ldrh	r2, [r3, #10]
 800dd58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd5a:	b29b      	uxth	r3, r3
 800dd5c:	f005 f929 	bl	8012fb2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	461a      	mov	r2, r3
 800dd66:	68bb      	ldr	r3, [r7, #8]
 800dd68:	781b      	ldrb	r3, [r3, #0]
 800dd6a:	009b      	lsls	r3, r3, #2
 800dd6c:	4413      	add	r3, r2
 800dd6e:	881b      	ldrh	r3, [r3, #0]
 800dd70:	b29b      	uxth	r3, r3
 800dd72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd7a:	82fb      	strh	r3, [r7, #22]
 800dd7c:	8afb      	ldrh	r3, [r7, #22]
 800dd7e:	f083 0310 	eor.w	r3, r3, #16
 800dd82:	82fb      	strh	r3, [r7, #22]
 800dd84:	8afb      	ldrh	r3, [r7, #22]
 800dd86:	f083 0320 	eor.w	r3, r3, #32
 800dd8a:	82fb      	strh	r3, [r7, #22]
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	461a      	mov	r2, r3
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	781b      	ldrb	r3, [r3, #0]
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	441a      	add	r2, r3
 800dd9a:	8afb      	ldrh	r3, [r7, #22]
 800dd9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dda0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dda4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dda8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800ddb0:	2300      	movs	r3, #0
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3798      	adds	r7, #152	@ 0x98
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}

0800ddba <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800ddba:	b480      	push	{r7}
 800ddbc:	b087      	sub	sp, #28
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	60f8      	str	r0, [r7, #12]
 800ddc2:	607b      	str	r3, [r7, #4]
 800ddc4:	460b      	mov	r3, r1
 800ddc6:	817b      	strh	r3, [r7, #10]
 800ddc8:	4613      	mov	r3, r2
 800ddca:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800ddcc:	897b      	ldrh	r3, [r7, #10]
 800ddce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddd2:	b29b      	uxth	r3, r3
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d00b      	beq.n	800ddf0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ddd8:	897b      	ldrh	r3, [r7, #10]
 800ddda:	f003 0207 	and.w	r2, r3, #7
 800ddde:	4613      	mov	r3, r2
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4413      	add	r3, r2
 800dde4:	00db      	lsls	r3, r3, #3
 800dde6:	3310      	adds	r3, #16
 800dde8:	68fa      	ldr	r2, [r7, #12]
 800ddea:	4413      	add	r3, r2
 800ddec:	617b      	str	r3, [r7, #20]
 800ddee:	e009      	b.n	800de04 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ddf0:	897a      	ldrh	r2, [r7, #10]
 800ddf2:	4613      	mov	r3, r2
 800ddf4:	009b      	lsls	r3, r3, #2
 800ddf6:	4413      	add	r3, r2
 800ddf8:	00db      	lsls	r3, r3, #3
 800ddfa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ddfe:	68fa      	ldr	r2, [r7, #12]
 800de00:	4413      	add	r3, r2
 800de02:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800de04:	893b      	ldrh	r3, [r7, #8]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d107      	bne.n	800de1a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	2200      	movs	r2, #0
 800de0e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	b29a      	uxth	r2, r3
 800de14:	697b      	ldr	r3, [r7, #20]
 800de16:	80da      	strh	r2, [r3, #6]
 800de18:	e00b      	b.n	800de32 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	2201      	movs	r2, #1
 800de1e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	b29a      	uxth	r2, r3
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	0c1b      	lsrs	r3, r3, #16
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	697b      	ldr	r3, [r7, #20]
 800de30:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800de32:	2300      	movs	r3, #0
}
 800de34:	4618      	mov	r0, r3
 800de36:	371c      	adds	r7, #28
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr

0800de40 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800de40:	b480      	push	{r7}
 800de42:	b085      	sub	sp, #20
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	2201      	movs	r2, #1
 800de52:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	2200      	movs	r2, #0
 800de5a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800de64:	b29b      	uxth	r3, r3
 800de66:	f043 0301 	orr.w	r3, r3, #1
 800de6a:	b29a      	uxth	r2, r3
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800de78:	b29b      	uxth	r3, r3
 800de7a:	f043 0302 	orr.w	r3, r3, #2
 800de7e:	b29a      	uxth	r2, r3
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800de86:	2300      	movs	r3, #0
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3714      	adds	r7, #20
 800de8c:	46bd      	mov	sp, r7
 800de8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de92:	4770      	bx	lr

0800de94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800de94:	b480      	push	{r7}
 800de96:	b085      	sub	sp, #20
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d141      	bne.n	800df26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800dea2:	4b4b      	ldr	r3, [pc, #300]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800deaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800deae:	d131      	bne.n	800df14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800deb0:	4b47      	ldr	r3, [pc, #284]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800deb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deb6:	4a46      	ldr	r2, [pc, #280]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800deb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800debc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800dec0:	4b43      	ldr	r3, [pc, #268]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dec8:	4a41      	ldr	r2, [pc, #260]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800deca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dece:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ded0:	4b40      	ldr	r3, [pc, #256]	@ (800dfd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	2232      	movs	r2, #50	@ 0x32
 800ded6:	fb02 f303 	mul.w	r3, r2, r3
 800deda:	4a3f      	ldr	r2, [pc, #252]	@ (800dfd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800dedc:	fba2 2303 	umull	r2, r3, r2, r3
 800dee0:	0c9b      	lsrs	r3, r3, #18
 800dee2:	3301      	adds	r3, #1
 800dee4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dee6:	e002      	b.n	800deee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	3b01      	subs	r3, #1
 800deec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800deee:	4b38      	ldr	r3, [pc, #224]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800def0:	695b      	ldr	r3, [r3, #20]
 800def2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800def6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800defa:	d102      	bne.n	800df02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d1f2      	bne.n	800dee8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800df02:	4b33      	ldr	r3, [pc, #204]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df04:	695b      	ldr	r3, [r3, #20]
 800df06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df0e:	d158      	bne.n	800dfc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800df10:	2303      	movs	r3, #3
 800df12:	e057      	b.n	800dfc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df14:	4b2e      	ldr	r3, [pc, #184]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df1a:	4a2d      	ldr	r2, [pc, #180]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800df24:	e04d      	b.n	800dfc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df2c:	d141      	bne.n	800dfb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800df2e:	4b28      	ldr	r3, [pc, #160]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800df36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df3a:	d131      	bne.n	800dfa0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800df3c:	4b24      	ldr	r3, [pc, #144]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df42:	4a23      	ldr	r2, [pc, #140]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800df4c:	4b20      	ldr	r3, [pc, #128]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800df54:	4a1e      	ldr	r2, [pc, #120]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800df5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800df5c:	4b1d      	ldr	r3, [pc, #116]	@ (800dfd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	2232      	movs	r2, #50	@ 0x32
 800df62:	fb02 f303 	mul.w	r3, r2, r3
 800df66:	4a1c      	ldr	r2, [pc, #112]	@ (800dfd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800df68:	fba2 2303 	umull	r2, r3, r2, r3
 800df6c:	0c9b      	lsrs	r3, r3, #18
 800df6e:	3301      	adds	r3, #1
 800df70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df72:	e002      	b.n	800df7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	3b01      	subs	r3, #1
 800df78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800df7a:	4b15      	ldr	r3, [pc, #84]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df7c:	695b      	ldr	r3, [r3, #20]
 800df7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df86:	d102      	bne.n	800df8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d1f2      	bne.n	800df74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800df8e:	4b10      	ldr	r3, [pc, #64]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800df90:	695b      	ldr	r3, [r3, #20]
 800df92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df9a:	d112      	bne.n	800dfc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800df9c:	2303      	movs	r3, #3
 800df9e:	e011      	b.n	800dfc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dfa0:	4b0b      	ldr	r3, [pc, #44]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfa6:	4a0a      	ldr	r2, [pc, #40]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dfb0:	e007      	b.n	800dfc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800dfb2:	4b07      	ldr	r3, [pc, #28]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dfba:	4a05      	ldr	r2, [pc, #20]	@ (800dfd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dfbc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dfc0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800dfc2:	2300      	movs	r3, #0
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3714      	adds	r7, #20
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr
 800dfd0:	40007000 	.word	0x40007000
 800dfd4:	20000004 	.word	0x20000004
 800dfd8:	431bde83 	.word	0x431bde83

0800dfdc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800dfe0:	4b05      	ldr	r3, [pc, #20]	@ (800dff8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dfe2:	689b      	ldr	r3, [r3, #8]
 800dfe4:	4a04      	ldr	r2, [pc, #16]	@ (800dff8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dfe6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dfea:	6093      	str	r3, [r2, #8]
}
 800dfec:	bf00      	nop
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr
 800dff6:	bf00      	nop
 800dff8:	40007000 	.word	0x40007000

0800dffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b088      	sub	sp, #32
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d101      	bne.n	800e00e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e00a:	2301      	movs	r3, #1
 800e00c:	e2fe      	b.n	800e60c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f003 0301 	and.w	r3, r3, #1
 800e016:	2b00      	cmp	r3, #0
 800e018:	d075      	beq.n	800e106 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e01a:	4b97      	ldr	r3, [pc, #604]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e01c:	689b      	ldr	r3, [r3, #8]
 800e01e:	f003 030c 	and.w	r3, r3, #12
 800e022:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e024:	4b94      	ldr	r3, [pc, #592]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e026:	68db      	ldr	r3, [r3, #12]
 800e028:	f003 0303 	and.w	r3, r3, #3
 800e02c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800e02e:	69bb      	ldr	r3, [r7, #24]
 800e030:	2b0c      	cmp	r3, #12
 800e032:	d102      	bne.n	800e03a <HAL_RCC_OscConfig+0x3e>
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	2b03      	cmp	r3, #3
 800e038:	d002      	beq.n	800e040 <HAL_RCC_OscConfig+0x44>
 800e03a:	69bb      	ldr	r3, [r7, #24]
 800e03c:	2b08      	cmp	r3, #8
 800e03e:	d10b      	bne.n	800e058 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e040:	4b8d      	ldr	r3, [pc, #564]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d05b      	beq.n	800e104 <HAL_RCC_OscConfig+0x108>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	685b      	ldr	r3, [r3, #4]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d157      	bne.n	800e104 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800e054:	2301      	movs	r3, #1
 800e056:	e2d9      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e060:	d106      	bne.n	800e070 <HAL_RCC_OscConfig+0x74>
 800e062:	4b85      	ldr	r3, [pc, #532]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	4a84      	ldr	r2, [pc, #528]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e06c:	6013      	str	r3, [r2, #0]
 800e06e:	e01d      	b.n	800e0ac <HAL_RCC_OscConfig+0xb0>
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e078:	d10c      	bne.n	800e094 <HAL_RCC_OscConfig+0x98>
 800e07a:	4b7f      	ldr	r3, [pc, #508]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	4a7e      	ldr	r2, [pc, #504]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e084:	6013      	str	r3, [r2, #0]
 800e086:	4b7c      	ldr	r3, [pc, #496]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	4a7b      	ldr	r2, [pc, #492]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e08c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e090:	6013      	str	r3, [r2, #0]
 800e092:	e00b      	b.n	800e0ac <HAL_RCC_OscConfig+0xb0>
 800e094:	4b78      	ldr	r3, [pc, #480]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	4a77      	ldr	r2, [pc, #476]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e09a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e09e:	6013      	str	r3, [r2, #0]
 800e0a0:	4b75      	ldr	r3, [pc, #468]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	4a74      	ldr	r2, [pc, #464]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e0a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e0aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	685b      	ldr	r3, [r3, #4]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d013      	beq.n	800e0dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0b4:	f7fa fdd6 	bl	8008c64 <HAL_GetTick>
 800e0b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e0ba:	e008      	b.n	800e0ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0bc:	f7fa fdd2 	bl	8008c64 <HAL_GetTick>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	1ad3      	subs	r3, r2, r3
 800e0c6:	2b64      	cmp	r3, #100	@ 0x64
 800e0c8:	d901      	bls.n	800e0ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	e29e      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e0ce:	4b6a      	ldr	r3, [pc, #424]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d0f0      	beq.n	800e0bc <HAL_RCC_OscConfig+0xc0>
 800e0da:	e014      	b.n	800e106 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0dc:	f7fa fdc2 	bl	8008c64 <HAL_GetTick>
 800e0e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e0e2:	e008      	b.n	800e0f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e0e4:	f7fa fdbe 	bl	8008c64 <HAL_GetTick>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	1ad3      	subs	r3, r2, r3
 800e0ee:	2b64      	cmp	r3, #100	@ 0x64
 800e0f0:	d901      	bls.n	800e0f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e0f2:	2303      	movs	r3, #3
 800e0f4:	e28a      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800e0f6:	4b60      	ldr	r3, [pc, #384]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d1f0      	bne.n	800e0e4 <HAL_RCC_OscConfig+0xe8>
 800e102:	e000      	b.n	800e106 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f003 0302 	and.w	r3, r3, #2
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d075      	beq.n	800e1fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e112:	4b59      	ldr	r3, [pc, #356]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e114:	689b      	ldr	r3, [r3, #8]
 800e116:	f003 030c 	and.w	r3, r3, #12
 800e11a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e11c:	4b56      	ldr	r3, [pc, #344]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e11e:	68db      	ldr	r3, [r3, #12]
 800e120:	f003 0303 	and.w	r3, r3, #3
 800e124:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800e126:	69bb      	ldr	r3, [r7, #24]
 800e128:	2b0c      	cmp	r3, #12
 800e12a:	d102      	bne.n	800e132 <HAL_RCC_OscConfig+0x136>
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	2b02      	cmp	r3, #2
 800e130:	d002      	beq.n	800e138 <HAL_RCC_OscConfig+0x13c>
 800e132:	69bb      	ldr	r3, [r7, #24]
 800e134:	2b04      	cmp	r3, #4
 800e136:	d11f      	bne.n	800e178 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e138:	4b4f      	ldr	r3, [pc, #316]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e140:	2b00      	cmp	r3, #0
 800e142:	d005      	beq.n	800e150 <HAL_RCC_OscConfig+0x154>
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	68db      	ldr	r3, [r3, #12]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d101      	bne.n	800e150 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800e14c:	2301      	movs	r3, #1
 800e14e:	e25d      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e150:	4b49      	ldr	r3, [pc, #292]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e152:	685b      	ldr	r3, [r3, #4]
 800e154:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	691b      	ldr	r3, [r3, #16]
 800e15c:	061b      	lsls	r3, r3, #24
 800e15e:	4946      	ldr	r1, [pc, #280]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e160:	4313      	orrs	r3, r2
 800e162:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800e164:	4b45      	ldr	r3, [pc, #276]	@ (800e27c <HAL_RCC_OscConfig+0x280>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	4618      	mov	r0, r3
 800e16a:	f7fa fd2f 	bl	8008bcc <HAL_InitTick>
 800e16e:	4603      	mov	r3, r0
 800e170:	2b00      	cmp	r3, #0
 800e172:	d043      	beq.n	800e1fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800e174:	2301      	movs	r3, #1
 800e176:	e249      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	68db      	ldr	r3, [r3, #12]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d023      	beq.n	800e1c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e180:	4b3d      	ldr	r3, [pc, #244]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4a3c      	ldr	r2, [pc, #240]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e18a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e18c:	f7fa fd6a 	bl	8008c64 <HAL_GetTick>
 800e190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e192:	e008      	b.n	800e1a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e194:	f7fa fd66 	bl	8008c64 <HAL_GetTick>
 800e198:	4602      	mov	r2, r0
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	1ad3      	subs	r3, r2, r3
 800e19e:	2b02      	cmp	r3, #2
 800e1a0:	d901      	bls.n	800e1a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e1a2:	2303      	movs	r3, #3
 800e1a4:	e232      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e1a6:	4b34      	ldr	r3, [pc, #208]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d0f0      	beq.n	800e194 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e1b2:	4b31      	ldr	r3, [pc, #196]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1b4:	685b      	ldr	r3, [r3, #4]
 800e1b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	061b      	lsls	r3, r3, #24
 800e1c0:	492d      	ldr	r1, [pc, #180]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	604b      	str	r3, [r1, #4]
 800e1c6:	e01a      	b.n	800e1fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e1c8:	4b2b      	ldr	r3, [pc, #172]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	4a2a      	ldr	r2, [pc, #168]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1d4:	f7fa fd46 	bl	8008c64 <HAL_GetTick>
 800e1d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e1da:	e008      	b.n	800e1ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e1dc:	f7fa fd42 	bl	8008c64 <HAL_GetTick>
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	693b      	ldr	r3, [r7, #16]
 800e1e4:	1ad3      	subs	r3, r2, r3
 800e1e6:	2b02      	cmp	r3, #2
 800e1e8:	d901      	bls.n	800e1ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800e1ea:	2303      	movs	r3, #3
 800e1ec:	e20e      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800e1ee:	4b22      	ldr	r3, [pc, #136]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d1f0      	bne.n	800e1dc <HAL_RCC_OscConfig+0x1e0>
 800e1fa:	e000      	b.n	800e1fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e1fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	f003 0308 	and.w	r3, r3, #8
 800e206:	2b00      	cmp	r3, #0
 800e208:	d041      	beq.n	800e28e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	695b      	ldr	r3, [r3, #20]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d01c      	beq.n	800e24c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e212:	4b19      	ldr	r3, [pc, #100]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e218:	4a17      	ldr	r2, [pc, #92]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e21a:	f043 0301 	orr.w	r3, r3, #1
 800e21e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e222:	f7fa fd1f 	bl	8008c64 <HAL_GetTick>
 800e226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e228:	e008      	b.n	800e23c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e22a:	f7fa fd1b 	bl	8008c64 <HAL_GetTick>
 800e22e:	4602      	mov	r2, r0
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	1ad3      	subs	r3, r2, r3
 800e234:	2b02      	cmp	r3, #2
 800e236:	d901      	bls.n	800e23c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800e238:	2303      	movs	r3, #3
 800e23a:	e1e7      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800e23c:	4b0e      	ldr	r3, [pc, #56]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e23e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e242:	f003 0302 	and.w	r3, r3, #2
 800e246:	2b00      	cmp	r3, #0
 800e248:	d0ef      	beq.n	800e22a <HAL_RCC_OscConfig+0x22e>
 800e24a:	e020      	b.n	800e28e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e24c:	4b0a      	ldr	r3, [pc, #40]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e24e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e252:	4a09      	ldr	r2, [pc, #36]	@ (800e278 <HAL_RCC_OscConfig+0x27c>)
 800e254:	f023 0301 	bic.w	r3, r3, #1
 800e258:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e25c:	f7fa fd02 	bl	8008c64 <HAL_GetTick>
 800e260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e262:	e00d      	b.n	800e280 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e264:	f7fa fcfe 	bl	8008c64 <HAL_GetTick>
 800e268:	4602      	mov	r2, r0
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	1ad3      	subs	r3, r2, r3
 800e26e:	2b02      	cmp	r3, #2
 800e270:	d906      	bls.n	800e280 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800e272:	2303      	movs	r3, #3
 800e274:	e1ca      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
 800e276:	bf00      	nop
 800e278:	40021000 	.word	0x40021000
 800e27c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800e280:	4b8c      	ldr	r3, [pc, #560]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e286:	f003 0302 	and.w	r3, r3, #2
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d1ea      	bne.n	800e264 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	f003 0304 	and.w	r3, r3, #4
 800e296:	2b00      	cmp	r3, #0
 800e298:	f000 80a6 	beq.w	800e3e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e29c:	2300      	movs	r3, #0
 800e29e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800e2a0:	4b84      	ldr	r3, [pc, #528]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e2a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d101      	bne.n	800e2b0 <HAL_RCC_OscConfig+0x2b4>
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	e000      	b.n	800e2b2 <HAL_RCC_OscConfig+0x2b6>
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d00d      	beq.n	800e2d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e2b6:	4b7f      	ldr	r3, [pc, #508]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e2b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2ba:	4a7e      	ldr	r2, [pc, #504]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e2bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e2c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800e2c2:	4b7c      	ldr	r3, [pc, #496]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e2c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e2ca:	60fb      	str	r3, [r7, #12]
 800e2cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2d2:	4b79      	ldr	r3, [pc, #484]	@ (800e4b8 <HAL_RCC_OscConfig+0x4bc>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d118      	bne.n	800e310 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e2de:	4b76      	ldr	r3, [pc, #472]	@ (800e4b8 <HAL_RCC_OscConfig+0x4bc>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	4a75      	ldr	r2, [pc, #468]	@ (800e4b8 <HAL_RCC_OscConfig+0x4bc>)
 800e2e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e2e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e2ea:	f7fa fcbb 	bl	8008c64 <HAL_GetTick>
 800e2ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e2f0:	e008      	b.n	800e304 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e2f2:	f7fa fcb7 	bl	8008c64 <HAL_GetTick>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	1ad3      	subs	r3, r2, r3
 800e2fc:	2b02      	cmp	r3, #2
 800e2fe:	d901      	bls.n	800e304 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800e300:	2303      	movs	r3, #3
 800e302:	e183      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e304:	4b6c      	ldr	r3, [pc, #432]	@ (800e4b8 <HAL_RCC_OscConfig+0x4bc>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d0f0      	beq.n	800e2f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	689b      	ldr	r3, [r3, #8]
 800e314:	2b01      	cmp	r3, #1
 800e316:	d108      	bne.n	800e32a <HAL_RCC_OscConfig+0x32e>
 800e318:	4b66      	ldr	r3, [pc, #408]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e31a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e31e:	4a65      	ldr	r2, [pc, #404]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e320:	f043 0301 	orr.w	r3, r3, #1
 800e324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e328:	e024      	b.n	800e374 <HAL_RCC_OscConfig+0x378>
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	689b      	ldr	r3, [r3, #8]
 800e32e:	2b05      	cmp	r3, #5
 800e330:	d110      	bne.n	800e354 <HAL_RCC_OscConfig+0x358>
 800e332:	4b60      	ldr	r3, [pc, #384]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e338:	4a5e      	ldr	r2, [pc, #376]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e33a:	f043 0304 	orr.w	r3, r3, #4
 800e33e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e342:	4b5c      	ldr	r3, [pc, #368]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e348:	4a5a      	ldr	r2, [pc, #360]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e34a:	f043 0301 	orr.w	r3, r3, #1
 800e34e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e352:	e00f      	b.n	800e374 <HAL_RCC_OscConfig+0x378>
 800e354:	4b57      	ldr	r3, [pc, #348]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e35a:	4a56      	ldr	r2, [pc, #344]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e35c:	f023 0301 	bic.w	r3, r3, #1
 800e360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e364:	4b53      	ldr	r3, [pc, #332]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e36a:	4a52      	ldr	r2, [pc, #328]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e36c:	f023 0304 	bic.w	r3, r3, #4
 800e370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d016      	beq.n	800e3aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e37c:	f7fa fc72 	bl	8008c64 <HAL_GetTick>
 800e380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e382:	e00a      	b.n	800e39a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e384:	f7fa fc6e 	bl	8008c64 <HAL_GetTick>
 800e388:	4602      	mov	r2, r0
 800e38a:	693b      	ldr	r3, [r7, #16]
 800e38c:	1ad3      	subs	r3, r2, r3
 800e38e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e392:	4293      	cmp	r3, r2
 800e394:	d901      	bls.n	800e39a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800e396:	2303      	movs	r3, #3
 800e398:	e138      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e39a:	4b46      	ldr	r3, [pc, #280]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e39c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3a0:	f003 0302 	and.w	r3, r3, #2
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d0ed      	beq.n	800e384 <HAL_RCC_OscConfig+0x388>
 800e3a8:	e015      	b.n	800e3d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3aa:	f7fa fc5b 	bl	8008c64 <HAL_GetTick>
 800e3ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e3b0:	e00a      	b.n	800e3c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e3b2:	f7fa fc57 	bl	8008c64 <HAL_GetTick>
 800e3b6:	4602      	mov	r2, r0
 800e3b8:	693b      	ldr	r3, [r7, #16]
 800e3ba:	1ad3      	subs	r3, r2, r3
 800e3bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d901      	bls.n	800e3c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800e3c4:	2303      	movs	r3, #3
 800e3c6:	e121      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e3c8:	4b3a      	ldr	r3, [pc, #232]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e3ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3ce:	f003 0302 	and.w	r3, r3, #2
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d1ed      	bne.n	800e3b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e3d6:	7ffb      	ldrb	r3, [r7, #31]
 800e3d8:	2b01      	cmp	r3, #1
 800e3da:	d105      	bne.n	800e3e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e3dc:	4b35      	ldr	r3, [pc, #212]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e3de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3e0:	4a34      	ldr	r2, [pc, #208]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e3e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e3e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f003 0320 	and.w	r3, r3, #32
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d03c      	beq.n	800e46e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	699b      	ldr	r3, [r3, #24]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d01c      	beq.n	800e436 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e3fc:	4b2d      	ldr	r3, [pc, #180]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e3fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e402:	4a2c      	ldr	r2, [pc, #176]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e404:	f043 0301 	orr.w	r3, r3, #1
 800e408:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e40c:	f7fa fc2a 	bl	8008c64 <HAL_GetTick>
 800e410:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e412:	e008      	b.n	800e426 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e414:	f7fa fc26 	bl	8008c64 <HAL_GetTick>
 800e418:	4602      	mov	r2, r0
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	1ad3      	subs	r3, r2, r3
 800e41e:	2b02      	cmp	r3, #2
 800e420:	d901      	bls.n	800e426 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800e422:	2303      	movs	r3, #3
 800e424:	e0f2      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e426:	4b23      	ldr	r3, [pc, #140]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e428:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e42c:	f003 0302 	and.w	r3, r3, #2
 800e430:	2b00      	cmp	r3, #0
 800e432:	d0ef      	beq.n	800e414 <HAL_RCC_OscConfig+0x418>
 800e434:	e01b      	b.n	800e46e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e436:	4b1f      	ldr	r3, [pc, #124]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e438:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e43c:	4a1d      	ldr	r2, [pc, #116]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e43e:	f023 0301 	bic.w	r3, r3, #1
 800e442:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e446:	f7fa fc0d 	bl	8008c64 <HAL_GetTick>
 800e44a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e44c:	e008      	b.n	800e460 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e44e:	f7fa fc09 	bl	8008c64 <HAL_GetTick>
 800e452:	4602      	mov	r2, r0
 800e454:	693b      	ldr	r3, [r7, #16]
 800e456:	1ad3      	subs	r3, r2, r3
 800e458:	2b02      	cmp	r3, #2
 800e45a:	d901      	bls.n	800e460 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800e45c:	2303      	movs	r3, #3
 800e45e:	e0d5      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e460:	4b14      	ldr	r3, [pc, #80]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e462:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e466:	f003 0302 	and.w	r3, r3, #2
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d1ef      	bne.n	800e44e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	69db      	ldr	r3, [r3, #28]
 800e472:	2b00      	cmp	r3, #0
 800e474:	f000 80c9 	beq.w	800e60a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e478:	4b0e      	ldr	r3, [pc, #56]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e47a:	689b      	ldr	r3, [r3, #8]
 800e47c:	f003 030c 	and.w	r3, r3, #12
 800e480:	2b0c      	cmp	r3, #12
 800e482:	f000 8083 	beq.w	800e58c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	69db      	ldr	r3, [r3, #28]
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d15e      	bne.n	800e54c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e48e:	4b09      	ldr	r3, [pc, #36]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	4a08      	ldr	r2, [pc, #32]	@ (800e4b4 <HAL_RCC_OscConfig+0x4b8>)
 800e494:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e49a:	f7fa fbe3 	bl	8008c64 <HAL_GetTick>
 800e49e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e4a0:	e00c      	b.n	800e4bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e4a2:	f7fa fbdf 	bl	8008c64 <HAL_GetTick>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	693b      	ldr	r3, [r7, #16]
 800e4aa:	1ad3      	subs	r3, r2, r3
 800e4ac:	2b02      	cmp	r3, #2
 800e4ae:	d905      	bls.n	800e4bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e4b0:	2303      	movs	r3, #3
 800e4b2:	e0ab      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
 800e4b4:	40021000 	.word	0x40021000
 800e4b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e4bc:	4b55      	ldr	r3, [pc, #340]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d1ec      	bne.n	800e4a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e4c8:	4b52      	ldr	r3, [pc, #328]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e4ca:	68da      	ldr	r2, [r3, #12]
 800e4cc:	4b52      	ldr	r3, [pc, #328]	@ (800e618 <HAL_RCC_OscConfig+0x61c>)
 800e4ce:	4013      	ands	r3, r2
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	6a11      	ldr	r1, [r2, #32]
 800e4d4:	687a      	ldr	r2, [r7, #4]
 800e4d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e4d8:	3a01      	subs	r2, #1
 800e4da:	0112      	lsls	r2, r2, #4
 800e4dc:	4311      	orrs	r1, r2
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e4e2:	0212      	lsls	r2, r2, #8
 800e4e4:	4311      	orrs	r1, r2
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e4ea:	0852      	lsrs	r2, r2, #1
 800e4ec:	3a01      	subs	r2, #1
 800e4ee:	0552      	lsls	r2, r2, #21
 800e4f0:	4311      	orrs	r1, r2
 800e4f2:	687a      	ldr	r2, [r7, #4]
 800e4f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e4f6:	0852      	lsrs	r2, r2, #1
 800e4f8:	3a01      	subs	r2, #1
 800e4fa:	0652      	lsls	r2, r2, #25
 800e4fc:	4311      	orrs	r1, r2
 800e4fe:	687a      	ldr	r2, [r7, #4]
 800e500:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e502:	06d2      	lsls	r2, r2, #27
 800e504:	430a      	orrs	r2, r1
 800e506:	4943      	ldr	r1, [pc, #268]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e508:	4313      	orrs	r3, r2
 800e50a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e50c:	4b41      	ldr	r3, [pc, #260]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	4a40      	ldr	r2, [pc, #256]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e516:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e518:	4b3e      	ldr	r3, [pc, #248]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	4a3d      	ldr	r2, [pc, #244]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e51e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e522:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e524:	f7fa fb9e 	bl	8008c64 <HAL_GetTick>
 800e528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e52a:	e008      	b.n	800e53e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e52c:	f7fa fb9a 	bl	8008c64 <HAL_GetTick>
 800e530:	4602      	mov	r2, r0
 800e532:	693b      	ldr	r3, [r7, #16]
 800e534:	1ad3      	subs	r3, r2, r3
 800e536:	2b02      	cmp	r3, #2
 800e538:	d901      	bls.n	800e53e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	e066      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e53e:	4b35      	ldr	r3, [pc, #212]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e546:	2b00      	cmp	r3, #0
 800e548:	d0f0      	beq.n	800e52c <HAL_RCC_OscConfig+0x530>
 800e54a:	e05e      	b.n	800e60a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e54c:	4b31      	ldr	r3, [pc, #196]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	4a30      	ldr	r2, [pc, #192]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e552:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e556:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e558:	f7fa fb84 	bl	8008c64 <HAL_GetTick>
 800e55c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e55e:	e008      	b.n	800e572 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e560:	f7fa fb80 	bl	8008c64 <HAL_GetTick>
 800e564:	4602      	mov	r2, r0
 800e566:	693b      	ldr	r3, [r7, #16]
 800e568:	1ad3      	subs	r3, r2, r3
 800e56a:	2b02      	cmp	r3, #2
 800e56c:	d901      	bls.n	800e572 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e56e:	2303      	movs	r3, #3
 800e570:	e04c      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e572:	4b28      	ldr	r3, [pc, #160]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1f0      	bne.n	800e560 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e57e:	4b25      	ldr	r3, [pc, #148]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e580:	68da      	ldr	r2, [r3, #12]
 800e582:	4924      	ldr	r1, [pc, #144]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e584:	4b25      	ldr	r3, [pc, #148]	@ (800e61c <HAL_RCC_OscConfig+0x620>)
 800e586:	4013      	ands	r3, r2
 800e588:	60cb      	str	r3, [r1, #12]
 800e58a:	e03e      	b.n	800e60a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	69db      	ldr	r3, [r3, #28]
 800e590:	2b01      	cmp	r3, #1
 800e592:	d101      	bne.n	800e598 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e594:	2301      	movs	r3, #1
 800e596:	e039      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e598:	4b1e      	ldr	r3, [pc, #120]	@ (800e614 <HAL_RCC_OscConfig+0x618>)
 800e59a:	68db      	ldr	r3, [r3, #12]
 800e59c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	f003 0203 	and.w	r2, r3, #3
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	6a1b      	ldr	r3, [r3, #32]
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d12c      	bne.n	800e606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e5ac:	697b      	ldr	r3, [r7, #20]
 800e5ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5b6:	3b01      	subs	r3, #1
 800e5b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d123      	bne.n	800e606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d11b      	bne.n	800e606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d113      	bne.n	800e606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5e8:	085b      	lsrs	r3, r3, #1
 800e5ea:	3b01      	subs	r3, #1
 800e5ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e5ee:	429a      	cmp	r2, r3
 800e5f0:	d109      	bne.n	800e606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5fc:	085b      	lsrs	r3, r3, #1
 800e5fe:	3b01      	subs	r3, #1
 800e600:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e602:	429a      	cmp	r2, r3
 800e604:	d001      	beq.n	800e60a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e606:	2301      	movs	r3, #1
 800e608:	e000      	b.n	800e60c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3720      	adds	r7, #32
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}
 800e614:	40021000 	.word	0x40021000
 800e618:	019f800c 	.word	0x019f800c
 800e61c:	feeefffc 	.word	0xfeeefffc

0800e620 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e620:	b580      	push	{r7, lr}
 800e622:	b086      	sub	sp, #24
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e62a:	2300      	movs	r3, #0
 800e62c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d101      	bne.n	800e638 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e634:	2301      	movs	r3, #1
 800e636:	e11e      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e638:	4b91      	ldr	r3, [pc, #580]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f003 030f 	and.w	r3, r3, #15
 800e640:	683a      	ldr	r2, [r7, #0]
 800e642:	429a      	cmp	r2, r3
 800e644:	d910      	bls.n	800e668 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e646:	4b8e      	ldr	r3, [pc, #568]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	f023 020f 	bic.w	r2, r3, #15
 800e64e:	498c      	ldr	r1, [pc, #560]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	4313      	orrs	r3, r2
 800e654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e656:	4b8a      	ldr	r3, [pc, #552]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	f003 030f 	and.w	r3, r3, #15
 800e65e:	683a      	ldr	r2, [r7, #0]
 800e660:	429a      	cmp	r2, r3
 800e662:	d001      	beq.n	800e668 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e664:	2301      	movs	r3, #1
 800e666:	e106      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f003 0301 	and.w	r3, r3, #1
 800e670:	2b00      	cmp	r3, #0
 800e672:	d073      	beq.n	800e75c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	2b03      	cmp	r3, #3
 800e67a:	d129      	bne.n	800e6d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e67c:	4b81      	ldr	r3, [pc, #516]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e684:	2b00      	cmp	r3, #0
 800e686:	d101      	bne.n	800e68c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e688:	2301      	movs	r3, #1
 800e68a:	e0f4      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e68c:	f000 f99e 	bl	800e9cc <RCC_GetSysClockFreqFromPLLSource>
 800e690:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e692:	693b      	ldr	r3, [r7, #16]
 800e694:	4a7c      	ldr	r2, [pc, #496]	@ (800e888 <HAL_RCC_ClockConfig+0x268>)
 800e696:	4293      	cmp	r3, r2
 800e698:	d93f      	bls.n	800e71a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e69a:	4b7a      	ldr	r3, [pc, #488]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e69c:	689b      	ldr	r3, [r3, #8]
 800e69e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d009      	beq.n	800e6ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d033      	beq.n	800e71a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d12f      	bne.n	800e71a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e6ba:	4b72      	ldr	r3, [pc, #456]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e6bc:	689b      	ldr	r3, [r3, #8]
 800e6be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e6c2:	4a70      	ldr	r2, [pc, #448]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e6c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e6ca:	2380      	movs	r3, #128	@ 0x80
 800e6cc:	617b      	str	r3, [r7, #20]
 800e6ce:	e024      	b.n	800e71a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	685b      	ldr	r3, [r3, #4]
 800e6d4:	2b02      	cmp	r3, #2
 800e6d6:	d107      	bne.n	800e6e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e6d8:	4b6a      	ldr	r3, [pc, #424]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d109      	bne.n	800e6f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e6e4:	2301      	movs	r3, #1
 800e6e6:	e0c6      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e6e8:	4b66      	ldr	r3, [pc, #408]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d101      	bne.n	800e6f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	e0be      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e6f8:	f000 f8ce 	bl	800e898 <HAL_RCC_GetSysClockFreq>
 800e6fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	4a61      	ldr	r2, [pc, #388]	@ (800e888 <HAL_RCC_ClockConfig+0x268>)
 800e702:	4293      	cmp	r3, r2
 800e704:	d909      	bls.n	800e71a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e706:	4b5f      	ldr	r3, [pc, #380]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e708:	689b      	ldr	r3, [r3, #8]
 800e70a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e70e:	4a5d      	ldr	r2, [pc, #372]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e714:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e716:	2380      	movs	r3, #128	@ 0x80
 800e718:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e71a:	4b5a      	ldr	r3, [pc, #360]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e71c:	689b      	ldr	r3, [r3, #8]
 800e71e:	f023 0203 	bic.w	r2, r3, #3
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	685b      	ldr	r3, [r3, #4]
 800e726:	4957      	ldr	r1, [pc, #348]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e728:	4313      	orrs	r3, r2
 800e72a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e72c:	f7fa fa9a 	bl	8008c64 <HAL_GetTick>
 800e730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e732:	e00a      	b.n	800e74a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e734:	f7fa fa96 	bl	8008c64 <HAL_GetTick>
 800e738:	4602      	mov	r2, r0
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	1ad3      	subs	r3, r2, r3
 800e73e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e742:	4293      	cmp	r3, r2
 800e744:	d901      	bls.n	800e74a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e746:	2303      	movs	r3, #3
 800e748:	e095      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e74a:	4b4e      	ldr	r3, [pc, #312]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e74c:	689b      	ldr	r3, [r3, #8]
 800e74e:	f003 020c 	and.w	r2, r3, #12
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	009b      	lsls	r3, r3, #2
 800e758:	429a      	cmp	r2, r3
 800e75a:	d1eb      	bne.n	800e734 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	f003 0302 	and.w	r3, r3, #2
 800e764:	2b00      	cmp	r3, #0
 800e766:	d023      	beq.n	800e7b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f003 0304 	and.w	r3, r3, #4
 800e770:	2b00      	cmp	r3, #0
 800e772:	d005      	beq.n	800e780 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e774:	4b43      	ldr	r3, [pc, #268]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e776:	689b      	ldr	r3, [r3, #8]
 800e778:	4a42      	ldr	r2, [pc, #264]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e77a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e77e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f003 0308 	and.w	r3, r3, #8
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d007      	beq.n	800e79c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e78c:	4b3d      	ldr	r3, [pc, #244]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e78e:	689b      	ldr	r3, [r3, #8]
 800e790:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e794:	4a3b      	ldr	r2, [pc, #236]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e796:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e79a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e79c:	4b39      	ldr	r3, [pc, #228]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e79e:	689b      	ldr	r3, [r3, #8]
 800e7a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	689b      	ldr	r3, [r3, #8]
 800e7a8:	4936      	ldr	r1, [pc, #216]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	608b      	str	r3, [r1, #8]
 800e7ae:	e008      	b.n	800e7c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	2b80      	cmp	r3, #128	@ 0x80
 800e7b4:	d105      	bne.n	800e7c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e7b6:	4b33      	ldr	r3, [pc, #204]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e7b8:	689b      	ldr	r3, [r3, #8]
 800e7ba:	4a32      	ldr	r2, [pc, #200]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e7bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e7c2:	4b2f      	ldr	r3, [pc, #188]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f003 030f 	and.w	r3, r3, #15
 800e7ca:	683a      	ldr	r2, [r7, #0]
 800e7cc:	429a      	cmp	r2, r3
 800e7ce:	d21d      	bcs.n	800e80c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e7d0:	4b2b      	ldr	r3, [pc, #172]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f023 020f 	bic.w	r2, r3, #15
 800e7d8:	4929      	ldr	r1, [pc, #164]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	4313      	orrs	r3, r2
 800e7de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e7e0:	f7fa fa40 	bl	8008c64 <HAL_GetTick>
 800e7e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e7e6:	e00a      	b.n	800e7fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e7e8:	f7fa fa3c 	bl	8008c64 <HAL_GetTick>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	1ad3      	subs	r3, r2, r3
 800e7f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e7f6:	4293      	cmp	r3, r2
 800e7f8:	d901      	bls.n	800e7fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e7fa:	2303      	movs	r3, #3
 800e7fc:	e03b      	b.n	800e876 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e7fe:	4b20      	ldr	r3, [pc, #128]	@ (800e880 <HAL_RCC_ClockConfig+0x260>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f003 030f 	and.w	r3, r3, #15
 800e806:	683a      	ldr	r2, [r7, #0]
 800e808:	429a      	cmp	r2, r3
 800e80a:	d1ed      	bne.n	800e7e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f003 0304 	and.w	r3, r3, #4
 800e814:	2b00      	cmp	r3, #0
 800e816:	d008      	beq.n	800e82a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e818:	4b1a      	ldr	r3, [pc, #104]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	68db      	ldr	r3, [r3, #12]
 800e824:	4917      	ldr	r1, [pc, #92]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e826:	4313      	orrs	r3, r2
 800e828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	f003 0308 	and.w	r3, r3, #8
 800e832:	2b00      	cmp	r3, #0
 800e834:	d009      	beq.n	800e84a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e836:	4b13      	ldr	r3, [pc, #76]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e838:	689b      	ldr	r3, [r3, #8]
 800e83a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	691b      	ldr	r3, [r3, #16]
 800e842:	00db      	lsls	r3, r3, #3
 800e844:	490f      	ldr	r1, [pc, #60]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e846:	4313      	orrs	r3, r2
 800e848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e84a:	f000 f825 	bl	800e898 <HAL_RCC_GetSysClockFreq>
 800e84e:	4602      	mov	r2, r0
 800e850:	4b0c      	ldr	r3, [pc, #48]	@ (800e884 <HAL_RCC_ClockConfig+0x264>)
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	091b      	lsrs	r3, r3, #4
 800e856:	f003 030f 	and.w	r3, r3, #15
 800e85a:	490c      	ldr	r1, [pc, #48]	@ (800e88c <HAL_RCC_ClockConfig+0x26c>)
 800e85c:	5ccb      	ldrb	r3, [r1, r3]
 800e85e:	f003 031f 	and.w	r3, r3, #31
 800e862:	fa22 f303 	lsr.w	r3, r2, r3
 800e866:	4a0a      	ldr	r2, [pc, #40]	@ (800e890 <HAL_RCC_ClockConfig+0x270>)
 800e868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e86a:	4b0a      	ldr	r3, [pc, #40]	@ (800e894 <HAL_RCC_ClockConfig+0x274>)
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4618      	mov	r0, r3
 800e870:	f7fa f9ac 	bl	8008bcc <HAL_InitTick>
 800e874:	4603      	mov	r3, r0
}
 800e876:	4618      	mov	r0, r3
 800e878:	3718      	adds	r7, #24
 800e87a:	46bd      	mov	sp, r7
 800e87c:	bd80      	pop	{r7, pc}
 800e87e:	bf00      	nop
 800e880:	40022000 	.word	0x40022000
 800e884:	40021000 	.word	0x40021000
 800e888:	04c4b400 	.word	0x04c4b400
 800e88c:	0801d3b4 	.word	0x0801d3b4
 800e890:	20000004 	.word	0x20000004
 800e894:	2000000c 	.word	0x2000000c

0800e898 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e898:	b480      	push	{r7}
 800e89a:	b087      	sub	sp, #28
 800e89c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e89e:	4b2c      	ldr	r3, [pc, #176]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8a0:	689b      	ldr	r3, [r3, #8]
 800e8a2:	f003 030c 	and.w	r3, r3, #12
 800e8a6:	2b04      	cmp	r3, #4
 800e8a8:	d102      	bne.n	800e8b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e8aa:	4b2a      	ldr	r3, [pc, #168]	@ (800e954 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e8ac:	613b      	str	r3, [r7, #16]
 800e8ae:	e047      	b.n	800e940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e8b0:	4b27      	ldr	r3, [pc, #156]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8b2:	689b      	ldr	r3, [r3, #8]
 800e8b4:	f003 030c 	and.w	r3, r3, #12
 800e8b8:	2b08      	cmp	r3, #8
 800e8ba:	d102      	bne.n	800e8c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e8bc:	4b26      	ldr	r3, [pc, #152]	@ (800e958 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e8be:	613b      	str	r3, [r7, #16]
 800e8c0:	e03e      	b.n	800e940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e8c2:	4b23      	ldr	r3, [pc, #140]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8c4:	689b      	ldr	r3, [r3, #8]
 800e8c6:	f003 030c 	and.w	r3, r3, #12
 800e8ca:	2b0c      	cmp	r3, #12
 800e8cc:	d136      	bne.n	800e93c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e8ce:	4b20      	ldr	r3, [pc, #128]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8d0:	68db      	ldr	r3, [r3, #12]
 800e8d2:	f003 0303 	and.w	r3, r3, #3
 800e8d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e8d8:	4b1d      	ldr	r3, [pc, #116]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8da:	68db      	ldr	r3, [r3, #12]
 800e8dc:	091b      	lsrs	r3, r3, #4
 800e8de:	f003 030f 	and.w	r3, r3, #15
 800e8e2:	3301      	adds	r3, #1
 800e8e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	2b03      	cmp	r3, #3
 800e8ea:	d10c      	bne.n	800e906 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e8ec:	4a1a      	ldr	r2, [pc, #104]	@ (800e958 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8f4:	4a16      	ldr	r2, [pc, #88]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e8f6:	68d2      	ldr	r2, [r2, #12]
 800e8f8:	0a12      	lsrs	r2, r2, #8
 800e8fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e8fe:	fb02 f303 	mul.w	r3, r2, r3
 800e902:	617b      	str	r3, [r7, #20]
      break;
 800e904:	e00c      	b.n	800e920 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e906:	4a13      	ldr	r2, [pc, #76]	@ (800e954 <HAL_RCC_GetSysClockFreq+0xbc>)
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e90e:	4a10      	ldr	r2, [pc, #64]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e910:	68d2      	ldr	r2, [r2, #12]
 800e912:	0a12      	lsrs	r2, r2, #8
 800e914:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e918:	fb02 f303 	mul.w	r3, r2, r3
 800e91c:	617b      	str	r3, [r7, #20]
      break;
 800e91e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e920:	4b0b      	ldr	r3, [pc, #44]	@ (800e950 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e922:	68db      	ldr	r3, [r3, #12]
 800e924:	0e5b      	lsrs	r3, r3, #25
 800e926:	f003 0303 	and.w	r3, r3, #3
 800e92a:	3301      	adds	r3, #1
 800e92c:	005b      	lsls	r3, r3, #1
 800e92e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e930:	697a      	ldr	r2, [r7, #20]
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	fbb2 f3f3 	udiv	r3, r2, r3
 800e938:	613b      	str	r3, [r7, #16]
 800e93a:	e001      	b.n	800e940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e93c:	2300      	movs	r3, #0
 800e93e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e940:	693b      	ldr	r3, [r7, #16]
}
 800e942:	4618      	mov	r0, r3
 800e944:	371c      	adds	r7, #28
 800e946:	46bd      	mov	sp, r7
 800e948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94c:	4770      	bx	lr
 800e94e:	bf00      	nop
 800e950:	40021000 	.word	0x40021000
 800e954:	00f42400 	.word	0x00f42400
 800e958:	007a1200 	.word	0x007a1200

0800e95c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e95c:	b480      	push	{r7}
 800e95e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e960:	4b03      	ldr	r3, [pc, #12]	@ (800e970 <HAL_RCC_GetHCLKFreq+0x14>)
 800e962:	681b      	ldr	r3, [r3, #0]
}
 800e964:	4618      	mov	r0, r3
 800e966:	46bd      	mov	sp, r7
 800e968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96c:	4770      	bx	lr
 800e96e:	bf00      	nop
 800e970:	20000004 	.word	0x20000004

0800e974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e978:	f7ff fff0 	bl	800e95c <HAL_RCC_GetHCLKFreq>
 800e97c:	4602      	mov	r2, r0
 800e97e:	4b06      	ldr	r3, [pc, #24]	@ (800e998 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e980:	689b      	ldr	r3, [r3, #8]
 800e982:	0a1b      	lsrs	r3, r3, #8
 800e984:	f003 0307 	and.w	r3, r3, #7
 800e988:	4904      	ldr	r1, [pc, #16]	@ (800e99c <HAL_RCC_GetPCLK1Freq+0x28>)
 800e98a:	5ccb      	ldrb	r3, [r1, r3]
 800e98c:	f003 031f 	and.w	r3, r3, #31
 800e990:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e994:	4618      	mov	r0, r3
 800e996:	bd80      	pop	{r7, pc}
 800e998:	40021000 	.word	0x40021000
 800e99c:	0801d3c4 	.word	0x0801d3c4

0800e9a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e9a4:	f7ff ffda 	bl	800e95c <HAL_RCC_GetHCLKFreq>
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	4b06      	ldr	r3, [pc, #24]	@ (800e9c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e9ac:	689b      	ldr	r3, [r3, #8]
 800e9ae:	0adb      	lsrs	r3, r3, #11
 800e9b0:	f003 0307 	and.w	r3, r3, #7
 800e9b4:	4904      	ldr	r1, [pc, #16]	@ (800e9c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e9b6:	5ccb      	ldrb	r3, [r1, r3]
 800e9b8:	f003 031f 	and.w	r3, r3, #31
 800e9bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	bd80      	pop	{r7, pc}
 800e9c4:	40021000 	.word	0x40021000
 800e9c8:	0801d3c4 	.word	0x0801d3c4

0800e9cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e9cc:	b480      	push	{r7}
 800e9ce:	b087      	sub	sp, #28
 800e9d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e9d2:	4b1e      	ldr	r3, [pc, #120]	@ (800ea4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9d4:	68db      	ldr	r3, [r3, #12]
 800e9d6:	f003 0303 	and.w	r3, r3, #3
 800e9da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e9dc:	4b1b      	ldr	r3, [pc, #108]	@ (800ea4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9de:	68db      	ldr	r3, [r3, #12]
 800e9e0:	091b      	lsrs	r3, r3, #4
 800e9e2:	f003 030f 	and.w	r3, r3, #15
 800e9e6:	3301      	adds	r3, #1
 800e9e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	2b03      	cmp	r3, #3
 800e9ee:	d10c      	bne.n	800ea0a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e9f0:	4a17      	ldr	r2, [pc, #92]	@ (800ea50 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e9f8:	4a14      	ldr	r2, [pc, #80]	@ (800ea4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e9fa:	68d2      	ldr	r2, [r2, #12]
 800e9fc:	0a12      	lsrs	r2, r2, #8
 800e9fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ea02:	fb02 f303 	mul.w	r3, r2, r3
 800ea06:	617b      	str	r3, [r7, #20]
    break;
 800ea08:	e00c      	b.n	800ea24 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ea0a:	4a12      	ldr	r2, [pc, #72]	@ (800ea54 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea12:	4a0e      	ldr	r2, [pc, #56]	@ (800ea4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea14:	68d2      	ldr	r2, [r2, #12]
 800ea16:	0a12      	lsrs	r2, r2, #8
 800ea18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ea1c:	fb02 f303 	mul.w	r3, r2, r3
 800ea20:	617b      	str	r3, [r7, #20]
    break;
 800ea22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ea24:	4b09      	ldr	r3, [pc, #36]	@ (800ea4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ea26:	68db      	ldr	r3, [r3, #12]
 800ea28:	0e5b      	lsrs	r3, r3, #25
 800ea2a:	f003 0303 	and.w	r3, r3, #3
 800ea2e:	3301      	adds	r3, #1
 800ea30:	005b      	lsls	r3, r3, #1
 800ea32:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800ea34:	697a      	ldr	r2, [r7, #20]
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea3c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ea3e:	687b      	ldr	r3, [r7, #4]
}
 800ea40:	4618      	mov	r0, r3
 800ea42:	371c      	adds	r7, #28
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr
 800ea4c:	40021000 	.word	0x40021000
 800ea50:	007a1200 	.word	0x007a1200
 800ea54:	00f42400 	.word	0x00f42400

0800ea58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b086      	sub	sp, #24
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ea60:	2300      	movs	r3, #0
 800ea62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ea64:	2300      	movs	r3, #0
 800ea66:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	f000 8098 	beq.w	800eba6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ea76:	2300      	movs	r3, #0
 800ea78:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ea7a:	4b43      	ldr	r3, [pc, #268]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d10d      	bne.n	800eaa2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ea86:	4b40      	ldr	r3, [pc, #256]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea8a:	4a3f      	ldr	r2, [pc, #252]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ea90:	6593      	str	r3, [r2, #88]	@ 0x58
 800ea92:	4b3d      	ldr	r3, [pc, #244]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ea94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea9a:	60bb      	str	r3, [r7, #8]
 800ea9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800eaa2:	4b3a      	ldr	r3, [pc, #232]	@ (800eb8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	4a39      	ldr	r2, [pc, #228]	@ (800eb8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eaa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800eaac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800eaae:	f7fa f8d9 	bl	8008c64 <HAL_GetTick>
 800eab2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eab4:	e009      	b.n	800eaca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800eab6:	f7fa f8d5 	bl	8008c64 <HAL_GetTick>
 800eaba:	4602      	mov	r2, r0
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	1ad3      	subs	r3, r2, r3
 800eac0:	2b02      	cmp	r3, #2
 800eac2:	d902      	bls.n	800eaca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800eac4:	2303      	movs	r3, #3
 800eac6:	74fb      	strb	r3, [r7, #19]
        break;
 800eac8:	e005      	b.n	800ead6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eaca:	4b30      	ldr	r3, [pc, #192]	@ (800eb8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d0ef      	beq.n	800eab6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800ead6:	7cfb      	ldrb	r3, [r7, #19]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d159      	bne.n	800eb90 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800eadc:	4b2a      	ldr	r3, [pc, #168]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eae6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800eae8:	697b      	ldr	r3, [r7, #20]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d01e      	beq.n	800eb2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eaf2:	697a      	ldr	r2, [r7, #20]
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	d019      	beq.n	800eb2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800eaf8:	4b23      	ldr	r3, [pc, #140]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eafa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eafe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eb02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800eb04:	4b20      	ldr	r3, [pc, #128]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb0a:	4a1f      	ldr	r2, [pc, #124]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800eb14:	4b1c      	ldr	r3, [pc, #112]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb1a:	4a1b      	ldr	r2, [pc, #108]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800eb20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800eb24:	4a18      	ldr	r2, [pc, #96]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb26:	697b      	ldr	r3, [r7, #20]
 800eb28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800eb2c:	697b      	ldr	r3, [r7, #20]
 800eb2e:	f003 0301 	and.w	r3, r3, #1
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d016      	beq.n	800eb64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eb36:	f7fa f895 	bl	8008c64 <HAL_GetTick>
 800eb3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb3c:	e00b      	b.n	800eb56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb3e:	f7fa f891 	bl	8008c64 <HAL_GetTick>
 800eb42:	4602      	mov	r2, r0
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	1ad3      	subs	r3, r2, r3
 800eb48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d902      	bls.n	800eb56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800eb50:	2303      	movs	r3, #3
 800eb52:	74fb      	strb	r3, [r7, #19]
            break;
 800eb54:	e006      	b.n	800eb64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800eb56:	4b0c      	ldr	r3, [pc, #48]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb5c:	f003 0302 	and.w	r3, r3, #2
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d0ec      	beq.n	800eb3e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800eb64:	7cfb      	ldrb	r3, [r7, #19]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d10b      	bne.n	800eb82 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800eb6a:	4b07      	ldr	r3, [pc, #28]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb78:	4903      	ldr	r1, [pc, #12]	@ (800eb88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800eb80:	e008      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800eb82:	7cfb      	ldrb	r3, [r7, #19]
 800eb84:	74bb      	strb	r3, [r7, #18]
 800eb86:	e005      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800eb88:	40021000 	.word	0x40021000
 800eb8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb90:	7cfb      	ldrb	r3, [r7, #19]
 800eb92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800eb94:	7c7b      	ldrb	r3, [r7, #17]
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d105      	bne.n	800eba6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800eb9a:	4ba6      	ldr	r3, [pc, #664]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb9e:	4aa5      	ldr	r2, [pc, #660]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eba4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	f003 0301 	and.w	r3, r3, #1
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d00a      	beq.n	800ebc8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ebb2:	4ba0      	ldr	r3, [pc, #640]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebb8:	f023 0203 	bic.w	r2, r3, #3
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	685b      	ldr	r3, [r3, #4]
 800ebc0:	499c      	ldr	r1, [pc, #624]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	f003 0302 	and.w	r3, r3, #2
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d00a      	beq.n	800ebea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ebd4:	4b97      	ldr	r3, [pc, #604]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebda:	f023 020c 	bic.w	r2, r3, #12
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	689b      	ldr	r3, [r3, #8]
 800ebe2:	4994      	ldr	r1, [pc, #592]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebe4:	4313      	orrs	r3, r2
 800ebe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f003 0304 	and.w	r3, r3, #4
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d00a      	beq.n	800ec0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ebf6:	4b8f      	ldr	r3, [pc, #572]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ebf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebfc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	68db      	ldr	r3, [r3, #12]
 800ec04:	498b      	ldr	r1, [pc, #556]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec06:	4313      	orrs	r3, r2
 800ec08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f003 0308 	and.w	r3, r3, #8
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d00a      	beq.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ec18:	4b86      	ldr	r3, [pc, #536]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	691b      	ldr	r3, [r3, #16]
 800ec26:	4983      	ldr	r1, [pc, #524]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f003 0320 	and.w	r3, r3, #32
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d00a      	beq.n	800ec50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ec3a:	4b7e      	ldr	r3, [pc, #504]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec40:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	695b      	ldr	r3, [r3, #20]
 800ec48:	497a      	ldr	r1, [pc, #488]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec4a:	4313      	orrs	r3, r2
 800ec4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d00a      	beq.n	800ec72 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ec5c:	4b75      	ldr	r3, [pc, #468]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec62:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	699b      	ldr	r3, [r3, #24]
 800ec6a:	4972      	ldr	r1, [pc, #456]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec6c:	4313      	orrs	r3, r2
 800ec6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d00a      	beq.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ec7e:	4b6d      	ldr	r3, [pc, #436]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	69db      	ldr	r3, [r3, #28]
 800ec8c:	4969      	ldr	r1, [pc, #420]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d00a      	beq.n	800ecb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800eca0:	4b64      	ldr	r3, [pc, #400]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eca6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	6a1b      	ldr	r3, [r3, #32]
 800ecae:	4961      	ldr	r1, [pc, #388]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d00a      	beq.n	800ecd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ecc2:	4b5c      	ldr	r3, [pc, #368]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecd0:	4958      	ldr	r1, [pc, #352]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecd2:	4313      	orrs	r3, r2
 800ecd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d015      	beq.n	800ed10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ece4:	4b53      	ldr	r3, [pc, #332]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ece6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecf2:	4950      	ldr	r1, [pc, #320]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ecf4:	4313      	orrs	r3, r2
 800ecf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed02:	d105      	bne.n	800ed10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed04:	4b4b      	ldr	r3, [pc, #300]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed06:	68db      	ldr	r3, [r3, #12]
 800ed08:	4a4a      	ldr	r2, [pc, #296]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed0e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d015      	beq.n	800ed48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ed1c:	4b45      	ldr	r3, [pc, #276]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed2a:	4942      	ldr	r1, [pc, #264]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed2c:	4313      	orrs	r3, r2
 800ed2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed3a:	d105      	bne.n	800ed48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed3c:	4b3d      	ldr	r3, [pc, #244]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed3e:	68db      	ldr	r3, [r3, #12]
 800ed40:	4a3c      	ldr	r2, [pc, #240]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed46:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d015      	beq.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ed54:	4b37      	ldr	r3, [pc, #220]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed62:	4934      	ldr	r1, [pc, #208]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed64:	4313      	orrs	r3, r2
 800ed66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ed72:	d105      	bne.n	800ed80 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ed74:	4b2f      	ldr	r3, [pc, #188]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed76:	68db      	ldr	r3, [r3, #12]
 800ed78:	4a2e      	ldr	r2, [pc, #184]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ed7e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d015      	beq.n	800edb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ed8c:	4b29      	ldr	r3, [pc, #164]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed9a:	4926      	ldr	r1, [pc, #152]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ed9c:	4313      	orrs	r3, r2
 800ed9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eda6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800edaa:	d105      	bne.n	800edb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800edac:	4b21      	ldr	r3, [pc, #132]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edae:	68db      	ldr	r3, [r3, #12]
 800edb0:	4a20      	ldr	r2, [pc, #128]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800edb6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d015      	beq.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800edc4:	4b1b      	ldr	r3, [pc, #108]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800edca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edd2:	4918      	ldr	r1, [pc, #96]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edd4:	4313      	orrs	r3, r2
 800edd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ede2:	d105      	bne.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ede4:	4b13      	ldr	r3, [pc, #76]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ede6:	68db      	ldr	r3, [r3, #12]
 800ede8:	4a12      	ldr	r2, [pc, #72]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800edee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d015      	beq.n	800ee28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800edfc:	4b0d      	ldr	r3, [pc, #52]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800edfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ee02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee0a:	490a      	ldr	r1, [pc, #40]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee0c:	4313      	orrs	r3, r2
 800ee0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee1a:	d105      	bne.n	800ee28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ee1c:	4b05      	ldr	r3, [pc, #20]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	4a04      	ldr	r2, [pc, #16]	@ (800ee34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ee22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ee26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ee28:	7cbb      	ldrb	r3, [r7, #18]
}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3718      	adds	r7, #24
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	40021000 	.word	0x40021000

0800ee38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b084      	sub	sp, #16
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d101      	bne.n	800ee4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ee46:	2301      	movs	r3, #1
 800ee48:	e09d      	b.n	800ef86 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d108      	bne.n	800ee64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	685b      	ldr	r3, [r3, #4]
 800ee56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee5a:	d009      	beq.n	800ee70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	61da      	str	r2, [r3, #28]
 800ee62:	e005      	b.n	800ee70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2200      	movs	r2, #0
 800ee68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2200      	movs	r2, #0
 800ee74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ee7c:	b2db      	uxtb	r3, r3
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d106      	bne.n	800ee90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	2200      	movs	r2, #0
 800ee86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ee8a:	6878      	ldr	r0, [r7, #4]
 800ee8c:	f7f6 f99c 	bl	80051c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2202      	movs	r2, #2
 800ee94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	681a      	ldr	r2, [r3, #0]
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eea6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	68db      	ldr	r3, [r3, #12]
 800eeac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eeb0:	d902      	bls.n	800eeb8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	60fb      	str	r3, [r7, #12]
 800eeb6:	e002      	b.n	800eebe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eeb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800eebc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800eec6:	d007      	beq.n	800eed8 <HAL_SPI_Init+0xa0>
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	68db      	ldr	r3, [r3, #12]
 800eecc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eed0:	d002      	beq.n	800eed8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	2200      	movs	r2, #0
 800eed6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	685b      	ldr	r3, [r3, #4]
 800eedc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	689b      	ldr	r3, [r3, #8]
 800eee4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800eee8:	431a      	orrs	r2, r3
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	691b      	ldr	r3, [r3, #16]
 800eeee:	f003 0302 	and.w	r3, r3, #2
 800eef2:	431a      	orrs	r2, r3
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	695b      	ldr	r3, [r3, #20]
 800eef8:	f003 0301 	and.w	r3, r3, #1
 800eefc:	431a      	orrs	r2, r3
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	699b      	ldr	r3, [r3, #24]
 800ef02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ef06:	431a      	orrs	r2, r3
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	69db      	ldr	r3, [r3, #28]
 800ef0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ef10:	431a      	orrs	r2, r3
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	6a1b      	ldr	r3, [r3, #32]
 800ef16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef1a:	ea42 0103 	orr.w	r1, r2, r3
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef22:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	430a      	orrs	r2, r1
 800ef2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	699b      	ldr	r3, [r3, #24]
 800ef32:	0c1b      	lsrs	r3, r3, #16
 800ef34:	f003 0204 	and.w	r2, r3, #4
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef3c:	f003 0310 	and.w	r3, r3, #16
 800ef40:	431a      	orrs	r2, r3
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef46:	f003 0308 	and.w	r3, r3, #8
 800ef4a:	431a      	orrs	r2, r3
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	68db      	ldr	r3, [r3, #12]
 800ef50:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ef54:	ea42 0103 	orr.w	r1, r2, r3
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	430a      	orrs	r2, r1
 800ef64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	69da      	ldr	r2, [r3, #28]
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ef74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2200      	movs	r2, #0
 800ef7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2201      	movs	r2, #1
 800ef80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ef84:	2300      	movs	r3, #0
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	3710      	adds	r7, #16
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd80      	pop	{r7, pc}

0800ef8e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef8e:	b580      	push	{r7, lr}
 800ef90:	b088      	sub	sp, #32
 800ef92:	af00      	add	r7, sp, #0
 800ef94:	60f8      	str	r0, [r7, #12]
 800ef96:	60b9      	str	r1, [r7, #8]
 800ef98:	603b      	str	r3, [r7, #0]
 800ef9a:	4613      	mov	r3, r2
 800ef9c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ef9e:	f7f9 fe61 	bl	8008c64 <HAL_GetTick>
 800efa2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800efa4:	88fb      	ldrh	r3, [r7, #6]
 800efa6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800efae:	b2db      	uxtb	r3, r3
 800efb0:	2b01      	cmp	r3, #1
 800efb2:	d001      	beq.n	800efb8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800efb4:	2302      	movs	r3, #2
 800efb6:	e15c      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800efb8:	68bb      	ldr	r3, [r7, #8]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d002      	beq.n	800efc4 <HAL_SPI_Transmit+0x36>
 800efbe:	88fb      	ldrh	r3, [r7, #6]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d101      	bne.n	800efc8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800efc4:	2301      	movs	r3, #1
 800efc6:	e154      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d101      	bne.n	800efd6 <HAL_SPI_Transmit+0x48>
 800efd2:	2302      	movs	r3, #2
 800efd4:	e14d      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	2201      	movs	r2, #1
 800efda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	2203      	movs	r2, #3
 800efe2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	2200      	movs	r2, #0
 800efea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	68ba      	ldr	r2, [r7, #8]
 800eff0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	88fa      	ldrh	r2, [r7, #6]
 800eff6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	88fa      	ldrh	r2, [r7, #6]
 800effc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2200      	movs	r2, #0
 800f002:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	2200      	movs	r2, #0
 800f008:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2200      	movs	r2, #0
 800f010:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	2200      	movs	r2, #0
 800f018:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	2200      	movs	r2, #0
 800f01e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	689b      	ldr	r3, [r3, #8]
 800f024:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f028:	d10f      	bne.n	800f04a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	681a      	ldr	r2, [r3, #0]
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f038:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f054:	2b40      	cmp	r3, #64	@ 0x40
 800f056:	d007      	beq.n	800f068 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	681a      	ldr	r2, [r3, #0]
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	68db      	ldr	r3, [r3, #12]
 800f06c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f070:	d952      	bls.n	800f118 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	685b      	ldr	r3, [r3, #4]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d002      	beq.n	800f080 <HAL_SPI_Transmit+0xf2>
 800f07a:	8b7b      	ldrh	r3, [r7, #26]
 800f07c:	2b01      	cmp	r3, #1
 800f07e:	d145      	bne.n	800f10c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f084:	881a      	ldrh	r2, [r3, #0]
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f090:	1c9a      	adds	r2, r3, #2
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f09a:	b29b      	uxth	r3, r3
 800f09c:	3b01      	subs	r3, #1
 800f09e:	b29a      	uxth	r2, r3
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800f0a4:	e032      	b.n	800f10c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	689b      	ldr	r3, [r3, #8]
 800f0ac:	f003 0302 	and.w	r3, r3, #2
 800f0b0:	2b02      	cmp	r3, #2
 800f0b2:	d112      	bne.n	800f0da <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0b8:	881a      	ldrh	r2, [r3, #0]
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0c4:	1c9a      	adds	r2, r3, #2
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0ce:	b29b      	uxth	r3, r3
 800f0d0:	3b01      	subs	r3, #1
 800f0d2:	b29a      	uxth	r2, r3
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f0d8:	e018      	b.n	800f10c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0da:	f7f9 fdc3 	bl	8008c64 <HAL_GetTick>
 800f0de:	4602      	mov	r2, r0
 800f0e0:	69fb      	ldr	r3, [r7, #28]
 800f0e2:	1ad3      	subs	r3, r2, r3
 800f0e4:	683a      	ldr	r2, [r7, #0]
 800f0e6:	429a      	cmp	r2, r3
 800f0e8:	d803      	bhi.n	800f0f2 <HAL_SPI_Transmit+0x164>
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0f0:	d102      	bne.n	800f0f8 <HAL_SPI_Transmit+0x16a>
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d109      	bne.n	800f10c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	2201      	movs	r2, #1
 800f0fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	2200      	movs	r2, #0
 800f104:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f108:	2303      	movs	r3, #3
 800f10a:	e0b2      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f110:	b29b      	uxth	r3, r3
 800f112:	2b00      	cmp	r3, #0
 800f114:	d1c7      	bne.n	800f0a6 <HAL_SPI_Transmit+0x118>
 800f116:	e083      	b.n	800f220 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d002      	beq.n	800f126 <HAL_SPI_Transmit+0x198>
 800f120:	8b7b      	ldrh	r3, [r7, #26]
 800f122:	2b01      	cmp	r3, #1
 800f124:	d177      	bne.n	800f216 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f12a:	b29b      	uxth	r3, r3
 800f12c:	2b01      	cmp	r3, #1
 800f12e:	d912      	bls.n	800f156 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f134:	881a      	ldrh	r2, [r3, #0]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f140:	1c9a      	adds	r2, r3, #2
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f14a:	b29b      	uxth	r3, r3
 800f14c:	3b02      	subs	r3, #2
 800f14e:	b29a      	uxth	r2, r3
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f154:	e05f      	b.n	800f216 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	330c      	adds	r3, #12
 800f160:	7812      	ldrb	r2, [r2, #0]
 800f162:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f168:	1c5a      	adds	r2, r3, #1
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f172:	b29b      	uxth	r3, r3
 800f174:	3b01      	subs	r3, #1
 800f176:	b29a      	uxth	r2, r3
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800f17c:	e04b      	b.n	800f216 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	689b      	ldr	r3, [r3, #8]
 800f184:	f003 0302 	and.w	r3, r3, #2
 800f188:	2b02      	cmp	r3, #2
 800f18a:	d12b      	bne.n	800f1e4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f190:	b29b      	uxth	r3, r3
 800f192:	2b01      	cmp	r3, #1
 800f194:	d912      	bls.n	800f1bc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f19a:	881a      	ldrh	r2, [r3, #0]
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1a6:	1c9a      	adds	r2, r3, #2
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1b0:	b29b      	uxth	r3, r3
 800f1b2:	3b02      	subs	r3, #2
 800f1b4:	b29a      	uxth	r2, r3
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f1ba:	e02c      	b.n	800f216 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	330c      	adds	r3, #12
 800f1c6:	7812      	ldrb	r2, [r2, #0]
 800f1c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ce:	1c5a      	adds	r2, r3, #1
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1d8:	b29b      	uxth	r3, r3
 800f1da:	3b01      	subs	r3, #1
 800f1dc:	b29a      	uxth	r2, r3
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f1e2:	e018      	b.n	800f216 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f1e4:	f7f9 fd3e 	bl	8008c64 <HAL_GetTick>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	69fb      	ldr	r3, [r7, #28]
 800f1ec:	1ad3      	subs	r3, r2, r3
 800f1ee:	683a      	ldr	r2, [r7, #0]
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d803      	bhi.n	800f1fc <HAL_SPI_Transmit+0x26e>
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1fa:	d102      	bne.n	800f202 <HAL_SPI_Transmit+0x274>
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d109      	bne.n	800f216 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	2201      	movs	r2, #1
 800f206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2200      	movs	r2, #0
 800f20e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800f212:	2303      	movs	r3, #3
 800f214:	e02d      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d1ae      	bne.n	800f17e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f220:	69fa      	ldr	r2, [r7, #28]
 800f222:	6839      	ldr	r1, [r7, #0]
 800f224:	68f8      	ldr	r0, [r7, #12]
 800f226:	f000 fb65 	bl	800f8f4 <SPI_EndRxTxTransaction>
 800f22a:	4603      	mov	r3, r0
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d002      	beq.n	800f236 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	2220      	movs	r2, #32
 800f234:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	689b      	ldr	r3, [r3, #8]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d10a      	bne.n	800f254 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f23e:	2300      	movs	r3, #0
 800f240:	617b      	str	r3, [r7, #20]
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	68db      	ldr	r3, [r3, #12]
 800f248:	617b      	str	r3, [r7, #20]
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	689b      	ldr	r3, [r3, #8]
 800f250:	617b      	str	r3, [r7, #20]
 800f252:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	2201      	movs	r2, #1
 800f258:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	2200      	movs	r2, #0
 800f260:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d001      	beq.n	800f270 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800f26c:	2301      	movs	r3, #1
 800f26e:	e000      	b.n	800f272 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800f270:	2300      	movs	r3, #0
  }
}
 800f272:	4618      	mov	r0, r3
 800f274:	3720      	adds	r7, #32
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}

0800f27a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f27a:	b580      	push	{r7, lr}
 800f27c:	b08a      	sub	sp, #40	@ 0x28
 800f27e:	af00      	add	r7, sp, #0
 800f280:	60f8      	str	r0, [r7, #12]
 800f282:	60b9      	str	r1, [r7, #8]
 800f284:	607a      	str	r2, [r7, #4]
 800f286:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f288:	2301      	movs	r3, #1
 800f28a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f28c:	f7f9 fcea 	bl	8008c64 <HAL_GetTick>
 800f290:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f298:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	685b      	ldr	r3, [r3, #4]
 800f29e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800f2a0:	887b      	ldrh	r3, [r7, #2]
 800f2a2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800f2a4:	887b      	ldrh	r3, [r7, #2]
 800f2a6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f2a8:	7ffb      	ldrb	r3, [r7, #31]
 800f2aa:	2b01      	cmp	r3, #1
 800f2ac:	d00c      	beq.n	800f2c8 <HAL_SPI_TransmitReceive+0x4e>
 800f2ae:	69bb      	ldr	r3, [r7, #24]
 800f2b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f2b4:	d106      	bne.n	800f2c4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	689b      	ldr	r3, [r3, #8]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d102      	bne.n	800f2c4 <HAL_SPI_TransmitReceive+0x4a>
 800f2be:	7ffb      	ldrb	r3, [r7, #31]
 800f2c0:	2b04      	cmp	r3, #4
 800f2c2:	d001      	beq.n	800f2c8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800f2c4:	2302      	movs	r3, #2
 800f2c6:	e1f3      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d005      	beq.n	800f2da <HAL_SPI_TransmitReceive+0x60>
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d002      	beq.n	800f2da <HAL_SPI_TransmitReceive+0x60>
 800f2d4:	887b      	ldrh	r3, [r7, #2]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d101      	bne.n	800f2de <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800f2da:	2301      	movs	r3, #1
 800f2dc:	e1e8      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f2e4:	2b01      	cmp	r3, #1
 800f2e6:	d101      	bne.n	800f2ec <HAL_SPI_TransmitReceive+0x72>
 800f2e8:	2302      	movs	r3, #2
 800f2ea:	e1e1      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f2fa:	b2db      	uxtb	r3, r3
 800f2fc:	2b04      	cmp	r3, #4
 800f2fe:	d003      	beq.n	800f308 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	2205      	movs	r2, #5
 800f304:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	2200      	movs	r2, #0
 800f30c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	687a      	ldr	r2, [r7, #4]
 800f312:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	887a      	ldrh	r2, [r7, #2]
 800f318:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	887a      	ldrh	r2, [r7, #2]
 800f320:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	68ba      	ldr	r2, [r7, #8]
 800f328:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	887a      	ldrh	r2, [r7, #2]
 800f32e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	887a      	ldrh	r2, [r7, #2]
 800f334:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	2200      	movs	r2, #0
 800f33a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	2200      	movs	r2, #0
 800f340:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	68db      	ldr	r3, [r3, #12]
 800f346:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f34a:	d802      	bhi.n	800f352 <HAL_SPI_TransmitReceive+0xd8>
 800f34c:	8abb      	ldrh	r3, [r7, #20]
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d908      	bls.n	800f364 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	685a      	ldr	r2, [r3, #4]
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f360:	605a      	str	r2, [r3, #4]
 800f362:	e007      	b.n	800f374 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	685a      	ldr	r2, [r3, #4]
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f372:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f37e:	2b40      	cmp	r3, #64	@ 0x40
 800f380:	d007      	beq.n	800f392 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	681a      	ldr	r2, [r3, #0]
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f390:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	68db      	ldr	r3, [r3, #12]
 800f396:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f39a:	f240 8083 	bls.w	800f4a4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d002      	beq.n	800f3ac <HAL_SPI_TransmitReceive+0x132>
 800f3a6:	8afb      	ldrh	r3, [r7, #22]
 800f3a8:	2b01      	cmp	r3, #1
 800f3aa:	d16f      	bne.n	800f48c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3b0:	881a      	ldrh	r2, [r3, #0]
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3bc:	1c9a      	adds	r2, r3, #2
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f3c6:	b29b      	uxth	r3, r3
 800f3c8:	3b01      	subs	r3, #1
 800f3ca:	b29a      	uxth	r2, r3
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f3d0:	e05c      	b.n	800f48c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	689b      	ldr	r3, [r3, #8]
 800f3d8:	f003 0302 	and.w	r3, r3, #2
 800f3dc:	2b02      	cmp	r3, #2
 800f3de:	d11b      	bne.n	800f418 <HAL_SPI_TransmitReceive+0x19e>
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f3e4:	b29b      	uxth	r3, r3
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d016      	beq.n	800f418 <HAL_SPI_TransmitReceive+0x19e>
 800f3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ec:	2b01      	cmp	r3, #1
 800f3ee:	d113      	bne.n	800f418 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3f4:	881a      	ldrh	r2, [r3, #0]
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f400:	1c9a      	adds	r2, r3, #2
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f40a:	b29b      	uxth	r3, r3
 800f40c:	3b01      	subs	r3, #1
 800f40e:	b29a      	uxth	r2, r3
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f414:	2300      	movs	r3, #0
 800f416:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	689b      	ldr	r3, [r3, #8]
 800f41e:	f003 0301 	and.w	r3, r3, #1
 800f422:	2b01      	cmp	r3, #1
 800f424:	d11c      	bne.n	800f460 <HAL_SPI_TransmitReceive+0x1e6>
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d016      	beq.n	800f460 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	68da      	ldr	r2, [r3, #12]
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f43c:	b292      	uxth	r2, r2
 800f43e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f444:	1c9a      	adds	r2, r3, #2
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f450:	b29b      	uxth	r3, r3
 800f452:	3b01      	subs	r3, #1
 800f454:	b29a      	uxth	r2, r3
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f45c:	2301      	movs	r3, #1
 800f45e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f460:	f7f9 fc00 	bl	8008c64 <HAL_GetTick>
 800f464:	4602      	mov	r2, r0
 800f466:	6a3b      	ldr	r3, [r7, #32]
 800f468:	1ad3      	subs	r3, r2, r3
 800f46a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f46c:	429a      	cmp	r2, r3
 800f46e:	d80d      	bhi.n	800f48c <HAL_SPI_TransmitReceive+0x212>
 800f470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f472:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f476:	d009      	beq.n	800f48c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	2201      	movs	r2, #1
 800f47c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2200      	movs	r2, #0
 800f484:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f488:	2303      	movs	r3, #3
 800f48a:	e111      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f490:	b29b      	uxth	r3, r3
 800f492:	2b00      	cmp	r3, #0
 800f494:	d19d      	bne.n	800f3d2 <HAL_SPI_TransmitReceive+0x158>
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f49c:	b29b      	uxth	r3, r3
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d197      	bne.n	800f3d2 <HAL_SPI_TransmitReceive+0x158>
 800f4a2:	e0e5      	b.n	800f670 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d003      	beq.n	800f4b4 <HAL_SPI_TransmitReceive+0x23a>
 800f4ac:	8afb      	ldrh	r3, [r7, #22]
 800f4ae:	2b01      	cmp	r3, #1
 800f4b0:	f040 80d1 	bne.w	800f656 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4b8:	b29b      	uxth	r3, r3
 800f4ba:	2b01      	cmp	r3, #1
 800f4bc:	d912      	bls.n	800f4e4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4c2:	881a      	ldrh	r2, [r3, #0]
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4ce:	1c9a      	adds	r2, r3, #2
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	3b02      	subs	r3, #2
 800f4dc:	b29a      	uxth	r2, r3
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f4e2:	e0b8      	b.n	800f656 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	330c      	adds	r3, #12
 800f4ee:	7812      	ldrb	r2, [r2, #0]
 800f4f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4f6:	1c5a      	adds	r2, r3, #1
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f500:	b29b      	uxth	r3, r3
 800f502:	3b01      	subs	r3, #1
 800f504:	b29a      	uxth	r2, r3
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f50a:	e0a4      	b.n	800f656 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	689b      	ldr	r3, [r3, #8]
 800f512:	f003 0302 	and.w	r3, r3, #2
 800f516:	2b02      	cmp	r3, #2
 800f518:	d134      	bne.n	800f584 <HAL_SPI_TransmitReceive+0x30a>
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f51e:	b29b      	uxth	r3, r3
 800f520:	2b00      	cmp	r3, #0
 800f522:	d02f      	beq.n	800f584 <HAL_SPI_TransmitReceive+0x30a>
 800f524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f526:	2b01      	cmp	r3, #1
 800f528:	d12c      	bne.n	800f584 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f52e:	b29b      	uxth	r3, r3
 800f530:	2b01      	cmp	r3, #1
 800f532:	d912      	bls.n	800f55a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f538:	881a      	ldrh	r2, [r3, #0]
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f544:	1c9a      	adds	r2, r3, #2
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f54e:	b29b      	uxth	r3, r3
 800f550:	3b02      	subs	r3, #2
 800f552:	b29a      	uxth	r2, r3
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f558:	e012      	b.n	800f580 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	330c      	adds	r3, #12
 800f564:	7812      	ldrb	r2, [r2, #0]
 800f566:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f56c:	1c5a      	adds	r2, r3, #1
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f576:	b29b      	uxth	r3, r3
 800f578:	3b01      	subs	r3, #1
 800f57a:	b29a      	uxth	r2, r3
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f580:	2300      	movs	r3, #0
 800f582:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	689b      	ldr	r3, [r3, #8]
 800f58a:	f003 0301 	and.w	r3, r3, #1
 800f58e:	2b01      	cmp	r3, #1
 800f590:	d148      	bne.n	800f624 <HAL_SPI_TransmitReceive+0x3aa>
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f598:	b29b      	uxth	r3, r3
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d042      	beq.n	800f624 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f5a4:	b29b      	uxth	r3, r3
 800f5a6:	2b01      	cmp	r3, #1
 800f5a8:	d923      	bls.n	800f5f2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	68da      	ldr	r2, [r3, #12]
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5b4:	b292      	uxth	r2, r2
 800f5b6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5bc:	1c9a      	adds	r2, r3, #2
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	3b02      	subs	r3, #2
 800f5cc:	b29a      	uxth	r2, r3
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	2b01      	cmp	r3, #1
 800f5de:	d81f      	bhi.n	800f620 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	685a      	ldr	r2, [r3, #4]
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f5ee:	605a      	str	r2, [r3, #4]
 800f5f0:	e016      	b.n	800f620 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	f103 020c 	add.w	r2, r3, #12
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5fe:	7812      	ldrb	r2, [r2, #0]
 800f600:	b2d2      	uxtb	r2, r2
 800f602:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f608:	1c5a      	adds	r2, r3, #1
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f614:	b29b      	uxth	r3, r3
 800f616:	3b01      	subs	r3, #1
 800f618:	b29a      	uxth	r2, r3
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f620:	2301      	movs	r3, #1
 800f622:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f624:	f7f9 fb1e 	bl	8008c64 <HAL_GetTick>
 800f628:	4602      	mov	r2, r0
 800f62a:	6a3b      	ldr	r3, [r7, #32]
 800f62c:	1ad3      	subs	r3, r2, r3
 800f62e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f630:	429a      	cmp	r2, r3
 800f632:	d803      	bhi.n	800f63c <HAL_SPI_TransmitReceive+0x3c2>
 800f634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f63a:	d102      	bne.n	800f642 <HAL_SPI_TransmitReceive+0x3c8>
 800f63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d109      	bne.n	800f656 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2201      	movs	r2, #1
 800f646:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	2200      	movs	r2, #0
 800f64e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f652:	2303      	movs	r3, #3
 800f654:	e02c      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f65a:	b29b      	uxth	r3, r3
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	f47f af55 	bne.w	800f50c <HAL_SPI_TransmitReceive+0x292>
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f668:	b29b      	uxth	r3, r3
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	f47f af4e 	bne.w	800f50c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f670:	6a3a      	ldr	r2, [r7, #32]
 800f672:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f674:	68f8      	ldr	r0, [r7, #12]
 800f676:	f000 f93d 	bl	800f8f4 <SPI_EndRxTxTransaction>
 800f67a:	4603      	mov	r3, r0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d008      	beq.n	800f692 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	2220      	movs	r2, #32
 800f684:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2200      	movs	r2, #0
 800f68a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f68e:	2301      	movs	r3, #1
 800f690:	e00e      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	2201      	movs	r2, #1
 800f696:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	2200      	movs	r2, #0
 800f69e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d001      	beq.n	800f6ae <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	e000      	b.n	800f6b0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f6ae:	2300      	movs	r3, #0
  }
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3728      	adds	r7, #40	@ 0x28
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}

0800f6b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b088      	sub	sp, #32
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	60f8      	str	r0, [r7, #12]
 800f6c0:	60b9      	str	r1, [r7, #8]
 800f6c2:	603b      	str	r3, [r7, #0]
 800f6c4:	4613      	mov	r3, r2
 800f6c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f6c8:	f7f9 facc 	bl	8008c64 <HAL_GetTick>
 800f6cc:	4602      	mov	r2, r0
 800f6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d0:	1a9b      	subs	r3, r3, r2
 800f6d2:	683a      	ldr	r2, [r7, #0]
 800f6d4:	4413      	add	r3, r2
 800f6d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f6d8:	f7f9 fac4 	bl	8008c64 <HAL_GetTick>
 800f6dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f6de:	4b39      	ldr	r3, [pc, #228]	@ (800f7c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	015b      	lsls	r3, r3, #5
 800f6e4:	0d1b      	lsrs	r3, r3, #20
 800f6e6:	69fa      	ldr	r2, [r7, #28]
 800f6e8:	fb02 f303 	mul.w	r3, r2, r3
 800f6ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f6ee:	e054      	b.n	800f79a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6f6:	d050      	beq.n	800f79a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f6f8:	f7f9 fab4 	bl	8008c64 <HAL_GetTick>
 800f6fc:	4602      	mov	r2, r0
 800f6fe:	69bb      	ldr	r3, [r7, #24]
 800f700:	1ad3      	subs	r3, r2, r3
 800f702:	69fa      	ldr	r2, [r7, #28]
 800f704:	429a      	cmp	r2, r3
 800f706:	d902      	bls.n	800f70e <SPI_WaitFlagStateUntilTimeout+0x56>
 800f708:	69fb      	ldr	r3, [r7, #28]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d13d      	bne.n	800f78a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	685a      	ldr	r2, [r3, #4]
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f71c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	685b      	ldr	r3, [r3, #4]
 800f722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f726:	d111      	bne.n	800f74c <SPI_WaitFlagStateUntilTimeout+0x94>
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	689b      	ldr	r3, [r3, #8]
 800f72c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f730:	d004      	beq.n	800f73c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	689b      	ldr	r3, [r3, #8]
 800f736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f73a:	d107      	bne.n	800f74c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	681a      	ldr	r2, [r3, #0]
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f74a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f754:	d10f      	bne.n	800f776 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	681a      	ldr	r2, [r3, #0]
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f764:	601a      	str	r2, [r3, #0]
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	681a      	ldr	r2, [r3, #0]
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f774:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	2201      	movs	r2, #1
 800f77a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	2200      	movs	r2, #0
 800f782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f786:	2303      	movs	r3, #3
 800f788:	e017      	b.n	800f7ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d101      	bne.n	800f794 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f790:	2300      	movs	r3, #0
 800f792:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	3b01      	subs	r3, #1
 800f798:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	689a      	ldr	r2, [r3, #8]
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	4013      	ands	r3, r2
 800f7a4:	68ba      	ldr	r2, [r7, #8]
 800f7a6:	429a      	cmp	r2, r3
 800f7a8:	bf0c      	ite	eq
 800f7aa:	2301      	moveq	r3, #1
 800f7ac:	2300      	movne	r3, #0
 800f7ae:	b2db      	uxtb	r3, r3
 800f7b0:	461a      	mov	r2, r3
 800f7b2:	79fb      	ldrb	r3, [r7, #7]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d19b      	bne.n	800f6f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f7b8:	2300      	movs	r3, #0
}
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	3720      	adds	r7, #32
 800f7be:	46bd      	mov	sp, r7
 800f7c0:	bd80      	pop	{r7, pc}
 800f7c2:	bf00      	nop
 800f7c4:	20000004 	.word	0x20000004

0800f7c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	b08a      	sub	sp, #40	@ 0x28
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	60f8      	str	r0, [r7, #12]
 800f7d0:	60b9      	str	r1, [r7, #8]
 800f7d2:	607a      	str	r2, [r7, #4]
 800f7d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f7da:	f7f9 fa43 	bl	8008c64 <HAL_GetTick>
 800f7de:	4602      	mov	r2, r0
 800f7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7e2:	1a9b      	subs	r3, r3, r2
 800f7e4:	683a      	ldr	r2, [r7, #0]
 800f7e6:	4413      	add	r3, r2
 800f7e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f7ea:	f7f9 fa3b 	bl	8008c64 <HAL_GetTick>
 800f7ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	330c      	adds	r3, #12
 800f7f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f7f8:	4b3d      	ldr	r3, [pc, #244]	@ (800f8f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f7fa:	681a      	ldr	r2, [r3, #0]
 800f7fc:	4613      	mov	r3, r2
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	4413      	add	r3, r2
 800f802:	00da      	lsls	r2, r3, #3
 800f804:	1ad3      	subs	r3, r2, r3
 800f806:	0d1b      	lsrs	r3, r3, #20
 800f808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f80a:	fb02 f303 	mul.w	r3, r2, r3
 800f80e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f810:	e060      	b.n	800f8d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f812:	68bb      	ldr	r3, [r7, #8]
 800f814:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f818:	d107      	bne.n	800f82a <SPI_WaitFifoStateUntilTimeout+0x62>
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d104      	bne.n	800f82a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	781b      	ldrb	r3, [r3, #0]
 800f824:	b2db      	uxtb	r3, r3
 800f826:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f828:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f830:	d050      	beq.n	800f8d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f832:	f7f9 fa17 	bl	8008c64 <HAL_GetTick>
 800f836:	4602      	mov	r2, r0
 800f838:	6a3b      	ldr	r3, [r7, #32]
 800f83a:	1ad3      	subs	r3, r2, r3
 800f83c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f83e:	429a      	cmp	r2, r3
 800f840:	d902      	bls.n	800f848 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f844:	2b00      	cmp	r3, #0
 800f846:	d13d      	bne.n	800f8c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	685a      	ldr	r2, [r3, #4]
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f856:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	685b      	ldr	r3, [r3, #4]
 800f85c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f860:	d111      	bne.n	800f886 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	689b      	ldr	r3, [r3, #8]
 800f866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f86a:	d004      	beq.n	800f876 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	689b      	ldr	r3, [r3, #8]
 800f870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f874:	d107      	bne.n	800f886 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	681a      	ldr	r2, [r3, #0]
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f884:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f88a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f88e:	d10f      	bne.n	800f8b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	681a      	ldr	r2, [r3, #0]
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f89e:	601a      	str	r2, [r3, #0]
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	681a      	ldr	r2, [r3, #0]
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f8ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2201      	movs	r2, #1
 800f8b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f8c0:	2303      	movs	r3, #3
 800f8c2:	e010      	b.n	800f8e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f8c4:	69bb      	ldr	r3, [r7, #24]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d101      	bne.n	800f8ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f8ce:	69bb      	ldr	r3, [r7, #24]
 800f8d0:	3b01      	subs	r3, #1
 800f8d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	689a      	ldr	r2, [r3, #8]
 800f8da:	68bb      	ldr	r3, [r7, #8]
 800f8dc:	4013      	ands	r3, r2
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d196      	bne.n	800f812 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f8e4:	2300      	movs	r3, #0
}
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	3728      	adds	r7, #40	@ 0x28
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
 800f8ee:	bf00      	nop
 800f8f0:	20000004 	.word	0x20000004

0800f8f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b086      	sub	sp, #24
 800f8f8:	af02      	add	r7, sp, #8
 800f8fa:	60f8      	str	r0, [r7, #12]
 800f8fc:	60b9      	str	r1, [r7, #8]
 800f8fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	9300      	str	r3, [sp, #0]
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	2200      	movs	r2, #0
 800f908:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f90c:	68f8      	ldr	r0, [r7, #12]
 800f90e:	f7ff ff5b 	bl	800f7c8 <SPI_WaitFifoStateUntilTimeout>
 800f912:	4603      	mov	r3, r0
 800f914:	2b00      	cmp	r3, #0
 800f916:	d007      	beq.n	800f928 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f91c:	f043 0220 	orr.w	r2, r3, #32
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f924:	2303      	movs	r3, #3
 800f926:	e027      	b.n	800f978 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	9300      	str	r3, [sp, #0]
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	2200      	movs	r2, #0
 800f930:	2180      	movs	r1, #128	@ 0x80
 800f932:	68f8      	ldr	r0, [r7, #12]
 800f934:	f7ff fec0 	bl	800f6b8 <SPI_WaitFlagStateUntilTimeout>
 800f938:	4603      	mov	r3, r0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d007      	beq.n	800f94e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f942:	f043 0220 	orr.w	r2, r3, #32
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f94a:	2303      	movs	r3, #3
 800f94c:	e014      	b.n	800f978 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	9300      	str	r3, [sp, #0]
 800f952:	68bb      	ldr	r3, [r7, #8]
 800f954:	2200      	movs	r2, #0
 800f956:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f95a:	68f8      	ldr	r0, [r7, #12]
 800f95c:	f7ff ff34 	bl	800f7c8 <SPI_WaitFifoStateUntilTimeout>
 800f960:	4603      	mov	r3, r0
 800f962:	2b00      	cmp	r3, #0
 800f964:	d007      	beq.n	800f976 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f96a:	f043 0220 	orr.w	r2, r3, #32
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f972:	2303      	movs	r3, #3
 800f974:	e000      	b.n	800f978 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f976:	2300      	movs	r3, #0
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3710      	adds	r7, #16
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}

0800f980 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f980:	b580      	push	{r7, lr}
 800f982:	b082      	sub	sp, #8
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d101      	bne.n	800f992 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f98e:	2301      	movs	r3, #1
 800f990:	e042      	b.n	800fa18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d106      	bne.n	800f9aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2200      	movs	r2, #0
 800f9a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f9a4:	6878      	ldr	r0, [r7, #4]
 800f9a6:	f7f5 fc6f 	bl	8005288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	2224      	movs	r2, #36	@ 0x24
 800f9ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	681a      	ldr	r2, [r3, #0]
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f022 0201 	bic.w	r2, r2, #1
 800f9c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d002      	beq.n	800f9d0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f9ca:	6878      	ldr	r0, [r7, #4]
 800f9cc:	f000 fede 	bl	801078c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f9d0:	6878      	ldr	r0, [r7, #4]
 800f9d2:	f000 fc0f 	bl	80101f4 <UART_SetConfig>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	2b01      	cmp	r3, #1
 800f9da:	d101      	bne.n	800f9e0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f9dc:	2301      	movs	r3, #1
 800f9de:	e01b      	b.n	800fa18 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	685a      	ldr	r2, [r3, #4]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f9ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	689a      	ldr	r2, [r3, #8]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f9fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681a      	ldr	r2, [r3, #0]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f042 0201 	orr.w	r2, r2, #1
 800fa0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa10:	6878      	ldr	r0, [r7, #4]
 800fa12:	f000 ff5d 	bl	80108d0 <UART_CheckIdleState>
 800fa16:	4603      	mov	r3, r0
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	3708      	adds	r7, #8
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}

0800fa20 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b08a      	sub	sp, #40	@ 0x28
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	60f8      	str	r0, [r7, #12]
 800fa28:	60b9      	str	r1, [r7, #8]
 800fa2a:	4613      	mov	r3, r2
 800fa2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa34:	2b20      	cmp	r3, #32
 800fa36:	d167      	bne.n	800fb08 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d002      	beq.n	800fa44 <HAL_UART_Transmit_DMA+0x24>
 800fa3e:	88fb      	ldrh	r3, [r7, #6]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d101      	bne.n	800fa48 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fa44:	2301      	movs	r3, #1
 800fa46:	e060      	b.n	800fb0a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	68ba      	ldr	r2, [r7, #8]
 800fa4c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	88fa      	ldrh	r2, [r7, #6]
 800fa52:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	88fa      	ldrh	r2, [r7, #6]
 800fa5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	2200      	movs	r2, #0
 800fa62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2221      	movs	r2, #33	@ 0x21
 800fa6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d028      	beq.n	800fac8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa7a:	4a26      	ldr	r2, [pc, #152]	@ (800fb14 <HAL_UART_Transmit_DMA+0xf4>)
 800fa7c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa82:	4a25      	ldr	r2, [pc, #148]	@ (800fb18 <HAL_UART_Transmit_DMA+0xf8>)
 800fa84:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa8a:	4a24      	ldr	r2, [pc, #144]	@ (800fb1c <HAL_UART_Transmit_DMA+0xfc>)
 800fa8c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa92:	2200      	movs	r2, #0
 800fa94:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa9e:	4619      	mov	r1, r3
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	3328      	adds	r3, #40	@ 0x28
 800faa6:	461a      	mov	r2, r3
 800faa8:	88fb      	ldrh	r3, [r7, #6]
 800faaa:	f7fb f967 	bl	800ad7c <HAL_DMA_Start_IT>
 800faae:	4603      	mov	r3, r0
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d009      	beq.n	800fac8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	2210      	movs	r2, #16
 800fab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	2220      	movs	r2, #32
 800fac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fac4:	2301      	movs	r3, #1
 800fac6:	e020      	b.n	800fb0a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	2240      	movs	r2, #64	@ 0x40
 800face:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	3308      	adds	r3, #8
 800fad6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	e853 3f00 	ldrex	r3, [r3]
 800fade:	613b      	str	r3, [r7, #16]
   return(result);
 800fae0:	693b      	ldr	r3, [r7, #16]
 800fae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fae6:	627b      	str	r3, [r7, #36]	@ 0x24
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	3308      	adds	r3, #8
 800faee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800faf0:	623a      	str	r2, [r7, #32]
 800faf2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf4:	69f9      	ldr	r1, [r7, #28]
 800faf6:	6a3a      	ldr	r2, [r7, #32]
 800faf8:	e841 2300 	strex	r3, r2, [r1]
 800fafc:	61bb      	str	r3, [r7, #24]
   return(result);
 800fafe:	69bb      	ldr	r3, [r7, #24]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d1e5      	bne.n	800fad0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800fb04:	2300      	movs	r3, #0
 800fb06:	e000      	b.n	800fb0a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800fb08:	2302      	movs	r3, #2
  }
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3728      	adds	r7, #40	@ 0x28
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop
 800fb14:	08010d9b 	.word	0x08010d9b
 800fb18:	08010e35 	.word	0x08010e35
 800fb1c:	08010fbb 	.word	0x08010fbb

0800fb20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b0ba      	sub	sp, #232	@ 0xe8
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	69db      	ldr	r3, [r3, #28]
 800fb2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	689b      	ldr	r3, [r3, #8]
 800fb42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fb46:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fb4a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fb4e:	4013      	ands	r3, r2
 800fb50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fb54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d11b      	bne.n	800fb94 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fb5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb60:	f003 0320 	and.w	r3, r3, #32
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d015      	beq.n	800fb94 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fb68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb6c:	f003 0320 	and.w	r3, r3, #32
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d105      	bne.n	800fb80 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fb74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d009      	beq.n	800fb94 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	f000 8300 	beq.w	801018a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb8e:	6878      	ldr	r0, [r7, #4]
 800fb90:	4798      	blx	r3
      }
      return;
 800fb92:	e2fa      	b.n	801018a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fb94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	f000 8123 	beq.w	800fde4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fb9e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fba2:	4b8d      	ldr	r3, [pc, #564]	@ (800fdd8 <HAL_UART_IRQHandler+0x2b8>)
 800fba4:	4013      	ands	r3, r2
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d106      	bne.n	800fbb8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fbaa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fbae:	4b8b      	ldr	r3, [pc, #556]	@ (800fddc <HAL_UART_IRQHandler+0x2bc>)
 800fbb0:	4013      	ands	r3, r2
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	f000 8116 	beq.w	800fde4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fbb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbbc:	f003 0301 	and.w	r3, r3, #1
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d011      	beq.n	800fbe8 <HAL_UART_IRQHandler+0xc8>
 800fbc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fbc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d00b      	beq.n	800fbe8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	2201      	movs	r2, #1
 800fbd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbde:	f043 0201 	orr.w	r2, r3, #1
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbec:	f003 0302 	and.w	r3, r3, #2
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d011      	beq.n	800fc18 <HAL_UART_IRQHandler+0xf8>
 800fbf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fbf8:	f003 0301 	and.w	r3, r3, #1
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d00b      	beq.n	800fc18 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	2202      	movs	r2, #2
 800fc06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc0e:	f043 0204 	orr.w	r2, r3, #4
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc1c:	f003 0304 	and.w	r3, r3, #4
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d011      	beq.n	800fc48 <HAL_UART_IRQHandler+0x128>
 800fc24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc28:	f003 0301 	and.w	r3, r3, #1
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d00b      	beq.n	800fc48 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	2204      	movs	r2, #4
 800fc36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc3e:	f043 0202 	orr.w	r2, r3, #2
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fc48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc4c:	f003 0308 	and.w	r3, r3, #8
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d017      	beq.n	800fc84 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc58:	f003 0320 	and.w	r3, r3, #32
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d105      	bne.n	800fc6c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fc60:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc64:	4b5c      	ldr	r3, [pc, #368]	@ (800fdd8 <HAL_UART_IRQHandler+0x2b8>)
 800fc66:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d00b      	beq.n	800fc84 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	2208      	movs	r2, #8
 800fc72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc7a:	f043 0208 	orr.w	r2, r3, #8
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fc84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d012      	beq.n	800fcb6 <HAL_UART_IRQHandler+0x196>
 800fc90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d00c      	beq.n	800fcb6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fca4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcac:	f043 0220 	orr.w	r2, r3, #32
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	f000 8266 	beq.w	801018e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fcc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcc6:	f003 0320 	and.w	r3, r3, #32
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d013      	beq.n	800fcf6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fcce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcd2:	f003 0320 	and.w	r3, r3, #32
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d105      	bne.n	800fce6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fcda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d007      	beq.n	800fcf6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d003      	beq.n	800fcf6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcfc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	689b      	ldr	r3, [r3, #8]
 800fd06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd0a:	2b40      	cmp	r3, #64	@ 0x40
 800fd0c:	d005      	beq.n	800fd1a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fd0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fd12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d054      	beq.n	800fdc4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fd1a:	6878      	ldr	r0, [r7, #4]
 800fd1c:	f000 ffd7 	bl	8010cce <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	689b      	ldr	r3, [r3, #8]
 800fd26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd2a:	2b40      	cmp	r3, #64	@ 0x40
 800fd2c:	d146      	bne.n	800fdbc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	3308      	adds	r3, #8
 800fd34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd3c:	e853 3f00 	ldrex	r3, [r3]
 800fd40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fd44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	3308      	adds	r3, #8
 800fd56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fd5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fd5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fd66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fd6a:	e841 2300 	strex	r3, r2, [r1]
 800fd6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fd72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d1d9      	bne.n	800fd2e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d017      	beq.n	800fdb4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd8a:	4a15      	ldr	r2, [pc, #84]	@ (800fde0 <HAL_UART_IRQHandler+0x2c0>)
 800fd8c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd94:	4618      	mov	r0, r3
 800fd96:	f7fb f8c5 	bl	800af24 <HAL_DMA_Abort_IT>
 800fd9a:	4603      	mov	r3, r0
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d019      	beq.n	800fdd4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fda8:	687a      	ldr	r2, [r7, #4]
 800fdaa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fdae:	4610      	mov	r0, r2
 800fdb0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdb2:	e00f      	b.n	800fdd4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f7f7 ff83 	bl	8007cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdba:	e00b      	b.n	800fdd4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fdbc:	6878      	ldr	r0, [r7, #4]
 800fdbe:	f7f7 ff7f 	bl	8007cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdc2:	e007      	b.n	800fdd4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fdc4:	6878      	ldr	r0, [r7, #4]
 800fdc6:	f7f7 ff7b 	bl	8007cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2200      	movs	r2, #0
 800fdce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fdd2:	e1dc      	b.n	801018e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdd4:	bf00      	nop
    return;
 800fdd6:	e1da      	b.n	801018e <HAL_UART_IRQHandler+0x66e>
 800fdd8:	10000001 	.word	0x10000001
 800fddc:	04000120 	.word	0x04000120
 800fde0:	0801103b 	.word	0x0801103b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fde8:	2b01      	cmp	r3, #1
 800fdea:	f040 8170 	bne.w	80100ce <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fdee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdf2:	f003 0310 	and.w	r3, r3, #16
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	f000 8169 	beq.w	80100ce <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fdfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe00:	f003 0310 	and.w	r3, r3, #16
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	f000 8162 	beq.w	80100ce <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	2210      	movs	r2, #16
 800fe10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	689b      	ldr	r3, [r3, #8]
 800fe18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe1c:	2b40      	cmp	r3, #64	@ 0x40
 800fe1e:	f040 80d8 	bne.w	800ffd2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fe30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f000 80af 	beq.w	800ff98 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fe40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fe44:	429a      	cmp	r2, r3
 800fe46:	f080 80a7 	bcs.w	800ff98 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fe50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	f003 0320 	and.w	r3, r3, #32
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	f040 8087 	bne.w	800ff76 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fe74:	e853 3f00 	ldrex	r3, [r3]
 800fe78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fe7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fe80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fe92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fe96:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fe9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fea2:	e841 2300 	strex	r3, r2, [r1]
 800fea6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800feaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d1da      	bne.n	800fe68 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	3308      	adds	r3, #8
 800feb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800febc:	e853 3f00 	ldrex	r3, [r3]
 800fec0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fec2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fec4:	f023 0301 	bic.w	r3, r3, #1
 800fec8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	3308      	adds	r3, #8
 800fed2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fed6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800feda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fedc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fede:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fee2:	e841 2300 	strex	r3, r2, [r1]
 800fee6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800feea:	2b00      	cmp	r3, #0
 800feec:	d1e1      	bne.n	800feb2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	3308      	adds	r3, #8
 800fef4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fef8:	e853 3f00 	ldrex	r3, [r3]
 800fefc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fefe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ff04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	3308      	adds	r3, #8
 800ff0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ff12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ff14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ff18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ff1a:	e841 2300 	strex	r3, r2, [r1]
 800ff1e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ff20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d1e3      	bne.n	800feee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	2220      	movs	r2, #32
 800ff2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2200      	movs	r2, #0
 800ff32:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff3c:	e853 3f00 	ldrex	r3, [r3]
 800ff40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ff42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ff44:	f023 0310 	bic.w	r3, r3, #16
 800ff48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	461a      	mov	r2, r3
 800ff52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ff58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ff5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ff5e:	e841 2300 	strex	r3, r2, [r1]
 800ff62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ff64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d1e4      	bne.n	800ff34 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff70:	4618      	mov	r0, r3
 800ff72:	f7fa ff7e 	bl	800ae72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	2202      	movs	r2, #2
 800ff7a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	1ad3      	subs	r3, r2, r3
 800ff8c:	b29b      	uxth	r3, r3
 800ff8e:	4619      	mov	r1, r3
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f7f7 fd41 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ff96:	e0fc      	b.n	8010192 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ffa2:	429a      	cmp	r2, r3
 800ffa4:	f040 80f5 	bne.w	8010192 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	f003 0320 	and.w	r3, r3, #32
 800ffb6:	2b20      	cmp	r3, #32
 800ffb8:	f040 80eb 	bne.w	8010192 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	2202      	movs	r2, #2
 800ffc0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ffc8:	4619      	mov	r1, r3
 800ffca:	6878      	ldr	r0, [r7, #4]
 800ffcc:	f7f7 fd24 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
      return;
 800ffd0:	e0df      	b.n	8010192 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ffde:	b29b      	uxth	r3, r3
 800ffe0:	1ad3      	subs	r3, r2, r3
 800ffe2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	f000 80d1 	beq.w	8010196 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800fff4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	f000 80cc 	beq.w	8010196 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010006:	e853 3f00 	ldrex	r3, [r3]
 801000a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801000c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801000e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010012:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	461a      	mov	r2, r3
 801001c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010020:	647b      	str	r3, [r7, #68]	@ 0x44
 8010022:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010024:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010026:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010028:	e841 2300 	strex	r3, r2, [r1]
 801002c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801002e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010030:	2b00      	cmp	r3, #0
 8010032:	d1e4      	bne.n	800fffe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	3308      	adds	r3, #8
 801003a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801003c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801003e:	e853 3f00 	ldrex	r3, [r3]
 8010042:	623b      	str	r3, [r7, #32]
   return(result);
 8010044:	6a3b      	ldr	r3, [r7, #32]
 8010046:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801004a:	f023 0301 	bic.w	r3, r3, #1
 801004e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	3308      	adds	r3, #8
 8010058:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801005c:	633a      	str	r2, [r7, #48]	@ 0x30
 801005e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010060:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010064:	e841 2300 	strex	r3, r2, [r1]
 8010068:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801006a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801006c:	2b00      	cmp	r3, #0
 801006e:	d1e1      	bne.n	8010034 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	2220      	movs	r2, #32
 8010074:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2200      	movs	r2, #0
 801007c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	2200      	movs	r2, #0
 8010082:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801008a:	693b      	ldr	r3, [r7, #16]
 801008c:	e853 3f00 	ldrex	r3, [r3]
 8010090:	60fb      	str	r3, [r7, #12]
   return(result);
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	f023 0310 	bic.w	r3, r3, #16
 8010098:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	461a      	mov	r2, r3
 80100a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80100a6:	61fb      	str	r3, [r7, #28]
 80100a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100aa:	69b9      	ldr	r1, [r7, #24]
 80100ac:	69fa      	ldr	r2, [r7, #28]
 80100ae:	e841 2300 	strex	r3, r2, [r1]
 80100b2:	617b      	str	r3, [r7, #20]
   return(result);
 80100b4:	697b      	ldr	r3, [r7, #20]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d1e4      	bne.n	8010084 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2202      	movs	r2, #2
 80100be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80100c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80100c4:	4619      	mov	r1, r3
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f7f7 fca6 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80100cc:	e063      	b.n	8010196 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80100ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d00e      	beq.n	80100f8 <HAL_UART_IRQHandler+0x5d8>
 80100da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80100de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d008      	beq.n	80100f8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80100ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f000 ffdf 	bl	80110b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80100f6:	e051      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80100f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010100:	2b00      	cmp	r3, #0
 8010102:	d014      	beq.n	801012e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801010c:	2b00      	cmp	r3, #0
 801010e:	d105      	bne.n	801011c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010110:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010114:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010118:	2b00      	cmp	r3, #0
 801011a:	d008      	beq.n	801012e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010120:	2b00      	cmp	r3, #0
 8010122:	d03a      	beq.n	801019a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010128:	6878      	ldr	r0, [r7, #4]
 801012a:	4798      	blx	r3
    }
    return;
 801012c:	e035      	b.n	801019a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801012e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010136:	2b00      	cmp	r3, #0
 8010138:	d009      	beq.n	801014e <HAL_UART_IRQHandler+0x62e>
 801013a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801013e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010142:	2b00      	cmp	r3, #0
 8010144:	d003      	beq.n	801014e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8010146:	6878      	ldr	r0, [r7, #4]
 8010148:	f000 ff89 	bl	801105e <UART_EndTransmit_IT>
    return;
 801014c:	e026      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801014e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010152:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010156:	2b00      	cmp	r3, #0
 8010158:	d009      	beq.n	801016e <HAL_UART_IRQHandler+0x64e>
 801015a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801015e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010162:	2b00      	cmp	r3, #0
 8010164:	d003      	beq.n	801016e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	f000 ffb8 	bl	80110dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801016c:	e016      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801016e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010172:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010176:	2b00      	cmp	r3, #0
 8010178:	d010      	beq.n	801019c <HAL_UART_IRQHandler+0x67c>
 801017a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801017e:	2b00      	cmp	r3, #0
 8010180:	da0c      	bge.n	801019c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 ffa0 	bl	80110c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010188:	e008      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
      return;
 801018a:	bf00      	nop
 801018c:	e006      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
    return;
 801018e:	bf00      	nop
 8010190:	e004      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
      return;
 8010192:	bf00      	nop
 8010194:	e002      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
      return;
 8010196:	bf00      	nop
 8010198:	e000      	b.n	801019c <HAL_UART_IRQHandler+0x67c>
    return;
 801019a:	bf00      	nop
  }
}
 801019c:	37e8      	adds	r7, #232	@ 0xe8
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}
 80101a2:	bf00      	nop

080101a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b083      	sub	sp, #12
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80101ac:	bf00      	nop
 80101ae:	370c      	adds	r7, #12
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr

080101b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80101b8:	b480      	push	{r7}
 80101ba:	b083      	sub	sp, #12
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80101c0:	bf00      	nop
 80101c2:	370c      	adds	r7, #12
 80101c4:	46bd      	mov	sp, r7
 80101c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ca:	4770      	bx	lr

080101cc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80101cc:	b480      	push	{r7}
 80101ce:	b083      	sub	sp, #12
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80101d4:	bf00      	nop
 80101d6:	370c      	adds	r7, #12
 80101d8:	46bd      	mov	sp, r7
 80101da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101de:	4770      	bx	lr

080101e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b083      	sub	sp, #12
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80101e8:	bf00      	nop
 80101ea:	370c      	adds	r7, #12
 80101ec:	46bd      	mov	sp, r7
 80101ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f2:	4770      	bx	lr

080101f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80101f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80101f8:	b08c      	sub	sp, #48	@ 0x30
 80101fa:	af00      	add	r7, sp, #0
 80101fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80101fe:	2300      	movs	r3, #0
 8010200:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010204:	697b      	ldr	r3, [r7, #20]
 8010206:	689a      	ldr	r2, [r3, #8]
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	691b      	ldr	r3, [r3, #16]
 801020c:	431a      	orrs	r2, r3
 801020e:	697b      	ldr	r3, [r7, #20]
 8010210:	695b      	ldr	r3, [r3, #20]
 8010212:	431a      	orrs	r2, r3
 8010214:	697b      	ldr	r3, [r7, #20]
 8010216:	69db      	ldr	r3, [r3, #28]
 8010218:	4313      	orrs	r3, r2
 801021a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	681a      	ldr	r2, [r3, #0]
 8010222:	4bab      	ldr	r3, [pc, #684]	@ (80104d0 <UART_SetConfig+0x2dc>)
 8010224:	4013      	ands	r3, r2
 8010226:	697a      	ldr	r2, [r7, #20]
 8010228:	6812      	ldr	r2, [r2, #0]
 801022a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801022c:	430b      	orrs	r3, r1
 801022e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010230:	697b      	ldr	r3, [r7, #20]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	685b      	ldr	r3, [r3, #4]
 8010236:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801023a:	697b      	ldr	r3, [r7, #20]
 801023c:	68da      	ldr	r2, [r3, #12]
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	430a      	orrs	r2, r1
 8010244:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	699b      	ldr	r3, [r3, #24]
 801024a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	4aa0      	ldr	r2, [pc, #640]	@ (80104d4 <UART_SetConfig+0x2e0>)
 8010252:	4293      	cmp	r3, r2
 8010254:	d004      	beq.n	8010260 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010256:	697b      	ldr	r3, [r7, #20]
 8010258:	6a1b      	ldr	r3, [r3, #32]
 801025a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801025c:	4313      	orrs	r3, r2
 801025e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010260:	697b      	ldr	r3, [r7, #20]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	689b      	ldr	r3, [r3, #8]
 8010266:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801026a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801026e:	697a      	ldr	r2, [r7, #20]
 8010270:	6812      	ldr	r2, [r2, #0]
 8010272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010274:	430b      	orrs	r3, r1
 8010276:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801027e:	f023 010f 	bic.w	r1, r3, #15
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010286:	697b      	ldr	r3, [r7, #20]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	430a      	orrs	r2, r1
 801028c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801028e:	697b      	ldr	r3, [r7, #20]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	4a91      	ldr	r2, [pc, #580]	@ (80104d8 <UART_SetConfig+0x2e4>)
 8010294:	4293      	cmp	r3, r2
 8010296:	d125      	bne.n	80102e4 <UART_SetConfig+0xf0>
 8010298:	4b90      	ldr	r3, [pc, #576]	@ (80104dc <UART_SetConfig+0x2e8>)
 801029a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801029e:	f003 0303 	and.w	r3, r3, #3
 80102a2:	2b03      	cmp	r3, #3
 80102a4:	d81a      	bhi.n	80102dc <UART_SetConfig+0xe8>
 80102a6:	a201      	add	r2, pc, #4	@ (adr r2, 80102ac <UART_SetConfig+0xb8>)
 80102a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102ac:	080102bd 	.word	0x080102bd
 80102b0:	080102cd 	.word	0x080102cd
 80102b4:	080102c5 	.word	0x080102c5
 80102b8:	080102d5 	.word	0x080102d5
 80102bc:	2301      	movs	r3, #1
 80102be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102c2:	e0d6      	b.n	8010472 <UART_SetConfig+0x27e>
 80102c4:	2302      	movs	r3, #2
 80102c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102ca:	e0d2      	b.n	8010472 <UART_SetConfig+0x27e>
 80102cc:	2304      	movs	r3, #4
 80102ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102d2:	e0ce      	b.n	8010472 <UART_SetConfig+0x27e>
 80102d4:	2308      	movs	r3, #8
 80102d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102da:	e0ca      	b.n	8010472 <UART_SetConfig+0x27e>
 80102dc:	2310      	movs	r3, #16
 80102de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80102e2:	e0c6      	b.n	8010472 <UART_SetConfig+0x27e>
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4a7d      	ldr	r2, [pc, #500]	@ (80104e0 <UART_SetConfig+0x2ec>)
 80102ea:	4293      	cmp	r3, r2
 80102ec:	d138      	bne.n	8010360 <UART_SetConfig+0x16c>
 80102ee:	4b7b      	ldr	r3, [pc, #492]	@ (80104dc <UART_SetConfig+0x2e8>)
 80102f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80102f4:	f003 030c 	and.w	r3, r3, #12
 80102f8:	2b0c      	cmp	r3, #12
 80102fa:	d82d      	bhi.n	8010358 <UART_SetConfig+0x164>
 80102fc:	a201      	add	r2, pc, #4	@ (adr r2, 8010304 <UART_SetConfig+0x110>)
 80102fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010302:	bf00      	nop
 8010304:	08010339 	.word	0x08010339
 8010308:	08010359 	.word	0x08010359
 801030c:	08010359 	.word	0x08010359
 8010310:	08010359 	.word	0x08010359
 8010314:	08010349 	.word	0x08010349
 8010318:	08010359 	.word	0x08010359
 801031c:	08010359 	.word	0x08010359
 8010320:	08010359 	.word	0x08010359
 8010324:	08010341 	.word	0x08010341
 8010328:	08010359 	.word	0x08010359
 801032c:	08010359 	.word	0x08010359
 8010330:	08010359 	.word	0x08010359
 8010334:	08010351 	.word	0x08010351
 8010338:	2300      	movs	r3, #0
 801033a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801033e:	e098      	b.n	8010472 <UART_SetConfig+0x27e>
 8010340:	2302      	movs	r3, #2
 8010342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010346:	e094      	b.n	8010472 <UART_SetConfig+0x27e>
 8010348:	2304      	movs	r3, #4
 801034a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801034e:	e090      	b.n	8010472 <UART_SetConfig+0x27e>
 8010350:	2308      	movs	r3, #8
 8010352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010356:	e08c      	b.n	8010472 <UART_SetConfig+0x27e>
 8010358:	2310      	movs	r3, #16
 801035a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801035e:	e088      	b.n	8010472 <UART_SetConfig+0x27e>
 8010360:	697b      	ldr	r3, [r7, #20]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	4a5f      	ldr	r2, [pc, #380]	@ (80104e4 <UART_SetConfig+0x2f0>)
 8010366:	4293      	cmp	r3, r2
 8010368:	d125      	bne.n	80103b6 <UART_SetConfig+0x1c2>
 801036a:	4b5c      	ldr	r3, [pc, #368]	@ (80104dc <UART_SetConfig+0x2e8>)
 801036c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010370:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010374:	2b30      	cmp	r3, #48	@ 0x30
 8010376:	d016      	beq.n	80103a6 <UART_SetConfig+0x1b2>
 8010378:	2b30      	cmp	r3, #48	@ 0x30
 801037a:	d818      	bhi.n	80103ae <UART_SetConfig+0x1ba>
 801037c:	2b20      	cmp	r3, #32
 801037e:	d00a      	beq.n	8010396 <UART_SetConfig+0x1a2>
 8010380:	2b20      	cmp	r3, #32
 8010382:	d814      	bhi.n	80103ae <UART_SetConfig+0x1ba>
 8010384:	2b00      	cmp	r3, #0
 8010386:	d002      	beq.n	801038e <UART_SetConfig+0x19a>
 8010388:	2b10      	cmp	r3, #16
 801038a:	d008      	beq.n	801039e <UART_SetConfig+0x1aa>
 801038c:	e00f      	b.n	80103ae <UART_SetConfig+0x1ba>
 801038e:	2300      	movs	r3, #0
 8010390:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010394:	e06d      	b.n	8010472 <UART_SetConfig+0x27e>
 8010396:	2302      	movs	r3, #2
 8010398:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801039c:	e069      	b.n	8010472 <UART_SetConfig+0x27e>
 801039e:	2304      	movs	r3, #4
 80103a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103a4:	e065      	b.n	8010472 <UART_SetConfig+0x27e>
 80103a6:	2308      	movs	r3, #8
 80103a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103ac:	e061      	b.n	8010472 <UART_SetConfig+0x27e>
 80103ae:	2310      	movs	r3, #16
 80103b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103b4:	e05d      	b.n	8010472 <UART_SetConfig+0x27e>
 80103b6:	697b      	ldr	r3, [r7, #20]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	4a4b      	ldr	r2, [pc, #300]	@ (80104e8 <UART_SetConfig+0x2f4>)
 80103bc:	4293      	cmp	r3, r2
 80103be:	d125      	bne.n	801040c <UART_SetConfig+0x218>
 80103c0:	4b46      	ldr	r3, [pc, #280]	@ (80104dc <UART_SetConfig+0x2e8>)
 80103c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80103ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80103cc:	d016      	beq.n	80103fc <UART_SetConfig+0x208>
 80103ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80103d0:	d818      	bhi.n	8010404 <UART_SetConfig+0x210>
 80103d2:	2b80      	cmp	r3, #128	@ 0x80
 80103d4:	d00a      	beq.n	80103ec <UART_SetConfig+0x1f8>
 80103d6:	2b80      	cmp	r3, #128	@ 0x80
 80103d8:	d814      	bhi.n	8010404 <UART_SetConfig+0x210>
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d002      	beq.n	80103e4 <UART_SetConfig+0x1f0>
 80103de:	2b40      	cmp	r3, #64	@ 0x40
 80103e0:	d008      	beq.n	80103f4 <UART_SetConfig+0x200>
 80103e2:	e00f      	b.n	8010404 <UART_SetConfig+0x210>
 80103e4:	2300      	movs	r3, #0
 80103e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103ea:	e042      	b.n	8010472 <UART_SetConfig+0x27e>
 80103ec:	2302      	movs	r3, #2
 80103ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103f2:	e03e      	b.n	8010472 <UART_SetConfig+0x27e>
 80103f4:	2304      	movs	r3, #4
 80103f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80103fa:	e03a      	b.n	8010472 <UART_SetConfig+0x27e>
 80103fc:	2308      	movs	r3, #8
 80103fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010402:	e036      	b.n	8010472 <UART_SetConfig+0x27e>
 8010404:	2310      	movs	r3, #16
 8010406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801040a:	e032      	b.n	8010472 <UART_SetConfig+0x27e>
 801040c:	697b      	ldr	r3, [r7, #20]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4a30      	ldr	r2, [pc, #192]	@ (80104d4 <UART_SetConfig+0x2e0>)
 8010412:	4293      	cmp	r3, r2
 8010414:	d12a      	bne.n	801046c <UART_SetConfig+0x278>
 8010416:	4b31      	ldr	r3, [pc, #196]	@ (80104dc <UART_SetConfig+0x2e8>)
 8010418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801041c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010424:	d01a      	beq.n	801045c <UART_SetConfig+0x268>
 8010426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801042a:	d81b      	bhi.n	8010464 <UART_SetConfig+0x270>
 801042c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010430:	d00c      	beq.n	801044c <UART_SetConfig+0x258>
 8010432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010436:	d815      	bhi.n	8010464 <UART_SetConfig+0x270>
 8010438:	2b00      	cmp	r3, #0
 801043a:	d003      	beq.n	8010444 <UART_SetConfig+0x250>
 801043c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010440:	d008      	beq.n	8010454 <UART_SetConfig+0x260>
 8010442:	e00f      	b.n	8010464 <UART_SetConfig+0x270>
 8010444:	2300      	movs	r3, #0
 8010446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801044a:	e012      	b.n	8010472 <UART_SetConfig+0x27e>
 801044c:	2302      	movs	r3, #2
 801044e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010452:	e00e      	b.n	8010472 <UART_SetConfig+0x27e>
 8010454:	2304      	movs	r3, #4
 8010456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801045a:	e00a      	b.n	8010472 <UART_SetConfig+0x27e>
 801045c:	2308      	movs	r3, #8
 801045e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010462:	e006      	b.n	8010472 <UART_SetConfig+0x27e>
 8010464:	2310      	movs	r3, #16
 8010466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801046a:	e002      	b.n	8010472 <UART_SetConfig+0x27e>
 801046c:	2310      	movs	r3, #16
 801046e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	4a17      	ldr	r2, [pc, #92]	@ (80104d4 <UART_SetConfig+0x2e0>)
 8010478:	4293      	cmp	r3, r2
 801047a:	f040 80a8 	bne.w	80105ce <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801047e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010482:	2b08      	cmp	r3, #8
 8010484:	d834      	bhi.n	80104f0 <UART_SetConfig+0x2fc>
 8010486:	a201      	add	r2, pc, #4	@ (adr r2, 801048c <UART_SetConfig+0x298>)
 8010488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801048c:	080104b1 	.word	0x080104b1
 8010490:	080104f1 	.word	0x080104f1
 8010494:	080104b9 	.word	0x080104b9
 8010498:	080104f1 	.word	0x080104f1
 801049c:	080104bf 	.word	0x080104bf
 80104a0:	080104f1 	.word	0x080104f1
 80104a4:	080104f1 	.word	0x080104f1
 80104a8:	080104f1 	.word	0x080104f1
 80104ac:	080104c7 	.word	0x080104c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80104b0:	f7fe fa60 	bl	800e974 <HAL_RCC_GetPCLK1Freq>
 80104b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80104b6:	e021      	b.n	80104fc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80104b8:	4b0c      	ldr	r3, [pc, #48]	@ (80104ec <UART_SetConfig+0x2f8>)
 80104ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80104bc:	e01e      	b.n	80104fc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80104be:	f7fe f9eb 	bl	800e898 <HAL_RCC_GetSysClockFreq>
 80104c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80104c4:	e01a      	b.n	80104fc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80104c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80104ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80104cc:	e016      	b.n	80104fc <UART_SetConfig+0x308>
 80104ce:	bf00      	nop
 80104d0:	cfff69f3 	.word	0xcfff69f3
 80104d4:	40008000 	.word	0x40008000
 80104d8:	40013800 	.word	0x40013800
 80104dc:	40021000 	.word	0x40021000
 80104e0:	40004400 	.word	0x40004400
 80104e4:	40004800 	.word	0x40004800
 80104e8:	40004c00 	.word	0x40004c00
 80104ec:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80104f0:	2300      	movs	r3, #0
 80104f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80104f4:	2301      	movs	r3, #1
 80104f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80104fa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80104fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104fe:	2b00      	cmp	r3, #0
 8010500:	f000 812a 	beq.w	8010758 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010508:	4a9e      	ldr	r2, [pc, #632]	@ (8010784 <UART_SetConfig+0x590>)
 801050a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801050e:	461a      	mov	r2, r3
 8010510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010512:	fbb3 f3f2 	udiv	r3, r3, r2
 8010516:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010518:	697b      	ldr	r3, [r7, #20]
 801051a:	685a      	ldr	r2, [r3, #4]
 801051c:	4613      	mov	r3, r2
 801051e:	005b      	lsls	r3, r3, #1
 8010520:	4413      	add	r3, r2
 8010522:	69ba      	ldr	r2, [r7, #24]
 8010524:	429a      	cmp	r2, r3
 8010526:	d305      	bcc.n	8010534 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010528:	697b      	ldr	r3, [r7, #20]
 801052a:	685b      	ldr	r3, [r3, #4]
 801052c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801052e:	69ba      	ldr	r2, [r7, #24]
 8010530:	429a      	cmp	r2, r3
 8010532:	d903      	bls.n	801053c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8010534:	2301      	movs	r3, #1
 8010536:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801053a:	e10d      	b.n	8010758 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801053c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801053e:	2200      	movs	r2, #0
 8010540:	60bb      	str	r3, [r7, #8]
 8010542:	60fa      	str	r2, [r7, #12]
 8010544:	697b      	ldr	r3, [r7, #20]
 8010546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010548:	4a8e      	ldr	r2, [pc, #568]	@ (8010784 <UART_SetConfig+0x590>)
 801054a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801054e:	b29b      	uxth	r3, r3
 8010550:	2200      	movs	r2, #0
 8010552:	603b      	str	r3, [r7, #0]
 8010554:	607a      	str	r2, [r7, #4]
 8010556:	e9d7 2300 	ldrd	r2, r3, [r7]
 801055a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801055e:	f7f0 fb4b 	bl	8000bf8 <__aeabi_uldivmod>
 8010562:	4602      	mov	r2, r0
 8010564:	460b      	mov	r3, r1
 8010566:	4610      	mov	r0, r2
 8010568:	4619      	mov	r1, r3
 801056a:	f04f 0200 	mov.w	r2, #0
 801056e:	f04f 0300 	mov.w	r3, #0
 8010572:	020b      	lsls	r3, r1, #8
 8010574:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010578:	0202      	lsls	r2, r0, #8
 801057a:	6979      	ldr	r1, [r7, #20]
 801057c:	6849      	ldr	r1, [r1, #4]
 801057e:	0849      	lsrs	r1, r1, #1
 8010580:	2000      	movs	r0, #0
 8010582:	460c      	mov	r4, r1
 8010584:	4605      	mov	r5, r0
 8010586:	eb12 0804 	adds.w	r8, r2, r4
 801058a:	eb43 0905 	adc.w	r9, r3, r5
 801058e:	697b      	ldr	r3, [r7, #20]
 8010590:	685b      	ldr	r3, [r3, #4]
 8010592:	2200      	movs	r2, #0
 8010594:	469a      	mov	sl, r3
 8010596:	4693      	mov	fp, r2
 8010598:	4652      	mov	r2, sl
 801059a:	465b      	mov	r3, fp
 801059c:	4640      	mov	r0, r8
 801059e:	4649      	mov	r1, r9
 80105a0:	f7f0 fb2a 	bl	8000bf8 <__aeabi_uldivmod>
 80105a4:	4602      	mov	r2, r0
 80105a6:	460b      	mov	r3, r1
 80105a8:	4613      	mov	r3, r2
 80105aa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80105ac:	6a3b      	ldr	r3, [r7, #32]
 80105ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80105b2:	d308      	bcc.n	80105c6 <UART_SetConfig+0x3d2>
 80105b4:	6a3b      	ldr	r3, [r7, #32]
 80105b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105ba:	d204      	bcs.n	80105c6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80105bc:	697b      	ldr	r3, [r7, #20]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	6a3a      	ldr	r2, [r7, #32]
 80105c2:	60da      	str	r2, [r3, #12]
 80105c4:	e0c8      	b.n	8010758 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80105c6:	2301      	movs	r3, #1
 80105c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80105cc:	e0c4      	b.n	8010758 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80105ce:	697b      	ldr	r3, [r7, #20]
 80105d0:	69db      	ldr	r3, [r3, #28]
 80105d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80105d6:	d167      	bne.n	80106a8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80105d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80105dc:	2b08      	cmp	r3, #8
 80105de:	d828      	bhi.n	8010632 <UART_SetConfig+0x43e>
 80105e0:	a201      	add	r2, pc, #4	@ (adr r2, 80105e8 <UART_SetConfig+0x3f4>)
 80105e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105e6:	bf00      	nop
 80105e8:	0801060d 	.word	0x0801060d
 80105ec:	08010615 	.word	0x08010615
 80105f0:	0801061d 	.word	0x0801061d
 80105f4:	08010633 	.word	0x08010633
 80105f8:	08010623 	.word	0x08010623
 80105fc:	08010633 	.word	0x08010633
 8010600:	08010633 	.word	0x08010633
 8010604:	08010633 	.word	0x08010633
 8010608:	0801062b 	.word	0x0801062b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801060c:	f7fe f9b2 	bl	800e974 <HAL_RCC_GetPCLK1Freq>
 8010610:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010612:	e014      	b.n	801063e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010614:	f7fe f9c4 	bl	800e9a0 <HAL_RCC_GetPCLK2Freq>
 8010618:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801061a:	e010      	b.n	801063e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801061c:	4b5a      	ldr	r3, [pc, #360]	@ (8010788 <UART_SetConfig+0x594>)
 801061e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010620:	e00d      	b.n	801063e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010622:	f7fe f939 	bl	800e898 <HAL_RCC_GetSysClockFreq>
 8010626:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010628:	e009      	b.n	801063e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801062a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801062e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010630:	e005      	b.n	801063e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8010632:	2300      	movs	r3, #0
 8010634:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010636:	2301      	movs	r3, #1
 8010638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 801063c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801063e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010640:	2b00      	cmp	r3, #0
 8010642:	f000 8089 	beq.w	8010758 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010646:	697b      	ldr	r3, [r7, #20]
 8010648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801064a:	4a4e      	ldr	r2, [pc, #312]	@ (8010784 <UART_SetConfig+0x590>)
 801064c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010650:	461a      	mov	r2, r3
 8010652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010654:	fbb3 f3f2 	udiv	r3, r3, r2
 8010658:	005a      	lsls	r2, r3, #1
 801065a:	697b      	ldr	r3, [r7, #20]
 801065c:	685b      	ldr	r3, [r3, #4]
 801065e:	085b      	lsrs	r3, r3, #1
 8010660:	441a      	add	r2, r3
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	685b      	ldr	r3, [r3, #4]
 8010666:	fbb2 f3f3 	udiv	r3, r2, r3
 801066a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801066c:	6a3b      	ldr	r3, [r7, #32]
 801066e:	2b0f      	cmp	r3, #15
 8010670:	d916      	bls.n	80106a0 <UART_SetConfig+0x4ac>
 8010672:	6a3b      	ldr	r3, [r7, #32]
 8010674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010678:	d212      	bcs.n	80106a0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801067a:	6a3b      	ldr	r3, [r7, #32]
 801067c:	b29b      	uxth	r3, r3
 801067e:	f023 030f 	bic.w	r3, r3, #15
 8010682:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010684:	6a3b      	ldr	r3, [r7, #32]
 8010686:	085b      	lsrs	r3, r3, #1
 8010688:	b29b      	uxth	r3, r3
 801068a:	f003 0307 	and.w	r3, r3, #7
 801068e:	b29a      	uxth	r2, r3
 8010690:	8bfb      	ldrh	r3, [r7, #30]
 8010692:	4313      	orrs	r3, r2
 8010694:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010696:	697b      	ldr	r3, [r7, #20]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	8bfa      	ldrh	r2, [r7, #30]
 801069c:	60da      	str	r2, [r3, #12]
 801069e:	e05b      	b.n	8010758 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80106a0:	2301      	movs	r3, #1
 80106a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80106a6:	e057      	b.n	8010758 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80106a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80106ac:	2b08      	cmp	r3, #8
 80106ae:	d828      	bhi.n	8010702 <UART_SetConfig+0x50e>
 80106b0:	a201      	add	r2, pc, #4	@ (adr r2, 80106b8 <UART_SetConfig+0x4c4>)
 80106b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b6:	bf00      	nop
 80106b8:	080106dd 	.word	0x080106dd
 80106bc:	080106e5 	.word	0x080106e5
 80106c0:	080106ed 	.word	0x080106ed
 80106c4:	08010703 	.word	0x08010703
 80106c8:	080106f3 	.word	0x080106f3
 80106cc:	08010703 	.word	0x08010703
 80106d0:	08010703 	.word	0x08010703
 80106d4:	08010703 	.word	0x08010703
 80106d8:	080106fb 	.word	0x080106fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80106dc:	f7fe f94a 	bl	800e974 <HAL_RCC_GetPCLK1Freq>
 80106e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106e2:	e014      	b.n	801070e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106e4:	f7fe f95c 	bl	800e9a0 <HAL_RCC_GetPCLK2Freq>
 80106e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106ea:	e010      	b.n	801070e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80106ec:	4b26      	ldr	r3, [pc, #152]	@ (8010788 <UART_SetConfig+0x594>)
 80106ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80106f0:	e00d      	b.n	801070e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80106f2:	f7fe f8d1 	bl	800e898 <HAL_RCC_GetSysClockFreq>
 80106f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80106f8:	e009      	b.n	801070e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010700:	e005      	b.n	801070e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8010702:	2300      	movs	r3, #0
 8010704:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010706:	2301      	movs	r3, #1
 8010708:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 801070c:	bf00      	nop
    }

    if (pclk != 0U)
 801070e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010710:	2b00      	cmp	r3, #0
 8010712:	d021      	beq.n	8010758 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010714:	697b      	ldr	r3, [r7, #20]
 8010716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010718:	4a1a      	ldr	r2, [pc, #104]	@ (8010784 <UART_SetConfig+0x590>)
 801071a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801071e:	461a      	mov	r2, r3
 8010720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010722:	fbb3 f2f2 	udiv	r2, r3, r2
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	685b      	ldr	r3, [r3, #4]
 801072a:	085b      	lsrs	r3, r3, #1
 801072c:	441a      	add	r2, r3
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	685b      	ldr	r3, [r3, #4]
 8010732:	fbb2 f3f3 	udiv	r3, r2, r3
 8010736:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010738:	6a3b      	ldr	r3, [r7, #32]
 801073a:	2b0f      	cmp	r3, #15
 801073c:	d909      	bls.n	8010752 <UART_SetConfig+0x55e>
 801073e:	6a3b      	ldr	r3, [r7, #32]
 8010740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010744:	d205      	bcs.n	8010752 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010746:	6a3b      	ldr	r3, [r7, #32]
 8010748:	b29a      	uxth	r2, r3
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	60da      	str	r2, [r3, #12]
 8010750:	e002      	b.n	8010758 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8010752:	2301      	movs	r3, #1
 8010754:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010758:	697b      	ldr	r3, [r7, #20]
 801075a:	2201      	movs	r2, #1
 801075c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	2201      	movs	r2, #1
 8010764:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010768:	697b      	ldr	r3, [r7, #20]
 801076a:	2200      	movs	r2, #0
 801076c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	2200      	movs	r2, #0
 8010772:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010774:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010778:	4618      	mov	r0, r3
 801077a:	3730      	adds	r7, #48	@ 0x30
 801077c:	46bd      	mov	sp, r7
 801077e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010782:	bf00      	nop
 8010784:	0801d3cc 	.word	0x0801d3cc
 8010788:	00f42400 	.word	0x00f42400

0801078c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801078c:	b480      	push	{r7}
 801078e:	b083      	sub	sp, #12
 8010790:	af00      	add	r7, sp, #0
 8010792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010798:	f003 0308 	and.w	r3, r3, #8
 801079c:	2b00      	cmp	r3, #0
 801079e:	d00a      	beq.n	80107b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	685b      	ldr	r3, [r3, #4]
 80107a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	430a      	orrs	r2, r1
 80107b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107ba:	f003 0301 	and.w	r3, r3, #1
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d00a      	beq.n	80107d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	430a      	orrs	r2, r1
 80107d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107dc:	f003 0302 	and.w	r3, r3, #2
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d00a      	beq.n	80107fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	685b      	ldr	r3, [r3, #4]
 80107ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	430a      	orrs	r2, r1
 80107f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107fe:	f003 0304 	and.w	r3, r3, #4
 8010802:	2b00      	cmp	r3, #0
 8010804:	d00a      	beq.n	801081c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	685b      	ldr	r3, [r3, #4]
 801080c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	430a      	orrs	r2, r1
 801081a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010820:	f003 0310 	and.w	r3, r3, #16
 8010824:	2b00      	cmp	r3, #0
 8010826:	d00a      	beq.n	801083e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	689b      	ldr	r3, [r3, #8]
 801082e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	430a      	orrs	r2, r1
 801083c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010842:	f003 0320 	and.w	r3, r3, #32
 8010846:	2b00      	cmp	r3, #0
 8010848:	d00a      	beq.n	8010860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	689b      	ldr	r3, [r3, #8]
 8010850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	430a      	orrs	r2, r1
 801085e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010868:	2b00      	cmp	r3, #0
 801086a:	d01a      	beq.n	80108a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	430a      	orrs	r2, r1
 8010880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801088a:	d10a      	bne.n	80108a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	430a      	orrs	r2, r1
 80108a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d00a      	beq.n	80108c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	685b      	ldr	r3, [r3, #4]
 80108b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	430a      	orrs	r2, r1
 80108c2:	605a      	str	r2, [r3, #4]
  }
}
 80108c4:	bf00      	nop
 80108c6:	370c      	adds	r7, #12
 80108c8:	46bd      	mov	sp, r7
 80108ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ce:	4770      	bx	lr

080108d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b098      	sub	sp, #96	@ 0x60
 80108d4:	af02      	add	r7, sp, #8
 80108d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2200      	movs	r2, #0
 80108dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80108e0:	f7f8 f9c0 	bl	8008c64 <HAL_GetTick>
 80108e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	f003 0308 	and.w	r3, r3, #8
 80108f0:	2b08      	cmp	r3, #8
 80108f2:	d12f      	bne.n	8010954 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80108f8:	9300      	str	r3, [sp, #0]
 80108fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108fc:	2200      	movs	r2, #0
 80108fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010902:	6878      	ldr	r0, [r7, #4]
 8010904:	f000 f88e 	bl	8010a24 <UART_WaitOnFlagUntilTimeout>
 8010908:	4603      	mov	r3, r0
 801090a:	2b00      	cmp	r3, #0
 801090c:	d022      	beq.n	8010954 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010916:	e853 3f00 	ldrex	r3, [r3]
 801091a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801091c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010922:	653b      	str	r3, [r7, #80]	@ 0x50
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	461a      	mov	r2, r3
 801092a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801092c:	647b      	str	r3, [r7, #68]	@ 0x44
 801092e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010934:	e841 2300 	strex	r3, r2, [r1]
 8010938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801093a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801093c:	2b00      	cmp	r3, #0
 801093e:	d1e6      	bne.n	801090e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2220      	movs	r2, #32
 8010944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2200      	movs	r2, #0
 801094c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010950:	2303      	movs	r3, #3
 8010952:	e063      	b.n	8010a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	f003 0304 	and.w	r3, r3, #4
 801095e:	2b04      	cmp	r3, #4
 8010960:	d149      	bne.n	80109f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010962:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010966:	9300      	str	r3, [sp, #0]
 8010968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801096a:	2200      	movs	r2, #0
 801096c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010970:	6878      	ldr	r0, [r7, #4]
 8010972:	f000 f857 	bl	8010a24 <UART_WaitOnFlagUntilTimeout>
 8010976:	4603      	mov	r3, r0
 8010978:	2b00      	cmp	r3, #0
 801097a:	d03c      	beq.n	80109f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010984:	e853 3f00 	ldrex	r3, [r3]
 8010988:	623b      	str	r3, [r7, #32]
   return(result);
 801098a:	6a3b      	ldr	r3, [r7, #32]
 801098c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	461a      	mov	r2, r3
 8010998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801099a:	633b      	str	r3, [r7, #48]	@ 0x30
 801099c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801099e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80109a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109a2:	e841 2300 	strex	r3, r2, [r1]
 80109a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80109a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d1e6      	bne.n	801097c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	3308      	adds	r3, #8
 80109b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	e853 3f00 	ldrex	r3, [r3]
 80109bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	f023 0301 	bic.w	r3, r3, #1
 80109c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	3308      	adds	r3, #8
 80109cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80109ce:	61fa      	str	r2, [r7, #28]
 80109d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109d2:	69b9      	ldr	r1, [r7, #24]
 80109d4:	69fa      	ldr	r2, [r7, #28]
 80109d6:	e841 2300 	strex	r3, r2, [r1]
 80109da:	617b      	str	r3, [r7, #20]
   return(result);
 80109dc:	697b      	ldr	r3, [r7, #20]
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d1e5      	bne.n	80109ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	2220      	movs	r2, #32
 80109e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2200      	movs	r2, #0
 80109ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109f2:	2303      	movs	r3, #3
 80109f4:	e012      	b.n	8010a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	2220      	movs	r2, #32
 80109fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	2220      	movs	r2, #32
 8010a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	2200      	movs	r2, #0
 8010a0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2200      	movs	r2, #0
 8010a10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	2200      	movs	r2, #0
 8010a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a1a:	2300      	movs	r3, #0
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3758      	adds	r7, #88	@ 0x58
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b084      	sub	sp, #16
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	60f8      	str	r0, [r7, #12]
 8010a2c:	60b9      	str	r1, [r7, #8]
 8010a2e:	603b      	str	r3, [r7, #0]
 8010a30:	4613      	mov	r3, r2
 8010a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a34:	e04f      	b.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010a36:	69bb      	ldr	r3, [r7, #24]
 8010a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a3c:	d04b      	beq.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010a3e:	f7f8 f911 	bl	8008c64 <HAL_GetTick>
 8010a42:	4602      	mov	r2, r0
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	1ad3      	subs	r3, r2, r3
 8010a48:	69ba      	ldr	r2, [r7, #24]
 8010a4a:	429a      	cmp	r2, r3
 8010a4c:	d302      	bcc.n	8010a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8010a4e:	69bb      	ldr	r3, [r7, #24]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d101      	bne.n	8010a58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010a54:	2303      	movs	r3, #3
 8010a56:	e04e      	b.n	8010af6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	f003 0304 	and.w	r3, r3, #4
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d037      	beq.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	2b80      	cmp	r3, #128	@ 0x80
 8010a6a:	d034      	beq.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	2b40      	cmp	r3, #64	@ 0x40
 8010a70:	d031      	beq.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	69db      	ldr	r3, [r3, #28]
 8010a78:	f003 0308 	and.w	r3, r3, #8
 8010a7c:	2b08      	cmp	r3, #8
 8010a7e:	d110      	bne.n	8010aa2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	2208      	movs	r2, #8
 8010a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a88:	68f8      	ldr	r0, [r7, #12]
 8010a8a:	f000 f920 	bl	8010cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	2208      	movs	r2, #8
 8010a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010a9e:	2301      	movs	r3, #1
 8010aa0:	e029      	b.n	8010af6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	69db      	ldr	r3, [r3, #28]
 8010aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010ab0:	d111      	bne.n	8010ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010aba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010abc:	68f8      	ldr	r0, [r7, #12]
 8010abe:	f000 f906 	bl	8010cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	2220      	movs	r2, #32
 8010ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	2200      	movs	r2, #0
 8010ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010ad2:	2303      	movs	r3, #3
 8010ad4:	e00f      	b.n	8010af6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	69da      	ldr	r2, [r3, #28]
 8010adc:	68bb      	ldr	r3, [r7, #8]
 8010ade:	4013      	ands	r3, r2
 8010ae0:	68ba      	ldr	r2, [r7, #8]
 8010ae2:	429a      	cmp	r2, r3
 8010ae4:	bf0c      	ite	eq
 8010ae6:	2301      	moveq	r3, #1
 8010ae8:	2300      	movne	r3, #0
 8010aea:	b2db      	uxtb	r3, r3
 8010aec:	461a      	mov	r2, r3
 8010aee:	79fb      	ldrb	r3, [r7, #7]
 8010af0:	429a      	cmp	r2, r3
 8010af2:	d0a0      	beq.n	8010a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010af4:	2300      	movs	r3, #0
}
 8010af6:	4618      	mov	r0, r3
 8010af8:	3710      	adds	r7, #16
 8010afa:	46bd      	mov	sp, r7
 8010afc:	bd80      	pop	{r7, pc}
	...

08010b00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b096      	sub	sp, #88	@ 0x58
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	4613      	mov	r3, r2
 8010b0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	68ba      	ldr	r2, [r7, #8]
 8010b12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	88fa      	ldrh	r2, [r7, #6]
 8010b18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	2222      	movs	r2, #34	@ 0x22
 8010b28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d02d      	beq.n	8010b92 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b3c:	4a40      	ldr	r2, [pc, #256]	@ (8010c40 <UART_Start_Receive_DMA+0x140>)
 8010b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b46:	4a3f      	ldr	r2, [pc, #252]	@ (8010c44 <UART_Start_Receive_DMA+0x144>)
 8010b48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b50:	4a3d      	ldr	r2, [pc, #244]	@ (8010c48 <UART_Start_Receive_DMA+0x148>)
 8010b52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	3324      	adds	r3, #36	@ 0x24
 8010b6a:	4619      	mov	r1, r3
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b70:	461a      	mov	r2, r3
 8010b72:	88fb      	ldrh	r3, [r7, #6]
 8010b74:	f7fa f902 	bl	800ad7c <HAL_DMA_Start_IT>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d009      	beq.n	8010b92 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	2210      	movs	r2, #16
 8010b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	2220      	movs	r2, #32
 8010b8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010b8e:	2301      	movs	r3, #1
 8010b90:	e051      	b.n	8010c36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	691b      	ldr	r3, [r3, #16]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d018      	beq.n	8010bcc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ba2:	e853 3f00 	ldrex	r3, [r3]
 8010ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010bae:	657b      	str	r3, [r7, #84]	@ 0x54
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	461a      	mov	r2, r3
 8010bb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010bba:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bbc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010bbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010bc0:	e841 2300 	strex	r3, r2, [r1]
 8010bc4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d1e6      	bne.n	8010b9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	3308      	adds	r3, #8
 8010bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd6:	e853 3f00 	ldrex	r3, [r3]
 8010bda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bde:	f043 0301 	orr.w	r3, r3, #1
 8010be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8010be4:	68fb      	ldr	r3, [r7, #12]
 8010be6:	681b      	ldr	r3, [r3, #0]
 8010be8:	3308      	adds	r3, #8
 8010bea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010bec:	637a      	str	r2, [r7, #52]	@ 0x34
 8010bee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bf0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010bf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010bf4:	e841 2300 	strex	r3, r2, [r1]
 8010bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d1e5      	bne.n	8010bcc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	3308      	adds	r3, #8
 8010c06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c08:	697b      	ldr	r3, [r7, #20]
 8010c0a:	e853 3f00 	ldrex	r3, [r3]
 8010c0e:	613b      	str	r3, [r7, #16]
   return(result);
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	3308      	adds	r3, #8
 8010c1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010c20:	623a      	str	r2, [r7, #32]
 8010c22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c24:	69f9      	ldr	r1, [r7, #28]
 8010c26:	6a3a      	ldr	r2, [r7, #32]
 8010c28:	e841 2300 	strex	r3, r2, [r1]
 8010c2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8010c2e:	69bb      	ldr	r3, [r7, #24]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d1e5      	bne.n	8010c00 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010c34:	2300      	movs	r3, #0
}
 8010c36:	4618      	mov	r0, r3
 8010c38:	3758      	adds	r7, #88	@ 0x58
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	bd80      	pop	{r7, pc}
 8010c3e:	bf00      	nop
 8010c40:	08010e51 	.word	0x08010e51
 8010c44:	08010f7d 	.word	0x08010f7d
 8010c48:	08010fbb 	.word	0x08010fbb

08010c4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010c4c:	b480      	push	{r7}
 8010c4e:	b08f      	sub	sp, #60	@ 0x3c
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c5a:	6a3b      	ldr	r3, [r7, #32]
 8010c5c:	e853 3f00 	ldrex	r3, [r3]
 8010c60:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c62:	69fb      	ldr	r3, [r7, #28]
 8010c64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	461a      	mov	r2, r3
 8010c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010c74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c7a:	e841 2300 	strex	r3, r2, [r1]
 8010c7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d1e6      	bne.n	8010c54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	3308      	adds	r3, #8
 8010c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	e853 3f00 	ldrex	r3, [r3]
 8010c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	3308      	adds	r3, #8
 8010ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ca6:	61ba      	str	r2, [r7, #24]
 8010ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010caa:	6979      	ldr	r1, [r7, #20]
 8010cac:	69ba      	ldr	r2, [r7, #24]
 8010cae:	e841 2300 	strex	r3, r2, [r1]
 8010cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d1e5      	bne.n	8010c86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	2220      	movs	r2, #32
 8010cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010cc2:	bf00      	nop
 8010cc4:	373c      	adds	r7, #60	@ 0x3c
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ccc:	4770      	bx	lr

08010cce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010cce:	b480      	push	{r7}
 8010cd0:	b095      	sub	sp, #84	@ 0x54
 8010cd2:	af00      	add	r7, sp, #0
 8010cd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cde:	e853 3f00 	ldrex	r3, [r3]
 8010ce2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ce6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8010cf6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010cfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010cfc:	e841 2300 	strex	r3, r2, [r1]
 8010d00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d1e6      	bne.n	8010cd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	3308      	adds	r3, #8
 8010d0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d10:	6a3b      	ldr	r3, [r7, #32]
 8010d12:	e853 3f00 	ldrex	r3, [r3]
 8010d16:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d18:	69fb      	ldr	r3, [r7, #28]
 8010d1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010d1e:	f023 0301 	bic.w	r3, r3, #1
 8010d22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	3308      	adds	r3, #8
 8010d2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d34:	e841 2300 	strex	r3, r2, [r1]
 8010d38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d1e3      	bne.n	8010d08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d44:	2b01      	cmp	r3, #1
 8010d46:	d118      	bne.n	8010d7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	e853 3f00 	ldrex	r3, [r3]
 8010d54:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d56:	68bb      	ldr	r3, [r7, #8]
 8010d58:	f023 0310 	bic.w	r3, r3, #16
 8010d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	461a      	mov	r2, r3
 8010d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d66:	61bb      	str	r3, [r7, #24]
 8010d68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d6a:	6979      	ldr	r1, [r7, #20]
 8010d6c:	69ba      	ldr	r2, [r7, #24]
 8010d6e:	e841 2300 	strex	r3, r2, [r1]
 8010d72:	613b      	str	r3, [r7, #16]
   return(result);
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d1e6      	bne.n	8010d48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	2220      	movs	r2, #32
 8010d7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	2200      	movs	r2, #0
 8010d86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010d8e:	bf00      	nop
 8010d90:	3754      	adds	r7, #84	@ 0x54
 8010d92:	46bd      	mov	sp, r7
 8010d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d98:	4770      	bx	lr

08010d9a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010d9a:	b580      	push	{r7, lr}
 8010d9c:	b090      	sub	sp, #64	@ 0x40
 8010d9e:	af00      	add	r7, sp, #0
 8010da0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010da6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	f003 0320 	and.w	r3, r3, #32
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d137      	bne.n	8010e26 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010db8:	2200      	movs	r2, #0
 8010dba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	3308      	adds	r3, #8
 8010dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dc8:	e853 3f00 	ldrex	r3, [r3]
 8010dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8010dce:	6a3b      	ldr	r3, [r7, #32]
 8010dd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	3308      	adds	r3, #8
 8010ddc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010dde:	633a      	str	r2, [r7, #48]	@ 0x30
 8010de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010de6:	e841 2300 	strex	r3, r2, [r1]
 8010dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d1e5      	bne.n	8010dbe <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010df8:	693b      	ldr	r3, [r7, #16]
 8010dfa:	e853 3f00 	ldrex	r3, [r3]
 8010dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8010e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	461a      	mov	r2, r3
 8010e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e10:	61fb      	str	r3, [r7, #28]
 8010e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e14:	69b9      	ldr	r1, [r7, #24]
 8010e16:	69fa      	ldr	r2, [r7, #28]
 8010e18:	e841 2300 	strex	r3, r2, [r1]
 8010e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d1e6      	bne.n	8010df2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010e24:	e002      	b.n	8010e2c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010e26:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010e28:	f7ff f9bc 	bl	80101a4 <HAL_UART_TxCpltCallback>
}
 8010e2c:	bf00      	nop
 8010e2e:	3740      	adds	r7, #64	@ 0x40
 8010e30:	46bd      	mov	sp, r7
 8010e32:	bd80      	pop	{r7, pc}

08010e34 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b084      	sub	sp, #16
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e40:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010e42:	68f8      	ldr	r0, [r7, #12]
 8010e44:	f7ff f9b8 	bl	80101b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e48:	bf00      	nop
 8010e4a:	3710      	adds	r7, #16
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}

08010e50 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b09c      	sub	sp, #112	@ 0x70
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e5c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	f003 0320 	and.w	r3, r3, #32
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d171      	bne.n	8010f50 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010e6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e6e:	2200      	movs	r2, #0
 8010e70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010e74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e7c:	e853 3f00 	ldrex	r3, [r3]
 8010e80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010e88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010e8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	461a      	mov	r2, r3
 8010e90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e9a:	e841 2300 	strex	r3, r2, [r1]
 8010e9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d1e6      	bne.n	8010e74 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	3308      	adds	r3, #8
 8010eac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eb0:	e853 3f00 	ldrex	r3, [r3]
 8010eb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010eb8:	f023 0301 	bic.w	r3, r3, #1
 8010ebc:	667b      	str	r3, [r7, #100]	@ 0x64
 8010ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	3308      	adds	r3, #8
 8010ec4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010ec6:	647a      	str	r2, [r7, #68]	@ 0x44
 8010ec8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010ecc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ece:	e841 2300 	strex	r3, r2, [r1]
 8010ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d1e5      	bne.n	8010ea6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010eda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	3308      	adds	r3, #8
 8010ee0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee4:	e853 3f00 	ldrex	r3, [r3]
 8010ee8:	623b      	str	r3, [r7, #32]
   return(result);
 8010eea:	6a3b      	ldr	r3, [r7, #32]
 8010eec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ef0:	663b      	str	r3, [r7, #96]	@ 0x60
 8010ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	3308      	adds	r3, #8
 8010ef8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010efa:	633a      	str	r2, [r7, #48]	@ 0x30
 8010efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f02:	e841 2300 	strex	r3, r2, [r1]
 8010f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d1e5      	bne.n	8010eda <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f10:	2220      	movs	r2, #32
 8010f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f1a:	2b01      	cmp	r3, #1
 8010f1c:	d118      	bne.n	8010f50 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f24:	693b      	ldr	r3, [r7, #16]
 8010f26:	e853 3f00 	ldrex	r3, [r3]
 8010f2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	f023 0310 	bic.w	r3, r3, #16
 8010f32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	461a      	mov	r2, r3
 8010f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f3c:	61fb      	str	r3, [r7, #28]
 8010f3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f40:	69b9      	ldr	r1, [r7, #24]
 8010f42:	69fa      	ldr	r2, [r7, #28]
 8010f44:	e841 2300 	strex	r3, r2, [r1]
 8010f48:	617b      	str	r3, [r7, #20]
   return(result);
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d1e6      	bne.n	8010f1e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f52:	2200      	movs	r2, #0
 8010f54:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f5a:	2b01      	cmp	r3, #1
 8010f5c:	d107      	bne.n	8010f6e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f64:	4619      	mov	r1, r3
 8010f66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f68:	f7f6 fd56 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f6c:	e002      	b.n	8010f74 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010f6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f70:	f7ff f92c 	bl	80101cc <HAL_UART_RxCpltCallback>
}
 8010f74:	bf00      	nop
 8010f76:	3770      	adds	r7, #112	@ 0x70
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	bd80      	pop	{r7, pc}

08010f7c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b084      	sub	sp, #16
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f88:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	2201      	movs	r2, #1
 8010f8e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f94:	2b01      	cmp	r3, #1
 8010f96:	d109      	bne.n	8010fac <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f9e:	085b      	lsrs	r3, r3, #1
 8010fa0:	b29b      	uxth	r3, r3
 8010fa2:	4619      	mov	r1, r3
 8010fa4:	68f8      	ldr	r0, [r7, #12]
 8010fa6:	f7f6 fd37 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010faa:	e002      	b.n	8010fb2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010fac:	68f8      	ldr	r0, [r7, #12]
 8010fae:	f7ff f917 	bl	80101e0 <HAL_UART_RxHalfCpltCallback>
}
 8010fb2:	bf00      	nop
 8010fb4:	3710      	adds	r7, #16
 8010fb6:	46bd      	mov	sp, r7
 8010fb8:	bd80      	pop	{r7, pc}

08010fba <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010fba:	b580      	push	{r7, lr}
 8010fbc:	b086      	sub	sp, #24
 8010fbe:	af00      	add	r7, sp, #0
 8010fc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fc6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010fce:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010fd6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	689b      	ldr	r3, [r3, #8]
 8010fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fe2:	2b80      	cmp	r3, #128	@ 0x80
 8010fe4:	d109      	bne.n	8010ffa <UART_DMAError+0x40>
 8010fe6:	693b      	ldr	r3, [r7, #16]
 8010fe8:	2b21      	cmp	r3, #33	@ 0x21
 8010fea:	d106      	bne.n	8010ffa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010fec:	697b      	ldr	r3, [r7, #20]
 8010fee:	2200      	movs	r2, #0
 8010ff0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010ff4:	6978      	ldr	r0, [r7, #20]
 8010ff6:	f7ff fe29 	bl	8010c4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	689b      	ldr	r3, [r3, #8]
 8011000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011004:	2b40      	cmp	r3, #64	@ 0x40
 8011006:	d109      	bne.n	801101c <UART_DMAError+0x62>
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	2b22      	cmp	r3, #34	@ 0x22
 801100c:	d106      	bne.n	801101c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	2200      	movs	r2, #0
 8011012:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011016:	6978      	ldr	r0, [r7, #20]
 8011018:	f7ff fe59 	bl	8010cce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801101c:	697b      	ldr	r3, [r7, #20]
 801101e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011022:	f043 0210 	orr.w	r2, r3, #16
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801102c:	6978      	ldr	r0, [r7, #20]
 801102e:	f7f6 fe47 	bl	8007cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011032:	bf00      	nop
 8011034:	3718      	adds	r7, #24
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}

0801103a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801103a:	b580      	push	{r7, lr}
 801103c:	b084      	sub	sp, #16
 801103e:	af00      	add	r7, sp, #0
 8011040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011046:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	2200      	movs	r2, #0
 801104c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011050:	68f8      	ldr	r0, [r7, #12]
 8011052:	f7f6 fe35 	bl	8007cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011056:	bf00      	nop
 8011058:	3710      	adds	r7, #16
 801105a:	46bd      	mov	sp, r7
 801105c:	bd80      	pop	{r7, pc}

0801105e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801105e:	b580      	push	{r7, lr}
 8011060:	b088      	sub	sp, #32
 8011062:	af00      	add	r7, sp, #0
 8011064:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801106c:	68fb      	ldr	r3, [r7, #12]
 801106e:	e853 3f00 	ldrex	r3, [r3]
 8011072:	60bb      	str	r3, [r7, #8]
   return(result);
 8011074:	68bb      	ldr	r3, [r7, #8]
 8011076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801107a:	61fb      	str	r3, [r7, #28]
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	461a      	mov	r2, r3
 8011082:	69fb      	ldr	r3, [r7, #28]
 8011084:	61bb      	str	r3, [r7, #24]
 8011086:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011088:	6979      	ldr	r1, [r7, #20]
 801108a:	69ba      	ldr	r2, [r7, #24]
 801108c:	e841 2300 	strex	r3, r2, [r1]
 8011090:	613b      	str	r3, [r7, #16]
   return(result);
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d1e6      	bne.n	8011066 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	2220      	movs	r2, #32
 801109c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2200      	movs	r2, #0
 80110a4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80110a6:	6878      	ldr	r0, [r7, #4]
 80110a8:	f7ff f87c 	bl	80101a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80110ac:	bf00      	nop
 80110ae:	3720      	adds	r7, #32
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}

080110b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80110b4:	b480      	push	{r7}
 80110b6:	b083      	sub	sp, #12
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80110bc:	bf00      	nop
 80110be:	370c      	adds	r7, #12
 80110c0:	46bd      	mov	sp, r7
 80110c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c6:	4770      	bx	lr

080110c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80110c8:	b480      	push	{r7}
 80110ca:	b083      	sub	sp, #12
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80110d0:	bf00      	nop
 80110d2:	370c      	adds	r7, #12
 80110d4:	46bd      	mov	sp, r7
 80110d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110da:	4770      	bx	lr

080110dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80110dc:	b480      	push	{r7}
 80110de:	b083      	sub	sp, #12
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80110e4:	bf00      	nop
 80110e6:	370c      	adds	r7, #12
 80110e8:	46bd      	mov	sp, r7
 80110ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ee:	4770      	bx	lr

080110f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80110f0:	b480      	push	{r7}
 80110f2:	b085      	sub	sp, #20
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80110fe:	2b01      	cmp	r3, #1
 8011100:	d101      	bne.n	8011106 <HAL_UARTEx_DisableFifoMode+0x16>
 8011102:	2302      	movs	r3, #2
 8011104:	e027      	b.n	8011156 <HAL_UARTEx_DisableFifoMode+0x66>
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2201      	movs	r2, #1
 801110a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2224      	movs	r2, #36	@ 0x24
 8011112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	681a      	ldr	r2, [r3, #0]
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	f022 0201 	bic.w	r2, r2, #1
 801112c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011134:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	2200      	movs	r2, #0
 801113a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	68fa      	ldr	r2, [r7, #12]
 8011142:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	2220      	movs	r2, #32
 8011148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	2200      	movs	r2, #0
 8011150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011154:	2300      	movs	r3, #0
}
 8011156:	4618      	mov	r0, r3
 8011158:	3714      	adds	r7, #20
 801115a:	46bd      	mov	sp, r7
 801115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011160:	4770      	bx	lr

08011162 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011162:	b580      	push	{r7, lr}
 8011164:	b084      	sub	sp, #16
 8011166:	af00      	add	r7, sp, #0
 8011168:	6078      	str	r0, [r7, #4]
 801116a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011172:	2b01      	cmp	r3, #1
 8011174:	d101      	bne.n	801117a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011176:	2302      	movs	r3, #2
 8011178:	e02d      	b.n	80111d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	2201      	movs	r2, #1
 801117e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	2224      	movs	r2, #36	@ 0x24
 8011186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	681a      	ldr	r2, [r3, #0]
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	f022 0201 	bic.w	r2, r2, #1
 80111a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	689b      	ldr	r3, [r3, #8]
 80111a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	683a      	ldr	r2, [r7, #0]
 80111b2:	430a      	orrs	r2, r1
 80111b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80111b6:	6878      	ldr	r0, [r7, #4]
 80111b8:	f000 f8a4 	bl	8011304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	68fa      	ldr	r2, [r7, #12]
 80111c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2220      	movs	r2, #32
 80111c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	2200      	movs	r2, #0
 80111d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111d4:	2300      	movs	r3, #0
}
 80111d6:	4618      	mov	r0, r3
 80111d8:	3710      	adds	r7, #16
 80111da:	46bd      	mov	sp, r7
 80111dc:	bd80      	pop	{r7, pc}

080111de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80111de:	b580      	push	{r7, lr}
 80111e0:	b084      	sub	sp, #16
 80111e2:	af00      	add	r7, sp, #0
 80111e4:	6078      	str	r0, [r7, #4]
 80111e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80111ee:	2b01      	cmp	r3, #1
 80111f0:	d101      	bne.n	80111f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80111f2:	2302      	movs	r3, #2
 80111f4:	e02d      	b.n	8011252 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	2201      	movs	r2, #1
 80111fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	2224      	movs	r2, #36	@ 0x24
 8011202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	681a      	ldr	r2, [r3, #0]
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	f022 0201 	bic.w	r2, r2, #1
 801121c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	689b      	ldr	r3, [r3, #8]
 8011224:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	683a      	ldr	r2, [r7, #0]
 801122e:	430a      	orrs	r2, r1
 8011230:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011232:	6878      	ldr	r0, [r7, #4]
 8011234:	f000 f866 	bl	8011304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	68fa      	ldr	r2, [r7, #12]
 801123e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	2220      	movs	r2, #32
 8011244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2200      	movs	r2, #0
 801124c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011250:	2300      	movs	r3, #0
}
 8011252:	4618      	mov	r0, r3
 8011254:	3710      	adds	r7, #16
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}

0801125a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801125a:	b580      	push	{r7, lr}
 801125c:	b08c      	sub	sp, #48	@ 0x30
 801125e:	af00      	add	r7, sp, #0
 8011260:	60f8      	str	r0, [r7, #12]
 8011262:	60b9      	str	r1, [r7, #8]
 8011264:	4613      	mov	r3, r2
 8011266:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801126e:	2b20      	cmp	r3, #32
 8011270:	d142      	bne.n	80112f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8011272:	68bb      	ldr	r3, [r7, #8]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d002      	beq.n	801127e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011278:	88fb      	ldrh	r3, [r7, #6]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d101      	bne.n	8011282 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801127e:	2301      	movs	r3, #1
 8011280:	e03b      	b.n	80112fa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	2201      	movs	r2, #1
 8011286:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	2200      	movs	r2, #0
 801128c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801128e:	88fb      	ldrh	r3, [r7, #6]
 8011290:	461a      	mov	r2, r3
 8011292:	68b9      	ldr	r1, [r7, #8]
 8011294:	68f8      	ldr	r0, [r7, #12]
 8011296:	f7ff fc33 	bl	8010b00 <UART_Start_Receive_DMA>
 801129a:	4603      	mov	r3, r0
 801129c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80112a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d124      	bne.n	80112f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112ac:	2b01      	cmp	r3, #1
 80112ae:	d11d      	bne.n	80112ec <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	2210      	movs	r2, #16
 80112b6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112be:	69bb      	ldr	r3, [r7, #24]
 80112c0:	e853 3f00 	ldrex	r3, [r3]
 80112c4:	617b      	str	r3, [r7, #20]
   return(result);
 80112c6:	697b      	ldr	r3, [r7, #20]
 80112c8:	f043 0310 	orr.w	r3, r3, #16
 80112cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	461a      	mov	r2, r3
 80112d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80112d8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112da:	6a39      	ldr	r1, [r7, #32]
 80112dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112de:	e841 2300 	strex	r3, r2, [r1]
 80112e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80112e4:	69fb      	ldr	r3, [r7, #28]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d1e6      	bne.n	80112b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80112ea:	e002      	b.n	80112f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80112ec:	2301      	movs	r3, #1
 80112ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80112f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80112f6:	e000      	b.n	80112fa <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80112f8:	2302      	movs	r3, #2
  }
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3730      	adds	r7, #48	@ 0x30
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}
	...

08011304 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011310:	2b00      	cmp	r3, #0
 8011312:	d108      	bne.n	8011326 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2201      	movs	r2, #1
 8011318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2201      	movs	r2, #1
 8011320:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011324:	e031      	b.n	801138a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011326:	2308      	movs	r3, #8
 8011328:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801132a:	2308      	movs	r3, #8
 801132c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	689b      	ldr	r3, [r3, #8]
 8011334:	0e5b      	lsrs	r3, r3, #25
 8011336:	b2db      	uxtb	r3, r3
 8011338:	f003 0307 	and.w	r3, r3, #7
 801133c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	689b      	ldr	r3, [r3, #8]
 8011344:	0f5b      	lsrs	r3, r3, #29
 8011346:	b2db      	uxtb	r3, r3
 8011348:	f003 0307 	and.w	r3, r3, #7
 801134c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801134e:	7bbb      	ldrb	r3, [r7, #14]
 8011350:	7b3a      	ldrb	r2, [r7, #12]
 8011352:	4911      	ldr	r1, [pc, #68]	@ (8011398 <UARTEx_SetNbDataToProcess+0x94>)
 8011354:	5c8a      	ldrb	r2, [r1, r2]
 8011356:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801135a:	7b3a      	ldrb	r2, [r7, #12]
 801135c:	490f      	ldr	r1, [pc, #60]	@ (801139c <UARTEx_SetNbDataToProcess+0x98>)
 801135e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011360:	fb93 f3f2 	sdiv	r3, r3, r2
 8011364:	b29a      	uxth	r2, r3
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801136c:	7bfb      	ldrb	r3, [r7, #15]
 801136e:	7b7a      	ldrb	r2, [r7, #13]
 8011370:	4909      	ldr	r1, [pc, #36]	@ (8011398 <UARTEx_SetNbDataToProcess+0x94>)
 8011372:	5c8a      	ldrb	r2, [r1, r2]
 8011374:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011378:	7b7a      	ldrb	r2, [r7, #13]
 801137a:	4908      	ldr	r1, [pc, #32]	@ (801139c <UARTEx_SetNbDataToProcess+0x98>)
 801137c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801137e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011382:	b29a      	uxth	r2, r3
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801138a:	bf00      	nop
 801138c:	3714      	adds	r7, #20
 801138e:	46bd      	mov	sp, r7
 8011390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011394:	4770      	bx	lr
 8011396:	bf00      	nop
 8011398:	0801d3e4 	.word	0x0801d3e4
 801139c:	0801d3ec 	.word	0x0801d3ec

080113a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80113a0:	b480      	push	{r7}
 80113a2:	b085      	sub	sp, #20
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	2200      	movs	r2, #0
 80113ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80113b0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80113b4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	b29a      	uxth	r2, r3
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80113c0:	2300      	movs	r3, #0
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3714      	adds	r7, #20
 80113c6:	46bd      	mov	sp, r7
 80113c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113cc:	4770      	bx	lr

080113ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80113ce:	b480      	push	{r7}
 80113d0:	b085      	sub	sp, #20
 80113d2:	af00      	add	r7, sp, #0
 80113d4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80113d6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80113da:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80113e2:	b29a      	uxth	r2, r3
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	b29b      	uxth	r3, r3
 80113e8:	43db      	mvns	r3, r3
 80113ea:	b29b      	uxth	r3, r3
 80113ec:	4013      	ands	r3, r2
 80113ee:	b29a      	uxth	r2, r3
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80113f6:	2300      	movs	r3, #0
}
 80113f8:	4618      	mov	r0, r3
 80113fa:	3714      	adds	r7, #20
 80113fc:	46bd      	mov	sp, r7
 80113fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011402:	4770      	bx	lr

08011404 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8011404:	b480      	push	{r7}
 8011406:	b085      	sub	sp, #20
 8011408:	af00      	add	r7, sp, #0
 801140a:	60f8      	str	r0, [r7, #12]
 801140c:	1d3b      	adds	r3, r7, #4
 801140e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	2201      	movs	r2, #1
 8011416:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	2200      	movs	r2, #0
 801141e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	2200      	movs	r2, #0
 8011426:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2200      	movs	r2, #0
 801142e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8011432:	2300      	movs	r3, #0
}
 8011434:	4618      	mov	r0, r3
 8011436:	3714      	adds	r7, #20
 8011438:	46bd      	mov	sp, r7
 801143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143e:	4770      	bx	lr

08011440 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011440:	b480      	push	{r7}
 8011442:	b0a7      	sub	sp, #156	@ 0x9c
 8011444:	af00      	add	r7, sp, #0
 8011446:	6078      	str	r0, [r7, #4]
 8011448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801144a:	2300      	movs	r3, #0
 801144c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8011450:	687a      	ldr	r2, [r7, #4]
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	781b      	ldrb	r3, [r3, #0]
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	4413      	add	r3, r2
 801145a:	881b      	ldrh	r3, [r3, #0]
 801145c:	b29b      	uxth	r3, r3
 801145e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8011462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011466:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	78db      	ldrb	r3, [r3, #3]
 801146e:	2b03      	cmp	r3, #3
 8011470:	d81f      	bhi.n	80114b2 <USB_ActivateEndpoint+0x72>
 8011472:	a201      	add	r2, pc, #4	@ (adr r2, 8011478 <USB_ActivateEndpoint+0x38>)
 8011474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011478:	08011489 	.word	0x08011489
 801147c:	080114a5 	.word	0x080114a5
 8011480:	080114bb 	.word	0x080114bb
 8011484:	08011497 	.word	0x08011497
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8011488:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 801148c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011490:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011494:	e012      	b.n	80114bc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8011496:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 801149a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 801149e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80114a2:	e00b      	b.n	80114bc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80114a4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80114a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80114ac:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80114b0:	e004      	b.n	80114bc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80114b2:	2301      	movs	r3, #1
 80114b4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80114b8:	e000      	b.n	80114bc <USB_ActivateEndpoint+0x7c>
      break;
 80114ba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80114bc:	687a      	ldr	r2, [r7, #4]
 80114be:	683b      	ldr	r3, [r7, #0]
 80114c0:	781b      	ldrb	r3, [r3, #0]
 80114c2:	009b      	lsls	r3, r3, #2
 80114c4:	441a      	add	r2, r3
 80114c6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80114ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114da:	b29b      	uxth	r3, r3
 80114dc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	683b      	ldr	r3, [r7, #0]
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	009b      	lsls	r3, r3, #2
 80114e6:	4413      	add	r3, r2
 80114e8:	881b      	ldrh	r3, [r3, #0]
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	b21b      	sxth	r3, r3
 80114ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114f6:	b21a      	sxth	r2, r3
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	781b      	ldrb	r3, [r3, #0]
 80114fc:	b21b      	sxth	r3, r3
 80114fe:	4313      	orrs	r3, r2
 8011500:	b21b      	sxth	r3, r3
 8011502:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8011506:	687a      	ldr	r2, [r7, #4]
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	781b      	ldrb	r3, [r3, #0]
 801150c:	009b      	lsls	r3, r3, #2
 801150e:	441a      	add	r2, r3
 8011510:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8011514:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011518:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801151c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011520:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011524:	b29b      	uxth	r3, r3
 8011526:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011528:	683b      	ldr	r3, [r7, #0]
 801152a:	7b1b      	ldrb	r3, [r3, #12]
 801152c:	2b00      	cmp	r3, #0
 801152e:	f040 8180 	bne.w	8011832 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8011532:	683b      	ldr	r3, [r7, #0]
 8011534:	785b      	ldrb	r3, [r3, #1]
 8011536:	2b00      	cmp	r3, #0
 8011538:	f000 8084 	beq.w	8011644 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	61bb      	str	r3, [r7, #24]
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011546:	b29b      	uxth	r3, r3
 8011548:	461a      	mov	r2, r3
 801154a:	69bb      	ldr	r3, [r7, #24]
 801154c:	4413      	add	r3, r2
 801154e:	61bb      	str	r3, [r7, #24]
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	781b      	ldrb	r3, [r3, #0]
 8011554:	00da      	lsls	r2, r3, #3
 8011556:	69bb      	ldr	r3, [r7, #24]
 8011558:	4413      	add	r3, r2
 801155a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801155e:	617b      	str	r3, [r7, #20]
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	88db      	ldrh	r3, [r3, #6]
 8011564:	085b      	lsrs	r3, r3, #1
 8011566:	b29b      	uxth	r3, r3
 8011568:	005b      	lsls	r3, r3, #1
 801156a:	b29a      	uxth	r2, r3
 801156c:	697b      	ldr	r3, [r7, #20]
 801156e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011570:	687a      	ldr	r2, [r7, #4]
 8011572:	683b      	ldr	r3, [r7, #0]
 8011574:	781b      	ldrb	r3, [r3, #0]
 8011576:	009b      	lsls	r3, r3, #2
 8011578:	4413      	add	r3, r2
 801157a:	881b      	ldrh	r3, [r3, #0]
 801157c:	827b      	strh	r3, [r7, #18]
 801157e:	8a7b      	ldrh	r3, [r7, #18]
 8011580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011584:	2b00      	cmp	r3, #0
 8011586:	d01b      	beq.n	80115c0 <USB_ActivateEndpoint+0x180>
 8011588:	687a      	ldr	r2, [r7, #4]
 801158a:	683b      	ldr	r3, [r7, #0]
 801158c:	781b      	ldrb	r3, [r3, #0]
 801158e:	009b      	lsls	r3, r3, #2
 8011590:	4413      	add	r3, r2
 8011592:	881b      	ldrh	r3, [r3, #0]
 8011594:	b29b      	uxth	r3, r3
 8011596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801159a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801159e:	823b      	strh	r3, [r7, #16]
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	441a      	add	r2, r3
 80115aa:	8a3b      	ldrh	r3, [r7, #16]
 80115ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80115bc:	b29b      	uxth	r3, r3
 80115be:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	78db      	ldrb	r3, [r3, #3]
 80115c4:	2b01      	cmp	r3, #1
 80115c6:	d020      	beq.n	801160a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	683b      	ldr	r3, [r7, #0]
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	009b      	lsls	r3, r3, #2
 80115d0:	4413      	add	r3, r2
 80115d2:	881b      	ldrh	r3, [r3, #0]
 80115d4:	b29b      	uxth	r3, r3
 80115d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115de:	81bb      	strh	r3, [r7, #12]
 80115e0:	89bb      	ldrh	r3, [r7, #12]
 80115e2:	f083 0320 	eor.w	r3, r3, #32
 80115e6:	81bb      	strh	r3, [r7, #12]
 80115e8:	687a      	ldr	r2, [r7, #4]
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	009b      	lsls	r3, r3, #2
 80115f0:	441a      	add	r2, r3
 80115f2:	89bb      	ldrh	r3, [r7, #12]
 80115f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011604:	b29b      	uxth	r3, r3
 8011606:	8013      	strh	r3, [r2, #0]
 8011608:	e3f9      	b.n	8011dfe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801160a:	687a      	ldr	r2, [r7, #4]
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	781b      	ldrb	r3, [r3, #0]
 8011610:	009b      	lsls	r3, r3, #2
 8011612:	4413      	add	r3, r2
 8011614:	881b      	ldrh	r3, [r3, #0]
 8011616:	b29b      	uxth	r3, r3
 8011618:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801161c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011620:	81fb      	strh	r3, [r7, #14]
 8011622:	687a      	ldr	r2, [r7, #4]
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	781b      	ldrb	r3, [r3, #0]
 8011628:	009b      	lsls	r3, r3, #2
 801162a:	441a      	add	r2, r3
 801162c:	89fb      	ldrh	r3, [r7, #14]
 801162e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801163a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801163e:	b29b      	uxth	r3, r3
 8011640:	8013      	strh	r3, [r2, #0]
 8011642:	e3dc      	b.n	8011dfe <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	633b      	str	r3, [r7, #48]	@ 0x30
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801164e:	b29b      	uxth	r3, r3
 8011650:	461a      	mov	r2, r3
 8011652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011654:	4413      	add	r3, r2
 8011656:	633b      	str	r3, [r7, #48]	@ 0x30
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	781b      	ldrb	r3, [r3, #0]
 801165c:	00da      	lsls	r2, r3, #3
 801165e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011660:	4413      	add	r3, r2
 8011662:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011666:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	88db      	ldrh	r3, [r3, #6]
 801166c:	085b      	lsrs	r3, r3, #1
 801166e:	b29b      	uxth	r3, r3
 8011670:	005b      	lsls	r3, r3, #1
 8011672:	b29a      	uxth	r2, r3
 8011674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011676:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011682:	b29b      	uxth	r3, r3
 8011684:	461a      	mov	r2, r3
 8011686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011688:	4413      	add	r3, r2
 801168a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801168c:	683b      	ldr	r3, [r7, #0]
 801168e:	781b      	ldrb	r3, [r3, #0]
 8011690:	00da      	lsls	r2, r3, #3
 8011692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011694:	4413      	add	r3, r2
 8011696:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801169a:	627b      	str	r3, [r7, #36]	@ 0x24
 801169c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801169e:	881b      	ldrh	r3, [r3, #0]
 80116a0:	b29b      	uxth	r3, r3
 80116a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80116a6:	b29a      	uxth	r2, r3
 80116a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116aa:	801a      	strh	r2, [r3, #0]
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	691b      	ldr	r3, [r3, #16]
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d10a      	bne.n	80116ca <USB_ActivateEndpoint+0x28a>
 80116b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b6:	881b      	ldrh	r3, [r3, #0]
 80116b8:	b29b      	uxth	r3, r3
 80116ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116c2:	b29a      	uxth	r2, r3
 80116c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c6:	801a      	strh	r2, [r3, #0]
 80116c8:	e041      	b.n	801174e <USB_ActivateEndpoint+0x30e>
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	691b      	ldr	r3, [r3, #16]
 80116ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80116d0:	d81c      	bhi.n	801170c <USB_ActivateEndpoint+0x2cc>
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	691b      	ldr	r3, [r3, #16]
 80116d6:	085b      	lsrs	r3, r3, #1
 80116d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116dc:	683b      	ldr	r3, [r7, #0]
 80116de:	691b      	ldr	r3, [r3, #16]
 80116e0:	f003 0301 	and.w	r3, r3, #1
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d004      	beq.n	80116f2 <USB_ActivateEndpoint+0x2b2>
 80116e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116ec:	3301      	adds	r3, #1
 80116ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80116f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f4:	881b      	ldrh	r3, [r3, #0]
 80116f6:	b29a      	uxth	r2, r3
 80116f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80116fc:	b29b      	uxth	r3, r3
 80116fe:	029b      	lsls	r3, r3, #10
 8011700:	b29b      	uxth	r3, r3
 8011702:	4313      	orrs	r3, r2
 8011704:	b29a      	uxth	r2, r3
 8011706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011708:	801a      	strh	r2, [r3, #0]
 801170a:	e020      	b.n	801174e <USB_ActivateEndpoint+0x30e>
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	691b      	ldr	r3, [r3, #16]
 8011710:	095b      	lsrs	r3, r3, #5
 8011712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011716:	683b      	ldr	r3, [r7, #0]
 8011718:	691b      	ldr	r3, [r3, #16]
 801171a:	f003 031f 	and.w	r3, r3, #31
 801171e:	2b00      	cmp	r3, #0
 8011720:	d104      	bne.n	801172c <USB_ActivateEndpoint+0x2ec>
 8011722:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011726:	3b01      	subs	r3, #1
 8011728:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801172e:	881b      	ldrh	r3, [r3, #0]
 8011730:	b29a      	uxth	r2, r3
 8011732:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011736:	b29b      	uxth	r3, r3
 8011738:	029b      	lsls	r3, r3, #10
 801173a:	b29b      	uxth	r3, r3
 801173c:	4313      	orrs	r3, r2
 801173e:	b29b      	uxth	r3, r3
 8011740:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011744:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011748:	b29a      	uxth	r2, r3
 801174a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801174c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801174e:	687a      	ldr	r2, [r7, #4]
 8011750:	683b      	ldr	r3, [r7, #0]
 8011752:	781b      	ldrb	r3, [r3, #0]
 8011754:	009b      	lsls	r3, r3, #2
 8011756:	4413      	add	r3, r2
 8011758:	881b      	ldrh	r3, [r3, #0]
 801175a:	847b      	strh	r3, [r7, #34]	@ 0x22
 801175c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801175e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011762:	2b00      	cmp	r3, #0
 8011764:	d01b      	beq.n	801179e <USB_ActivateEndpoint+0x35e>
 8011766:	687a      	ldr	r2, [r7, #4]
 8011768:	683b      	ldr	r3, [r7, #0]
 801176a:	781b      	ldrb	r3, [r3, #0]
 801176c:	009b      	lsls	r3, r3, #2
 801176e:	4413      	add	r3, r2
 8011770:	881b      	ldrh	r3, [r3, #0]
 8011772:	b29b      	uxth	r3, r3
 8011774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801177c:	843b      	strh	r3, [r7, #32]
 801177e:	687a      	ldr	r2, [r7, #4]
 8011780:	683b      	ldr	r3, [r7, #0]
 8011782:	781b      	ldrb	r3, [r3, #0]
 8011784:	009b      	lsls	r3, r3, #2
 8011786:	441a      	add	r2, r3
 8011788:	8c3b      	ldrh	r3, [r7, #32]
 801178a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801178e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011792:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801179a:	b29b      	uxth	r3, r3
 801179c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 801179e:	683b      	ldr	r3, [r7, #0]
 80117a0:	781b      	ldrb	r3, [r3, #0]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d124      	bne.n	80117f0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80117a6:	687a      	ldr	r2, [r7, #4]
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	781b      	ldrb	r3, [r3, #0]
 80117ac:	009b      	lsls	r3, r3, #2
 80117ae:	4413      	add	r3, r2
 80117b0:	881b      	ldrh	r3, [r3, #0]
 80117b2:	b29b      	uxth	r3, r3
 80117b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80117b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117bc:	83bb      	strh	r3, [r7, #28]
 80117be:	8bbb      	ldrh	r3, [r7, #28]
 80117c0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80117c4:	83bb      	strh	r3, [r7, #28]
 80117c6:	8bbb      	ldrh	r3, [r7, #28]
 80117c8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80117cc:	83bb      	strh	r3, [r7, #28]
 80117ce:	687a      	ldr	r2, [r7, #4]
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	781b      	ldrb	r3, [r3, #0]
 80117d4:	009b      	lsls	r3, r3, #2
 80117d6:	441a      	add	r2, r3
 80117d8:	8bbb      	ldrh	r3, [r7, #28]
 80117da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ea:	b29b      	uxth	r3, r3
 80117ec:	8013      	strh	r3, [r2, #0]
 80117ee:	e306      	b.n	8011dfe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80117f0:	687a      	ldr	r2, [r7, #4]
 80117f2:	683b      	ldr	r3, [r7, #0]
 80117f4:	781b      	ldrb	r3, [r3, #0]
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	4413      	add	r3, r2
 80117fa:	881b      	ldrh	r3, [r3, #0]
 80117fc:	b29b      	uxth	r3, r3
 80117fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011806:	83fb      	strh	r3, [r7, #30]
 8011808:	8bfb      	ldrh	r3, [r7, #30]
 801180a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801180e:	83fb      	strh	r3, [r7, #30]
 8011810:	687a      	ldr	r2, [r7, #4]
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	781b      	ldrb	r3, [r3, #0]
 8011816:	009b      	lsls	r3, r3, #2
 8011818:	441a      	add	r2, r3
 801181a:	8bfb      	ldrh	r3, [r7, #30]
 801181c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801182c:	b29b      	uxth	r3, r3
 801182e:	8013      	strh	r3, [r2, #0]
 8011830:	e2e5      	b.n	8011dfe <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	78db      	ldrb	r3, [r3, #3]
 8011836:	2b02      	cmp	r3, #2
 8011838:	d11e      	bne.n	8011878 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801183a:	687a      	ldr	r2, [r7, #4]
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	4413      	add	r3, r2
 8011844:	881b      	ldrh	r3, [r3, #0]
 8011846:	b29b      	uxth	r3, r3
 8011848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801184c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011850:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8011854:	687a      	ldr	r2, [r7, #4]
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	781b      	ldrb	r3, [r3, #0]
 801185a:	009b      	lsls	r3, r3, #2
 801185c:	441a      	add	r2, r3
 801185e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8011862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801186a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801186e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011872:	b29b      	uxth	r3, r3
 8011874:	8013      	strh	r3, [r2, #0]
 8011876:	e01d      	b.n	80118b4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011878:	687a      	ldr	r2, [r7, #4]
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	781b      	ldrb	r3, [r3, #0]
 801187e:	009b      	lsls	r3, r3, #2
 8011880:	4413      	add	r3, r2
 8011882:	881b      	ldrh	r3, [r3, #0]
 8011884:	b29b      	uxth	r3, r3
 8011886:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801188a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801188e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8011892:	687a      	ldr	r2, [r7, #4]
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	781b      	ldrb	r3, [r3, #0]
 8011898:	009b      	lsls	r3, r3, #2
 801189a:	441a      	add	r2, r3
 801189c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80118a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118b0:	b29b      	uxth	r3, r3
 80118b2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118be:	b29b      	uxth	r3, r3
 80118c0:	461a      	mov	r2, r3
 80118c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80118c4:	4413      	add	r3, r2
 80118c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	781b      	ldrb	r3, [r3, #0]
 80118cc:	00da      	lsls	r2, r3, #3
 80118ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80118d0:	4413      	add	r3, r2
 80118d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80118d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	891b      	ldrh	r3, [r3, #8]
 80118dc:	085b      	lsrs	r3, r3, #1
 80118de:	b29b      	uxth	r3, r3
 80118e0:	005b      	lsls	r3, r3, #1
 80118e2:	b29a      	uxth	r2, r3
 80118e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80118e6:	801a      	strh	r2, [r3, #0]
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118f2:	b29b      	uxth	r3, r3
 80118f4:	461a      	mov	r2, r3
 80118f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80118f8:	4413      	add	r3, r2
 80118fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	781b      	ldrb	r3, [r3, #0]
 8011900:	00da      	lsls	r2, r3, #3
 8011902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011904:	4413      	add	r3, r2
 8011906:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801190a:	673b      	str	r3, [r7, #112]	@ 0x70
 801190c:	683b      	ldr	r3, [r7, #0]
 801190e:	895b      	ldrh	r3, [r3, #10]
 8011910:	085b      	lsrs	r3, r3, #1
 8011912:	b29b      	uxth	r3, r3
 8011914:	005b      	lsls	r3, r3, #1
 8011916:	b29a      	uxth	r2, r3
 8011918:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801191a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	785b      	ldrb	r3, [r3, #1]
 8011920:	2b00      	cmp	r3, #0
 8011922:	f040 81af 	bne.w	8011c84 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011926:	687a      	ldr	r2, [r7, #4]
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	781b      	ldrb	r3, [r3, #0]
 801192c:	009b      	lsls	r3, r3, #2
 801192e:	4413      	add	r3, r2
 8011930:	881b      	ldrh	r3, [r3, #0]
 8011932:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8011936:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 801193a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801193e:	2b00      	cmp	r3, #0
 8011940:	d01d      	beq.n	801197e <USB_ActivateEndpoint+0x53e>
 8011942:	687a      	ldr	r2, [r7, #4]
 8011944:	683b      	ldr	r3, [r7, #0]
 8011946:	781b      	ldrb	r3, [r3, #0]
 8011948:	009b      	lsls	r3, r3, #2
 801194a:	4413      	add	r3, r2
 801194c:	881b      	ldrh	r3, [r3, #0]
 801194e:	b29b      	uxth	r3, r3
 8011950:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011958:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 801195c:	687a      	ldr	r2, [r7, #4]
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	781b      	ldrb	r3, [r3, #0]
 8011962:	009b      	lsls	r3, r3, #2
 8011964:	441a      	add	r2, r3
 8011966:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 801196a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801196e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011972:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011976:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801197a:	b29b      	uxth	r3, r3
 801197c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801197e:	687a      	ldr	r2, [r7, #4]
 8011980:	683b      	ldr	r3, [r7, #0]
 8011982:	781b      	ldrb	r3, [r3, #0]
 8011984:	009b      	lsls	r3, r3, #2
 8011986:	4413      	add	r3, r2
 8011988:	881b      	ldrh	r3, [r3, #0]
 801198a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801198e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8011992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011996:	2b00      	cmp	r3, #0
 8011998:	d01d      	beq.n	80119d6 <USB_ActivateEndpoint+0x596>
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	4413      	add	r3, r2
 80119a4:	881b      	ldrh	r3, [r3, #0]
 80119a6:	b29b      	uxth	r3, r3
 80119a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119b0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	781b      	ldrb	r3, [r3, #0]
 80119ba:	009b      	lsls	r3, r3, #2
 80119bc:	441a      	add	r2, r3
 80119be:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80119c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80119d2:	b29b      	uxth	r3, r3
 80119d4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	785b      	ldrb	r3, [r3, #1]
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d16b      	bne.n	8011ab6 <USB_ActivateEndpoint+0x676>
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119e8:	b29b      	uxth	r3, r3
 80119ea:	461a      	mov	r2, r3
 80119ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119ee:	4413      	add	r3, r2
 80119f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	781b      	ldrb	r3, [r3, #0]
 80119f6:	00da      	lsls	r2, r3, #3
 80119f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119fa:	4413      	add	r3, r2
 80119fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011a00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011a02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a04:	881b      	ldrh	r3, [r3, #0]
 8011a06:	b29b      	uxth	r3, r3
 8011a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011a0c:	b29a      	uxth	r2, r3
 8011a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a10:	801a      	strh	r2, [r3, #0]
 8011a12:	683b      	ldr	r3, [r7, #0]
 8011a14:	691b      	ldr	r3, [r3, #16]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d10a      	bne.n	8011a30 <USB_ActivateEndpoint+0x5f0>
 8011a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a1c:	881b      	ldrh	r3, [r3, #0]
 8011a1e:	b29b      	uxth	r3, r3
 8011a20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a28:	b29a      	uxth	r2, r3
 8011a2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a2c:	801a      	strh	r2, [r3, #0]
 8011a2e:	e05d      	b.n	8011aec <USB_ActivateEndpoint+0x6ac>
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	691b      	ldr	r3, [r3, #16]
 8011a34:	2b3e      	cmp	r3, #62	@ 0x3e
 8011a36:	d81c      	bhi.n	8011a72 <USB_ActivateEndpoint+0x632>
 8011a38:	683b      	ldr	r3, [r7, #0]
 8011a3a:	691b      	ldr	r3, [r3, #16]
 8011a3c:	085b      	lsrs	r3, r3, #1
 8011a3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	691b      	ldr	r3, [r3, #16]
 8011a46:	f003 0301 	and.w	r3, r3, #1
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d004      	beq.n	8011a58 <USB_ActivateEndpoint+0x618>
 8011a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a52:	3301      	adds	r3, #1
 8011a54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a5a:	881b      	ldrh	r3, [r3, #0]
 8011a5c:	b29a      	uxth	r2, r3
 8011a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a62:	b29b      	uxth	r3, r3
 8011a64:	029b      	lsls	r3, r3, #10
 8011a66:	b29b      	uxth	r3, r3
 8011a68:	4313      	orrs	r3, r2
 8011a6a:	b29a      	uxth	r2, r3
 8011a6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a6e:	801a      	strh	r2, [r3, #0]
 8011a70:	e03c      	b.n	8011aec <USB_ActivateEndpoint+0x6ac>
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	691b      	ldr	r3, [r3, #16]
 8011a76:	095b      	lsrs	r3, r3, #5
 8011a78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a7c:	683b      	ldr	r3, [r7, #0]
 8011a7e:	691b      	ldr	r3, [r3, #16]
 8011a80:	f003 031f 	and.w	r3, r3, #31
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d104      	bne.n	8011a92 <USB_ActivateEndpoint+0x652>
 8011a88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a8c:	3b01      	subs	r3, #1
 8011a8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a94:	881b      	ldrh	r3, [r3, #0]
 8011a96:	b29a      	uxth	r2, r3
 8011a98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011a9c:	b29b      	uxth	r3, r3
 8011a9e:	029b      	lsls	r3, r3, #10
 8011aa0:	b29b      	uxth	r3, r3
 8011aa2:	4313      	orrs	r3, r2
 8011aa4:	b29b      	uxth	r3, r3
 8011aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011aae:	b29a      	uxth	r2, r3
 8011ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ab2:	801a      	strh	r2, [r3, #0]
 8011ab4:	e01a      	b.n	8011aec <USB_ActivateEndpoint+0x6ac>
 8011ab6:	683b      	ldr	r3, [r7, #0]
 8011ab8:	785b      	ldrb	r3, [r3, #1]
 8011aba:	2b01      	cmp	r3, #1
 8011abc:	d116      	bne.n	8011aec <USB_ActivateEndpoint+0x6ac>
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	657b      	str	r3, [r7, #84]	@ 0x54
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ac8:	b29b      	uxth	r3, r3
 8011aca:	461a      	mov	r2, r3
 8011acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ace:	4413      	add	r3, r2
 8011ad0:	657b      	str	r3, [r7, #84]	@ 0x54
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	781b      	ldrb	r3, [r3, #0]
 8011ad6:	00da      	lsls	r2, r3, #3
 8011ad8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ada:	4413      	add	r3, r2
 8011adc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011ae0:	653b      	str	r3, [r7, #80]	@ 0x50
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	691b      	ldr	r3, [r3, #16]
 8011ae6:	b29a      	uxth	r2, r3
 8011ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011aea:	801a      	strh	r2, [r3, #0]
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	785b      	ldrb	r3, [r3, #1]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d16b      	bne.n	8011bd0 <USB_ActivateEndpoint+0x790>
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b02:	b29b      	uxth	r3, r3
 8011b04:	461a      	mov	r2, r3
 8011b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b08:	4413      	add	r3, r2
 8011b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	781b      	ldrb	r3, [r3, #0]
 8011b10:	00da      	lsls	r2, r3, #3
 8011b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b14:	4413      	add	r3, r2
 8011b16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b1e:	881b      	ldrh	r3, [r3, #0]
 8011b20:	b29b      	uxth	r3, r3
 8011b22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b26:	b29a      	uxth	r2, r3
 8011b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b2a:	801a      	strh	r2, [r3, #0]
 8011b2c:	683b      	ldr	r3, [r7, #0]
 8011b2e:	691b      	ldr	r3, [r3, #16]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d10a      	bne.n	8011b4a <USB_ActivateEndpoint+0x70a>
 8011b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b36:	881b      	ldrh	r3, [r3, #0]
 8011b38:	b29b      	uxth	r3, r3
 8011b3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b42:	b29a      	uxth	r2, r3
 8011b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b46:	801a      	strh	r2, [r3, #0]
 8011b48:	e05b      	b.n	8011c02 <USB_ActivateEndpoint+0x7c2>
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	691b      	ldr	r3, [r3, #16]
 8011b4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b50:	d81c      	bhi.n	8011b8c <USB_ActivateEndpoint+0x74c>
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	691b      	ldr	r3, [r3, #16]
 8011b56:	085b      	lsrs	r3, r3, #1
 8011b58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	691b      	ldr	r3, [r3, #16]
 8011b60:	f003 0301 	and.w	r3, r3, #1
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d004      	beq.n	8011b72 <USB_ActivateEndpoint+0x732>
 8011b68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b6c:	3301      	adds	r3, #1
 8011b6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b74:	881b      	ldrh	r3, [r3, #0]
 8011b76:	b29a      	uxth	r2, r3
 8011b78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011b7c:	b29b      	uxth	r3, r3
 8011b7e:	029b      	lsls	r3, r3, #10
 8011b80:	b29b      	uxth	r3, r3
 8011b82:	4313      	orrs	r3, r2
 8011b84:	b29a      	uxth	r2, r3
 8011b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b88:	801a      	strh	r2, [r3, #0]
 8011b8a:	e03a      	b.n	8011c02 <USB_ActivateEndpoint+0x7c2>
 8011b8c:	683b      	ldr	r3, [r7, #0]
 8011b8e:	691b      	ldr	r3, [r3, #16]
 8011b90:	095b      	lsrs	r3, r3, #5
 8011b92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011b96:	683b      	ldr	r3, [r7, #0]
 8011b98:	691b      	ldr	r3, [r3, #16]
 8011b9a:	f003 031f 	and.w	r3, r3, #31
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d104      	bne.n	8011bac <USB_ActivateEndpoint+0x76c>
 8011ba2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011ba6:	3b01      	subs	r3, #1
 8011ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bae:	881b      	ldrh	r3, [r3, #0]
 8011bb0:	b29a      	uxth	r2, r3
 8011bb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011bb6:	b29b      	uxth	r3, r3
 8011bb8:	029b      	lsls	r3, r3, #10
 8011bba:	b29b      	uxth	r3, r3
 8011bbc:	4313      	orrs	r3, r2
 8011bbe:	b29b      	uxth	r3, r3
 8011bc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bc8:	b29a      	uxth	r2, r3
 8011bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bcc:	801a      	strh	r2, [r3, #0]
 8011bce:	e018      	b.n	8011c02 <USB_ActivateEndpoint+0x7c2>
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	785b      	ldrb	r3, [r3, #1]
 8011bd4:	2b01      	cmp	r3, #1
 8011bd6:	d114      	bne.n	8011c02 <USB_ActivateEndpoint+0x7c2>
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bde:	b29b      	uxth	r3, r3
 8011be0:	461a      	mov	r2, r3
 8011be2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011be4:	4413      	add	r3, r2
 8011be6:	647b      	str	r3, [r7, #68]	@ 0x44
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	781b      	ldrb	r3, [r3, #0]
 8011bec:	00da      	lsls	r2, r3, #3
 8011bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bf0:	4413      	add	r3, r2
 8011bf2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011bf6:	643b      	str	r3, [r7, #64]	@ 0x40
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	691b      	ldr	r3, [r3, #16]
 8011bfc:	b29a      	uxth	r2, r3
 8011bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c00:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011c02:	687a      	ldr	r2, [r7, #4]
 8011c04:	683b      	ldr	r3, [r7, #0]
 8011c06:	781b      	ldrb	r3, [r3, #0]
 8011c08:	009b      	lsls	r3, r3, #2
 8011c0a:	4413      	add	r3, r2
 8011c0c:	881b      	ldrh	r3, [r3, #0]
 8011c0e:	b29b      	uxth	r3, r3
 8011c10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c18:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c1a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c1c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011c20:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c22:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c24:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011c28:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011c2a:	687a      	ldr	r2, [r7, #4]
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	781b      	ldrb	r3, [r3, #0]
 8011c30:	009b      	lsls	r3, r3, #2
 8011c32:	441a      	add	r2, r3
 8011c34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c46:	b29b      	uxth	r3, r3
 8011c48:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011c4a:	687a      	ldr	r2, [r7, #4]
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	781b      	ldrb	r3, [r3, #0]
 8011c50:	009b      	lsls	r3, r3, #2
 8011c52:	4413      	add	r3, r2
 8011c54:	881b      	ldrh	r3, [r3, #0]
 8011c56:	b29b      	uxth	r3, r3
 8011c58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c60:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8011c62:	687a      	ldr	r2, [r7, #4]
 8011c64:	683b      	ldr	r3, [r7, #0]
 8011c66:	781b      	ldrb	r3, [r3, #0]
 8011c68:	009b      	lsls	r3, r3, #2
 8011c6a:	441a      	add	r2, r3
 8011c6c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c7e:	b29b      	uxth	r3, r3
 8011c80:	8013      	strh	r3, [r2, #0]
 8011c82:	e0bc      	b.n	8011dfe <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	781b      	ldrb	r3, [r3, #0]
 8011c8a:	009b      	lsls	r3, r3, #2
 8011c8c:	4413      	add	r3, r2
 8011c8e:	881b      	ldrh	r3, [r3, #0]
 8011c90:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011c94:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011c98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d01d      	beq.n	8011cdc <USB_ActivateEndpoint+0x89c>
 8011ca0:	687a      	ldr	r2, [r7, #4]
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	009b      	lsls	r3, r3, #2
 8011ca8:	4413      	add	r3, r2
 8011caa:	881b      	ldrh	r3, [r3, #0]
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cb6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011cba:	687a      	ldr	r2, [r7, #4]
 8011cbc:	683b      	ldr	r3, [r7, #0]
 8011cbe:	781b      	ldrb	r3, [r3, #0]
 8011cc0:	009b      	lsls	r3, r3, #2
 8011cc2:	441a      	add	r2, r3
 8011cc4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011cc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011cd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cd8:	b29b      	uxth	r3, r3
 8011cda:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011cdc:	687a      	ldr	r2, [r7, #4]
 8011cde:	683b      	ldr	r3, [r7, #0]
 8011ce0:	781b      	ldrb	r3, [r3, #0]
 8011ce2:	009b      	lsls	r3, r3, #2
 8011ce4:	4413      	add	r3, r2
 8011ce6:	881b      	ldrh	r3, [r3, #0]
 8011ce8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011cec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d01d      	beq.n	8011d34 <USB_ActivateEndpoint+0x8f4>
 8011cf8:	687a      	ldr	r2, [r7, #4]
 8011cfa:	683b      	ldr	r3, [r7, #0]
 8011cfc:	781b      	ldrb	r3, [r3, #0]
 8011cfe:	009b      	lsls	r3, r3, #2
 8011d00:	4413      	add	r3, r2
 8011d02:	881b      	ldrh	r3, [r3, #0]
 8011d04:	b29b      	uxth	r3, r3
 8011d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d0e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	781b      	ldrb	r3, [r3, #0]
 8011d18:	009b      	lsls	r3, r3, #2
 8011d1a:	441a      	add	r2, r3
 8011d1c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011d20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d30:	b29b      	uxth	r3, r3
 8011d32:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011d34:	683b      	ldr	r3, [r7, #0]
 8011d36:	78db      	ldrb	r3, [r3, #3]
 8011d38:	2b01      	cmp	r3, #1
 8011d3a:	d024      	beq.n	8011d86 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011d3c:	687a      	ldr	r2, [r7, #4]
 8011d3e:	683b      	ldr	r3, [r7, #0]
 8011d40:	781b      	ldrb	r3, [r3, #0]
 8011d42:	009b      	lsls	r3, r3, #2
 8011d44:	4413      	add	r3, r2
 8011d46:	881b      	ldrh	r3, [r3, #0]
 8011d48:	b29b      	uxth	r3, r3
 8011d4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d52:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011d56:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011d5a:	f083 0320 	eor.w	r3, r3, #32
 8011d5e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011d62:	687a      	ldr	r2, [r7, #4]
 8011d64:	683b      	ldr	r3, [r7, #0]
 8011d66:	781b      	ldrb	r3, [r3, #0]
 8011d68:	009b      	lsls	r3, r3, #2
 8011d6a:	441a      	add	r2, r3
 8011d6c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011d70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d80:	b29b      	uxth	r3, r3
 8011d82:	8013      	strh	r3, [r2, #0]
 8011d84:	e01d      	b.n	8011dc2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011d86:	687a      	ldr	r2, [r7, #4]
 8011d88:	683b      	ldr	r3, [r7, #0]
 8011d8a:	781b      	ldrb	r3, [r3, #0]
 8011d8c:	009b      	lsls	r3, r3, #2
 8011d8e:	4413      	add	r3, r2
 8011d90:	881b      	ldrh	r3, [r3, #0]
 8011d92:	b29b      	uxth	r3, r3
 8011d94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d9c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011da0:	687a      	ldr	r2, [r7, #4]
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	781b      	ldrb	r3, [r3, #0]
 8011da6:	009b      	lsls	r3, r3, #2
 8011da8:	441a      	add	r2, r3
 8011daa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011dae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011db2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011db6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011dbe:	b29b      	uxth	r3, r3
 8011dc0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011dc2:	687a      	ldr	r2, [r7, #4]
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	781b      	ldrb	r3, [r3, #0]
 8011dc8:	009b      	lsls	r3, r3, #2
 8011dca:	4413      	add	r3, r2
 8011dcc:	881b      	ldrh	r3, [r3, #0]
 8011dce:	b29b      	uxth	r3, r3
 8011dd0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011dd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dd8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011ddc:	687a      	ldr	r2, [r7, #4]
 8011dde:	683b      	ldr	r3, [r7, #0]
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	009b      	lsls	r3, r3, #2
 8011de4:	441a      	add	r2, r3
 8011de6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011dea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011dfa:	b29b      	uxth	r3, r3
 8011dfc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011dfe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011e02:	4618      	mov	r0, r3
 8011e04:	379c      	adds	r7, #156	@ 0x9c
 8011e06:	46bd      	mov	sp, r7
 8011e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0c:	4770      	bx	lr
 8011e0e:	bf00      	nop

08011e10 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011e10:	b480      	push	{r7}
 8011e12:	b08d      	sub	sp, #52	@ 0x34
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
 8011e18:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011e1a:	683b      	ldr	r3, [r7, #0]
 8011e1c:	7b1b      	ldrb	r3, [r3, #12]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	f040 808e 	bne.w	8011f40 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011e24:	683b      	ldr	r3, [r7, #0]
 8011e26:	785b      	ldrb	r3, [r3, #1]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d044      	beq.n	8011eb6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011e2c:	687a      	ldr	r2, [r7, #4]
 8011e2e:	683b      	ldr	r3, [r7, #0]
 8011e30:	781b      	ldrb	r3, [r3, #0]
 8011e32:	009b      	lsls	r3, r3, #2
 8011e34:	4413      	add	r3, r2
 8011e36:	881b      	ldrh	r3, [r3, #0]
 8011e38:	81bb      	strh	r3, [r7, #12]
 8011e3a:	89bb      	ldrh	r3, [r7, #12]
 8011e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d01b      	beq.n	8011e7c <USB_DeactivateEndpoint+0x6c>
 8011e44:	687a      	ldr	r2, [r7, #4]
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	781b      	ldrb	r3, [r3, #0]
 8011e4a:	009b      	lsls	r3, r3, #2
 8011e4c:	4413      	add	r3, r2
 8011e4e:	881b      	ldrh	r3, [r3, #0]
 8011e50:	b29b      	uxth	r3, r3
 8011e52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e5a:	817b      	strh	r3, [r7, #10]
 8011e5c:	687a      	ldr	r2, [r7, #4]
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	781b      	ldrb	r3, [r3, #0]
 8011e62:	009b      	lsls	r3, r3, #2
 8011e64:	441a      	add	r2, r3
 8011e66:	897b      	ldrh	r3, [r7, #10]
 8011e68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e74:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e78:	b29b      	uxth	r3, r3
 8011e7a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011e7c:	687a      	ldr	r2, [r7, #4]
 8011e7e:	683b      	ldr	r3, [r7, #0]
 8011e80:	781b      	ldrb	r3, [r3, #0]
 8011e82:	009b      	lsls	r3, r3, #2
 8011e84:	4413      	add	r3, r2
 8011e86:	881b      	ldrh	r3, [r3, #0]
 8011e88:	b29b      	uxth	r3, r3
 8011e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e92:	813b      	strh	r3, [r7, #8]
 8011e94:	687a      	ldr	r2, [r7, #4]
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	781b      	ldrb	r3, [r3, #0]
 8011e9a:	009b      	lsls	r3, r3, #2
 8011e9c:	441a      	add	r2, r3
 8011e9e:	893b      	ldrh	r3, [r7, #8]
 8011ea0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ea4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ea8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011eb0:	b29b      	uxth	r3, r3
 8011eb2:	8013      	strh	r3, [r2, #0]
 8011eb4:	e192      	b.n	80121dc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011eb6:	687a      	ldr	r2, [r7, #4]
 8011eb8:	683b      	ldr	r3, [r7, #0]
 8011eba:	781b      	ldrb	r3, [r3, #0]
 8011ebc:	009b      	lsls	r3, r3, #2
 8011ebe:	4413      	add	r3, r2
 8011ec0:	881b      	ldrh	r3, [r3, #0]
 8011ec2:	827b      	strh	r3, [r7, #18]
 8011ec4:	8a7b      	ldrh	r3, [r7, #18]
 8011ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d01b      	beq.n	8011f06 <USB_DeactivateEndpoint+0xf6>
 8011ece:	687a      	ldr	r2, [r7, #4]
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	781b      	ldrb	r3, [r3, #0]
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	4413      	add	r3, r2
 8011ed8:	881b      	ldrh	r3, [r3, #0]
 8011eda:	b29b      	uxth	r3, r3
 8011edc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ee0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ee4:	823b      	strh	r3, [r7, #16]
 8011ee6:	687a      	ldr	r2, [r7, #4]
 8011ee8:	683b      	ldr	r3, [r7, #0]
 8011eea:	781b      	ldrb	r3, [r3, #0]
 8011eec:	009b      	lsls	r3, r3, #2
 8011eee:	441a      	add	r2, r3
 8011ef0:	8a3b      	ldrh	r3, [r7, #16]
 8011ef2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ef6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011efa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011efe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f02:	b29b      	uxth	r3, r3
 8011f04:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011f06:	687a      	ldr	r2, [r7, #4]
 8011f08:	683b      	ldr	r3, [r7, #0]
 8011f0a:	781b      	ldrb	r3, [r3, #0]
 8011f0c:	009b      	lsls	r3, r3, #2
 8011f0e:	4413      	add	r3, r2
 8011f10:	881b      	ldrh	r3, [r3, #0]
 8011f12:	b29b      	uxth	r3, r3
 8011f14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011f18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f1c:	81fb      	strh	r3, [r7, #14]
 8011f1e:	687a      	ldr	r2, [r7, #4]
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	781b      	ldrb	r3, [r3, #0]
 8011f24:	009b      	lsls	r3, r3, #2
 8011f26:	441a      	add	r2, r3
 8011f28:	89fb      	ldrh	r3, [r7, #14]
 8011f2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f3a:	b29b      	uxth	r3, r3
 8011f3c:	8013      	strh	r3, [r2, #0]
 8011f3e:	e14d      	b.n	80121dc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	785b      	ldrb	r3, [r3, #1]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	f040 80a5 	bne.w	8012094 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011f4a:	687a      	ldr	r2, [r7, #4]
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	781b      	ldrb	r3, [r3, #0]
 8011f50:	009b      	lsls	r3, r3, #2
 8011f52:	4413      	add	r3, r2
 8011f54:	881b      	ldrh	r3, [r3, #0]
 8011f56:	843b      	strh	r3, [r7, #32]
 8011f58:	8c3b      	ldrh	r3, [r7, #32]
 8011f5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d01b      	beq.n	8011f9a <USB_DeactivateEndpoint+0x18a>
 8011f62:	687a      	ldr	r2, [r7, #4]
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	781b      	ldrb	r3, [r3, #0]
 8011f68:	009b      	lsls	r3, r3, #2
 8011f6a:	4413      	add	r3, r2
 8011f6c:	881b      	ldrh	r3, [r3, #0]
 8011f6e:	b29b      	uxth	r3, r3
 8011f70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011f74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011f78:	83fb      	strh	r3, [r7, #30]
 8011f7a:	687a      	ldr	r2, [r7, #4]
 8011f7c:	683b      	ldr	r3, [r7, #0]
 8011f7e:	781b      	ldrb	r3, [r3, #0]
 8011f80:	009b      	lsls	r3, r3, #2
 8011f82:	441a      	add	r2, r3
 8011f84:	8bfb      	ldrh	r3, [r7, #30]
 8011f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011f8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f96:	b29b      	uxth	r3, r3
 8011f98:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011f9a:	687a      	ldr	r2, [r7, #4]
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	781b      	ldrb	r3, [r3, #0]
 8011fa0:	009b      	lsls	r3, r3, #2
 8011fa2:	4413      	add	r3, r2
 8011fa4:	881b      	ldrh	r3, [r3, #0]
 8011fa6:	83bb      	strh	r3, [r7, #28]
 8011fa8:	8bbb      	ldrh	r3, [r7, #28]
 8011faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d01b      	beq.n	8011fea <USB_DeactivateEndpoint+0x1da>
 8011fb2:	687a      	ldr	r2, [r7, #4]
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	781b      	ldrb	r3, [r3, #0]
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	4413      	add	r3, r2
 8011fbc:	881b      	ldrh	r3, [r3, #0]
 8011fbe:	b29b      	uxth	r3, r3
 8011fc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fc8:	837b      	strh	r3, [r7, #26]
 8011fca:	687a      	ldr	r2, [r7, #4]
 8011fcc:	683b      	ldr	r3, [r7, #0]
 8011fce:	781b      	ldrb	r3, [r3, #0]
 8011fd0:	009b      	lsls	r3, r3, #2
 8011fd2:	441a      	add	r2, r3
 8011fd4:	8b7b      	ldrh	r3, [r7, #26]
 8011fd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011fe2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011fe6:	b29b      	uxth	r3, r3
 8011fe8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	781b      	ldrb	r3, [r3, #0]
 8011ff0:	009b      	lsls	r3, r3, #2
 8011ff2:	4413      	add	r3, r2
 8011ff4:	881b      	ldrh	r3, [r3, #0]
 8011ff6:	b29b      	uxth	r3, r3
 8011ff8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012000:	833b      	strh	r3, [r7, #24]
 8012002:	687a      	ldr	r2, [r7, #4]
 8012004:	683b      	ldr	r3, [r7, #0]
 8012006:	781b      	ldrb	r3, [r3, #0]
 8012008:	009b      	lsls	r3, r3, #2
 801200a:	441a      	add	r2, r3
 801200c:	8b3b      	ldrh	r3, [r7, #24]
 801200e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012012:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801201a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801201e:	b29b      	uxth	r3, r3
 8012020:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8012022:	687a      	ldr	r2, [r7, #4]
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	781b      	ldrb	r3, [r3, #0]
 8012028:	009b      	lsls	r3, r3, #2
 801202a:	4413      	add	r3, r2
 801202c:	881b      	ldrh	r3, [r3, #0]
 801202e:	b29b      	uxth	r3, r3
 8012030:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012034:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012038:	82fb      	strh	r3, [r7, #22]
 801203a:	687a      	ldr	r2, [r7, #4]
 801203c:	683b      	ldr	r3, [r7, #0]
 801203e:	781b      	ldrb	r3, [r3, #0]
 8012040:	009b      	lsls	r3, r3, #2
 8012042:	441a      	add	r2, r3
 8012044:	8afb      	ldrh	r3, [r7, #22]
 8012046:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801204a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801204e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012056:	b29b      	uxth	r3, r3
 8012058:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801205a:	687a      	ldr	r2, [r7, #4]
 801205c:	683b      	ldr	r3, [r7, #0]
 801205e:	781b      	ldrb	r3, [r3, #0]
 8012060:	009b      	lsls	r3, r3, #2
 8012062:	4413      	add	r3, r2
 8012064:	881b      	ldrh	r3, [r3, #0]
 8012066:	b29b      	uxth	r3, r3
 8012068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801206c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012070:	82bb      	strh	r3, [r7, #20]
 8012072:	687a      	ldr	r2, [r7, #4]
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	781b      	ldrb	r3, [r3, #0]
 8012078:	009b      	lsls	r3, r3, #2
 801207a:	441a      	add	r2, r3
 801207c:	8abb      	ldrh	r3, [r7, #20]
 801207e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801208a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801208e:	b29b      	uxth	r3, r3
 8012090:	8013      	strh	r3, [r2, #0]
 8012092:	e0a3      	b.n	80121dc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012094:	687a      	ldr	r2, [r7, #4]
 8012096:	683b      	ldr	r3, [r7, #0]
 8012098:	781b      	ldrb	r3, [r3, #0]
 801209a:	009b      	lsls	r3, r3, #2
 801209c:	4413      	add	r3, r2
 801209e:	881b      	ldrh	r3, [r3, #0]
 80120a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80120a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80120a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d01b      	beq.n	80120e4 <USB_DeactivateEndpoint+0x2d4>
 80120ac:	687a      	ldr	r2, [r7, #4]
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	781b      	ldrb	r3, [r3, #0]
 80120b2:	009b      	lsls	r3, r3, #2
 80120b4:	4413      	add	r3, r2
 80120b6:	881b      	ldrh	r3, [r3, #0]
 80120b8:	b29b      	uxth	r3, r3
 80120ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120c2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80120c4:	687a      	ldr	r2, [r7, #4]
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	781b      	ldrb	r3, [r3, #0]
 80120ca:	009b      	lsls	r3, r3, #2
 80120cc:	441a      	add	r2, r3
 80120ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80120d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80120d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80120d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80120dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120e0:	b29b      	uxth	r3, r3
 80120e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80120e4:	687a      	ldr	r2, [r7, #4]
 80120e6:	683b      	ldr	r3, [r7, #0]
 80120e8:	781b      	ldrb	r3, [r3, #0]
 80120ea:	009b      	lsls	r3, r3, #2
 80120ec:	4413      	add	r3, r2
 80120ee:	881b      	ldrh	r3, [r3, #0]
 80120f0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80120f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80120f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d01b      	beq.n	8012134 <USB_DeactivateEndpoint+0x324>
 80120fc:	687a      	ldr	r2, [r7, #4]
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	781b      	ldrb	r3, [r3, #0]
 8012102:	009b      	lsls	r3, r3, #2
 8012104:	4413      	add	r3, r2
 8012106:	881b      	ldrh	r3, [r3, #0]
 8012108:	b29b      	uxth	r3, r3
 801210a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801210e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012112:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012114:	687a      	ldr	r2, [r7, #4]
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	781b      	ldrb	r3, [r3, #0]
 801211a:	009b      	lsls	r3, r3, #2
 801211c:	441a      	add	r2, r3
 801211e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012120:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012124:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012128:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801212c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012130:	b29b      	uxth	r3, r3
 8012132:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	683b      	ldr	r3, [r7, #0]
 8012138:	781b      	ldrb	r3, [r3, #0]
 801213a:	009b      	lsls	r3, r3, #2
 801213c:	4413      	add	r3, r2
 801213e:	881b      	ldrh	r3, [r3, #0]
 8012140:	b29b      	uxth	r3, r3
 8012142:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012146:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801214a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801214c:	687a      	ldr	r2, [r7, #4]
 801214e:	683b      	ldr	r3, [r7, #0]
 8012150:	781b      	ldrb	r3, [r3, #0]
 8012152:	009b      	lsls	r3, r3, #2
 8012154:	441a      	add	r2, r3
 8012156:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012158:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801215c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012160:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012164:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012168:	b29b      	uxth	r3, r3
 801216a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	683b      	ldr	r3, [r7, #0]
 8012170:	781b      	ldrb	r3, [r3, #0]
 8012172:	009b      	lsls	r3, r3, #2
 8012174:	4413      	add	r3, r2
 8012176:	881b      	ldrh	r3, [r3, #0]
 8012178:	b29b      	uxth	r3, r3
 801217a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801217e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012182:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012184:	687a      	ldr	r2, [r7, #4]
 8012186:	683b      	ldr	r3, [r7, #0]
 8012188:	781b      	ldrb	r3, [r3, #0]
 801218a:	009b      	lsls	r3, r3, #2
 801218c:	441a      	add	r2, r3
 801218e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012190:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012194:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801219c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121a0:	b29b      	uxth	r3, r3
 80121a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80121a4:	687a      	ldr	r2, [r7, #4]
 80121a6:	683b      	ldr	r3, [r7, #0]
 80121a8:	781b      	ldrb	r3, [r3, #0]
 80121aa:	009b      	lsls	r3, r3, #2
 80121ac:	4413      	add	r3, r2
 80121ae:	881b      	ldrh	r3, [r3, #0]
 80121b0:	b29b      	uxth	r3, r3
 80121b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80121b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80121ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 80121bc:	687a      	ldr	r2, [r7, #4]
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	781b      	ldrb	r3, [r3, #0]
 80121c2:	009b      	lsls	r3, r3, #2
 80121c4:	441a      	add	r2, r3
 80121c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80121c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80121cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80121d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121d8:	b29b      	uxth	r3, r3
 80121da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80121dc:	2300      	movs	r3, #0
}
 80121de:	4618      	mov	r0, r3
 80121e0:	3734      	adds	r7, #52	@ 0x34
 80121e2:	46bd      	mov	sp, r7
 80121e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e8:	4770      	bx	lr

080121ea <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80121ea:	b580      	push	{r7, lr}
 80121ec:	b0ac      	sub	sp, #176	@ 0xb0
 80121ee:	af00      	add	r7, sp, #0
 80121f0:	6078      	str	r0, [r7, #4]
 80121f2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80121f4:	683b      	ldr	r3, [r7, #0]
 80121f6:	785b      	ldrb	r3, [r3, #1]
 80121f8:	2b01      	cmp	r3, #1
 80121fa:	f040 84ca 	bne.w	8012b92 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80121fe:	683b      	ldr	r3, [r7, #0]
 8012200:	699a      	ldr	r2, [r3, #24]
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	691b      	ldr	r3, [r3, #16]
 8012206:	429a      	cmp	r2, r3
 8012208:	d904      	bls.n	8012214 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801220a:	683b      	ldr	r3, [r7, #0]
 801220c:	691b      	ldr	r3, [r3, #16]
 801220e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012212:	e003      	b.n	801221c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8012214:	683b      	ldr	r3, [r7, #0]
 8012216:	699b      	ldr	r3, [r3, #24]
 8012218:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	7b1b      	ldrb	r3, [r3, #12]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d122      	bne.n	801226a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	6959      	ldr	r1, [r3, #20]
 8012228:	683b      	ldr	r3, [r7, #0]
 801222a:	88da      	ldrh	r2, [r3, #6]
 801222c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012230:	b29b      	uxth	r3, r3
 8012232:	6878      	ldr	r0, [r7, #4]
 8012234:	f000 febd 	bl	8012fb2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	613b      	str	r3, [r7, #16]
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012242:	b29b      	uxth	r3, r3
 8012244:	461a      	mov	r2, r3
 8012246:	693b      	ldr	r3, [r7, #16]
 8012248:	4413      	add	r3, r2
 801224a:	613b      	str	r3, [r7, #16]
 801224c:	683b      	ldr	r3, [r7, #0]
 801224e:	781b      	ldrb	r3, [r3, #0]
 8012250:	00da      	lsls	r2, r3, #3
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	4413      	add	r3, r2
 8012256:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801225a:	60fb      	str	r3, [r7, #12]
 801225c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012260:	b29a      	uxth	r2, r3
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	801a      	strh	r2, [r3, #0]
 8012266:	f000 bc6f 	b.w	8012b48 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	78db      	ldrb	r3, [r3, #3]
 801226e:	2b02      	cmp	r3, #2
 8012270:	f040 831e 	bne.w	80128b0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8012274:	683b      	ldr	r3, [r7, #0]
 8012276:	6a1a      	ldr	r2, [r3, #32]
 8012278:	683b      	ldr	r3, [r7, #0]
 801227a:	691b      	ldr	r3, [r3, #16]
 801227c:	429a      	cmp	r2, r3
 801227e:	f240 82cf 	bls.w	8012820 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8012282:	687a      	ldr	r2, [r7, #4]
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	781b      	ldrb	r3, [r3, #0]
 8012288:	009b      	lsls	r3, r3, #2
 801228a:	4413      	add	r3, r2
 801228c:	881b      	ldrh	r3, [r3, #0]
 801228e:	b29b      	uxth	r3, r3
 8012290:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012298:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 801229c:	687a      	ldr	r2, [r7, #4]
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	781b      	ldrb	r3, [r3, #0]
 80122a2:	009b      	lsls	r3, r3, #2
 80122a4:	441a      	add	r2, r3
 80122a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80122aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80122b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122ba:	b29b      	uxth	r3, r3
 80122bc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80122be:	683b      	ldr	r3, [r7, #0]
 80122c0:	6a1a      	ldr	r2, [r3, #32]
 80122c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122c6:	1ad2      	subs	r2, r2, r3
 80122c8:	683b      	ldr	r3, [r7, #0]
 80122ca:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	683b      	ldr	r3, [r7, #0]
 80122d0:	781b      	ldrb	r3, [r3, #0]
 80122d2:	009b      	lsls	r3, r3, #2
 80122d4:	4413      	add	r3, r2
 80122d6:	881b      	ldrh	r3, [r3, #0]
 80122d8:	b29b      	uxth	r3, r3
 80122da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122de:	2b00      	cmp	r3, #0
 80122e0:	f000 814f 	beq.w	8012582 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80122e8:	683b      	ldr	r3, [r7, #0]
 80122ea:	785b      	ldrb	r3, [r3, #1]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d16b      	bne.n	80123c8 <USB_EPStartXfer+0x1de>
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122fa:	b29b      	uxth	r3, r3
 80122fc:	461a      	mov	r2, r3
 80122fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012300:	4413      	add	r3, r2
 8012302:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012304:	683b      	ldr	r3, [r7, #0]
 8012306:	781b      	ldrb	r3, [r3, #0]
 8012308:	00da      	lsls	r2, r3, #3
 801230a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801230c:	4413      	add	r3, r2
 801230e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012312:	627b      	str	r3, [r7, #36]	@ 0x24
 8012314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012316:	881b      	ldrh	r3, [r3, #0]
 8012318:	b29b      	uxth	r3, r3
 801231a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801231e:	b29a      	uxth	r2, r3
 8012320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012322:	801a      	strh	r2, [r3, #0]
 8012324:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012328:	2b00      	cmp	r3, #0
 801232a:	d10a      	bne.n	8012342 <USB_EPStartXfer+0x158>
 801232c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29b      	uxth	r3, r3
 8012332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801233a:	b29a      	uxth	r2, r3
 801233c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801233e:	801a      	strh	r2, [r3, #0]
 8012340:	e05b      	b.n	80123fa <USB_EPStartXfer+0x210>
 8012342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012346:	2b3e      	cmp	r3, #62	@ 0x3e
 8012348:	d81c      	bhi.n	8012384 <USB_EPStartXfer+0x19a>
 801234a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801234e:	085b      	lsrs	r3, r3, #1
 8012350:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012354:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012358:	f003 0301 	and.w	r3, r3, #1
 801235c:	2b00      	cmp	r3, #0
 801235e:	d004      	beq.n	801236a <USB_EPStartXfer+0x180>
 8012360:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012364:	3301      	adds	r3, #1
 8012366:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801236c:	881b      	ldrh	r3, [r3, #0]
 801236e:	b29a      	uxth	r2, r3
 8012370:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012374:	b29b      	uxth	r3, r3
 8012376:	029b      	lsls	r3, r3, #10
 8012378:	b29b      	uxth	r3, r3
 801237a:	4313      	orrs	r3, r2
 801237c:	b29a      	uxth	r2, r3
 801237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012380:	801a      	strh	r2, [r3, #0]
 8012382:	e03a      	b.n	80123fa <USB_EPStartXfer+0x210>
 8012384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012388:	095b      	lsrs	r3, r3, #5
 801238a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801238e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012392:	f003 031f 	and.w	r3, r3, #31
 8012396:	2b00      	cmp	r3, #0
 8012398:	d104      	bne.n	80123a4 <USB_EPStartXfer+0x1ba>
 801239a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801239e:	3b01      	subs	r3, #1
 80123a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80123a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a6:	881b      	ldrh	r3, [r3, #0]
 80123a8:	b29a      	uxth	r2, r3
 80123aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80123ae:	b29b      	uxth	r3, r3
 80123b0:	029b      	lsls	r3, r3, #10
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	4313      	orrs	r3, r2
 80123b6:	b29b      	uxth	r3, r3
 80123b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123c0:	b29a      	uxth	r2, r3
 80123c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123c4:	801a      	strh	r2, [r3, #0]
 80123c6:	e018      	b.n	80123fa <USB_EPStartXfer+0x210>
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	785b      	ldrb	r3, [r3, #1]
 80123cc:	2b01      	cmp	r3, #1
 80123ce:	d114      	bne.n	80123fa <USB_EPStartXfer+0x210>
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123d6:	b29b      	uxth	r3, r3
 80123d8:	461a      	mov	r2, r3
 80123da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123dc:	4413      	add	r3, r2
 80123de:	633b      	str	r3, [r7, #48]	@ 0x30
 80123e0:	683b      	ldr	r3, [r7, #0]
 80123e2:	781b      	ldrb	r3, [r3, #0]
 80123e4:	00da      	lsls	r2, r3, #3
 80123e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123e8:	4413      	add	r3, r2
 80123ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80123ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80123f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123f4:	b29a      	uxth	r2, r3
 80123f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	895b      	ldrh	r3, [r3, #10]
 80123fe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	6959      	ldr	r1, [r3, #20]
 8012406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801240a:	b29b      	uxth	r3, r3
 801240c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f000 fdce 	bl	8012fb2 <USB_WritePMA>
            ep->xfer_buff += len;
 8012416:	683b      	ldr	r3, [r7, #0]
 8012418:	695a      	ldr	r2, [r3, #20]
 801241a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801241e:	441a      	add	r2, r3
 8012420:	683b      	ldr	r3, [r7, #0]
 8012422:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012424:	683b      	ldr	r3, [r7, #0]
 8012426:	6a1a      	ldr	r2, [r3, #32]
 8012428:	683b      	ldr	r3, [r7, #0]
 801242a:	691b      	ldr	r3, [r3, #16]
 801242c:	429a      	cmp	r2, r3
 801242e:	d907      	bls.n	8012440 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8012430:	683b      	ldr	r3, [r7, #0]
 8012432:	6a1a      	ldr	r2, [r3, #32]
 8012434:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012438:	1ad2      	subs	r2, r2, r3
 801243a:	683b      	ldr	r3, [r7, #0]
 801243c:	621a      	str	r2, [r3, #32]
 801243e:	e006      	b.n	801244e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8012440:	683b      	ldr	r3, [r7, #0]
 8012442:	6a1b      	ldr	r3, [r3, #32]
 8012444:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012448:	683b      	ldr	r3, [r7, #0]
 801244a:	2200      	movs	r2, #0
 801244c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801244e:	683b      	ldr	r3, [r7, #0]
 8012450:	785b      	ldrb	r3, [r3, #1]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d16b      	bne.n	801252e <USB_EPStartXfer+0x344>
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	61bb      	str	r3, [r7, #24]
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012460:	b29b      	uxth	r3, r3
 8012462:	461a      	mov	r2, r3
 8012464:	69bb      	ldr	r3, [r7, #24]
 8012466:	4413      	add	r3, r2
 8012468:	61bb      	str	r3, [r7, #24]
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	781b      	ldrb	r3, [r3, #0]
 801246e:	00da      	lsls	r2, r3, #3
 8012470:	69bb      	ldr	r3, [r7, #24]
 8012472:	4413      	add	r3, r2
 8012474:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012478:	617b      	str	r3, [r7, #20]
 801247a:	697b      	ldr	r3, [r7, #20]
 801247c:	881b      	ldrh	r3, [r3, #0]
 801247e:	b29b      	uxth	r3, r3
 8012480:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012484:	b29a      	uxth	r2, r3
 8012486:	697b      	ldr	r3, [r7, #20]
 8012488:	801a      	strh	r2, [r3, #0]
 801248a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801248e:	2b00      	cmp	r3, #0
 8012490:	d10a      	bne.n	80124a8 <USB_EPStartXfer+0x2be>
 8012492:	697b      	ldr	r3, [r7, #20]
 8012494:	881b      	ldrh	r3, [r3, #0]
 8012496:	b29b      	uxth	r3, r3
 8012498:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801249c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80124a0:	b29a      	uxth	r2, r3
 80124a2:	697b      	ldr	r3, [r7, #20]
 80124a4:	801a      	strh	r2, [r3, #0]
 80124a6:	e05d      	b.n	8012564 <USB_EPStartXfer+0x37a>
 80124a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80124ae:	d81c      	bhi.n	80124ea <USB_EPStartXfer+0x300>
 80124b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124b4:	085b      	lsrs	r3, r3, #1
 80124b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124be:	f003 0301 	and.w	r3, r3, #1
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d004      	beq.n	80124d0 <USB_EPStartXfer+0x2e6>
 80124c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80124ca:	3301      	adds	r3, #1
 80124cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	881b      	ldrh	r3, [r3, #0]
 80124d4:	b29a      	uxth	r2, r3
 80124d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80124da:	b29b      	uxth	r3, r3
 80124dc:	029b      	lsls	r3, r3, #10
 80124de:	b29b      	uxth	r3, r3
 80124e0:	4313      	orrs	r3, r2
 80124e2:	b29a      	uxth	r2, r3
 80124e4:	697b      	ldr	r3, [r7, #20]
 80124e6:	801a      	strh	r2, [r3, #0]
 80124e8:	e03c      	b.n	8012564 <USB_EPStartXfer+0x37a>
 80124ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124ee:	095b      	lsrs	r3, r3, #5
 80124f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80124f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124f8:	f003 031f 	and.w	r3, r3, #31
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d104      	bne.n	801250a <USB_EPStartXfer+0x320>
 8012500:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012504:	3b01      	subs	r3, #1
 8012506:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801250a:	697b      	ldr	r3, [r7, #20]
 801250c:	881b      	ldrh	r3, [r3, #0]
 801250e:	b29a      	uxth	r2, r3
 8012510:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012514:	b29b      	uxth	r3, r3
 8012516:	029b      	lsls	r3, r3, #10
 8012518:	b29b      	uxth	r3, r3
 801251a:	4313      	orrs	r3, r2
 801251c:	b29b      	uxth	r3, r3
 801251e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012522:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012526:	b29a      	uxth	r2, r3
 8012528:	697b      	ldr	r3, [r7, #20]
 801252a:	801a      	strh	r2, [r3, #0]
 801252c:	e01a      	b.n	8012564 <USB_EPStartXfer+0x37a>
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	785b      	ldrb	r3, [r3, #1]
 8012532:	2b01      	cmp	r3, #1
 8012534:	d116      	bne.n	8012564 <USB_EPStartXfer+0x37a>
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	623b      	str	r3, [r7, #32]
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012540:	b29b      	uxth	r3, r3
 8012542:	461a      	mov	r2, r3
 8012544:	6a3b      	ldr	r3, [r7, #32]
 8012546:	4413      	add	r3, r2
 8012548:	623b      	str	r3, [r7, #32]
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	781b      	ldrb	r3, [r3, #0]
 801254e:	00da      	lsls	r2, r3, #3
 8012550:	6a3b      	ldr	r3, [r7, #32]
 8012552:	4413      	add	r3, r2
 8012554:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012558:	61fb      	str	r3, [r7, #28]
 801255a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801255e:	b29a      	uxth	r2, r3
 8012560:	69fb      	ldr	r3, [r7, #28]
 8012562:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012564:	683b      	ldr	r3, [r7, #0]
 8012566:	891b      	ldrh	r3, [r3, #8]
 8012568:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	6959      	ldr	r1, [r3, #20]
 8012570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012574:	b29b      	uxth	r3, r3
 8012576:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801257a:	6878      	ldr	r0, [r7, #4]
 801257c:	f000 fd19 	bl	8012fb2 <USB_WritePMA>
 8012580:	e2e2      	b.n	8012b48 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012582:	683b      	ldr	r3, [r7, #0]
 8012584:	785b      	ldrb	r3, [r3, #1]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d16b      	bne.n	8012662 <USB_EPStartXfer+0x478>
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012594:	b29b      	uxth	r3, r3
 8012596:	461a      	mov	r2, r3
 8012598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801259a:	4413      	add	r3, r2
 801259c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801259e:	683b      	ldr	r3, [r7, #0]
 80125a0:	781b      	ldrb	r3, [r3, #0]
 80125a2:	00da      	lsls	r2, r3, #3
 80125a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125a6:	4413      	add	r3, r2
 80125a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80125ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80125ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125b0:	881b      	ldrh	r3, [r3, #0]
 80125b2:	b29b      	uxth	r3, r3
 80125b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80125b8:	b29a      	uxth	r2, r3
 80125ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125bc:	801a      	strh	r2, [r3, #0]
 80125be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d10a      	bne.n	80125dc <USB_EPStartXfer+0x3f2>
 80125c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125c8:	881b      	ldrh	r3, [r3, #0]
 80125ca:	b29b      	uxth	r3, r3
 80125cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80125d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80125d4:	b29a      	uxth	r2, r3
 80125d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80125d8:	801a      	strh	r2, [r3, #0]
 80125da:	e05d      	b.n	8012698 <USB_EPStartXfer+0x4ae>
 80125dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80125e2:	d81c      	bhi.n	801261e <USB_EPStartXfer+0x434>
 80125e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125e8:	085b      	lsrs	r3, r3, #1
 80125ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80125ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125f2:	f003 0301 	and.w	r3, r3, #1
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d004      	beq.n	8012604 <USB_EPStartXfer+0x41a>
 80125fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80125fe:	3301      	adds	r3, #1
 8012600:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012604:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012606:	881b      	ldrh	r3, [r3, #0]
 8012608:	b29a      	uxth	r2, r3
 801260a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801260e:	b29b      	uxth	r3, r3
 8012610:	029b      	lsls	r3, r3, #10
 8012612:	b29b      	uxth	r3, r3
 8012614:	4313      	orrs	r3, r2
 8012616:	b29a      	uxth	r2, r3
 8012618:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801261a:	801a      	strh	r2, [r3, #0]
 801261c:	e03c      	b.n	8012698 <USB_EPStartXfer+0x4ae>
 801261e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012622:	095b      	lsrs	r3, r3, #5
 8012624:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012628:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801262c:	f003 031f 	and.w	r3, r3, #31
 8012630:	2b00      	cmp	r3, #0
 8012632:	d104      	bne.n	801263e <USB_EPStartXfer+0x454>
 8012634:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012638:	3b01      	subs	r3, #1
 801263a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801263e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012640:	881b      	ldrh	r3, [r3, #0]
 8012642:	b29a      	uxth	r2, r3
 8012644:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012648:	b29b      	uxth	r3, r3
 801264a:	029b      	lsls	r3, r3, #10
 801264c:	b29b      	uxth	r3, r3
 801264e:	4313      	orrs	r3, r2
 8012650:	b29b      	uxth	r3, r3
 8012652:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012656:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801265a:	b29a      	uxth	r2, r3
 801265c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801265e:	801a      	strh	r2, [r3, #0]
 8012660:	e01a      	b.n	8012698 <USB_EPStartXfer+0x4ae>
 8012662:	683b      	ldr	r3, [r7, #0]
 8012664:	785b      	ldrb	r3, [r3, #1]
 8012666:	2b01      	cmp	r3, #1
 8012668:	d116      	bne.n	8012698 <USB_EPStartXfer+0x4ae>
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	653b      	str	r3, [r7, #80]	@ 0x50
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012674:	b29b      	uxth	r3, r3
 8012676:	461a      	mov	r2, r3
 8012678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801267a:	4413      	add	r3, r2
 801267c:	653b      	str	r3, [r7, #80]	@ 0x50
 801267e:	683b      	ldr	r3, [r7, #0]
 8012680:	781b      	ldrb	r3, [r3, #0]
 8012682:	00da      	lsls	r2, r3, #3
 8012684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012686:	4413      	add	r3, r2
 8012688:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801268c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801268e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012692:	b29a      	uxth	r2, r3
 8012694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012696:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	891b      	ldrh	r3, [r3, #8]
 801269c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	6959      	ldr	r1, [r3, #20]
 80126a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126a8:	b29b      	uxth	r3, r3
 80126aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	f000 fc7f 	bl	8012fb2 <USB_WritePMA>
            ep->xfer_buff += len;
 80126b4:	683b      	ldr	r3, [r7, #0]
 80126b6:	695a      	ldr	r2, [r3, #20]
 80126b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126bc:	441a      	add	r2, r3
 80126be:	683b      	ldr	r3, [r7, #0]
 80126c0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80126c2:	683b      	ldr	r3, [r7, #0]
 80126c4:	6a1a      	ldr	r2, [r3, #32]
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	691b      	ldr	r3, [r3, #16]
 80126ca:	429a      	cmp	r2, r3
 80126cc:	d907      	bls.n	80126de <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80126ce:	683b      	ldr	r3, [r7, #0]
 80126d0:	6a1a      	ldr	r2, [r3, #32]
 80126d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126d6:	1ad2      	subs	r2, r2, r3
 80126d8:	683b      	ldr	r3, [r7, #0]
 80126da:	621a      	str	r2, [r3, #32]
 80126dc:	e006      	b.n	80126ec <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	6a1b      	ldr	r3, [r3, #32]
 80126e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80126e6:	683b      	ldr	r3, [r7, #0]
 80126e8:	2200      	movs	r2, #0
 80126ea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	785b      	ldrb	r3, [r3, #1]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d16b      	bne.n	80127d0 <USB_EPStartXfer+0x5e6>
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012702:	b29b      	uxth	r3, r3
 8012704:	461a      	mov	r2, r3
 8012706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012708:	4413      	add	r3, r2
 801270a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	00da      	lsls	r2, r3, #3
 8012712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012714:	4413      	add	r3, r2
 8012716:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801271a:	637b      	str	r3, [r7, #52]	@ 0x34
 801271c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801271e:	881b      	ldrh	r3, [r3, #0]
 8012720:	b29b      	uxth	r3, r3
 8012722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012726:	b29a      	uxth	r2, r3
 8012728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801272a:	801a      	strh	r2, [r3, #0]
 801272c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012730:	2b00      	cmp	r3, #0
 8012732:	d10a      	bne.n	801274a <USB_EPStartXfer+0x560>
 8012734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012736:	881b      	ldrh	r3, [r3, #0]
 8012738:	b29b      	uxth	r3, r3
 801273a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801273e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012742:	b29a      	uxth	r2, r3
 8012744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012746:	801a      	strh	r2, [r3, #0]
 8012748:	e05b      	b.n	8012802 <USB_EPStartXfer+0x618>
 801274a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801274e:	2b3e      	cmp	r3, #62	@ 0x3e
 8012750:	d81c      	bhi.n	801278c <USB_EPStartXfer+0x5a2>
 8012752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012756:	085b      	lsrs	r3, r3, #1
 8012758:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801275c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012760:	f003 0301 	and.w	r3, r3, #1
 8012764:	2b00      	cmp	r3, #0
 8012766:	d004      	beq.n	8012772 <USB_EPStartXfer+0x588>
 8012768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801276c:	3301      	adds	r3, #1
 801276e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012774:	881b      	ldrh	r3, [r3, #0]
 8012776:	b29a      	uxth	r2, r3
 8012778:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801277c:	b29b      	uxth	r3, r3
 801277e:	029b      	lsls	r3, r3, #10
 8012780:	b29b      	uxth	r3, r3
 8012782:	4313      	orrs	r3, r2
 8012784:	b29a      	uxth	r2, r3
 8012786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012788:	801a      	strh	r2, [r3, #0]
 801278a:	e03a      	b.n	8012802 <USB_EPStartXfer+0x618>
 801278c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012790:	095b      	lsrs	r3, r3, #5
 8012792:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801279a:	f003 031f 	and.w	r3, r3, #31
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d104      	bne.n	80127ac <USB_EPStartXfer+0x5c2>
 80127a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80127a6:	3b01      	subs	r3, #1
 80127a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80127ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127ae:	881b      	ldrh	r3, [r3, #0]
 80127b0:	b29a      	uxth	r2, r3
 80127b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80127b6:	b29b      	uxth	r3, r3
 80127b8:	029b      	lsls	r3, r3, #10
 80127ba:	b29b      	uxth	r3, r3
 80127bc:	4313      	orrs	r3, r2
 80127be:	b29b      	uxth	r3, r3
 80127c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127c8:	b29a      	uxth	r2, r3
 80127ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80127cc:	801a      	strh	r2, [r3, #0]
 80127ce:	e018      	b.n	8012802 <USB_EPStartXfer+0x618>
 80127d0:	683b      	ldr	r3, [r7, #0]
 80127d2:	785b      	ldrb	r3, [r3, #1]
 80127d4:	2b01      	cmp	r3, #1
 80127d6:	d114      	bne.n	8012802 <USB_EPStartXfer+0x618>
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80127de:	b29b      	uxth	r3, r3
 80127e0:	461a      	mov	r2, r3
 80127e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127e4:	4413      	add	r3, r2
 80127e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	00da      	lsls	r2, r3, #3
 80127ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127f0:	4413      	add	r3, r2
 80127f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80127f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80127f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127fc:	b29a      	uxth	r2, r3
 80127fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012800:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	895b      	ldrh	r3, [r3, #10]
 8012806:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801280a:	683b      	ldr	r3, [r7, #0]
 801280c:	6959      	ldr	r1, [r3, #20]
 801280e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012812:	b29b      	uxth	r3, r3
 8012814:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012818:	6878      	ldr	r0, [r7, #4]
 801281a:	f000 fbca 	bl	8012fb2 <USB_WritePMA>
 801281e:	e193      	b.n	8012b48 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	6a1b      	ldr	r3, [r3, #32]
 8012824:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012828:	687a      	ldr	r2, [r7, #4]
 801282a:	683b      	ldr	r3, [r7, #0]
 801282c:	781b      	ldrb	r3, [r3, #0]
 801282e:	009b      	lsls	r3, r3, #2
 8012830:	4413      	add	r3, r2
 8012832:	881b      	ldrh	r3, [r3, #0]
 8012834:	b29b      	uxth	r3, r3
 8012836:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801283a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801283e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8012842:	687a      	ldr	r2, [r7, #4]
 8012844:	683b      	ldr	r3, [r7, #0]
 8012846:	781b      	ldrb	r3, [r3, #0]
 8012848:	009b      	lsls	r3, r3, #2
 801284a:	441a      	add	r2, r3
 801284c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8012850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801285c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012860:	b29b      	uxth	r3, r3
 8012862:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801286e:	b29b      	uxth	r3, r3
 8012870:	461a      	mov	r2, r3
 8012872:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012874:	4413      	add	r3, r2
 8012876:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012878:	683b      	ldr	r3, [r7, #0]
 801287a:	781b      	ldrb	r3, [r3, #0]
 801287c:	00da      	lsls	r2, r3, #3
 801287e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012880:	4413      	add	r3, r2
 8012882:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012886:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801288c:	b29a      	uxth	r2, r3
 801288e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012890:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	891b      	ldrh	r3, [r3, #8]
 8012896:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801289a:	683b      	ldr	r3, [r7, #0]
 801289c:	6959      	ldr	r1, [r3, #20]
 801289e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128a2:	b29b      	uxth	r3, r3
 80128a4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80128a8:	6878      	ldr	r0, [r7, #4]
 80128aa:	f000 fb82 	bl	8012fb2 <USB_WritePMA>
 80128ae:	e14b      	b.n	8012b48 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80128b0:	683b      	ldr	r3, [r7, #0]
 80128b2:	6a1a      	ldr	r2, [r3, #32]
 80128b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80128b8:	1ad2      	subs	r2, r2, r3
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80128be:	687a      	ldr	r2, [r7, #4]
 80128c0:	683b      	ldr	r3, [r7, #0]
 80128c2:	781b      	ldrb	r3, [r3, #0]
 80128c4:	009b      	lsls	r3, r3, #2
 80128c6:	4413      	add	r3, r2
 80128c8:	881b      	ldrh	r3, [r3, #0]
 80128ca:	b29b      	uxth	r3, r3
 80128cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	f000 809a 	beq.w	8012a0a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80128da:	683b      	ldr	r3, [r7, #0]
 80128dc:	785b      	ldrb	r3, [r3, #1]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d16b      	bne.n	80129ba <USB_EPStartXfer+0x7d0>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80128ec:	b29b      	uxth	r3, r3
 80128ee:	461a      	mov	r2, r3
 80128f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80128f2:	4413      	add	r3, r2
 80128f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80128f6:	683b      	ldr	r3, [r7, #0]
 80128f8:	781b      	ldrb	r3, [r3, #0]
 80128fa:	00da      	lsls	r2, r3, #3
 80128fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80128fe:	4413      	add	r3, r2
 8012900:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012904:	667b      	str	r3, [r7, #100]	@ 0x64
 8012906:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012908:	881b      	ldrh	r3, [r3, #0]
 801290a:	b29b      	uxth	r3, r3
 801290c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012910:	b29a      	uxth	r2, r3
 8012912:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012914:	801a      	strh	r2, [r3, #0]
 8012916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801291a:	2b00      	cmp	r3, #0
 801291c:	d10a      	bne.n	8012934 <USB_EPStartXfer+0x74a>
 801291e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012920:	881b      	ldrh	r3, [r3, #0]
 8012922:	b29b      	uxth	r3, r3
 8012924:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012928:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801292c:	b29a      	uxth	r2, r3
 801292e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012930:	801a      	strh	r2, [r3, #0]
 8012932:	e05b      	b.n	80129ec <USB_EPStartXfer+0x802>
 8012934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012938:	2b3e      	cmp	r3, #62	@ 0x3e
 801293a:	d81c      	bhi.n	8012976 <USB_EPStartXfer+0x78c>
 801293c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012940:	085b      	lsrs	r3, r3, #1
 8012942:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012946:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801294a:	f003 0301 	and.w	r3, r3, #1
 801294e:	2b00      	cmp	r3, #0
 8012950:	d004      	beq.n	801295c <USB_EPStartXfer+0x772>
 8012952:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012956:	3301      	adds	r3, #1
 8012958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801295c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801295e:	881b      	ldrh	r3, [r3, #0]
 8012960:	b29a      	uxth	r2, r3
 8012962:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012966:	b29b      	uxth	r3, r3
 8012968:	029b      	lsls	r3, r3, #10
 801296a:	b29b      	uxth	r3, r3
 801296c:	4313      	orrs	r3, r2
 801296e:	b29a      	uxth	r2, r3
 8012970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012972:	801a      	strh	r2, [r3, #0]
 8012974:	e03a      	b.n	80129ec <USB_EPStartXfer+0x802>
 8012976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801297a:	095b      	lsrs	r3, r3, #5
 801297c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012980:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012984:	f003 031f 	and.w	r3, r3, #31
 8012988:	2b00      	cmp	r3, #0
 801298a:	d104      	bne.n	8012996 <USB_EPStartXfer+0x7ac>
 801298c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012990:	3b01      	subs	r3, #1
 8012992:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012998:	881b      	ldrh	r3, [r3, #0]
 801299a:	b29a      	uxth	r2, r3
 801299c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80129a0:	b29b      	uxth	r3, r3
 80129a2:	029b      	lsls	r3, r3, #10
 80129a4:	b29b      	uxth	r3, r3
 80129a6:	4313      	orrs	r3, r2
 80129a8:	b29b      	uxth	r3, r3
 80129aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80129ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80129b2:	b29a      	uxth	r2, r3
 80129b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80129b6:	801a      	strh	r2, [r3, #0]
 80129b8:	e018      	b.n	80129ec <USB_EPStartXfer+0x802>
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	785b      	ldrb	r3, [r3, #1]
 80129be:	2b01      	cmp	r3, #1
 80129c0:	d114      	bne.n	80129ec <USB_EPStartXfer+0x802>
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80129c8:	b29b      	uxth	r3, r3
 80129ca:	461a      	mov	r2, r3
 80129cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80129ce:	4413      	add	r3, r2
 80129d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80129d2:	683b      	ldr	r3, [r7, #0]
 80129d4:	781b      	ldrb	r3, [r3, #0]
 80129d6:	00da      	lsls	r2, r3, #3
 80129d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80129da:	4413      	add	r3, r2
 80129dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80129e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80129e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129e6:	b29a      	uxth	r2, r3
 80129e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129ea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80129ec:	683b      	ldr	r3, [r7, #0]
 80129ee:	895b      	ldrh	r3, [r3, #10]
 80129f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80129f4:	683b      	ldr	r3, [r7, #0]
 80129f6:	6959      	ldr	r1, [r3, #20]
 80129f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80129fc:	b29b      	uxth	r3, r3
 80129fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012a02:	6878      	ldr	r0, [r7, #4]
 8012a04:	f000 fad5 	bl	8012fb2 <USB_WritePMA>
 8012a08:	e09e      	b.n	8012b48 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012a0a:	683b      	ldr	r3, [r7, #0]
 8012a0c:	785b      	ldrb	r3, [r3, #1]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d16b      	bne.n	8012aea <USB_EPStartXfer+0x900>
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012a1c:	b29b      	uxth	r3, r3
 8012a1e:	461a      	mov	r2, r3
 8012a20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012a22:	4413      	add	r3, r2
 8012a24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012a26:	683b      	ldr	r3, [r7, #0]
 8012a28:	781b      	ldrb	r3, [r3, #0]
 8012a2a:	00da      	lsls	r2, r3, #3
 8012a2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012a2e:	4413      	add	r3, r2
 8012a30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012a34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012a36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a38:	881b      	ldrh	r3, [r3, #0]
 8012a3a:	b29b      	uxth	r3, r3
 8012a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012a40:	b29a      	uxth	r2, r3
 8012a42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a44:	801a      	strh	r2, [r3, #0]
 8012a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d10a      	bne.n	8012a64 <USB_EPStartXfer+0x87a>
 8012a4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a50:	881b      	ldrh	r3, [r3, #0]
 8012a52:	b29b      	uxth	r3, r3
 8012a54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012a58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012a5c:	b29a      	uxth	r2, r3
 8012a5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a60:	801a      	strh	r2, [r3, #0]
 8012a62:	e063      	b.n	8012b2c <USB_EPStartXfer+0x942>
 8012a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a68:	2b3e      	cmp	r3, #62	@ 0x3e
 8012a6a:	d81c      	bhi.n	8012aa6 <USB_EPStartXfer+0x8bc>
 8012a6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a70:	085b      	lsrs	r3, r3, #1
 8012a72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012a76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012a7a:	f003 0301 	and.w	r3, r3, #1
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d004      	beq.n	8012a8c <USB_EPStartXfer+0x8a2>
 8012a82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012a86:	3301      	adds	r3, #1
 8012a88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a8e:	881b      	ldrh	r3, [r3, #0]
 8012a90:	b29a      	uxth	r2, r3
 8012a92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012a96:	b29b      	uxth	r3, r3
 8012a98:	029b      	lsls	r3, r3, #10
 8012a9a:	b29b      	uxth	r3, r3
 8012a9c:	4313      	orrs	r3, r2
 8012a9e:	b29a      	uxth	r2, r3
 8012aa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012aa2:	801a      	strh	r2, [r3, #0]
 8012aa4:	e042      	b.n	8012b2c <USB_EPStartXfer+0x942>
 8012aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012aaa:	095b      	lsrs	r3, r3, #5
 8012aac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012ab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ab4:	f003 031f 	and.w	r3, r3, #31
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d104      	bne.n	8012ac6 <USB_EPStartXfer+0x8dc>
 8012abc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012ac0:	3b01      	subs	r3, #1
 8012ac2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012ac6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ac8:	881b      	ldrh	r3, [r3, #0]
 8012aca:	b29a      	uxth	r2, r3
 8012acc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012ad0:	b29b      	uxth	r3, r3
 8012ad2:	029b      	lsls	r3, r3, #10
 8012ad4:	b29b      	uxth	r3, r3
 8012ad6:	4313      	orrs	r3, r2
 8012ad8:	b29b      	uxth	r3, r3
 8012ada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ae2:	b29a      	uxth	r2, r3
 8012ae4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ae6:	801a      	strh	r2, [r3, #0]
 8012ae8:	e020      	b.n	8012b2c <USB_EPStartXfer+0x942>
 8012aea:	683b      	ldr	r3, [r7, #0]
 8012aec:	785b      	ldrb	r3, [r3, #1]
 8012aee:	2b01      	cmp	r3, #1
 8012af0:	d11c      	bne.n	8012b2c <USB_EPStartXfer+0x942>
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012afe:	b29b      	uxth	r3, r3
 8012b00:	461a      	mov	r2, r3
 8012b02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012b06:	4413      	add	r3, r2
 8012b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012b0c:	683b      	ldr	r3, [r7, #0]
 8012b0e:	781b      	ldrb	r3, [r3, #0]
 8012b10:	00da      	lsls	r2, r3, #3
 8012b12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012b16:	4413      	add	r3, r2
 8012b18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012b1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012b20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b24:	b29a      	uxth	r2, r3
 8012b26:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012b2a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012b2c:	683b      	ldr	r3, [r7, #0]
 8012b2e:	891b      	ldrh	r3, [r3, #8]
 8012b30:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012b34:	683b      	ldr	r3, [r7, #0]
 8012b36:	6959      	ldr	r1, [r3, #20]
 8012b38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012b3c:	b29b      	uxth	r3, r3
 8012b3e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	f000 fa35 	bl	8012fb2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012b48:	687a      	ldr	r2, [r7, #4]
 8012b4a:	683b      	ldr	r3, [r7, #0]
 8012b4c:	781b      	ldrb	r3, [r3, #0]
 8012b4e:	009b      	lsls	r3, r3, #2
 8012b50:	4413      	add	r3, r2
 8012b52:	881b      	ldrh	r3, [r3, #0]
 8012b54:	b29b      	uxth	r3, r3
 8012b56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012b5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012b5e:	817b      	strh	r3, [r7, #10]
 8012b60:	897b      	ldrh	r3, [r7, #10]
 8012b62:	f083 0310 	eor.w	r3, r3, #16
 8012b66:	817b      	strh	r3, [r7, #10]
 8012b68:	897b      	ldrh	r3, [r7, #10]
 8012b6a:	f083 0320 	eor.w	r3, r3, #32
 8012b6e:	817b      	strh	r3, [r7, #10]
 8012b70:	687a      	ldr	r2, [r7, #4]
 8012b72:	683b      	ldr	r3, [r7, #0]
 8012b74:	781b      	ldrb	r3, [r3, #0]
 8012b76:	009b      	lsls	r3, r3, #2
 8012b78:	441a      	add	r2, r3
 8012b7a:	897b      	ldrh	r3, [r7, #10]
 8012b7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012b80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012b84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012b88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b8c:	b29b      	uxth	r3, r3
 8012b8e:	8013      	strh	r3, [r2, #0]
 8012b90:	e0d5      	b.n	8012d3e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012b92:	683b      	ldr	r3, [r7, #0]
 8012b94:	7b1b      	ldrb	r3, [r3, #12]
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d156      	bne.n	8012c48 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012b9a:	683b      	ldr	r3, [r7, #0]
 8012b9c:	699b      	ldr	r3, [r3, #24]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d122      	bne.n	8012be8 <USB_EPStartXfer+0x9fe>
 8012ba2:	683b      	ldr	r3, [r7, #0]
 8012ba4:	78db      	ldrb	r3, [r3, #3]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d11e      	bne.n	8012be8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012baa:	687a      	ldr	r2, [r7, #4]
 8012bac:	683b      	ldr	r3, [r7, #0]
 8012bae:	781b      	ldrb	r3, [r3, #0]
 8012bb0:	009b      	lsls	r3, r3, #2
 8012bb2:	4413      	add	r3, r2
 8012bb4:	881b      	ldrh	r3, [r3, #0]
 8012bb6:	b29b      	uxth	r3, r3
 8012bb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012bbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012bc0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012bc4:	687a      	ldr	r2, [r7, #4]
 8012bc6:	683b      	ldr	r3, [r7, #0]
 8012bc8:	781b      	ldrb	r3, [r3, #0]
 8012bca:	009b      	lsls	r3, r3, #2
 8012bcc:	441a      	add	r2, r3
 8012bce:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012bd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012bd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012bda:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012bde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012be2:	b29b      	uxth	r3, r3
 8012be4:	8013      	strh	r3, [r2, #0]
 8012be6:	e01d      	b.n	8012c24 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012be8:	687a      	ldr	r2, [r7, #4]
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	781b      	ldrb	r3, [r3, #0]
 8012bee:	009b      	lsls	r3, r3, #2
 8012bf0:	4413      	add	r3, r2
 8012bf2:	881b      	ldrh	r3, [r3, #0]
 8012bf4:	b29b      	uxth	r3, r3
 8012bf6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012bfe:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012c02:	687a      	ldr	r2, [r7, #4]
 8012c04:	683b      	ldr	r3, [r7, #0]
 8012c06:	781b      	ldrb	r3, [r3, #0]
 8012c08:	009b      	lsls	r3, r3, #2
 8012c0a:	441a      	add	r2, r3
 8012c0c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012c10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c20:	b29b      	uxth	r3, r3
 8012c22:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012c24:	683b      	ldr	r3, [r7, #0]
 8012c26:	699a      	ldr	r2, [r3, #24]
 8012c28:	683b      	ldr	r3, [r7, #0]
 8012c2a:	691b      	ldr	r3, [r3, #16]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d907      	bls.n	8012c40 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012c30:	683b      	ldr	r3, [r7, #0]
 8012c32:	699a      	ldr	r2, [r3, #24]
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	691b      	ldr	r3, [r3, #16]
 8012c38:	1ad2      	subs	r2, r2, r3
 8012c3a:	683b      	ldr	r3, [r7, #0]
 8012c3c:	619a      	str	r2, [r3, #24]
 8012c3e:	e054      	b.n	8012cea <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012c40:	683b      	ldr	r3, [r7, #0]
 8012c42:	2200      	movs	r2, #0
 8012c44:	619a      	str	r2, [r3, #24]
 8012c46:	e050      	b.n	8012cea <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012c48:	683b      	ldr	r3, [r7, #0]
 8012c4a:	78db      	ldrb	r3, [r3, #3]
 8012c4c:	2b02      	cmp	r3, #2
 8012c4e:	d142      	bne.n	8012cd6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	69db      	ldr	r3, [r3, #28]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d048      	beq.n	8012cea <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012c58:	687a      	ldr	r2, [r7, #4]
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	781b      	ldrb	r3, [r3, #0]
 8012c5e:	009b      	lsls	r3, r3, #2
 8012c60:	4413      	add	r3, r2
 8012c62:	881b      	ldrh	r3, [r3, #0]
 8012c64:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012c68:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d005      	beq.n	8012c80 <USB_EPStartXfer+0xa96>
 8012c74:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d10b      	bne.n	8012c98 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012c80:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d12e      	bne.n	8012cea <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012c8c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d128      	bne.n	8012cea <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012c98:	687a      	ldr	r2, [r7, #4]
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	781b      	ldrb	r3, [r3, #0]
 8012c9e:	009b      	lsls	r3, r3, #2
 8012ca0:	4413      	add	r3, r2
 8012ca2:	881b      	ldrh	r3, [r3, #0]
 8012ca4:	b29b      	uxth	r3, r3
 8012ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012cae:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012cb2:	687a      	ldr	r2, [r7, #4]
 8012cb4:	683b      	ldr	r3, [r7, #0]
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	009b      	lsls	r3, r3, #2
 8012cba:	441a      	add	r2, r3
 8012cbc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012cc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012cc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012cc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012ccc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012cd0:	b29b      	uxth	r3, r3
 8012cd2:	8013      	strh	r3, [r2, #0]
 8012cd4:	e009      	b.n	8012cea <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	78db      	ldrb	r3, [r3, #3]
 8012cda:	2b01      	cmp	r3, #1
 8012cdc:	d103      	bne.n	8012ce6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	619a      	str	r2, [r3, #24]
 8012ce4:	e001      	b.n	8012cea <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012ce6:	2301      	movs	r3, #1
 8012ce8:	e02a      	b.n	8012d40 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012cea:	687a      	ldr	r2, [r7, #4]
 8012cec:	683b      	ldr	r3, [r7, #0]
 8012cee:	781b      	ldrb	r3, [r3, #0]
 8012cf0:	009b      	lsls	r3, r3, #2
 8012cf2:	4413      	add	r3, r2
 8012cf4:	881b      	ldrh	r3, [r3, #0]
 8012cf6:	b29b      	uxth	r3, r3
 8012cf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012cfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012d00:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012d04:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012d08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012d0c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012d10:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012d14:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012d18:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012d1c:	687a      	ldr	r2, [r7, #4]
 8012d1e:	683b      	ldr	r3, [r7, #0]
 8012d20:	781b      	ldrb	r3, [r3, #0]
 8012d22:	009b      	lsls	r3, r3, #2
 8012d24:	441a      	add	r2, r3
 8012d26:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012d2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d3a:	b29b      	uxth	r3, r3
 8012d3c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012d3e:	2300      	movs	r3, #0
}
 8012d40:	4618      	mov	r0, r3
 8012d42:	37b0      	adds	r7, #176	@ 0xb0
 8012d44:	46bd      	mov	sp, r7
 8012d46:	bd80      	pop	{r7, pc}

08012d48 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012d48:	b480      	push	{r7}
 8012d4a:	b085      	sub	sp, #20
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	6078      	str	r0, [r7, #4]
 8012d50:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012d52:	683b      	ldr	r3, [r7, #0]
 8012d54:	785b      	ldrb	r3, [r3, #1]
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d020      	beq.n	8012d9c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012d5a:	687a      	ldr	r2, [r7, #4]
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	781b      	ldrb	r3, [r3, #0]
 8012d60:	009b      	lsls	r3, r3, #2
 8012d62:	4413      	add	r3, r2
 8012d64:	881b      	ldrh	r3, [r3, #0]
 8012d66:	b29b      	uxth	r3, r3
 8012d68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012d6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012d70:	81bb      	strh	r3, [r7, #12]
 8012d72:	89bb      	ldrh	r3, [r7, #12]
 8012d74:	f083 0310 	eor.w	r3, r3, #16
 8012d78:	81bb      	strh	r3, [r7, #12]
 8012d7a:	687a      	ldr	r2, [r7, #4]
 8012d7c:	683b      	ldr	r3, [r7, #0]
 8012d7e:	781b      	ldrb	r3, [r3, #0]
 8012d80:	009b      	lsls	r3, r3, #2
 8012d82:	441a      	add	r2, r3
 8012d84:	89bb      	ldrh	r3, [r7, #12]
 8012d86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012d8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d96:	b29b      	uxth	r3, r3
 8012d98:	8013      	strh	r3, [r2, #0]
 8012d9a:	e01f      	b.n	8012ddc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012d9c:	687a      	ldr	r2, [r7, #4]
 8012d9e:	683b      	ldr	r3, [r7, #0]
 8012da0:	781b      	ldrb	r3, [r3, #0]
 8012da2:	009b      	lsls	r3, r3, #2
 8012da4:	4413      	add	r3, r2
 8012da6:	881b      	ldrh	r3, [r3, #0]
 8012da8:	b29b      	uxth	r3, r3
 8012daa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012db2:	81fb      	strh	r3, [r7, #14]
 8012db4:	89fb      	ldrh	r3, [r7, #14]
 8012db6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012dba:	81fb      	strh	r3, [r7, #14]
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	683b      	ldr	r3, [r7, #0]
 8012dc0:	781b      	ldrb	r3, [r3, #0]
 8012dc2:	009b      	lsls	r3, r3, #2
 8012dc4:	441a      	add	r2, r3
 8012dc6:	89fb      	ldrh	r3, [r7, #14]
 8012dc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012dcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012dd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012dd8:	b29b      	uxth	r3, r3
 8012dda:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012ddc:	2300      	movs	r3, #0
}
 8012dde:	4618      	mov	r0, r3
 8012de0:	3714      	adds	r7, #20
 8012de2:	46bd      	mov	sp, r7
 8012de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de8:	4770      	bx	lr

08012dea <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012dea:	b480      	push	{r7}
 8012dec:	b087      	sub	sp, #28
 8012dee:	af00      	add	r7, sp, #0
 8012df0:	6078      	str	r0, [r7, #4]
 8012df2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012df4:	683b      	ldr	r3, [r7, #0]
 8012df6:	785b      	ldrb	r3, [r3, #1]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d04c      	beq.n	8012e96 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012dfc:	687a      	ldr	r2, [r7, #4]
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	781b      	ldrb	r3, [r3, #0]
 8012e02:	009b      	lsls	r3, r3, #2
 8012e04:	4413      	add	r3, r2
 8012e06:	881b      	ldrh	r3, [r3, #0]
 8012e08:	823b      	strh	r3, [r7, #16]
 8012e0a:	8a3b      	ldrh	r3, [r7, #16]
 8012e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d01b      	beq.n	8012e4c <USB_EPClearStall+0x62>
 8012e14:	687a      	ldr	r2, [r7, #4]
 8012e16:	683b      	ldr	r3, [r7, #0]
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	009b      	lsls	r3, r3, #2
 8012e1c:	4413      	add	r3, r2
 8012e1e:	881b      	ldrh	r3, [r3, #0]
 8012e20:	b29b      	uxth	r3, r3
 8012e22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012e2a:	81fb      	strh	r3, [r7, #14]
 8012e2c:	687a      	ldr	r2, [r7, #4]
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	781b      	ldrb	r3, [r3, #0]
 8012e32:	009b      	lsls	r3, r3, #2
 8012e34:	441a      	add	r2, r3
 8012e36:	89fb      	ldrh	r3, [r7, #14]
 8012e38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e44:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012e48:	b29b      	uxth	r3, r3
 8012e4a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	78db      	ldrb	r3, [r3, #3]
 8012e50:	2b01      	cmp	r3, #1
 8012e52:	d06c      	beq.n	8012f2e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012e54:	687a      	ldr	r2, [r7, #4]
 8012e56:	683b      	ldr	r3, [r7, #0]
 8012e58:	781b      	ldrb	r3, [r3, #0]
 8012e5a:	009b      	lsls	r3, r3, #2
 8012e5c:	4413      	add	r3, r2
 8012e5e:	881b      	ldrh	r3, [r3, #0]
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012e6a:	81bb      	strh	r3, [r7, #12]
 8012e6c:	89bb      	ldrh	r3, [r7, #12]
 8012e6e:	f083 0320 	eor.w	r3, r3, #32
 8012e72:	81bb      	strh	r3, [r7, #12]
 8012e74:	687a      	ldr	r2, [r7, #4]
 8012e76:	683b      	ldr	r3, [r7, #0]
 8012e78:	781b      	ldrb	r3, [r3, #0]
 8012e7a:	009b      	lsls	r3, r3, #2
 8012e7c:	441a      	add	r2, r3
 8012e7e:	89bb      	ldrh	r3, [r7, #12]
 8012e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e90:	b29b      	uxth	r3, r3
 8012e92:	8013      	strh	r3, [r2, #0]
 8012e94:	e04b      	b.n	8012f2e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012e96:	687a      	ldr	r2, [r7, #4]
 8012e98:	683b      	ldr	r3, [r7, #0]
 8012e9a:	781b      	ldrb	r3, [r3, #0]
 8012e9c:	009b      	lsls	r3, r3, #2
 8012e9e:	4413      	add	r3, r2
 8012ea0:	881b      	ldrh	r3, [r3, #0]
 8012ea2:	82fb      	strh	r3, [r7, #22]
 8012ea4:	8afb      	ldrh	r3, [r7, #22]
 8012ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d01b      	beq.n	8012ee6 <USB_EPClearStall+0xfc>
 8012eae:	687a      	ldr	r2, [r7, #4]
 8012eb0:	683b      	ldr	r3, [r7, #0]
 8012eb2:	781b      	ldrb	r3, [r3, #0]
 8012eb4:	009b      	lsls	r3, r3, #2
 8012eb6:	4413      	add	r3, r2
 8012eb8:	881b      	ldrh	r3, [r3, #0]
 8012eba:	b29b      	uxth	r3, r3
 8012ebc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ec4:	82bb      	strh	r3, [r7, #20]
 8012ec6:	687a      	ldr	r2, [r7, #4]
 8012ec8:	683b      	ldr	r3, [r7, #0]
 8012eca:	781b      	ldrb	r3, [r3, #0]
 8012ecc:	009b      	lsls	r3, r3, #2
 8012ece:	441a      	add	r2, r3
 8012ed0:	8abb      	ldrh	r3, [r7, #20]
 8012ed2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012ed6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012eda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012ede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012ee2:	b29b      	uxth	r3, r3
 8012ee4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012ee6:	687a      	ldr	r2, [r7, #4]
 8012ee8:	683b      	ldr	r3, [r7, #0]
 8012eea:	781b      	ldrb	r3, [r3, #0]
 8012eec:	009b      	lsls	r3, r3, #2
 8012eee:	4413      	add	r3, r2
 8012ef0:	881b      	ldrh	r3, [r3, #0]
 8012ef2:	b29b      	uxth	r3, r3
 8012ef4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012efc:	827b      	strh	r3, [r7, #18]
 8012efe:	8a7b      	ldrh	r3, [r7, #18]
 8012f00:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012f04:	827b      	strh	r3, [r7, #18]
 8012f06:	8a7b      	ldrh	r3, [r7, #18]
 8012f08:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012f0c:	827b      	strh	r3, [r7, #18]
 8012f0e:	687a      	ldr	r2, [r7, #4]
 8012f10:	683b      	ldr	r3, [r7, #0]
 8012f12:	781b      	ldrb	r3, [r3, #0]
 8012f14:	009b      	lsls	r3, r3, #2
 8012f16:	441a      	add	r2, r3
 8012f18:	8a7b      	ldrh	r3, [r7, #18]
 8012f1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012f1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012f22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f2a:	b29b      	uxth	r3, r3
 8012f2c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012f2e:	2300      	movs	r3, #0
}
 8012f30:	4618      	mov	r0, r3
 8012f32:	371c      	adds	r7, #28
 8012f34:	46bd      	mov	sp, r7
 8012f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3a:	4770      	bx	lr

08012f3c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012f3c:	b480      	push	{r7}
 8012f3e:	b083      	sub	sp, #12
 8012f40:	af00      	add	r7, sp, #0
 8012f42:	6078      	str	r0, [r7, #4]
 8012f44:	460b      	mov	r3, r1
 8012f46:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012f48:	78fb      	ldrb	r3, [r7, #3]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d103      	bne.n	8012f56 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	2280      	movs	r2, #128	@ 0x80
 8012f52:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012f56:	2300      	movs	r3, #0
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	370c      	adds	r7, #12
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f62:	4770      	bx	lr

08012f64 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012f64:	b480      	push	{r7}
 8012f66:	b083      	sub	sp, #12
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012f72:	b29b      	uxth	r3, r3
 8012f74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f7c:	b29a      	uxth	r2, r3
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012f84:	2300      	movs	r3, #0
}
 8012f86:	4618      	mov	r0, r3
 8012f88:	370c      	adds	r7, #12
 8012f8a:	46bd      	mov	sp, r7
 8012f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f90:	4770      	bx	lr

08012f92 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012f92:	b480      	push	{r7}
 8012f94:	b085      	sub	sp, #20
 8012f96:	af00      	add	r7, sp, #0
 8012f98:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012fa0:	b29b      	uxth	r3, r3
 8012fa2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3714      	adds	r7, #20
 8012faa:	46bd      	mov	sp, r7
 8012fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb0:	4770      	bx	lr

08012fb2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012fb2:	b480      	push	{r7}
 8012fb4:	b08b      	sub	sp, #44	@ 0x2c
 8012fb6:	af00      	add	r7, sp, #0
 8012fb8:	60f8      	str	r0, [r7, #12]
 8012fba:	60b9      	str	r1, [r7, #8]
 8012fbc:	4611      	mov	r1, r2
 8012fbe:	461a      	mov	r2, r3
 8012fc0:	460b      	mov	r3, r1
 8012fc2:	80fb      	strh	r3, [r7, #6]
 8012fc4:	4613      	mov	r3, r2
 8012fc6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012fc8:	88bb      	ldrh	r3, [r7, #4]
 8012fca:	3301      	adds	r3, #1
 8012fcc:	085b      	lsrs	r3, r3, #1
 8012fce:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012fd4:	68bb      	ldr	r3, [r7, #8]
 8012fd6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012fd8:	88fa      	ldrh	r2, [r7, #6]
 8012fda:	697b      	ldr	r3, [r7, #20]
 8012fdc:	4413      	add	r3, r2
 8012fde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012fe2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012fe4:	69bb      	ldr	r3, [r7, #24]
 8012fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8012fe8:	e01c      	b.n	8013024 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8012fea:	69fb      	ldr	r3, [r7, #28]
 8012fec:	781b      	ldrb	r3, [r3, #0]
 8012fee:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012ff0:	69fb      	ldr	r3, [r7, #28]
 8012ff2:	3301      	adds	r3, #1
 8012ff4:	781b      	ldrb	r3, [r3, #0]
 8012ff6:	b21b      	sxth	r3, r3
 8012ff8:	021b      	lsls	r3, r3, #8
 8012ffa:	b21a      	sxth	r2, r3
 8012ffc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013000:	4313      	orrs	r3, r2
 8013002:	b21b      	sxth	r3, r3
 8013004:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8013006:	6a3b      	ldr	r3, [r7, #32]
 8013008:	8a7a      	ldrh	r2, [r7, #18]
 801300a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801300c:	6a3b      	ldr	r3, [r7, #32]
 801300e:	3302      	adds	r3, #2
 8013010:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8013012:	69fb      	ldr	r3, [r7, #28]
 8013014:	3301      	adds	r3, #1
 8013016:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8013018:	69fb      	ldr	r3, [r7, #28]
 801301a:	3301      	adds	r3, #1
 801301c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801301e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013020:	3b01      	subs	r3, #1
 8013022:	627b      	str	r3, [r7, #36]	@ 0x24
 8013024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013026:	2b00      	cmp	r3, #0
 8013028:	d1df      	bne.n	8012fea <USB_WritePMA+0x38>
  }
}
 801302a:	bf00      	nop
 801302c:	bf00      	nop
 801302e:	372c      	adds	r7, #44	@ 0x2c
 8013030:	46bd      	mov	sp, r7
 8013032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013036:	4770      	bx	lr

08013038 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8013038:	b480      	push	{r7}
 801303a:	b08b      	sub	sp, #44	@ 0x2c
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	60b9      	str	r1, [r7, #8]
 8013042:	4611      	mov	r1, r2
 8013044:	461a      	mov	r2, r3
 8013046:	460b      	mov	r3, r1
 8013048:	80fb      	strh	r3, [r7, #6]
 801304a:	4613      	mov	r3, r2
 801304c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801304e:	88bb      	ldrh	r3, [r7, #4]
 8013050:	085b      	lsrs	r3, r3, #1
 8013052:	b29b      	uxth	r3, r3
 8013054:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801305e:	88fa      	ldrh	r2, [r7, #6]
 8013060:	697b      	ldr	r3, [r7, #20]
 8013062:	4413      	add	r3, r2
 8013064:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013068:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801306a:	69bb      	ldr	r3, [r7, #24]
 801306c:	627b      	str	r3, [r7, #36]	@ 0x24
 801306e:	e018      	b.n	80130a2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8013070:	6a3b      	ldr	r3, [r7, #32]
 8013072:	881b      	ldrh	r3, [r3, #0]
 8013074:	b29b      	uxth	r3, r3
 8013076:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8013078:	6a3b      	ldr	r3, [r7, #32]
 801307a:	3302      	adds	r3, #2
 801307c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801307e:	693b      	ldr	r3, [r7, #16]
 8013080:	b2da      	uxtb	r2, r3
 8013082:	69fb      	ldr	r3, [r7, #28]
 8013084:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013086:	69fb      	ldr	r3, [r7, #28]
 8013088:	3301      	adds	r3, #1
 801308a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 801308c:	693b      	ldr	r3, [r7, #16]
 801308e:	0a1b      	lsrs	r3, r3, #8
 8013090:	b2da      	uxtb	r2, r3
 8013092:	69fb      	ldr	r3, [r7, #28]
 8013094:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8013096:	69fb      	ldr	r3, [r7, #28]
 8013098:	3301      	adds	r3, #1
 801309a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801309c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801309e:	3b01      	subs	r3, #1
 80130a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80130a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d1e3      	bne.n	8013070 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80130a8:	88bb      	ldrh	r3, [r7, #4]
 80130aa:	f003 0301 	and.w	r3, r3, #1
 80130ae:	b29b      	uxth	r3, r3
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d007      	beq.n	80130c4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80130b4:	6a3b      	ldr	r3, [r7, #32]
 80130b6:	881b      	ldrh	r3, [r3, #0]
 80130b8:	b29b      	uxth	r3, r3
 80130ba:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80130bc:	693b      	ldr	r3, [r7, #16]
 80130be:	b2da      	uxtb	r2, r3
 80130c0:	69fb      	ldr	r3, [r7, #28]
 80130c2:	701a      	strb	r2, [r3, #0]
  }
}
 80130c4:	bf00      	nop
 80130c6:	372c      	adds	r7, #44	@ 0x2c
 80130c8:	46bd      	mov	sp, r7
 80130ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ce:	4770      	bx	lr

080130d0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80130d4:	4907      	ldr	r1, [pc, #28]	@ (80130f4 <MX_FATFS_Init+0x24>)
 80130d6:	4808      	ldr	r0, [pc, #32]	@ (80130f8 <MX_FATFS_Init+0x28>)
 80130d8:	f004 fcfa 	bl	8017ad0 <FATFS_LinkDriver>
 80130dc:	4603      	mov	r3, r0
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d002      	beq.n	80130e8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80130e2:	f04f 33ff 	mov.w	r3, #4294967295
 80130e6:	e003      	b.n	80130f0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80130e8:	4b04      	ldr	r3, [pc, #16]	@ (80130fc <MX_FATFS_Init+0x2c>)
 80130ea:	2201      	movs	r2, #1
 80130ec:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80130ee:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80130f0:	4618      	mov	r0, r3
 80130f2:	bd80      	pop	{r7, pc}
 80130f4:	2000298c 	.word	0x2000298c
 80130f8:	20000014 	.word	0x20000014
 80130fc:	20002990 	.word	0x20002990

08013100 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8013100:	b480      	push	{r7}
 8013102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8013104:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8013106:	4618      	mov	r0, r3
 8013108:	46bd      	mov	sp, r7
 801310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801310e:	4770      	bx	lr

08013110 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8013110:	b580      	push	{r7, lr}
 8013112:	b082      	sub	sp, #8
 8013114:	af00      	add	r7, sp, #0
 8013116:	4603      	mov	r3, r0
 8013118:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 801311a:	79fb      	ldrb	r3, [r7, #7]
 801311c:	4618      	mov	r0, r3
 801311e:	f7f5 f9bf 	bl	80084a0 <USER_SPI_initialize>
 8013122:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8013124:	4618      	mov	r0, r3
 8013126:	3708      	adds	r7, #8
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}

0801312c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
 8013132:	4603      	mov	r3, r0
 8013134:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8013136:	79fb      	ldrb	r3, [r7, #7]
 8013138:	4618      	mov	r0, r3
 801313a:	f7f5 fa9d 	bl	8008678 <USER_SPI_status>
 801313e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8013140:	4618      	mov	r0, r3
 8013142:	3708      	adds	r7, #8
 8013144:	46bd      	mov	sp, r7
 8013146:	bd80      	pop	{r7, pc}

08013148 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b084      	sub	sp, #16
 801314c:	af00      	add	r7, sp, #0
 801314e:	60b9      	str	r1, [r7, #8]
 8013150:	607a      	str	r2, [r7, #4]
 8013152:	603b      	str	r3, [r7, #0]
 8013154:	4603      	mov	r3, r0
 8013156:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8013158:	7bf8      	ldrb	r0, [r7, #15]
 801315a:	683b      	ldr	r3, [r7, #0]
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	68b9      	ldr	r1, [r7, #8]
 8013160:	f7f5 faa0 	bl	80086a4 <USER_SPI_read>
 8013164:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8013166:	4618      	mov	r0, r3
 8013168:	3710      	adds	r7, #16
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}

0801316e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801316e:	b580      	push	{r7, lr}
 8013170:	b084      	sub	sp, #16
 8013172:	af00      	add	r7, sp, #0
 8013174:	60b9      	str	r1, [r7, #8]
 8013176:	607a      	str	r2, [r7, #4]
 8013178:	603b      	str	r3, [r7, #0]
 801317a:	4603      	mov	r3, r0
 801317c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801317e:	7bf8      	ldrb	r0, [r7, #15]
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	687a      	ldr	r2, [r7, #4]
 8013184:	68b9      	ldr	r1, [r7, #8]
 8013186:	f7f5 faf3 	bl	8008770 <USER_SPI_write>
 801318a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 801318c:	4618      	mov	r0, r3
 801318e:	3710      	adds	r7, #16
 8013190:	46bd      	mov	sp, r7
 8013192:	bd80      	pop	{r7, pc}

08013194 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8013194:	b580      	push	{r7, lr}
 8013196:	b082      	sub	sp, #8
 8013198:	af00      	add	r7, sp, #0
 801319a:	4603      	mov	r3, r0
 801319c:	603a      	str	r2, [r7, #0]
 801319e:	71fb      	strb	r3, [r7, #7]
 80131a0:	460b      	mov	r3, r1
 80131a2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 80131a4:	79b9      	ldrb	r1, [r7, #6]
 80131a6:	79fb      	ldrb	r3, [r7, #7]
 80131a8:	683a      	ldr	r2, [r7, #0]
 80131aa:	4618      	mov	r0, r3
 80131ac:	f7f5 fb5c 	bl	8008868 <USER_SPI_ioctl>
 80131b0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80131b2:	4618      	mov	r0, r3
 80131b4:	3708      	adds	r7, #8
 80131b6:	46bd      	mov	sp, r7
 80131b8:	bd80      	pop	{r7, pc}

080131ba <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80131ba:	b580      	push	{r7, lr}
 80131bc:	b084      	sub	sp, #16
 80131be:	af00      	add	r7, sp, #0
 80131c0:	6078      	str	r0, [r7, #4]
 80131c2:	460b      	mov	r3, r1
 80131c4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80131c6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80131ca:	f005 fa17 	bl	80185fc <USBD_static_malloc>
 80131ce:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d105      	bne.n	80131e2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2200      	movs	r2, #0
 80131da:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80131de:	2302      	movs	r3, #2
 80131e0:	e066      	b.n	80132b0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	68fa      	ldr	r2, [r7, #12]
 80131e6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	7c1b      	ldrb	r3, [r3, #16]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d119      	bne.n	8013226 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80131f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80131f6:	2202      	movs	r2, #2
 80131f8:	2181      	movs	r1, #129	@ 0x81
 80131fa:	6878      	ldr	r0, [r7, #4]
 80131fc:	f005 f8a5 	bl	801834a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2201      	movs	r2, #1
 8013204:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013206:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801320a:	2202      	movs	r2, #2
 801320c:	2101      	movs	r1, #1
 801320e:	6878      	ldr	r0, [r7, #4]
 8013210:	f005 f89b 	bl	801834a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2201      	movs	r2, #1
 8013218:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	2210      	movs	r2, #16
 8013220:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8013224:	e016      	b.n	8013254 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013226:	2340      	movs	r3, #64	@ 0x40
 8013228:	2202      	movs	r2, #2
 801322a:	2181      	movs	r1, #129	@ 0x81
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f005 f88c 	bl	801834a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	2201      	movs	r2, #1
 8013236:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013238:	2340      	movs	r3, #64	@ 0x40
 801323a:	2202      	movs	r2, #2
 801323c:	2101      	movs	r1, #1
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	f005 f883 	bl	801834a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	2201      	movs	r2, #1
 8013248:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2210      	movs	r2, #16
 8013250:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013254:	2308      	movs	r3, #8
 8013256:	2203      	movs	r2, #3
 8013258:	2182      	movs	r1, #130	@ 0x82
 801325a:	6878      	ldr	r0, [r7, #4]
 801325c:	f005 f875 	bl	801834a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	2201      	movs	r2, #1
 8013264:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	2200      	movs	r2, #0
 8013276:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	2200      	movs	r2, #0
 801327e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	7c1b      	ldrb	r3, [r3, #16]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d109      	bne.n	801329e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013290:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013294:	2101      	movs	r1, #1
 8013296:	6878      	ldr	r0, [r7, #4]
 8013298:	f005 f946 	bl	8018528 <USBD_LL_PrepareReceive>
 801329c:	e007      	b.n	80132ae <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801329e:	68fb      	ldr	r3, [r7, #12]
 80132a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80132a4:	2340      	movs	r3, #64	@ 0x40
 80132a6:	2101      	movs	r1, #1
 80132a8:	6878      	ldr	r0, [r7, #4]
 80132aa:	f005 f93d 	bl	8018528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80132ae:	2300      	movs	r3, #0
}
 80132b0:	4618      	mov	r0, r3
 80132b2:	3710      	adds	r7, #16
 80132b4:	46bd      	mov	sp, r7
 80132b6:	bd80      	pop	{r7, pc}

080132b8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b082      	sub	sp, #8
 80132bc:	af00      	add	r7, sp, #0
 80132be:	6078      	str	r0, [r7, #4]
 80132c0:	460b      	mov	r3, r1
 80132c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80132c4:	2181      	movs	r1, #129	@ 0x81
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f005 f865 	bl	8018396 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	2200      	movs	r2, #0
 80132d0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80132d2:	2101      	movs	r1, #1
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f005 f85e 	bl	8018396 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	2200      	movs	r2, #0
 80132de:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80132e2:	2182      	movs	r1, #130	@ 0x82
 80132e4:	6878      	ldr	r0, [r7, #4]
 80132e6:	f005 f856 	bl	8018396 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	2200      	movs	r2, #0
 80132ee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	2200      	movs	r2, #0
 80132f6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013300:	2b00      	cmp	r3, #0
 8013302:	d00e      	beq.n	8013322 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801330a:	685b      	ldr	r3, [r3, #4]
 801330c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013314:	4618      	mov	r0, r3
 8013316:	f005 f97f 	bl	8018618 <USBD_static_free>
    pdev->pClassData = NULL;
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	2200      	movs	r2, #0
 801331e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013322:	2300      	movs	r3, #0
}
 8013324:	4618      	mov	r0, r3
 8013326:	3708      	adds	r7, #8
 8013328:	46bd      	mov	sp, r7
 801332a:	bd80      	pop	{r7, pc}

0801332c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b086      	sub	sp, #24
 8013330:	af00      	add	r7, sp, #0
 8013332:	6078      	str	r0, [r7, #4]
 8013334:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801333c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801333e:	2300      	movs	r3, #0
 8013340:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013342:	2300      	movs	r3, #0
 8013344:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013346:	2300      	movs	r3, #0
 8013348:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801334a:	693b      	ldr	r3, [r7, #16]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d101      	bne.n	8013354 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013350:	2303      	movs	r3, #3
 8013352:	e0af      	b.n	80134b4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013354:	683b      	ldr	r3, [r7, #0]
 8013356:	781b      	ldrb	r3, [r3, #0]
 8013358:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801335c:	2b00      	cmp	r3, #0
 801335e:	d03f      	beq.n	80133e0 <USBD_CDC_Setup+0xb4>
 8013360:	2b20      	cmp	r3, #32
 8013362:	f040 809f 	bne.w	80134a4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013366:	683b      	ldr	r3, [r7, #0]
 8013368:	88db      	ldrh	r3, [r3, #6]
 801336a:	2b00      	cmp	r3, #0
 801336c:	d02e      	beq.n	80133cc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801336e:	683b      	ldr	r3, [r7, #0]
 8013370:	781b      	ldrb	r3, [r3, #0]
 8013372:	b25b      	sxtb	r3, r3
 8013374:	2b00      	cmp	r3, #0
 8013376:	da16      	bge.n	80133a6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801337e:	689b      	ldr	r3, [r3, #8]
 8013380:	683a      	ldr	r2, [r7, #0]
 8013382:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013384:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013386:	683a      	ldr	r2, [r7, #0]
 8013388:	88d2      	ldrh	r2, [r2, #6]
 801338a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801338c:	683b      	ldr	r3, [r7, #0]
 801338e:	88db      	ldrh	r3, [r3, #6]
 8013390:	2b07      	cmp	r3, #7
 8013392:	bf28      	it	cs
 8013394:	2307      	movcs	r3, #7
 8013396:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013398:	693b      	ldr	r3, [r7, #16]
 801339a:	89fa      	ldrh	r2, [r7, #14]
 801339c:	4619      	mov	r1, r3
 801339e:	6878      	ldr	r0, [r7, #4]
 80133a0:	f001 facf 	bl	8014942 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80133a4:	e085      	b.n	80134b2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80133a6:	683b      	ldr	r3, [r7, #0]
 80133a8:	785a      	ldrb	r2, [r3, #1]
 80133aa:	693b      	ldr	r3, [r7, #16]
 80133ac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	88db      	ldrh	r3, [r3, #6]
 80133b4:	b2da      	uxtb	r2, r3
 80133b6:	693b      	ldr	r3, [r7, #16]
 80133b8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80133bc:	6939      	ldr	r1, [r7, #16]
 80133be:	683b      	ldr	r3, [r7, #0]
 80133c0:	88db      	ldrh	r3, [r3, #6]
 80133c2:	461a      	mov	r2, r3
 80133c4:	6878      	ldr	r0, [r7, #4]
 80133c6:	f001 fae8 	bl	801499a <USBD_CtlPrepareRx>
      break;
 80133ca:	e072      	b.n	80134b2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80133d2:	689b      	ldr	r3, [r3, #8]
 80133d4:	683a      	ldr	r2, [r7, #0]
 80133d6:	7850      	ldrb	r0, [r2, #1]
 80133d8:	2200      	movs	r2, #0
 80133da:	6839      	ldr	r1, [r7, #0]
 80133dc:	4798      	blx	r3
      break;
 80133de:	e068      	b.n	80134b2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	785b      	ldrb	r3, [r3, #1]
 80133e4:	2b0b      	cmp	r3, #11
 80133e6:	d852      	bhi.n	801348e <USBD_CDC_Setup+0x162>
 80133e8:	a201      	add	r2, pc, #4	@ (adr r2, 80133f0 <USBD_CDC_Setup+0xc4>)
 80133ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133ee:	bf00      	nop
 80133f0:	08013421 	.word	0x08013421
 80133f4:	0801349d 	.word	0x0801349d
 80133f8:	0801348f 	.word	0x0801348f
 80133fc:	0801348f 	.word	0x0801348f
 8013400:	0801348f 	.word	0x0801348f
 8013404:	0801348f 	.word	0x0801348f
 8013408:	0801348f 	.word	0x0801348f
 801340c:	0801348f 	.word	0x0801348f
 8013410:	0801348f 	.word	0x0801348f
 8013414:	0801348f 	.word	0x0801348f
 8013418:	0801344b 	.word	0x0801344b
 801341c:	08013475 	.word	0x08013475
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013426:	b2db      	uxtb	r3, r3
 8013428:	2b03      	cmp	r3, #3
 801342a:	d107      	bne.n	801343c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801342c:	f107 030a 	add.w	r3, r7, #10
 8013430:	2202      	movs	r2, #2
 8013432:	4619      	mov	r1, r3
 8013434:	6878      	ldr	r0, [r7, #4]
 8013436:	f001 fa84 	bl	8014942 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801343a:	e032      	b.n	80134a2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801343c:	6839      	ldr	r1, [r7, #0]
 801343e:	6878      	ldr	r0, [r7, #4]
 8013440:	f001 fa0e 	bl	8014860 <USBD_CtlError>
            ret = USBD_FAIL;
 8013444:	2303      	movs	r3, #3
 8013446:	75fb      	strb	r3, [r7, #23]
          break;
 8013448:	e02b      	b.n	80134a2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013450:	b2db      	uxtb	r3, r3
 8013452:	2b03      	cmp	r3, #3
 8013454:	d107      	bne.n	8013466 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013456:	f107 030d 	add.w	r3, r7, #13
 801345a:	2201      	movs	r2, #1
 801345c:	4619      	mov	r1, r3
 801345e:	6878      	ldr	r0, [r7, #4]
 8013460:	f001 fa6f 	bl	8014942 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013464:	e01d      	b.n	80134a2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013466:	6839      	ldr	r1, [r7, #0]
 8013468:	6878      	ldr	r0, [r7, #4]
 801346a:	f001 f9f9 	bl	8014860 <USBD_CtlError>
            ret = USBD_FAIL;
 801346e:	2303      	movs	r3, #3
 8013470:	75fb      	strb	r3, [r7, #23]
          break;
 8013472:	e016      	b.n	80134a2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801347a:	b2db      	uxtb	r3, r3
 801347c:	2b03      	cmp	r3, #3
 801347e:	d00f      	beq.n	80134a0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013480:	6839      	ldr	r1, [r7, #0]
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f001 f9ec 	bl	8014860 <USBD_CtlError>
            ret = USBD_FAIL;
 8013488:	2303      	movs	r3, #3
 801348a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801348c:	e008      	b.n	80134a0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801348e:	6839      	ldr	r1, [r7, #0]
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f001 f9e5 	bl	8014860 <USBD_CtlError>
          ret = USBD_FAIL;
 8013496:	2303      	movs	r3, #3
 8013498:	75fb      	strb	r3, [r7, #23]
          break;
 801349a:	e002      	b.n	80134a2 <USBD_CDC_Setup+0x176>
          break;
 801349c:	bf00      	nop
 801349e:	e008      	b.n	80134b2 <USBD_CDC_Setup+0x186>
          break;
 80134a0:	bf00      	nop
      }
      break;
 80134a2:	e006      	b.n	80134b2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80134a4:	6839      	ldr	r1, [r7, #0]
 80134a6:	6878      	ldr	r0, [r7, #4]
 80134a8:	f001 f9da 	bl	8014860 <USBD_CtlError>
      ret = USBD_FAIL;
 80134ac:	2303      	movs	r3, #3
 80134ae:	75fb      	strb	r3, [r7, #23]
      break;
 80134b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80134b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80134b4:	4618      	mov	r0, r3
 80134b6:	3718      	adds	r7, #24
 80134b8:	46bd      	mov	sp, r7
 80134ba:	bd80      	pop	{r7, pc}

080134bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b084      	sub	sp, #16
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	6078      	str	r0, [r7, #4]
 80134c4:	460b      	mov	r3, r1
 80134c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80134ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d101      	bne.n	80134de <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80134da:	2303      	movs	r3, #3
 80134dc:	e04f      	b.n	801357e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80134e6:	78fa      	ldrb	r2, [r7, #3]
 80134e8:	6879      	ldr	r1, [r7, #4]
 80134ea:	4613      	mov	r3, r2
 80134ec:	009b      	lsls	r3, r3, #2
 80134ee:	4413      	add	r3, r2
 80134f0:	009b      	lsls	r3, r3, #2
 80134f2:	440b      	add	r3, r1
 80134f4:	3318      	adds	r3, #24
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d029      	beq.n	8013550 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80134fc:	78fa      	ldrb	r2, [r7, #3]
 80134fe:	6879      	ldr	r1, [r7, #4]
 8013500:	4613      	mov	r3, r2
 8013502:	009b      	lsls	r3, r3, #2
 8013504:	4413      	add	r3, r2
 8013506:	009b      	lsls	r3, r3, #2
 8013508:	440b      	add	r3, r1
 801350a:	3318      	adds	r3, #24
 801350c:	681a      	ldr	r2, [r3, #0]
 801350e:	78f9      	ldrb	r1, [r7, #3]
 8013510:	68f8      	ldr	r0, [r7, #12]
 8013512:	460b      	mov	r3, r1
 8013514:	009b      	lsls	r3, r3, #2
 8013516:	440b      	add	r3, r1
 8013518:	00db      	lsls	r3, r3, #3
 801351a:	4403      	add	r3, r0
 801351c:	3320      	adds	r3, #32
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	fbb2 f1f3 	udiv	r1, r2, r3
 8013524:	fb01 f303 	mul.w	r3, r1, r3
 8013528:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801352a:	2b00      	cmp	r3, #0
 801352c:	d110      	bne.n	8013550 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801352e:	78fa      	ldrb	r2, [r7, #3]
 8013530:	6879      	ldr	r1, [r7, #4]
 8013532:	4613      	mov	r3, r2
 8013534:	009b      	lsls	r3, r3, #2
 8013536:	4413      	add	r3, r2
 8013538:	009b      	lsls	r3, r3, #2
 801353a:	440b      	add	r3, r1
 801353c:	3318      	adds	r3, #24
 801353e:	2200      	movs	r2, #0
 8013540:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013542:	78f9      	ldrb	r1, [r7, #3]
 8013544:	2300      	movs	r3, #0
 8013546:	2200      	movs	r2, #0
 8013548:	6878      	ldr	r0, [r7, #4]
 801354a:	f004 ffcc 	bl	80184e6 <USBD_LL_Transmit>
 801354e:	e015      	b.n	801357c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013550:	68bb      	ldr	r3, [r7, #8]
 8013552:	2200      	movs	r2, #0
 8013554:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801355e:	691b      	ldr	r3, [r3, #16]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d00b      	beq.n	801357c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801356a:	691b      	ldr	r3, [r3, #16]
 801356c:	68ba      	ldr	r2, [r7, #8]
 801356e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8013572:	68ba      	ldr	r2, [r7, #8]
 8013574:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013578:	78fa      	ldrb	r2, [r7, #3]
 801357a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801357c:	2300      	movs	r3, #0
}
 801357e:	4618      	mov	r0, r3
 8013580:	3710      	adds	r7, #16
 8013582:	46bd      	mov	sp, r7
 8013584:	bd80      	pop	{r7, pc}

08013586 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013586:	b580      	push	{r7, lr}
 8013588:	b084      	sub	sp, #16
 801358a:	af00      	add	r7, sp, #0
 801358c:	6078      	str	r0, [r7, #4]
 801358e:	460b      	mov	r3, r1
 8013590:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013598:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d101      	bne.n	80135a8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80135a4:	2303      	movs	r3, #3
 80135a6:	e015      	b.n	80135d4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80135a8:	78fb      	ldrb	r3, [r7, #3]
 80135aa:	4619      	mov	r1, r3
 80135ac:	6878      	ldr	r0, [r7, #4]
 80135ae:	f004 ffdc 	bl	801856a <USBD_LL_GetRxDataSize>
 80135b2:	4602      	mov	r2, r0
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80135c0:	68db      	ldr	r3, [r3, #12]
 80135c2:	68fa      	ldr	r2, [r7, #12]
 80135c4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80135c8:	68fa      	ldr	r2, [r7, #12]
 80135ca:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80135ce:	4611      	mov	r1, r2
 80135d0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80135d2:	2300      	movs	r3, #0
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3710      	adds	r7, #16
 80135d8:	46bd      	mov	sp, r7
 80135da:	bd80      	pop	{r7, pc}

080135dc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80135dc:	b580      	push	{r7, lr}
 80135de:	b084      	sub	sp, #16
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80135ea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d101      	bne.n	80135f6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80135f2:	2303      	movs	r3, #3
 80135f4:	e01a      	b.n	801362c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d014      	beq.n	801362a <USBD_CDC_EP0_RxReady+0x4e>
 8013600:	68fb      	ldr	r3, [r7, #12]
 8013602:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8013606:	2bff      	cmp	r3, #255	@ 0xff
 8013608:	d00f      	beq.n	801362a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013610:	689b      	ldr	r3, [r3, #8]
 8013612:	68fa      	ldr	r2, [r7, #12]
 8013614:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8013618:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 801361a:	68fa      	ldr	r2, [r7, #12]
 801361c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013620:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	22ff      	movs	r2, #255	@ 0xff
 8013626:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801362a:	2300      	movs	r3, #0
}
 801362c:	4618      	mov	r0, r3
 801362e:	3710      	adds	r7, #16
 8013630:	46bd      	mov	sp, r7
 8013632:	bd80      	pop	{r7, pc}

08013634 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013634:	b480      	push	{r7}
 8013636:	b083      	sub	sp, #12
 8013638:	af00      	add	r7, sp, #0
 801363a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	2243      	movs	r2, #67	@ 0x43
 8013640:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8013642:	4b03      	ldr	r3, [pc, #12]	@ (8013650 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8013644:	4618      	mov	r0, r3
 8013646:	370c      	adds	r7, #12
 8013648:	46bd      	mov	sp, r7
 801364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801364e:	4770      	bx	lr
 8013650:	200000b0 	.word	0x200000b0

08013654 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8013654:	b480      	push	{r7}
 8013656:	b083      	sub	sp, #12
 8013658:	af00      	add	r7, sp, #0
 801365a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	2243      	movs	r2, #67	@ 0x43
 8013660:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8013662:	4b03      	ldr	r3, [pc, #12]	@ (8013670 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8013664:	4618      	mov	r0, r3
 8013666:	370c      	adds	r7, #12
 8013668:	46bd      	mov	sp, r7
 801366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366e:	4770      	bx	lr
 8013670:	2000006c 	.word	0x2000006c

08013674 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013674:	b480      	push	{r7}
 8013676:	b083      	sub	sp, #12
 8013678:	af00      	add	r7, sp, #0
 801367a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	2243      	movs	r2, #67	@ 0x43
 8013680:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8013682:	4b03      	ldr	r3, [pc, #12]	@ (8013690 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8013684:	4618      	mov	r0, r3
 8013686:	370c      	adds	r7, #12
 8013688:	46bd      	mov	sp, r7
 801368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801368e:	4770      	bx	lr
 8013690:	200000f4 	.word	0x200000f4

08013694 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8013694:	b480      	push	{r7}
 8013696:	b083      	sub	sp, #12
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	220a      	movs	r2, #10
 80136a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80136a2:	4b03      	ldr	r3, [pc, #12]	@ (80136b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80136a4:	4618      	mov	r0, r3
 80136a6:	370c      	adds	r7, #12
 80136a8:	46bd      	mov	sp, r7
 80136aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ae:	4770      	bx	lr
 80136b0:	20000028 	.word	0x20000028

080136b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80136b4:	b480      	push	{r7}
 80136b6:	b083      	sub	sp, #12
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
 80136bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80136be:	683b      	ldr	r3, [r7, #0]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d101      	bne.n	80136c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80136c4:	2303      	movs	r3, #3
 80136c6:	e004      	b.n	80136d2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	683a      	ldr	r2, [r7, #0]
 80136cc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80136d0:	2300      	movs	r3, #0
}
 80136d2:	4618      	mov	r0, r3
 80136d4:	370c      	adds	r7, #12
 80136d6:	46bd      	mov	sp, r7
 80136d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136dc:	4770      	bx	lr

080136de <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80136de:	b480      	push	{r7}
 80136e0:	b087      	sub	sp, #28
 80136e2:	af00      	add	r7, sp, #0
 80136e4:	60f8      	str	r0, [r7, #12]
 80136e6:	60b9      	str	r1, [r7, #8]
 80136e8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80136f0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80136f2:	697b      	ldr	r3, [r7, #20]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d101      	bne.n	80136fc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80136f8:	2303      	movs	r3, #3
 80136fa:	e008      	b.n	801370e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80136fc:	697b      	ldr	r3, [r7, #20]
 80136fe:	68ba      	ldr	r2, [r7, #8]
 8013700:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8013704:	697b      	ldr	r3, [r7, #20]
 8013706:	687a      	ldr	r2, [r7, #4]
 8013708:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801370c:	2300      	movs	r3, #0
}
 801370e:	4618      	mov	r0, r3
 8013710:	371c      	adds	r7, #28
 8013712:	46bd      	mov	sp, r7
 8013714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013718:	4770      	bx	lr

0801371a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801371a:	b480      	push	{r7}
 801371c:	b085      	sub	sp, #20
 801371e:	af00      	add	r7, sp, #0
 8013720:	6078      	str	r0, [r7, #4]
 8013722:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801372a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	2b00      	cmp	r3, #0
 8013730:	d101      	bne.n	8013736 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8013732:	2303      	movs	r3, #3
 8013734:	e004      	b.n	8013740 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	683a      	ldr	r2, [r7, #0]
 801373a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801373e:	2300      	movs	r3, #0
}
 8013740:	4618      	mov	r0, r3
 8013742:	3714      	adds	r7, #20
 8013744:	46bd      	mov	sp, r7
 8013746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801374a:	4770      	bx	lr

0801374c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801374c:	b580      	push	{r7, lr}
 801374e:	b084      	sub	sp, #16
 8013750:	af00      	add	r7, sp, #0
 8013752:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801375a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 801375c:	2301      	movs	r3, #1
 801375e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013766:	2b00      	cmp	r3, #0
 8013768:	d101      	bne.n	801376e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801376a:	2303      	movs	r3, #3
 801376c:	e01a      	b.n	80137a4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801376e:	68bb      	ldr	r3, [r7, #8]
 8013770:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8013774:	2b00      	cmp	r3, #0
 8013776:	d114      	bne.n	80137a2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013778:	68bb      	ldr	r3, [r7, #8]
 801377a:	2201      	movs	r2, #1
 801377c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8013780:	68bb      	ldr	r3, [r7, #8]
 8013782:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 801378a:	68bb      	ldr	r3, [r7, #8]
 801378c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013796:	2181      	movs	r1, #129	@ 0x81
 8013798:	6878      	ldr	r0, [r7, #4]
 801379a:	f004 fea4 	bl	80184e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 801379e:	2300      	movs	r3, #0
 80137a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80137a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80137a4:	4618      	mov	r0, r3
 80137a6:	3710      	adds	r7, #16
 80137a8:	46bd      	mov	sp, r7
 80137aa:	bd80      	pop	{r7, pc}

080137ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80137ac:	b580      	push	{r7, lr}
 80137ae:	b084      	sub	sp, #16
 80137b0:	af00      	add	r7, sp, #0
 80137b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d101      	bne.n	80137ca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80137c6:	2303      	movs	r3, #3
 80137c8:	e016      	b.n	80137f8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	7c1b      	ldrb	r3, [r3, #16]
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d109      	bne.n	80137e6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80137d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80137dc:	2101      	movs	r1, #1
 80137de:	6878      	ldr	r0, [r7, #4]
 80137e0:	f004 fea2 	bl	8018528 <USBD_LL_PrepareReceive>
 80137e4:	e007      	b.n	80137f6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80137ec:	2340      	movs	r3, #64	@ 0x40
 80137ee:	2101      	movs	r1, #1
 80137f0:	6878      	ldr	r0, [r7, #4]
 80137f2:	f004 fe99 	bl	8018528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80137f6:	2300      	movs	r3, #0
}
 80137f8:	4618      	mov	r0, r3
 80137fa:	3710      	adds	r7, #16
 80137fc:	46bd      	mov	sp, r7
 80137fe:	bd80      	pop	{r7, pc}

08013800 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013800:	b580      	push	{r7, lr}
 8013802:	b086      	sub	sp, #24
 8013804:	af00      	add	r7, sp, #0
 8013806:	60f8      	str	r0, [r7, #12]
 8013808:	60b9      	str	r1, [r7, #8]
 801380a:	4613      	mov	r3, r2
 801380c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d101      	bne.n	8013818 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013814:	2303      	movs	r3, #3
 8013816:	e01f      	b.n	8013858 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	2200      	movs	r2, #0
 801381c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	2200      	movs	r2, #0
 8013824:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	2200      	movs	r2, #0
 801382c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013830:	68bb      	ldr	r3, [r7, #8]
 8013832:	2b00      	cmp	r3, #0
 8013834:	d003      	beq.n	801383e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	68ba      	ldr	r2, [r7, #8]
 801383a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	2201      	movs	r2, #1
 8013842:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8013846:	68fb      	ldr	r3, [r7, #12]
 8013848:	79fa      	ldrb	r2, [r7, #7]
 801384a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801384c:	68f8      	ldr	r0, [r7, #12]
 801384e:	f004 fd01 	bl	8018254 <USBD_LL_Init>
 8013852:	4603      	mov	r3, r0
 8013854:	75fb      	strb	r3, [r7, #23]

  return ret;
 8013856:	7dfb      	ldrb	r3, [r7, #23]
}
 8013858:	4618      	mov	r0, r3
 801385a:	3718      	adds	r7, #24
 801385c:	46bd      	mov	sp, r7
 801385e:	bd80      	pop	{r7, pc}

08013860 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	b084      	sub	sp, #16
 8013864:	af00      	add	r7, sp, #0
 8013866:	6078      	str	r0, [r7, #4]
 8013868:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801386a:	2300      	movs	r3, #0
 801386c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d101      	bne.n	8013878 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8013874:	2303      	movs	r3, #3
 8013876:	e016      	b.n	80138a6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	683a      	ldr	r2, [r7, #0]
 801387c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013888:	2b00      	cmp	r3, #0
 801388a:	d00b      	beq.n	80138a4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013894:	f107 020e 	add.w	r2, r7, #14
 8013898:	4610      	mov	r0, r2
 801389a:	4798      	blx	r3
 801389c:	4602      	mov	r2, r0
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80138a4:	2300      	movs	r3, #0
}
 80138a6:	4618      	mov	r0, r3
 80138a8:	3710      	adds	r7, #16
 80138aa:	46bd      	mov	sp, r7
 80138ac:	bd80      	pop	{r7, pc}

080138ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80138ae:	b580      	push	{r7, lr}
 80138b0:	b082      	sub	sp, #8
 80138b2:	af00      	add	r7, sp, #0
 80138b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	f004 fd2c 	bl	8018314 <USBD_LL_Start>
 80138bc:	4603      	mov	r3, r0
}
 80138be:	4618      	mov	r0, r3
 80138c0:	3708      	adds	r7, #8
 80138c2:	46bd      	mov	sp, r7
 80138c4:	bd80      	pop	{r7, pc}

080138c6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80138c6:	b480      	push	{r7}
 80138c8:	b083      	sub	sp, #12
 80138ca:	af00      	add	r7, sp, #0
 80138cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80138ce:	2300      	movs	r3, #0
}
 80138d0:	4618      	mov	r0, r3
 80138d2:	370c      	adds	r7, #12
 80138d4:	46bd      	mov	sp, r7
 80138d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138da:	4770      	bx	lr

080138dc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b084      	sub	sp, #16
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	460b      	mov	r3, r1
 80138e6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80138e8:	2303      	movs	r3, #3
 80138ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d009      	beq.n	801390a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	78fa      	ldrb	r2, [r7, #3]
 8013900:	4611      	mov	r1, r2
 8013902:	6878      	ldr	r0, [r7, #4]
 8013904:	4798      	blx	r3
 8013906:	4603      	mov	r3, r0
 8013908:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801390a:	7bfb      	ldrb	r3, [r7, #15]
}
 801390c:	4618      	mov	r0, r3
 801390e:	3710      	adds	r7, #16
 8013910:	46bd      	mov	sp, r7
 8013912:	bd80      	pop	{r7, pc}

08013914 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013914:	b580      	push	{r7, lr}
 8013916:	b082      	sub	sp, #8
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
 801391c:	460b      	mov	r3, r1
 801391e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013926:	2b00      	cmp	r3, #0
 8013928:	d007      	beq.n	801393a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013930:	685b      	ldr	r3, [r3, #4]
 8013932:	78fa      	ldrb	r2, [r7, #3]
 8013934:	4611      	mov	r1, r2
 8013936:	6878      	ldr	r0, [r7, #4]
 8013938:	4798      	blx	r3
  }

  return USBD_OK;
 801393a:	2300      	movs	r3, #0
}
 801393c:	4618      	mov	r0, r3
 801393e:	3708      	adds	r7, #8
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b084      	sub	sp, #16
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
 801394c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013954:	6839      	ldr	r1, [r7, #0]
 8013956:	4618      	mov	r0, r3
 8013958:	f000 ff48 	bl	80147ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2201      	movs	r2, #1
 8013960:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801396a:	461a      	mov	r2, r3
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013978:	f003 031f 	and.w	r3, r3, #31
 801397c:	2b02      	cmp	r3, #2
 801397e:	d01a      	beq.n	80139b6 <USBD_LL_SetupStage+0x72>
 8013980:	2b02      	cmp	r3, #2
 8013982:	d822      	bhi.n	80139ca <USBD_LL_SetupStage+0x86>
 8013984:	2b00      	cmp	r3, #0
 8013986:	d002      	beq.n	801398e <USBD_LL_SetupStage+0x4a>
 8013988:	2b01      	cmp	r3, #1
 801398a:	d00a      	beq.n	80139a2 <USBD_LL_SetupStage+0x5e>
 801398c:	e01d      	b.n	80139ca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013994:	4619      	mov	r1, r3
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	f000 f9f0 	bl	8013d7c <USBD_StdDevReq>
 801399c:	4603      	mov	r3, r0
 801399e:	73fb      	strb	r3, [r7, #15]
      break;
 80139a0:	e020      	b.n	80139e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80139a8:	4619      	mov	r1, r3
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f000 fa54 	bl	8013e58 <USBD_StdItfReq>
 80139b0:	4603      	mov	r3, r0
 80139b2:	73fb      	strb	r3, [r7, #15]
      break;
 80139b4:	e016      	b.n	80139e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80139bc:	4619      	mov	r1, r3
 80139be:	6878      	ldr	r0, [r7, #4]
 80139c0:	f000 fa93 	bl	8013eea <USBD_StdEPReq>
 80139c4:	4603      	mov	r3, r0
 80139c6:	73fb      	strb	r3, [r7, #15]
      break;
 80139c8:	e00c      	b.n	80139e4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80139d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80139d4:	b2db      	uxtb	r3, r3
 80139d6:	4619      	mov	r1, r3
 80139d8:	6878      	ldr	r0, [r7, #4]
 80139da:	f004 fcfb 	bl	80183d4 <USBD_LL_StallEP>
 80139de:	4603      	mov	r3, r0
 80139e0:	73fb      	strb	r3, [r7, #15]
      break;
 80139e2:	bf00      	nop
  }

  return ret;
 80139e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80139e6:	4618      	mov	r0, r3
 80139e8:	3710      	adds	r7, #16
 80139ea:	46bd      	mov	sp, r7
 80139ec:	bd80      	pop	{r7, pc}

080139ee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80139ee:	b580      	push	{r7, lr}
 80139f0:	b086      	sub	sp, #24
 80139f2:	af00      	add	r7, sp, #0
 80139f4:	60f8      	str	r0, [r7, #12]
 80139f6:	460b      	mov	r3, r1
 80139f8:	607a      	str	r2, [r7, #4]
 80139fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80139fc:	7afb      	ldrb	r3, [r7, #11]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d138      	bne.n	8013a74 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013a08:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013a10:	2b03      	cmp	r3, #3
 8013a12:	d14a      	bne.n	8013aaa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8013a14:	693b      	ldr	r3, [r7, #16]
 8013a16:	689a      	ldr	r2, [r3, #8]
 8013a18:	693b      	ldr	r3, [r7, #16]
 8013a1a:	68db      	ldr	r3, [r3, #12]
 8013a1c:	429a      	cmp	r2, r3
 8013a1e:	d913      	bls.n	8013a48 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013a20:	693b      	ldr	r3, [r7, #16]
 8013a22:	689a      	ldr	r2, [r3, #8]
 8013a24:	693b      	ldr	r3, [r7, #16]
 8013a26:	68db      	ldr	r3, [r3, #12]
 8013a28:	1ad2      	subs	r2, r2, r3
 8013a2a:	693b      	ldr	r3, [r7, #16]
 8013a2c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013a2e:	693b      	ldr	r3, [r7, #16]
 8013a30:	68da      	ldr	r2, [r3, #12]
 8013a32:	693b      	ldr	r3, [r7, #16]
 8013a34:	689b      	ldr	r3, [r3, #8]
 8013a36:	4293      	cmp	r3, r2
 8013a38:	bf28      	it	cs
 8013a3a:	4613      	movcs	r3, r2
 8013a3c:	461a      	mov	r2, r3
 8013a3e:	6879      	ldr	r1, [r7, #4]
 8013a40:	68f8      	ldr	r0, [r7, #12]
 8013a42:	f000 ffc7 	bl	80149d4 <USBD_CtlContinueRx>
 8013a46:	e030      	b.n	8013aaa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a4e:	b2db      	uxtb	r3, r3
 8013a50:	2b03      	cmp	r3, #3
 8013a52:	d10b      	bne.n	8013a6c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a5a:	691b      	ldr	r3, [r3, #16]
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d005      	beq.n	8013a6c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a66:	691b      	ldr	r3, [r3, #16]
 8013a68:	68f8      	ldr	r0, [r7, #12]
 8013a6a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013a6c:	68f8      	ldr	r0, [r7, #12]
 8013a6e:	f000 ffc2 	bl	80149f6 <USBD_CtlSendStatus>
 8013a72:	e01a      	b.n	8013aaa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a7a:	b2db      	uxtb	r3, r3
 8013a7c:	2b03      	cmp	r3, #3
 8013a7e:	d114      	bne.n	8013aaa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a86:	699b      	ldr	r3, [r3, #24]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d00e      	beq.n	8013aaa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a92:	699b      	ldr	r3, [r3, #24]
 8013a94:	7afa      	ldrb	r2, [r7, #11]
 8013a96:	4611      	mov	r1, r2
 8013a98:	68f8      	ldr	r0, [r7, #12]
 8013a9a:	4798      	blx	r3
 8013a9c:	4603      	mov	r3, r0
 8013a9e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013aa0:	7dfb      	ldrb	r3, [r7, #23]
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d001      	beq.n	8013aaa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8013aa6:	7dfb      	ldrb	r3, [r7, #23]
 8013aa8:	e000      	b.n	8013aac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8013aaa:	2300      	movs	r3, #0
}
 8013aac:	4618      	mov	r0, r3
 8013aae:	3718      	adds	r7, #24
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bd80      	pop	{r7, pc}

08013ab4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b086      	sub	sp, #24
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	60f8      	str	r0, [r7, #12]
 8013abc:	460b      	mov	r3, r1
 8013abe:	607a      	str	r2, [r7, #4]
 8013ac0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013ac2:	7afb      	ldrb	r3, [r7, #11]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d16b      	bne.n	8013ba0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	3314      	adds	r3, #20
 8013acc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013ad4:	2b02      	cmp	r3, #2
 8013ad6:	d156      	bne.n	8013b86 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8013ad8:	693b      	ldr	r3, [r7, #16]
 8013ada:	689a      	ldr	r2, [r3, #8]
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	68db      	ldr	r3, [r3, #12]
 8013ae0:	429a      	cmp	r2, r3
 8013ae2:	d914      	bls.n	8013b0e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013ae4:	693b      	ldr	r3, [r7, #16]
 8013ae6:	689a      	ldr	r2, [r3, #8]
 8013ae8:	693b      	ldr	r3, [r7, #16]
 8013aea:	68db      	ldr	r3, [r3, #12]
 8013aec:	1ad2      	subs	r2, r2, r3
 8013aee:	693b      	ldr	r3, [r7, #16]
 8013af0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013af2:	693b      	ldr	r3, [r7, #16]
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	461a      	mov	r2, r3
 8013af8:	6879      	ldr	r1, [r7, #4]
 8013afa:	68f8      	ldr	r0, [r7, #12]
 8013afc:	f000 ff3c 	bl	8014978 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013b00:	2300      	movs	r3, #0
 8013b02:	2200      	movs	r2, #0
 8013b04:	2100      	movs	r1, #0
 8013b06:	68f8      	ldr	r0, [r7, #12]
 8013b08:	f004 fd0e 	bl	8018528 <USBD_LL_PrepareReceive>
 8013b0c:	e03b      	b.n	8013b86 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013b0e:	693b      	ldr	r3, [r7, #16]
 8013b10:	68da      	ldr	r2, [r3, #12]
 8013b12:	693b      	ldr	r3, [r7, #16]
 8013b14:	689b      	ldr	r3, [r3, #8]
 8013b16:	429a      	cmp	r2, r3
 8013b18:	d11c      	bne.n	8013b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013b1a:	693b      	ldr	r3, [r7, #16]
 8013b1c:	685a      	ldr	r2, [r3, #4]
 8013b1e:	693b      	ldr	r3, [r7, #16]
 8013b20:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013b22:	429a      	cmp	r2, r3
 8013b24:	d316      	bcc.n	8013b54 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013b26:	693b      	ldr	r3, [r7, #16]
 8013b28:	685a      	ldr	r2, [r3, #4]
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013b30:	429a      	cmp	r2, r3
 8013b32:	d20f      	bcs.n	8013b54 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013b34:	2200      	movs	r2, #0
 8013b36:	2100      	movs	r1, #0
 8013b38:	68f8      	ldr	r0, [r7, #12]
 8013b3a:	f000 ff1d 	bl	8014978 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	2200      	movs	r2, #0
 8013b42:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013b46:	2300      	movs	r3, #0
 8013b48:	2200      	movs	r2, #0
 8013b4a:	2100      	movs	r1, #0
 8013b4c:	68f8      	ldr	r0, [r7, #12]
 8013b4e:	f004 fceb 	bl	8018528 <USBD_LL_PrepareReceive>
 8013b52:	e018      	b.n	8013b86 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b5a:	b2db      	uxtb	r3, r3
 8013b5c:	2b03      	cmp	r3, #3
 8013b5e:	d10b      	bne.n	8013b78 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b66:	68db      	ldr	r3, [r3, #12]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d005      	beq.n	8013b78 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	68f8      	ldr	r0, [r7, #12]
 8013b76:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013b78:	2180      	movs	r1, #128	@ 0x80
 8013b7a:	68f8      	ldr	r0, [r7, #12]
 8013b7c:	f004 fc2a 	bl	80183d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013b80:	68f8      	ldr	r0, [r7, #12]
 8013b82:	f000 ff4b 	bl	8014a1c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013b8c:	2b01      	cmp	r3, #1
 8013b8e:	d122      	bne.n	8013bd6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8013b90:	68f8      	ldr	r0, [r7, #12]
 8013b92:	f7ff fe98 	bl	80138c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	2200      	movs	r2, #0
 8013b9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013b9e:	e01a      	b.n	8013bd6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ba6:	b2db      	uxtb	r3, r3
 8013ba8:	2b03      	cmp	r3, #3
 8013baa:	d114      	bne.n	8013bd6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bb2:	695b      	ldr	r3, [r3, #20]
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d00e      	beq.n	8013bd6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bbe:	695b      	ldr	r3, [r3, #20]
 8013bc0:	7afa      	ldrb	r2, [r7, #11]
 8013bc2:	4611      	mov	r1, r2
 8013bc4:	68f8      	ldr	r0, [r7, #12]
 8013bc6:	4798      	blx	r3
 8013bc8:	4603      	mov	r3, r0
 8013bca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013bcc:	7dfb      	ldrb	r3, [r7, #23]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d001      	beq.n	8013bd6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8013bd2:	7dfb      	ldrb	r3, [r7, #23]
 8013bd4:	e000      	b.n	8013bd8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8013bd6:	2300      	movs	r3, #0
}
 8013bd8:	4618      	mov	r0, r3
 8013bda:	3718      	adds	r7, #24
 8013bdc:	46bd      	mov	sp, r7
 8013bde:	bd80      	pop	{r7, pc}

08013be0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013be0:	b580      	push	{r7, lr}
 8013be2:	b082      	sub	sp, #8
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	2201      	movs	r2, #1
 8013bec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	2200      	movs	r2, #0
 8013bf4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	2200      	movs	r2, #0
 8013bfc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2200      	movs	r2, #0
 8013c02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d101      	bne.n	8013c14 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013c10:	2303      	movs	r3, #3
 8013c12:	e02f      	b.n	8013c74 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d00f      	beq.n	8013c3e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c24:	685b      	ldr	r3, [r3, #4]
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d009      	beq.n	8013c3e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c30:	685b      	ldr	r3, [r3, #4]
 8013c32:	687a      	ldr	r2, [r7, #4]
 8013c34:	6852      	ldr	r2, [r2, #4]
 8013c36:	b2d2      	uxtb	r2, r2
 8013c38:	4611      	mov	r1, r2
 8013c3a:	6878      	ldr	r0, [r7, #4]
 8013c3c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013c3e:	2340      	movs	r3, #64	@ 0x40
 8013c40:	2200      	movs	r2, #0
 8013c42:	2100      	movs	r1, #0
 8013c44:	6878      	ldr	r0, [r7, #4]
 8013c46:	f004 fb80 	bl	801834a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	2201      	movs	r2, #1
 8013c4e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2240      	movs	r2, #64	@ 0x40
 8013c56:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013c5a:	2340      	movs	r3, #64	@ 0x40
 8013c5c:	2200      	movs	r2, #0
 8013c5e:	2180      	movs	r1, #128	@ 0x80
 8013c60:	6878      	ldr	r0, [r7, #4]
 8013c62:	f004 fb72 	bl	801834a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	2201      	movs	r2, #1
 8013c6a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	2240      	movs	r2, #64	@ 0x40
 8013c70:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8013c72:	2300      	movs	r3, #0
}
 8013c74:	4618      	mov	r0, r3
 8013c76:	3708      	adds	r7, #8
 8013c78:	46bd      	mov	sp, r7
 8013c7a:	bd80      	pop	{r7, pc}

08013c7c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013c7c:	b480      	push	{r7}
 8013c7e:	b083      	sub	sp, #12
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
 8013c84:	460b      	mov	r3, r1
 8013c86:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	78fa      	ldrb	r2, [r7, #3]
 8013c8c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	370c      	adds	r7, #12
 8013c94:	46bd      	mov	sp, r7
 8013c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9a:	4770      	bx	lr

08013c9c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b083      	sub	sp, #12
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013caa:	b2da      	uxtb	r2, r3
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	2204      	movs	r2, #4
 8013cb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013cba:	2300      	movs	r3, #0
}
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	370c      	adds	r7, #12
 8013cc0:	46bd      	mov	sp, r7
 8013cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cc6:	4770      	bx	lr

08013cc8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013cc8:	b480      	push	{r7}
 8013cca:	b083      	sub	sp, #12
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cd6:	b2db      	uxtb	r3, r3
 8013cd8:	2b04      	cmp	r3, #4
 8013cda:	d106      	bne.n	8013cea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013ce2:	b2da      	uxtb	r2, r3
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013cea:	2300      	movs	r3, #0
}
 8013cec:	4618      	mov	r0, r3
 8013cee:	370c      	adds	r7, #12
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cf6:	4770      	bx	lr

08013cf8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b082      	sub	sp, #8
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d101      	bne.n	8013d0e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013d0a:	2303      	movs	r3, #3
 8013d0c:	e012      	b.n	8013d34 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d14:	b2db      	uxtb	r3, r3
 8013d16:	2b03      	cmp	r3, #3
 8013d18:	d10b      	bne.n	8013d32 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d20:	69db      	ldr	r3, [r3, #28]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d005      	beq.n	8013d32 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d2c:	69db      	ldr	r3, [r3, #28]
 8013d2e:	6878      	ldr	r0, [r7, #4]
 8013d30:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013d32:	2300      	movs	r3, #0
}
 8013d34:	4618      	mov	r0, r3
 8013d36:	3708      	adds	r7, #8
 8013d38:	46bd      	mov	sp, r7
 8013d3a:	bd80      	pop	{r7, pc}

08013d3c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013d3c:	b480      	push	{r7}
 8013d3e:	b087      	sub	sp, #28
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013d48:	697b      	ldr	r3, [r7, #20]
 8013d4a:	781b      	ldrb	r3, [r3, #0]
 8013d4c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013d4e:	697b      	ldr	r3, [r7, #20]
 8013d50:	3301      	adds	r3, #1
 8013d52:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013d54:	697b      	ldr	r3, [r7, #20]
 8013d56:	781b      	ldrb	r3, [r3, #0]
 8013d58:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013d5a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013d5e:	021b      	lsls	r3, r3, #8
 8013d60:	b21a      	sxth	r2, r3
 8013d62:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013d66:	4313      	orrs	r3, r2
 8013d68:	b21b      	sxth	r3, r3
 8013d6a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013d6c:	89fb      	ldrh	r3, [r7, #14]
}
 8013d6e:	4618      	mov	r0, r3
 8013d70:	371c      	adds	r7, #28
 8013d72:	46bd      	mov	sp, r7
 8013d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d78:	4770      	bx	lr
	...

08013d7c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b084      	sub	sp, #16
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
 8013d84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013d86:	2300      	movs	r3, #0
 8013d88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013d8a:	683b      	ldr	r3, [r7, #0]
 8013d8c:	781b      	ldrb	r3, [r3, #0]
 8013d8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013d92:	2b40      	cmp	r3, #64	@ 0x40
 8013d94:	d005      	beq.n	8013da2 <USBD_StdDevReq+0x26>
 8013d96:	2b40      	cmp	r3, #64	@ 0x40
 8013d98:	d853      	bhi.n	8013e42 <USBD_StdDevReq+0xc6>
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d00b      	beq.n	8013db6 <USBD_StdDevReq+0x3a>
 8013d9e:	2b20      	cmp	r3, #32
 8013da0:	d14f      	bne.n	8013e42 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013da8:	689b      	ldr	r3, [r3, #8]
 8013daa:	6839      	ldr	r1, [r7, #0]
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	4798      	blx	r3
 8013db0:	4603      	mov	r3, r0
 8013db2:	73fb      	strb	r3, [r7, #15]
      break;
 8013db4:	e04a      	b.n	8013e4c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013db6:	683b      	ldr	r3, [r7, #0]
 8013db8:	785b      	ldrb	r3, [r3, #1]
 8013dba:	2b09      	cmp	r3, #9
 8013dbc:	d83b      	bhi.n	8013e36 <USBD_StdDevReq+0xba>
 8013dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8013dc4 <USBD_StdDevReq+0x48>)
 8013dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dc4:	08013e19 	.word	0x08013e19
 8013dc8:	08013e2d 	.word	0x08013e2d
 8013dcc:	08013e37 	.word	0x08013e37
 8013dd0:	08013e23 	.word	0x08013e23
 8013dd4:	08013e37 	.word	0x08013e37
 8013dd8:	08013df7 	.word	0x08013df7
 8013ddc:	08013ded 	.word	0x08013ded
 8013de0:	08013e37 	.word	0x08013e37
 8013de4:	08013e0f 	.word	0x08013e0f
 8013de8:	08013e01 	.word	0x08013e01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013dec:	6839      	ldr	r1, [r7, #0]
 8013dee:	6878      	ldr	r0, [r7, #4]
 8013df0:	f000 f9de 	bl	80141b0 <USBD_GetDescriptor>
          break;
 8013df4:	e024      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013df6:	6839      	ldr	r1, [r7, #0]
 8013df8:	6878      	ldr	r0, [r7, #4]
 8013dfa:	f000 fb6d 	bl	80144d8 <USBD_SetAddress>
          break;
 8013dfe:	e01f      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013e00:	6839      	ldr	r1, [r7, #0]
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f000 fbac 	bl	8014560 <USBD_SetConfig>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	73fb      	strb	r3, [r7, #15]
          break;
 8013e0c:	e018      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013e0e:	6839      	ldr	r1, [r7, #0]
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f000 fc4b 	bl	80146ac <USBD_GetConfig>
          break;
 8013e16:	e013      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013e18:	6839      	ldr	r1, [r7, #0]
 8013e1a:	6878      	ldr	r0, [r7, #4]
 8013e1c:	f000 fc7c 	bl	8014718 <USBD_GetStatus>
          break;
 8013e20:	e00e      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013e22:	6839      	ldr	r1, [r7, #0]
 8013e24:	6878      	ldr	r0, [r7, #4]
 8013e26:	f000 fcab 	bl	8014780 <USBD_SetFeature>
          break;
 8013e2a:	e009      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013e2c:	6839      	ldr	r1, [r7, #0]
 8013e2e:	6878      	ldr	r0, [r7, #4]
 8013e30:	f000 fcba 	bl	80147a8 <USBD_ClrFeature>
          break;
 8013e34:	e004      	b.n	8013e40 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013e36:	6839      	ldr	r1, [r7, #0]
 8013e38:	6878      	ldr	r0, [r7, #4]
 8013e3a:	f000 fd11 	bl	8014860 <USBD_CtlError>
          break;
 8013e3e:	bf00      	nop
      }
      break;
 8013e40:	e004      	b.n	8013e4c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013e42:	6839      	ldr	r1, [r7, #0]
 8013e44:	6878      	ldr	r0, [r7, #4]
 8013e46:	f000 fd0b 	bl	8014860 <USBD_CtlError>
      break;
 8013e4a:	bf00      	nop
  }

  return ret;
 8013e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e4e:	4618      	mov	r0, r3
 8013e50:	3710      	adds	r7, #16
 8013e52:	46bd      	mov	sp, r7
 8013e54:	bd80      	pop	{r7, pc}
 8013e56:	bf00      	nop

08013e58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e58:	b580      	push	{r7, lr}
 8013e5a:	b084      	sub	sp, #16
 8013e5c:	af00      	add	r7, sp, #0
 8013e5e:	6078      	str	r0, [r7, #4]
 8013e60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013e62:	2300      	movs	r3, #0
 8013e64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013e66:	683b      	ldr	r3, [r7, #0]
 8013e68:	781b      	ldrb	r3, [r3, #0]
 8013e6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013e6e:	2b40      	cmp	r3, #64	@ 0x40
 8013e70:	d005      	beq.n	8013e7e <USBD_StdItfReq+0x26>
 8013e72:	2b40      	cmp	r3, #64	@ 0x40
 8013e74:	d82f      	bhi.n	8013ed6 <USBD_StdItfReq+0x7e>
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d001      	beq.n	8013e7e <USBD_StdItfReq+0x26>
 8013e7a:	2b20      	cmp	r3, #32
 8013e7c:	d12b      	bne.n	8013ed6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e84:	b2db      	uxtb	r3, r3
 8013e86:	3b01      	subs	r3, #1
 8013e88:	2b02      	cmp	r3, #2
 8013e8a:	d81d      	bhi.n	8013ec8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013e8c:	683b      	ldr	r3, [r7, #0]
 8013e8e:	889b      	ldrh	r3, [r3, #4]
 8013e90:	b2db      	uxtb	r3, r3
 8013e92:	2b01      	cmp	r3, #1
 8013e94:	d813      	bhi.n	8013ebe <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013e9c:	689b      	ldr	r3, [r3, #8]
 8013e9e:	6839      	ldr	r1, [r7, #0]
 8013ea0:	6878      	ldr	r0, [r7, #4]
 8013ea2:	4798      	blx	r3
 8013ea4:	4603      	mov	r3, r0
 8013ea6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013ea8:	683b      	ldr	r3, [r7, #0]
 8013eaa:	88db      	ldrh	r3, [r3, #6]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d110      	bne.n	8013ed2 <USBD_StdItfReq+0x7a>
 8013eb0:	7bfb      	ldrb	r3, [r7, #15]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d10d      	bne.n	8013ed2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013eb6:	6878      	ldr	r0, [r7, #4]
 8013eb8:	f000 fd9d 	bl	80149f6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013ebc:	e009      	b.n	8013ed2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013ebe:	6839      	ldr	r1, [r7, #0]
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f000 fccd 	bl	8014860 <USBD_CtlError>
          break;
 8013ec6:	e004      	b.n	8013ed2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013ec8:	6839      	ldr	r1, [r7, #0]
 8013eca:	6878      	ldr	r0, [r7, #4]
 8013ecc:	f000 fcc8 	bl	8014860 <USBD_CtlError>
          break;
 8013ed0:	e000      	b.n	8013ed4 <USBD_StdItfReq+0x7c>
          break;
 8013ed2:	bf00      	nop
      }
      break;
 8013ed4:	e004      	b.n	8013ee0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013ed6:	6839      	ldr	r1, [r7, #0]
 8013ed8:	6878      	ldr	r0, [r7, #4]
 8013eda:	f000 fcc1 	bl	8014860 <USBD_CtlError>
      break;
 8013ede:	bf00      	nop
  }

  return ret;
 8013ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	3710      	adds	r7, #16
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd80      	pop	{r7, pc}

08013eea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013eea:	b580      	push	{r7, lr}
 8013eec:	b084      	sub	sp, #16
 8013eee:	af00      	add	r7, sp, #0
 8013ef0:	6078      	str	r0, [r7, #4]
 8013ef2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	889b      	ldrh	r3, [r3, #4]
 8013efc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013efe:	683b      	ldr	r3, [r7, #0]
 8013f00:	781b      	ldrb	r3, [r3, #0]
 8013f02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013f06:	2b40      	cmp	r3, #64	@ 0x40
 8013f08:	d007      	beq.n	8013f1a <USBD_StdEPReq+0x30>
 8013f0a:	2b40      	cmp	r3, #64	@ 0x40
 8013f0c:	f200 8145 	bhi.w	801419a <USBD_StdEPReq+0x2b0>
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d00c      	beq.n	8013f2e <USBD_StdEPReq+0x44>
 8013f14:	2b20      	cmp	r3, #32
 8013f16:	f040 8140 	bne.w	801419a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013f20:	689b      	ldr	r3, [r3, #8]
 8013f22:	6839      	ldr	r1, [r7, #0]
 8013f24:	6878      	ldr	r0, [r7, #4]
 8013f26:	4798      	blx	r3
 8013f28:	4603      	mov	r3, r0
 8013f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8013f2c:	e13a      	b.n	80141a4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013f2e:	683b      	ldr	r3, [r7, #0]
 8013f30:	785b      	ldrb	r3, [r3, #1]
 8013f32:	2b03      	cmp	r3, #3
 8013f34:	d007      	beq.n	8013f46 <USBD_StdEPReq+0x5c>
 8013f36:	2b03      	cmp	r3, #3
 8013f38:	f300 8129 	bgt.w	801418e <USBD_StdEPReq+0x2a4>
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d07f      	beq.n	8014040 <USBD_StdEPReq+0x156>
 8013f40:	2b01      	cmp	r3, #1
 8013f42:	d03c      	beq.n	8013fbe <USBD_StdEPReq+0xd4>
 8013f44:	e123      	b.n	801418e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f4c:	b2db      	uxtb	r3, r3
 8013f4e:	2b02      	cmp	r3, #2
 8013f50:	d002      	beq.n	8013f58 <USBD_StdEPReq+0x6e>
 8013f52:	2b03      	cmp	r3, #3
 8013f54:	d016      	beq.n	8013f84 <USBD_StdEPReq+0x9a>
 8013f56:	e02c      	b.n	8013fb2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013f58:	7bbb      	ldrb	r3, [r7, #14]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d00d      	beq.n	8013f7a <USBD_StdEPReq+0x90>
 8013f5e:	7bbb      	ldrb	r3, [r7, #14]
 8013f60:	2b80      	cmp	r3, #128	@ 0x80
 8013f62:	d00a      	beq.n	8013f7a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f64:	7bbb      	ldrb	r3, [r7, #14]
 8013f66:	4619      	mov	r1, r3
 8013f68:	6878      	ldr	r0, [r7, #4]
 8013f6a:	f004 fa33 	bl	80183d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013f6e:	2180      	movs	r1, #128	@ 0x80
 8013f70:	6878      	ldr	r0, [r7, #4]
 8013f72:	f004 fa2f 	bl	80183d4 <USBD_LL_StallEP>
 8013f76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013f78:	e020      	b.n	8013fbc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8013f7a:	6839      	ldr	r1, [r7, #0]
 8013f7c:	6878      	ldr	r0, [r7, #4]
 8013f7e:	f000 fc6f 	bl	8014860 <USBD_CtlError>
              break;
 8013f82:	e01b      	b.n	8013fbc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013f84:	683b      	ldr	r3, [r7, #0]
 8013f86:	885b      	ldrh	r3, [r3, #2]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d10e      	bne.n	8013faa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013f8c:	7bbb      	ldrb	r3, [r7, #14]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d00b      	beq.n	8013faa <USBD_StdEPReq+0xc0>
 8013f92:	7bbb      	ldrb	r3, [r7, #14]
 8013f94:	2b80      	cmp	r3, #128	@ 0x80
 8013f96:	d008      	beq.n	8013faa <USBD_StdEPReq+0xc0>
 8013f98:	683b      	ldr	r3, [r7, #0]
 8013f9a:	88db      	ldrh	r3, [r3, #6]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d104      	bne.n	8013faa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013fa0:	7bbb      	ldrb	r3, [r7, #14]
 8013fa2:	4619      	mov	r1, r3
 8013fa4:	6878      	ldr	r0, [r7, #4]
 8013fa6:	f004 fa15 	bl	80183d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013faa:	6878      	ldr	r0, [r7, #4]
 8013fac:	f000 fd23 	bl	80149f6 <USBD_CtlSendStatus>

              break;
 8013fb0:	e004      	b.n	8013fbc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013fb2:	6839      	ldr	r1, [r7, #0]
 8013fb4:	6878      	ldr	r0, [r7, #4]
 8013fb6:	f000 fc53 	bl	8014860 <USBD_CtlError>
              break;
 8013fba:	bf00      	nop
          }
          break;
 8013fbc:	e0ec      	b.n	8014198 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013fc4:	b2db      	uxtb	r3, r3
 8013fc6:	2b02      	cmp	r3, #2
 8013fc8:	d002      	beq.n	8013fd0 <USBD_StdEPReq+0xe6>
 8013fca:	2b03      	cmp	r3, #3
 8013fcc:	d016      	beq.n	8013ffc <USBD_StdEPReq+0x112>
 8013fce:	e030      	b.n	8014032 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013fd0:	7bbb      	ldrb	r3, [r7, #14]
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d00d      	beq.n	8013ff2 <USBD_StdEPReq+0x108>
 8013fd6:	7bbb      	ldrb	r3, [r7, #14]
 8013fd8:	2b80      	cmp	r3, #128	@ 0x80
 8013fda:	d00a      	beq.n	8013ff2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013fdc:	7bbb      	ldrb	r3, [r7, #14]
 8013fde:	4619      	mov	r1, r3
 8013fe0:	6878      	ldr	r0, [r7, #4]
 8013fe2:	f004 f9f7 	bl	80183d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013fe6:	2180      	movs	r1, #128	@ 0x80
 8013fe8:	6878      	ldr	r0, [r7, #4]
 8013fea:	f004 f9f3 	bl	80183d4 <USBD_LL_StallEP>
 8013fee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013ff0:	e025      	b.n	801403e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013ff2:	6839      	ldr	r1, [r7, #0]
 8013ff4:	6878      	ldr	r0, [r7, #4]
 8013ff6:	f000 fc33 	bl	8014860 <USBD_CtlError>
              break;
 8013ffa:	e020      	b.n	801403e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013ffc:	683b      	ldr	r3, [r7, #0]
 8013ffe:	885b      	ldrh	r3, [r3, #2]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d11b      	bne.n	801403c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014004:	7bbb      	ldrb	r3, [r7, #14]
 8014006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801400a:	2b00      	cmp	r3, #0
 801400c:	d004      	beq.n	8014018 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801400e:	7bbb      	ldrb	r3, [r7, #14]
 8014010:	4619      	mov	r1, r3
 8014012:	6878      	ldr	r0, [r7, #4]
 8014014:	f004 f9fd 	bl	8018412 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014018:	6878      	ldr	r0, [r7, #4]
 801401a:	f000 fcec 	bl	80149f6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014024:	689b      	ldr	r3, [r3, #8]
 8014026:	6839      	ldr	r1, [r7, #0]
 8014028:	6878      	ldr	r0, [r7, #4]
 801402a:	4798      	blx	r3
 801402c:	4603      	mov	r3, r0
 801402e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8014030:	e004      	b.n	801403c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8014032:	6839      	ldr	r1, [r7, #0]
 8014034:	6878      	ldr	r0, [r7, #4]
 8014036:	f000 fc13 	bl	8014860 <USBD_CtlError>
              break;
 801403a:	e000      	b.n	801403e <USBD_StdEPReq+0x154>
              break;
 801403c:	bf00      	nop
          }
          break;
 801403e:	e0ab      	b.n	8014198 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014046:	b2db      	uxtb	r3, r3
 8014048:	2b02      	cmp	r3, #2
 801404a:	d002      	beq.n	8014052 <USBD_StdEPReq+0x168>
 801404c:	2b03      	cmp	r3, #3
 801404e:	d032      	beq.n	80140b6 <USBD_StdEPReq+0x1cc>
 8014050:	e097      	b.n	8014182 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014052:	7bbb      	ldrb	r3, [r7, #14]
 8014054:	2b00      	cmp	r3, #0
 8014056:	d007      	beq.n	8014068 <USBD_StdEPReq+0x17e>
 8014058:	7bbb      	ldrb	r3, [r7, #14]
 801405a:	2b80      	cmp	r3, #128	@ 0x80
 801405c:	d004      	beq.n	8014068 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801405e:	6839      	ldr	r1, [r7, #0]
 8014060:	6878      	ldr	r0, [r7, #4]
 8014062:	f000 fbfd 	bl	8014860 <USBD_CtlError>
                break;
 8014066:	e091      	b.n	801418c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014068:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801406c:	2b00      	cmp	r3, #0
 801406e:	da0b      	bge.n	8014088 <USBD_StdEPReq+0x19e>
 8014070:	7bbb      	ldrb	r3, [r7, #14]
 8014072:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014076:	4613      	mov	r3, r2
 8014078:	009b      	lsls	r3, r3, #2
 801407a:	4413      	add	r3, r2
 801407c:	009b      	lsls	r3, r3, #2
 801407e:	3310      	adds	r3, #16
 8014080:	687a      	ldr	r2, [r7, #4]
 8014082:	4413      	add	r3, r2
 8014084:	3304      	adds	r3, #4
 8014086:	e00b      	b.n	80140a0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014088:	7bbb      	ldrb	r3, [r7, #14]
 801408a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801408e:	4613      	mov	r3, r2
 8014090:	009b      	lsls	r3, r3, #2
 8014092:	4413      	add	r3, r2
 8014094:	009b      	lsls	r3, r3, #2
 8014096:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801409a:	687a      	ldr	r2, [r7, #4]
 801409c:	4413      	add	r3, r2
 801409e:	3304      	adds	r3, #4
 80140a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80140a2:	68bb      	ldr	r3, [r7, #8]
 80140a4:	2200      	movs	r2, #0
 80140a6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	2202      	movs	r2, #2
 80140ac:	4619      	mov	r1, r3
 80140ae:	6878      	ldr	r0, [r7, #4]
 80140b0:	f000 fc47 	bl	8014942 <USBD_CtlSendData>
              break;
 80140b4:	e06a      	b.n	801418c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80140b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	da11      	bge.n	80140e2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80140be:	7bbb      	ldrb	r3, [r7, #14]
 80140c0:	f003 020f 	and.w	r2, r3, #15
 80140c4:	6879      	ldr	r1, [r7, #4]
 80140c6:	4613      	mov	r3, r2
 80140c8:	009b      	lsls	r3, r3, #2
 80140ca:	4413      	add	r3, r2
 80140cc:	009b      	lsls	r3, r3, #2
 80140ce:	440b      	add	r3, r1
 80140d0:	3324      	adds	r3, #36	@ 0x24
 80140d2:	881b      	ldrh	r3, [r3, #0]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d117      	bne.n	8014108 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80140d8:	6839      	ldr	r1, [r7, #0]
 80140da:	6878      	ldr	r0, [r7, #4]
 80140dc:	f000 fbc0 	bl	8014860 <USBD_CtlError>
                  break;
 80140e0:	e054      	b.n	801418c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80140e2:	7bbb      	ldrb	r3, [r7, #14]
 80140e4:	f003 020f 	and.w	r2, r3, #15
 80140e8:	6879      	ldr	r1, [r7, #4]
 80140ea:	4613      	mov	r3, r2
 80140ec:	009b      	lsls	r3, r3, #2
 80140ee:	4413      	add	r3, r2
 80140f0:	009b      	lsls	r3, r3, #2
 80140f2:	440b      	add	r3, r1
 80140f4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80140f8:	881b      	ldrh	r3, [r3, #0]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d104      	bne.n	8014108 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80140fe:	6839      	ldr	r1, [r7, #0]
 8014100:	6878      	ldr	r0, [r7, #4]
 8014102:	f000 fbad 	bl	8014860 <USBD_CtlError>
                  break;
 8014106:	e041      	b.n	801418c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014108:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801410c:	2b00      	cmp	r3, #0
 801410e:	da0b      	bge.n	8014128 <USBD_StdEPReq+0x23e>
 8014110:	7bbb      	ldrb	r3, [r7, #14]
 8014112:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014116:	4613      	mov	r3, r2
 8014118:	009b      	lsls	r3, r3, #2
 801411a:	4413      	add	r3, r2
 801411c:	009b      	lsls	r3, r3, #2
 801411e:	3310      	adds	r3, #16
 8014120:	687a      	ldr	r2, [r7, #4]
 8014122:	4413      	add	r3, r2
 8014124:	3304      	adds	r3, #4
 8014126:	e00b      	b.n	8014140 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014128:	7bbb      	ldrb	r3, [r7, #14]
 801412a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801412e:	4613      	mov	r3, r2
 8014130:	009b      	lsls	r3, r3, #2
 8014132:	4413      	add	r3, r2
 8014134:	009b      	lsls	r3, r3, #2
 8014136:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801413a:	687a      	ldr	r2, [r7, #4]
 801413c:	4413      	add	r3, r2
 801413e:	3304      	adds	r3, #4
 8014140:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014142:	7bbb      	ldrb	r3, [r7, #14]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d002      	beq.n	801414e <USBD_StdEPReq+0x264>
 8014148:	7bbb      	ldrb	r3, [r7, #14]
 801414a:	2b80      	cmp	r3, #128	@ 0x80
 801414c:	d103      	bne.n	8014156 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801414e:	68bb      	ldr	r3, [r7, #8]
 8014150:	2200      	movs	r2, #0
 8014152:	601a      	str	r2, [r3, #0]
 8014154:	e00e      	b.n	8014174 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014156:	7bbb      	ldrb	r3, [r7, #14]
 8014158:	4619      	mov	r1, r3
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f004 f978 	bl	8018450 <USBD_LL_IsStallEP>
 8014160:	4603      	mov	r3, r0
 8014162:	2b00      	cmp	r3, #0
 8014164:	d003      	beq.n	801416e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014166:	68bb      	ldr	r3, [r7, #8]
 8014168:	2201      	movs	r2, #1
 801416a:	601a      	str	r2, [r3, #0]
 801416c:	e002      	b.n	8014174 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	2200      	movs	r2, #0
 8014172:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014174:	68bb      	ldr	r3, [r7, #8]
 8014176:	2202      	movs	r2, #2
 8014178:	4619      	mov	r1, r3
 801417a:	6878      	ldr	r0, [r7, #4]
 801417c:	f000 fbe1 	bl	8014942 <USBD_CtlSendData>
              break;
 8014180:	e004      	b.n	801418c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8014182:	6839      	ldr	r1, [r7, #0]
 8014184:	6878      	ldr	r0, [r7, #4]
 8014186:	f000 fb6b 	bl	8014860 <USBD_CtlError>
              break;
 801418a:	bf00      	nop
          }
          break;
 801418c:	e004      	b.n	8014198 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801418e:	6839      	ldr	r1, [r7, #0]
 8014190:	6878      	ldr	r0, [r7, #4]
 8014192:	f000 fb65 	bl	8014860 <USBD_CtlError>
          break;
 8014196:	bf00      	nop
      }
      break;
 8014198:	e004      	b.n	80141a4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801419a:	6839      	ldr	r1, [r7, #0]
 801419c:	6878      	ldr	r0, [r7, #4]
 801419e:	f000 fb5f 	bl	8014860 <USBD_CtlError>
      break;
 80141a2:	bf00      	nop
  }

  return ret;
 80141a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80141a6:	4618      	mov	r0, r3
 80141a8:	3710      	adds	r7, #16
 80141aa:	46bd      	mov	sp, r7
 80141ac:	bd80      	pop	{r7, pc}
	...

080141b0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80141b0:	b580      	push	{r7, lr}
 80141b2:	b084      	sub	sp, #16
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	6078      	str	r0, [r7, #4]
 80141b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80141ba:	2300      	movs	r3, #0
 80141bc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80141be:	2300      	movs	r3, #0
 80141c0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80141c2:	2300      	movs	r3, #0
 80141c4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80141c6:	683b      	ldr	r3, [r7, #0]
 80141c8:	885b      	ldrh	r3, [r3, #2]
 80141ca:	0a1b      	lsrs	r3, r3, #8
 80141cc:	b29b      	uxth	r3, r3
 80141ce:	3b01      	subs	r3, #1
 80141d0:	2b0e      	cmp	r3, #14
 80141d2:	f200 8152 	bhi.w	801447a <USBD_GetDescriptor+0x2ca>
 80141d6:	a201      	add	r2, pc, #4	@ (adr r2, 80141dc <USBD_GetDescriptor+0x2c>)
 80141d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141dc:	0801424d 	.word	0x0801424d
 80141e0:	08014265 	.word	0x08014265
 80141e4:	080142a5 	.word	0x080142a5
 80141e8:	0801447b 	.word	0x0801447b
 80141ec:	0801447b 	.word	0x0801447b
 80141f0:	0801441b 	.word	0x0801441b
 80141f4:	08014447 	.word	0x08014447
 80141f8:	0801447b 	.word	0x0801447b
 80141fc:	0801447b 	.word	0x0801447b
 8014200:	0801447b 	.word	0x0801447b
 8014204:	0801447b 	.word	0x0801447b
 8014208:	0801447b 	.word	0x0801447b
 801420c:	0801447b 	.word	0x0801447b
 8014210:	0801447b 	.word	0x0801447b
 8014214:	08014219 	.word	0x08014219
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801421e:	69db      	ldr	r3, [r3, #28]
 8014220:	2b00      	cmp	r3, #0
 8014222:	d00b      	beq.n	801423c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801422a:	69db      	ldr	r3, [r3, #28]
 801422c:	687a      	ldr	r2, [r7, #4]
 801422e:	7c12      	ldrb	r2, [r2, #16]
 8014230:	f107 0108 	add.w	r1, r7, #8
 8014234:	4610      	mov	r0, r2
 8014236:	4798      	blx	r3
 8014238:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801423a:	e126      	b.n	801448a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801423c:	6839      	ldr	r1, [r7, #0]
 801423e:	6878      	ldr	r0, [r7, #4]
 8014240:	f000 fb0e 	bl	8014860 <USBD_CtlError>
        err++;
 8014244:	7afb      	ldrb	r3, [r7, #11]
 8014246:	3301      	adds	r3, #1
 8014248:	72fb      	strb	r3, [r7, #11]
      break;
 801424a:	e11e      	b.n	801448a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	687a      	ldr	r2, [r7, #4]
 8014256:	7c12      	ldrb	r2, [r2, #16]
 8014258:	f107 0108 	add.w	r1, r7, #8
 801425c:	4610      	mov	r0, r2
 801425e:	4798      	blx	r3
 8014260:	60f8      	str	r0, [r7, #12]
      break;
 8014262:	e112      	b.n	801448a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	7c1b      	ldrb	r3, [r3, #16]
 8014268:	2b00      	cmp	r3, #0
 801426a:	d10d      	bne.n	8014288 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014274:	f107 0208 	add.w	r2, r7, #8
 8014278:	4610      	mov	r0, r2
 801427a:	4798      	blx	r3
 801427c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	3301      	adds	r3, #1
 8014282:	2202      	movs	r2, #2
 8014284:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014286:	e100      	b.n	801448a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014290:	f107 0208 	add.w	r2, r7, #8
 8014294:	4610      	mov	r0, r2
 8014296:	4798      	blx	r3
 8014298:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	3301      	adds	r3, #1
 801429e:	2202      	movs	r2, #2
 80142a0:	701a      	strb	r2, [r3, #0]
      break;
 80142a2:	e0f2      	b.n	801448a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80142a4:	683b      	ldr	r3, [r7, #0]
 80142a6:	885b      	ldrh	r3, [r3, #2]
 80142a8:	b2db      	uxtb	r3, r3
 80142aa:	2b05      	cmp	r3, #5
 80142ac:	f200 80ac 	bhi.w	8014408 <USBD_GetDescriptor+0x258>
 80142b0:	a201      	add	r2, pc, #4	@ (adr r2, 80142b8 <USBD_GetDescriptor+0x108>)
 80142b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142b6:	bf00      	nop
 80142b8:	080142d1 	.word	0x080142d1
 80142bc:	08014305 	.word	0x08014305
 80142c0:	08014339 	.word	0x08014339
 80142c4:	0801436d 	.word	0x0801436d
 80142c8:	080143a1 	.word	0x080143a1
 80142cc:	080143d5 	.word	0x080143d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142d6:	685b      	ldr	r3, [r3, #4]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d00b      	beq.n	80142f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142e2:	685b      	ldr	r3, [r3, #4]
 80142e4:	687a      	ldr	r2, [r7, #4]
 80142e6:	7c12      	ldrb	r2, [r2, #16]
 80142e8:	f107 0108 	add.w	r1, r7, #8
 80142ec:	4610      	mov	r0, r2
 80142ee:	4798      	blx	r3
 80142f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80142f2:	e091      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80142f4:	6839      	ldr	r1, [r7, #0]
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f000 fab2 	bl	8014860 <USBD_CtlError>
            err++;
 80142fc:	7afb      	ldrb	r3, [r7, #11]
 80142fe:	3301      	adds	r3, #1
 8014300:	72fb      	strb	r3, [r7, #11]
          break;
 8014302:	e089      	b.n	8014418 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801430a:	689b      	ldr	r3, [r3, #8]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d00b      	beq.n	8014328 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014316:	689b      	ldr	r3, [r3, #8]
 8014318:	687a      	ldr	r2, [r7, #4]
 801431a:	7c12      	ldrb	r2, [r2, #16]
 801431c:	f107 0108 	add.w	r1, r7, #8
 8014320:	4610      	mov	r0, r2
 8014322:	4798      	blx	r3
 8014324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014326:	e077      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014328:	6839      	ldr	r1, [r7, #0]
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f000 fa98 	bl	8014860 <USBD_CtlError>
            err++;
 8014330:	7afb      	ldrb	r3, [r7, #11]
 8014332:	3301      	adds	r3, #1
 8014334:	72fb      	strb	r3, [r7, #11]
          break;
 8014336:	e06f      	b.n	8014418 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801433e:	68db      	ldr	r3, [r3, #12]
 8014340:	2b00      	cmp	r3, #0
 8014342:	d00b      	beq.n	801435c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	687a      	ldr	r2, [r7, #4]
 801434e:	7c12      	ldrb	r2, [r2, #16]
 8014350:	f107 0108 	add.w	r1, r7, #8
 8014354:	4610      	mov	r0, r2
 8014356:	4798      	blx	r3
 8014358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801435a:	e05d      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801435c:	6839      	ldr	r1, [r7, #0]
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f000 fa7e 	bl	8014860 <USBD_CtlError>
            err++;
 8014364:	7afb      	ldrb	r3, [r7, #11]
 8014366:	3301      	adds	r3, #1
 8014368:	72fb      	strb	r3, [r7, #11]
          break;
 801436a:	e055      	b.n	8014418 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014372:	691b      	ldr	r3, [r3, #16]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d00b      	beq.n	8014390 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801437e:	691b      	ldr	r3, [r3, #16]
 8014380:	687a      	ldr	r2, [r7, #4]
 8014382:	7c12      	ldrb	r2, [r2, #16]
 8014384:	f107 0108 	add.w	r1, r7, #8
 8014388:	4610      	mov	r0, r2
 801438a:	4798      	blx	r3
 801438c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801438e:	e043      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014390:	6839      	ldr	r1, [r7, #0]
 8014392:	6878      	ldr	r0, [r7, #4]
 8014394:	f000 fa64 	bl	8014860 <USBD_CtlError>
            err++;
 8014398:	7afb      	ldrb	r3, [r7, #11]
 801439a:	3301      	adds	r3, #1
 801439c:	72fb      	strb	r3, [r7, #11]
          break;
 801439e:	e03b      	b.n	8014418 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143a6:	695b      	ldr	r3, [r3, #20]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d00b      	beq.n	80143c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143b2:	695b      	ldr	r3, [r3, #20]
 80143b4:	687a      	ldr	r2, [r7, #4]
 80143b6:	7c12      	ldrb	r2, [r2, #16]
 80143b8:	f107 0108 	add.w	r1, r7, #8
 80143bc:	4610      	mov	r0, r2
 80143be:	4798      	blx	r3
 80143c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143c2:	e029      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143c4:	6839      	ldr	r1, [r7, #0]
 80143c6:	6878      	ldr	r0, [r7, #4]
 80143c8:	f000 fa4a 	bl	8014860 <USBD_CtlError>
            err++;
 80143cc:	7afb      	ldrb	r3, [r7, #11]
 80143ce:	3301      	adds	r3, #1
 80143d0:	72fb      	strb	r3, [r7, #11]
          break;
 80143d2:	e021      	b.n	8014418 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143da:	699b      	ldr	r3, [r3, #24]
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d00b      	beq.n	80143f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80143e6:	699b      	ldr	r3, [r3, #24]
 80143e8:	687a      	ldr	r2, [r7, #4]
 80143ea:	7c12      	ldrb	r2, [r2, #16]
 80143ec:	f107 0108 	add.w	r1, r7, #8
 80143f0:	4610      	mov	r0, r2
 80143f2:	4798      	blx	r3
 80143f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80143f6:	e00f      	b.n	8014418 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80143f8:	6839      	ldr	r1, [r7, #0]
 80143fa:	6878      	ldr	r0, [r7, #4]
 80143fc:	f000 fa30 	bl	8014860 <USBD_CtlError>
            err++;
 8014400:	7afb      	ldrb	r3, [r7, #11]
 8014402:	3301      	adds	r3, #1
 8014404:	72fb      	strb	r3, [r7, #11]
          break;
 8014406:	e007      	b.n	8014418 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014408:	6839      	ldr	r1, [r7, #0]
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f000 fa28 	bl	8014860 <USBD_CtlError>
          err++;
 8014410:	7afb      	ldrb	r3, [r7, #11]
 8014412:	3301      	adds	r3, #1
 8014414:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014416:	bf00      	nop
      }
      break;
 8014418:	e037      	b.n	801448a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	7c1b      	ldrb	r3, [r3, #16]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d109      	bne.n	8014436 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801442a:	f107 0208 	add.w	r2, r7, #8
 801442e:	4610      	mov	r0, r2
 8014430:	4798      	blx	r3
 8014432:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014434:	e029      	b.n	801448a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014436:	6839      	ldr	r1, [r7, #0]
 8014438:	6878      	ldr	r0, [r7, #4]
 801443a:	f000 fa11 	bl	8014860 <USBD_CtlError>
        err++;
 801443e:	7afb      	ldrb	r3, [r7, #11]
 8014440:	3301      	adds	r3, #1
 8014442:	72fb      	strb	r3, [r7, #11]
      break;
 8014444:	e021      	b.n	801448a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	7c1b      	ldrb	r3, [r3, #16]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d10d      	bne.n	801446a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014456:	f107 0208 	add.w	r2, r7, #8
 801445a:	4610      	mov	r0, r2
 801445c:	4798      	blx	r3
 801445e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014460:	68fb      	ldr	r3, [r7, #12]
 8014462:	3301      	adds	r3, #1
 8014464:	2207      	movs	r2, #7
 8014466:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014468:	e00f      	b.n	801448a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801446a:	6839      	ldr	r1, [r7, #0]
 801446c:	6878      	ldr	r0, [r7, #4]
 801446e:	f000 f9f7 	bl	8014860 <USBD_CtlError>
        err++;
 8014472:	7afb      	ldrb	r3, [r7, #11]
 8014474:	3301      	adds	r3, #1
 8014476:	72fb      	strb	r3, [r7, #11]
      break;
 8014478:	e007      	b.n	801448a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801447a:	6839      	ldr	r1, [r7, #0]
 801447c:	6878      	ldr	r0, [r7, #4]
 801447e:	f000 f9ef 	bl	8014860 <USBD_CtlError>
      err++;
 8014482:	7afb      	ldrb	r3, [r7, #11]
 8014484:	3301      	adds	r3, #1
 8014486:	72fb      	strb	r3, [r7, #11]
      break;
 8014488:	bf00      	nop
  }

  if (err != 0U)
 801448a:	7afb      	ldrb	r3, [r7, #11]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d11e      	bne.n	80144ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	88db      	ldrh	r3, [r3, #6]
 8014494:	2b00      	cmp	r3, #0
 8014496:	d016      	beq.n	80144c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014498:	893b      	ldrh	r3, [r7, #8]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d00e      	beq.n	80144bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801449e:	683b      	ldr	r3, [r7, #0]
 80144a0:	88da      	ldrh	r2, [r3, #6]
 80144a2:	893b      	ldrh	r3, [r7, #8]
 80144a4:	4293      	cmp	r3, r2
 80144a6:	bf28      	it	cs
 80144a8:	4613      	movcs	r3, r2
 80144aa:	b29b      	uxth	r3, r3
 80144ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80144ae:	893b      	ldrh	r3, [r7, #8]
 80144b0:	461a      	mov	r2, r3
 80144b2:	68f9      	ldr	r1, [r7, #12]
 80144b4:	6878      	ldr	r0, [r7, #4]
 80144b6:	f000 fa44 	bl	8014942 <USBD_CtlSendData>
 80144ba:	e009      	b.n	80144d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80144bc:	6839      	ldr	r1, [r7, #0]
 80144be:	6878      	ldr	r0, [r7, #4]
 80144c0:	f000 f9ce 	bl	8014860 <USBD_CtlError>
 80144c4:	e004      	b.n	80144d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80144c6:	6878      	ldr	r0, [r7, #4]
 80144c8:	f000 fa95 	bl	80149f6 <USBD_CtlSendStatus>
 80144cc:	e000      	b.n	80144d0 <USBD_GetDescriptor+0x320>
    return;
 80144ce:	bf00      	nop
  }
}
 80144d0:	3710      	adds	r7, #16
 80144d2:	46bd      	mov	sp, r7
 80144d4:	bd80      	pop	{r7, pc}
 80144d6:	bf00      	nop

080144d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	b084      	sub	sp, #16
 80144dc:	af00      	add	r7, sp, #0
 80144de:	6078      	str	r0, [r7, #4]
 80144e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80144e2:	683b      	ldr	r3, [r7, #0]
 80144e4:	889b      	ldrh	r3, [r3, #4]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d131      	bne.n	801454e <USBD_SetAddress+0x76>
 80144ea:	683b      	ldr	r3, [r7, #0]
 80144ec:	88db      	ldrh	r3, [r3, #6]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d12d      	bne.n	801454e <USBD_SetAddress+0x76>
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	885b      	ldrh	r3, [r3, #2]
 80144f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80144f8:	d829      	bhi.n	801454e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80144fa:	683b      	ldr	r3, [r7, #0]
 80144fc:	885b      	ldrh	r3, [r3, #2]
 80144fe:	b2db      	uxtb	r3, r3
 8014500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014504:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801450c:	b2db      	uxtb	r3, r3
 801450e:	2b03      	cmp	r3, #3
 8014510:	d104      	bne.n	801451c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014512:	6839      	ldr	r1, [r7, #0]
 8014514:	6878      	ldr	r0, [r7, #4]
 8014516:	f000 f9a3 	bl	8014860 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801451a:	e01d      	b.n	8014558 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	7bfa      	ldrb	r2, [r7, #15]
 8014520:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014524:	7bfb      	ldrb	r3, [r7, #15]
 8014526:	4619      	mov	r1, r3
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f003 ffbd 	bl	80184a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801452e:	6878      	ldr	r0, [r7, #4]
 8014530:	f000 fa61 	bl	80149f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014534:	7bfb      	ldrb	r3, [r7, #15]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d004      	beq.n	8014544 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	2202      	movs	r2, #2
 801453e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014542:	e009      	b.n	8014558 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	2201      	movs	r2, #1
 8014548:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801454c:	e004      	b.n	8014558 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801454e:	6839      	ldr	r1, [r7, #0]
 8014550:	6878      	ldr	r0, [r7, #4]
 8014552:	f000 f985 	bl	8014860 <USBD_CtlError>
  }
}
 8014556:	bf00      	nop
 8014558:	bf00      	nop
 801455a:	3710      	adds	r7, #16
 801455c:	46bd      	mov	sp, r7
 801455e:	bd80      	pop	{r7, pc}

08014560 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b084      	sub	sp, #16
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
 8014568:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801456a:	2300      	movs	r3, #0
 801456c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801456e:	683b      	ldr	r3, [r7, #0]
 8014570:	885b      	ldrh	r3, [r3, #2]
 8014572:	b2da      	uxtb	r2, r3
 8014574:	4b4c      	ldr	r3, [pc, #304]	@ (80146a8 <USBD_SetConfig+0x148>)
 8014576:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014578:	4b4b      	ldr	r3, [pc, #300]	@ (80146a8 <USBD_SetConfig+0x148>)
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	2b01      	cmp	r3, #1
 801457e:	d905      	bls.n	801458c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014580:	6839      	ldr	r1, [r7, #0]
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f000 f96c 	bl	8014860 <USBD_CtlError>
    return USBD_FAIL;
 8014588:	2303      	movs	r3, #3
 801458a:	e088      	b.n	801469e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014592:	b2db      	uxtb	r3, r3
 8014594:	2b02      	cmp	r3, #2
 8014596:	d002      	beq.n	801459e <USBD_SetConfig+0x3e>
 8014598:	2b03      	cmp	r3, #3
 801459a:	d025      	beq.n	80145e8 <USBD_SetConfig+0x88>
 801459c:	e071      	b.n	8014682 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801459e:	4b42      	ldr	r3, [pc, #264]	@ (80146a8 <USBD_SetConfig+0x148>)
 80145a0:	781b      	ldrb	r3, [r3, #0]
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	d01c      	beq.n	80145e0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80145a6:	4b40      	ldr	r3, [pc, #256]	@ (80146a8 <USBD_SetConfig+0x148>)
 80145a8:	781b      	ldrb	r3, [r3, #0]
 80145aa:	461a      	mov	r2, r3
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80145b0:	4b3d      	ldr	r3, [pc, #244]	@ (80146a8 <USBD_SetConfig+0x148>)
 80145b2:	781b      	ldrb	r3, [r3, #0]
 80145b4:	4619      	mov	r1, r3
 80145b6:	6878      	ldr	r0, [r7, #4]
 80145b8:	f7ff f990 	bl	80138dc <USBD_SetClassConfig>
 80145bc:	4603      	mov	r3, r0
 80145be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80145c0:	7bfb      	ldrb	r3, [r7, #15]
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	d004      	beq.n	80145d0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80145c6:	6839      	ldr	r1, [r7, #0]
 80145c8:	6878      	ldr	r0, [r7, #4]
 80145ca:	f000 f949 	bl	8014860 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80145ce:	e065      	b.n	801469c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80145d0:	6878      	ldr	r0, [r7, #4]
 80145d2:	f000 fa10 	bl	80149f6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	2203      	movs	r2, #3
 80145da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80145de:	e05d      	b.n	801469c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80145e0:	6878      	ldr	r0, [r7, #4]
 80145e2:	f000 fa08 	bl	80149f6 <USBD_CtlSendStatus>
      break;
 80145e6:	e059      	b.n	801469c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80145e8:	4b2f      	ldr	r3, [pc, #188]	@ (80146a8 <USBD_SetConfig+0x148>)
 80145ea:	781b      	ldrb	r3, [r3, #0]
 80145ec:	2b00      	cmp	r3, #0
 80145ee:	d112      	bne.n	8014616 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	2202      	movs	r2, #2
 80145f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80145f8:	4b2b      	ldr	r3, [pc, #172]	@ (80146a8 <USBD_SetConfig+0x148>)
 80145fa:	781b      	ldrb	r3, [r3, #0]
 80145fc:	461a      	mov	r2, r3
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014602:	4b29      	ldr	r3, [pc, #164]	@ (80146a8 <USBD_SetConfig+0x148>)
 8014604:	781b      	ldrb	r3, [r3, #0]
 8014606:	4619      	mov	r1, r3
 8014608:	6878      	ldr	r0, [r7, #4]
 801460a:	f7ff f983 	bl	8013914 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801460e:	6878      	ldr	r0, [r7, #4]
 8014610:	f000 f9f1 	bl	80149f6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014614:	e042      	b.n	801469c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8014616:	4b24      	ldr	r3, [pc, #144]	@ (80146a8 <USBD_SetConfig+0x148>)
 8014618:	781b      	ldrb	r3, [r3, #0]
 801461a:	461a      	mov	r2, r3
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	685b      	ldr	r3, [r3, #4]
 8014620:	429a      	cmp	r2, r3
 8014622:	d02a      	beq.n	801467a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	685b      	ldr	r3, [r3, #4]
 8014628:	b2db      	uxtb	r3, r3
 801462a:	4619      	mov	r1, r3
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f7ff f971 	bl	8013914 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8014632:	4b1d      	ldr	r3, [pc, #116]	@ (80146a8 <USBD_SetConfig+0x148>)
 8014634:	781b      	ldrb	r3, [r3, #0]
 8014636:	461a      	mov	r2, r3
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801463c:	4b1a      	ldr	r3, [pc, #104]	@ (80146a8 <USBD_SetConfig+0x148>)
 801463e:	781b      	ldrb	r3, [r3, #0]
 8014640:	4619      	mov	r1, r3
 8014642:	6878      	ldr	r0, [r7, #4]
 8014644:	f7ff f94a 	bl	80138dc <USBD_SetClassConfig>
 8014648:	4603      	mov	r3, r0
 801464a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801464c:	7bfb      	ldrb	r3, [r7, #15]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d00f      	beq.n	8014672 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8014652:	6839      	ldr	r1, [r7, #0]
 8014654:	6878      	ldr	r0, [r7, #4]
 8014656:	f000 f903 	bl	8014860 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	685b      	ldr	r3, [r3, #4]
 801465e:	b2db      	uxtb	r3, r3
 8014660:	4619      	mov	r1, r3
 8014662:	6878      	ldr	r0, [r7, #4]
 8014664:	f7ff f956 	bl	8013914 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	2202      	movs	r2, #2
 801466c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014670:	e014      	b.n	801469c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8014672:	6878      	ldr	r0, [r7, #4]
 8014674:	f000 f9bf 	bl	80149f6 <USBD_CtlSendStatus>
      break;
 8014678:	e010      	b.n	801469c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801467a:	6878      	ldr	r0, [r7, #4]
 801467c:	f000 f9bb 	bl	80149f6 <USBD_CtlSendStatus>
      break;
 8014680:	e00c      	b.n	801469c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8014682:	6839      	ldr	r1, [r7, #0]
 8014684:	6878      	ldr	r0, [r7, #4]
 8014686:	f000 f8eb 	bl	8014860 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801468a:	4b07      	ldr	r3, [pc, #28]	@ (80146a8 <USBD_SetConfig+0x148>)
 801468c:	781b      	ldrb	r3, [r3, #0]
 801468e:	4619      	mov	r1, r3
 8014690:	6878      	ldr	r0, [r7, #4]
 8014692:	f7ff f93f 	bl	8013914 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014696:	2303      	movs	r3, #3
 8014698:	73fb      	strb	r3, [r7, #15]
      break;
 801469a:	bf00      	nop
  }

  return ret;
 801469c:	7bfb      	ldrb	r3, [r7, #15]
}
 801469e:	4618      	mov	r0, r3
 80146a0:	3710      	adds	r7, #16
 80146a2:	46bd      	mov	sp, r7
 80146a4:	bd80      	pop	{r7, pc}
 80146a6:	bf00      	nop
 80146a8:	20002991 	.word	0x20002991

080146ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b082      	sub	sp, #8
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	6078      	str	r0, [r7, #4]
 80146b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80146b6:	683b      	ldr	r3, [r7, #0]
 80146b8:	88db      	ldrh	r3, [r3, #6]
 80146ba:	2b01      	cmp	r3, #1
 80146bc:	d004      	beq.n	80146c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80146be:	6839      	ldr	r1, [r7, #0]
 80146c0:	6878      	ldr	r0, [r7, #4]
 80146c2:	f000 f8cd 	bl	8014860 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80146c6:	e023      	b.n	8014710 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80146ce:	b2db      	uxtb	r3, r3
 80146d0:	2b02      	cmp	r3, #2
 80146d2:	dc02      	bgt.n	80146da <USBD_GetConfig+0x2e>
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	dc03      	bgt.n	80146e0 <USBD_GetConfig+0x34>
 80146d8:	e015      	b.n	8014706 <USBD_GetConfig+0x5a>
 80146da:	2b03      	cmp	r3, #3
 80146dc:	d00b      	beq.n	80146f6 <USBD_GetConfig+0x4a>
 80146de:	e012      	b.n	8014706 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	2200      	movs	r2, #0
 80146e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	3308      	adds	r3, #8
 80146ea:	2201      	movs	r2, #1
 80146ec:	4619      	mov	r1, r3
 80146ee:	6878      	ldr	r0, [r7, #4]
 80146f0:	f000 f927 	bl	8014942 <USBD_CtlSendData>
        break;
 80146f4:	e00c      	b.n	8014710 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	3304      	adds	r3, #4
 80146fa:	2201      	movs	r2, #1
 80146fc:	4619      	mov	r1, r3
 80146fe:	6878      	ldr	r0, [r7, #4]
 8014700:	f000 f91f 	bl	8014942 <USBD_CtlSendData>
        break;
 8014704:	e004      	b.n	8014710 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014706:	6839      	ldr	r1, [r7, #0]
 8014708:	6878      	ldr	r0, [r7, #4]
 801470a:	f000 f8a9 	bl	8014860 <USBD_CtlError>
        break;
 801470e:	bf00      	nop
}
 8014710:	bf00      	nop
 8014712:	3708      	adds	r7, #8
 8014714:	46bd      	mov	sp, r7
 8014716:	bd80      	pop	{r7, pc}

08014718 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014718:	b580      	push	{r7, lr}
 801471a:	b082      	sub	sp, #8
 801471c:	af00      	add	r7, sp, #0
 801471e:	6078      	str	r0, [r7, #4]
 8014720:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014728:	b2db      	uxtb	r3, r3
 801472a:	3b01      	subs	r3, #1
 801472c:	2b02      	cmp	r3, #2
 801472e:	d81e      	bhi.n	801476e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014730:	683b      	ldr	r3, [r7, #0]
 8014732:	88db      	ldrh	r3, [r3, #6]
 8014734:	2b02      	cmp	r3, #2
 8014736:	d004      	beq.n	8014742 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014738:	6839      	ldr	r1, [r7, #0]
 801473a:	6878      	ldr	r0, [r7, #4]
 801473c:	f000 f890 	bl	8014860 <USBD_CtlError>
        break;
 8014740:	e01a      	b.n	8014778 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	2201      	movs	r2, #1
 8014746:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801474e:	2b00      	cmp	r3, #0
 8014750:	d005      	beq.n	801475e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	68db      	ldr	r3, [r3, #12]
 8014756:	f043 0202 	orr.w	r2, r3, #2
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	330c      	adds	r3, #12
 8014762:	2202      	movs	r2, #2
 8014764:	4619      	mov	r1, r3
 8014766:	6878      	ldr	r0, [r7, #4]
 8014768:	f000 f8eb 	bl	8014942 <USBD_CtlSendData>
      break;
 801476c:	e004      	b.n	8014778 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801476e:	6839      	ldr	r1, [r7, #0]
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f000 f875 	bl	8014860 <USBD_CtlError>
      break;
 8014776:	bf00      	nop
  }
}
 8014778:	bf00      	nop
 801477a:	3708      	adds	r7, #8
 801477c:	46bd      	mov	sp, r7
 801477e:	bd80      	pop	{r7, pc}

08014780 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b082      	sub	sp, #8
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
 8014788:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801478a:	683b      	ldr	r3, [r7, #0]
 801478c:	885b      	ldrh	r3, [r3, #2]
 801478e:	2b01      	cmp	r3, #1
 8014790:	d106      	bne.n	80147a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	2201      	movs	r2, #1
 8014796:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801479a:	6878      	ldr	r0, [r7, #4]
 801479c:	f000 f92b 	bl	80149f6 <USBD_CtlSendStatus>
  }
}
 80147a0:	bf00      	nop
 80147a2:	3708      	adds	r7, #8
 80147a4:	46bd      	mov	sp, r7
 80147a6:	bd80      	pop	{r7, pc}

080147a8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b082      	sub	sp, #8
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
 80147b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80147b8:	b2db      	uxtb	r3, r3
 80147ba:	3b01      	subs	r3, #1
 80147bc:	2b02      	cmp	r3, #2
 80147be:	d80b      	bhi.n	80147d8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80147c0:	683b      	ldr	r3, [r7, #0]
 80147c2:	885b      	ldrh	r3, [r3, #2]
 80147c4:	2b01      	cmp	r3, #1
 80147c6:	d10c      	bne.n	80147e2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	2200      	movs	r2, #0
 80147cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80147d0:	6878      	ldr	r0, [r7, #4]
 80147d2:	f000 f910 	bl	80149f6 <USBD_CtlSendStatus>
      }
      break;
 80147d6:	e004      	b.n	80147e2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80147d8:	6839      	ldr	r1, [r7, #0]
 80147da:	6878      	ldr	r0, [r7, #4]
 80147dc:	f000 f840 	bl	8014860 <USBD_CtlError>
      break;
 80147e0:	e000      	b.n	80147e4 <USBD_ClrFeature+0x3c>
      break;
 80147e2:	bf00      	nop
  }
}
 80147e4:	bf00      	nop
 80147e6:	3708      	adds	r7, #8
 80147e8:	46bd      	mov	sp, r7
 80147ea:	bd80      	pop	{r7, pc}

080147ec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80147ec:	b580      	push	{r7, lr}
 80147ee:	b084      	sub	sp, #16
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	6078      	str	r0, [r7, #4]
 80147f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80147f6:	683b      	ldr	r3, [r7, #0]
 80147f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	781a      	ldrb	r2, [r3, #0]
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014802:	68fb      	ldr	r3, [r7, #12]
 8014804:	3301      	adds	r3, #1
 8014806:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	781a      	ldrb	r2, [r3, #0]
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014810:	68fb      	ldr	r3, [r7, #12]
 8014812:	3301      	adds	r3, #1
 8014814:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014816:	68f8      	ldr	r0, [r7, #12]
 8014818:	f7ff fa90 	bl	8013d3c <SWAPBYTE>
 801481c:	4603      	mov	r3, r0
 801481e:	461a      	mov	r2, r3
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	3301      	adds	r3, #1
 8014828:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	3301      	adds	r3, #1
 801482e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014830:	68f8      	ldr	r0, [r7, #12]
 8014832:	f7ff fa83 	bl	8013d3c <SWAPBYTE>
 8014836:	4603      	mov	r3, r0
 8014838:	461a      	mov	r2, r3
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	3301      	adds	r3, #1
 8014842:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	3301      	adds	r3, #1
 8014848:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801484a:	68f8      	ldr	r0, [r7, #12]
 801484c:	f7ff fa76 	bl	8013d3c <SWAPBYTE>
 8014850:	4603      	mov	r3, r0
 8014852:	461a      	mov	r2, r3
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	80da      	strh	r2, [r3, #6]
}
 8014858:	bf00      	nop
 801485a:	3710      	adds	r7, #16
 801485c:	46bd      	mov	sp, r7
 801485e:	bd80      	pop	{r7, pc}

08014860 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b082      	sub	sp, #8
 8014864:	af00      	add	r7, sp, #0
 8014866:	6078      	str	r0, [r7, #4]
 8014868:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801486a:	2180      	movs	r1, #128	@ 0x80
 801486c:	6878      	ldr	r0, [r7, #4]
 801486e:	f003 fdb1 	bl	80183d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014872:	2100      	movs	r1, #0
 8014874:	6878      	ldr	r0, [r7, #4]
 8014876:	f003 fdad 	bl	80183d4 <USBD_LL_StallEP>
}
 801487a:	bf00      	nop
 801487c:	3708      	adds	r7, #8
 801487e:	46bd      	mov	sp, r7
 8014880:	bd80      	pop	{r7, pc}

08014882 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014882:	b580      	push	{r7, lr}
 8014884:	b086      	sub	sp, #24
 8014886:	af00      	add	r7, sp, #0
 8014888:	60f8      	str	r0, [r7, #12]
 801488a:	60b9      	str	r1, [r7, #8]
 801488c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801488e:	2300      	movs	r3, #0
 8014890:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	2b00      	cmp	r3, #0
 8014896:	d036      	beq.n	8014906 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801489c:	6938      	ldr	r0, [r7, #16]
 801489e:	f000 f836 	bl	801490e <USBD_GetLen>
 80148a2:	4603      	mov	r3, r0
 80148a4:	3301      	adds	r3, #1
 80148a6:	b29b      	uxth	r3, r3
 80148a8:	005b      	lsls	r3, r3, #1
 80148aa:	b29a      	uxth	r2, r3
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80148b0:	7dfb      	ldrb	r3, [r7, #23]
 80148b2:	68ba      	ldr	r2, [r7, #8]
 80148b4:	4413      	add	r3, r2
 80148b6:	687a      	ldr	r2, [r7, #4]
 80148b8:	7812      	ldrb	r2, [r2, #0]
 80148ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80148bc:	7dfb      	ldrb	r3, [r7, #23]
 80148be:	3301      	adds	r3, #1
 80148c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80148c2:	7dfb      	ldrb	r3, [r7, #23]
 80148c4:	68ba      	ldr	r2, [r7, #8]
 80148c6:	4413      	add	r3, r2
 80148c8:	2203      	movs	r2, #3
 80148ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80148cc:	7dfb      	ldrb	r3, [r7, #23]
 80148ce:	3301      	adds	r3, #1
 80148d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80148d2:	e013      	b.n	80148fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80148d4:	7dfb      	ldrb	r3, [r7, #23]
 80148d6:	68ba      	ldr	r2, [r7, #8]
 80148d8:	4413      	add	r3, r2
 80148da:	693a      	ldr	r2, [r7, #16]
 80148dc:	7812      	ldrb	r2, [r2, #0]
 80148de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80148e0:	693b      	ldr	r3, [r7, #16]
 80148e2:	3301      	adds	r3, #1
 80148e4:	613b      	str	r3, [r7, #16]
    idx++;
 80148e6:	7dfb      	ldrb	r3, [r7, #23]
 80148e8:	3301      	adds	r3, #1
 80148ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80148ec:	7dfb      	ldrb	r3, [r7, #23]
 80148ee:	68ba      	ldr	r2, [r7, #8]
 80148f0:	4413      	add	r3, r2
 80148f2:	2200      	movs	r2, #0
 80148f4:	701a      	strb	r2, [r3, #0]
    idx++;
 80148f6:	7dfb      	ldrb	r3, [r7, #23]
 80148f8:	3301      	adds	r3, #1
 80148fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80148fc:	693b      	ldr	r3, [r7, #16]
 80148fe:	781b      	ldrb	r3, [r3, #0]
 8014900:	2b00      	cmp	r3, #0
 8014902:	d1e7      	bne.n	80148d4 <USBD_GetString+0x52>
 8014904:	e000      	b.n	8014908 <USBD_GetString+0x86>
    return;
 8014906:	bf00      	nop
  }
}
 8014908:	3718      	adds	r7, #24
 801490a:	46bd      	mov	sp, r7
 801490c:	bd80      	pop	{r7, pc}

0801490e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801490e:	b480      	push	{r7}
 8014910:	b085      	sub	sp, #20
 8014912:	af00      	add	r7, sp, #0
 8014914:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014916:	2300      	movs	r3, #0
 8014918:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801491e:	e005      	b.n	801492c <USBD_GetLen+0x1e>
  {
    len++;
 8014920:	7bfb      	ldrb	r3, [r7, #15]
 8014922:	3301      	adds	r3, #1
 8014924:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	3301      	adds	r3, #1
 801492a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801492c:	68bb      	ldr	r3, [r7, #8]
 801492e:	781b      	ldrb	r3, [r3, #0]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d1f5      	bne.n	8014920 <USBD_GetLen+0x12>
  }

  return len;
 8014934:	7bfb      	ldrb	r3, [r7, #15]
}
 8014936:	4618      	mov	r0, r3
 8014938:	3714      	adds	r7, #20
 801493a:	46bd      	mov	sp, r7
 801493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014940:	4770      	bx	lr

08014942 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8014942:	b580      	push	{r7, lr}
 8014944:	b084      	sub	sp, #16
 8014946:	af00      	add	r7, sp, #0
 8014948:	60f8      	str	r0, [r7, #12]
 801494a:	60b9      	str	r1, [r7, #8]
 801494c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801494e:	68fb      	ldr	r3, [r7, #12]
 8014950:	2202      	movs	r2, #2
 8014952:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	687a      	ldr	r2, [r7, #4]
 801495a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	687a      	ldr	r2, [r7, #4]
 8014960:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	68ba      	ldr	r2, [r7, #8]
 8014966:	2100      	movs	r1, #0
 8014968:	68f8      	ldr	r0, [r7, #12]
 801496a:	f003 fdbc 	bl	80184e6 <USBD_LL_Transmit>

  return USBD_OK;
 801496e:	2300      	movs	r3, #0
}
 8014970:	4618      	mov	r0, r3
 8014972:	3710      	adds	r7, #16
 8014974:	46bd      	mov	sp, r7
 8014976:	bd80      	pop	{r7, pc}

08014978 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b084      	sub	sp, #16
 801497c:	af00      	add	r7, sp, #0
 801497e:	60f8      	str	r0, [r7, #12]
 8014980:	60b9      	str	r1, [r7, #8]
 8014982:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	68ba      	ldr	r2, [r7, #8]
 8014988:	2100      	movs	r1, #0
 801498a:	68f8      	ldr	r0, [r7, #12]
 801498c:	f003 fdab 	bl	80184e6 <USBD_LL_Transmit>

  return USBD_OK;
 8014990:	2300      	movs	r3, #0
}
 8014992:	4618      	mov	r0, r3
 8014994:	3710      	adds	r7, #16
 8014996:	46bd      	mov	sp, r7
 8014998:	bd80      	pop	{r7, pc}

0801499a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801499a:	b580      	push	{r7, lr}
 801499c:	b084      	sub	sp, #16
 801499e:	af00      	add	r7, sp, #0
 80149a0:	60f8      	str	r0, [r7, #12]
 80149a2:	60b9      	str	r1, [r7, #8]
 80149a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80149a6:	68fb      	ldr	r3, [r7, #12]
 80149a8:	2203      	movs	r2, #3
 80149aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	687a      	ldr	r2, [r7, #4]
 80149b2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	687a      	ldr	r2, [r7, #4]
 80149ba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149be:	687b      	ldr	r3, [r7, #4]
 80149c0:	68ba      	ldr	r2, [r7, #8]
 80149c2:	2100      	movs	r1, #0
 80149c4:	68f8      	ldr	r0, [r7, #12]
 80149c6:	f003 fdaf 	bl	8018528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149ca:	2300      	movs	r3, #0
}
 80149cc:	4618      	mov	r0, r3
 80149ce:	3710      	adds	r7, #16
 80149d0:	46bd      	mov	sp, r7
 80149d2:	bd80      	pop	{r7, pc}

080149d4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80149d4:	b580      	push	{r7, lr}
 80149d6:	b084      	sub	sp, #16
 80149d8:	af00      	add	r7, sp, #0
 80149da:	60f8      	str	r0, [r7, #12]
 80149dc:	60b9      	str	r1, [r7, #8]
 80149de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	68ba      	ldr	r2, [r7, #8]
 80149e4:	2100      	movs	r1, #0
 80149e6:	68f8      	ldr	r0, [r7, #12]
 80149e8:	f003 fd9e 	bl	8018528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149ec:	2300      	movs	r3, #0
}
 80149ee:	4618      	mov	r0, r3
 80149f0:	3710      	adds	r7, #16
 80149f2:	46bd      	mov	sp, r7
 80149f4:	bd80      	pop	{r7, pc}

080149f6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80149f6:	b580      	push	{r7, lr}
 80149f8:	b082      	sub	sp, #8
 80149fa:	af00      	add	r7, sp, #0
 80149fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	2204      	movs	r2, #4
 8014a02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014a06:	2300      	movs	r3, #0
 8014a08:	2200      	movs	r2, #0
 8014a0a:	2100      	movs	r1, #0
 8014a0c:	6878      	ldr	r0, [r7, #4]
 8014a0e:	f003 fd6a 	bl	80184e6 <USBD_LL_Transmit>

  return USBD_OK;
 8014a12:	2300      	movs	r3, #0
}
 8014a14:	4618      	mov	r0, r3
 8014a16:	3708      	adds	r7, #8
 8014a18:	46bd      	mov	sp, r7
 8014a1a:	bd80      	pop	{r7, pc}

08014a1c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014a1c:	b580      	push	{r7, lr}
 8014a1e:	b082      	sub	sp, #8
 8014a20:	af00      	add	r7, sp, #0
 8014a22:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	2205      	movs	r2, #5
 8014a28:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	2200      	movs	r2, #0
 8014a30:	2100      	movs	r1, #0
 8014a32:	6878      	ldr	r0, [r7, #4]
 8014a34:	f003 fd78 	bl	8018528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014a38:	2300      	movs	r3, #0
}
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	3708      	adds	r7, #8
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
	...

08014a44 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b084      	sub	sp, #16
 8014a48:	af00      	add	r7, sp, #0
 8014a4a:	4603      	mov	r3, r0
 8014a4c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014a4e:	79fb      	ldrb	r3, [r7, #7]
 8014a50:	4a08      	ldr	r2, [pc, #32]	@ (8014a74 <disk_status+0x30>)
 8014a52:	009b      	lsls	r3, r3, #2
 8014a54:	4413      	add	r3, r2
 8014a56:	685b      	ldr	r3, [r3, #4]
 8014a58:	685b      	ldr	r3, [r3, #4]
 8014a5a:	79fa      	ldrb	r2, [r7, #7]
 8014a5c:	4905      	ldr	r1, [pc, #20]	@ (8014a74 <disk_status+0x30>)
 8014a5e:	440a      	add	r2, r1
 8014a60:	7a12      	ldrb	r2, [r2, #8]
 8014a62:	4610      	mov	r0, r2
 8014a64:	4798      	blx	r3
 8014a66:	4603      	mov	r3, r0
 8014a68:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a6c:	4618      	mov	r0, r3
 8014a6e:	3710      	adds	r7, #16
 8014a70:	46bd      	mov	sp, r7
 8014a72:	bd80      	pop	{r7, pc}
 8014a74:	20002bbc 	.word	0x20002bbc

08014a78 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b084      	sub	sp, #16
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	4603      	mov	r3, r0
 8014a80:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8014a82:	2300      	movs	r3, #0
 8014a84:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8014a86:	79fb      	ldrb	r3, [r7, #7]
 8014a88:	4a0d      	ldr	r2, [pc, #52]	@ (8014ac0 <disk_initialize+0x48>)
 8014a8a:	5cd3      	ldrb	r3, [r2, r3]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d111      	bne.n	8014ab4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8014a90:	79fb      	ldrb	r3, [r7, #7]
 8014a92:	4a0b      	ldr	r2, [pc, #44]	@ (8014ac0 <disk_initialize+0x48>)
 8014a94:	2101      	movs	r1, #1
 8014a96:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8014a98:	79fb      	ldrb	r3, [r7, #7]
 8014a9a:	4a09      	ldr	r2, [pc, #36]	@ (8014ac0 <disk_initialize+0x48>)
 8014a9c:	009b      	lsls	r3, r3, #2
 8014a9e:	4413      	add	r3, r2
 8014aa0:	685b      	ldr	r3, [r3, #4]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	79fa      	ldrb	r2, [r7, #7]
 8014aa6:	4906      	ldr	r1, [pc, #24]	@ (8014ac0 <disk_initialize+0x48>)
 8014aa8:	440a      	add	r2, r1
 8014aaa:	7a12      	ldrb	r2, [r2, #8]
 8014aac:	4610      	mov	r0, r2
 8014aae:	4798      	blx	r3
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	3710      	adds	r7, #16
 8014aba:	46bd      	mov	sp, r7
 8014abc:	bd80      	pop	{r7, pc}
 8014abe:	bf00      	nop
 8014ac0:	20002bbc 	.word	0x20002bbc

08014ac4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014ac4:	b590      	push	{r4, r7, lr}
 8014ac6:	b087      	sub	sp, #28
 8014ac8:	af00      	add	r7, sp, #0
 8014aca:	60b9      	str	r1, [r7, #8]
 8014acc:	607a      	str	r2, [r7, #4]
 8014ace:	603b      	str	r3, [r7, #0]
 8014ad0:	4603      	mov	r3, r0
 8014ad2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014ad4:	7bfb      	ldrb	r3, [r7, #15]
 8014ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8014b00 <disk_read+0x3c>)
 8014ad8:	009b      	lsls	r3, r3, #2
 8014ada:	4413      	add	r3, r2
 8014adc:	685b      	ldr	r3, [r3, #4]
 8014ade:	689c      	ldr	r4, [r3, #8]
 8014ae0:	7bfb      	ldrb	r3, [r7, #15]
 8014ae2:	4a07      	ldr	r2, [pc, #28]	@ (8014b00 <disk_read+0x3c>)
 8014ae4:	4413      	add	r3, r2
 8014ae6:	7a18      	ldrb	r0, [r3, #8]
 8014ae8:	683b      	ldr	r3, [r7, #0]
 8014aea:	687a      	ldr	r2, [r7, #4]
 8014aec:	68b9      	ldr	r1, [r7, #8]
 8014aee:	47a0      	blx	r4
 8014af0:	4603      	mov	r3, r0
 8014af2:	75fb      	strb	r3, [r7, #23]
  return res;
 8014af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8014af6:	4618      	mov	r0, r3
 8014af8:	371c      	adds	r7, #28
 8014afa:	46bd      	mov	sp, r7
 8014afc:	bd90      	pop	{r4, r7, pc}
 8014afe:	bf00      	nop
 8014b00:	20002bbc 	.word	0x20002bbc

08014b04 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014b04:	b590      	push	{r4, r7, lr}
 8014b06:	b087      	sub	sp, #28
 8014b08:	af00      	add	r7, sp, #0
 8014b0a:	60b9      	str	r1, [r7, #8]
 8014b0c:	607a      	str	r2, [r7, #4]
 8014b0e:	603b      	str	r3, [r7, #0]
 8014b10:	4603      	mov	r3, r0
 8014b12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014b14:	7bfb      	ldrb	r3, [r7, #15]
 8014b16:	4a0a      	ldr	r2, [pc, #40]	@ (8014b40 <disk_write+0x3c>)
 8014b18:	009b      	lsls	r3, r3, #2
 8014b1a:	4413      	add	r3, r2
 8014b1c:	685b      	ldr	r3, [r3, #4]
 8014b1e:	68dc      	ldr	r4, [r3, #12]
 8014b20:	7bfb      	ldrb	r3, [r7, #15]
 8014b22:	4a07      	ldr	r2, [pc, #28]	@ (8014b40 <disk_write+0x3c>)
 8014b24:	4413      	add	r3, r2
 8014b26:	7a18      	ldrb	r0, [r3, #8]
 8014b28:	683b      	ldr	r3, [r7, #0]
 8014b2a:	687a      	ldr	r2, [r7, #4]
 8014b2c:	68b9      	ldr	r1, [r7, #8]
 8014b2e:	47a0      	blx	r4
 8014b30:	4603      	mov	r3, r0
 8014b32:	75fb      	strb	r3, [r7, #23]
  return res;
 8014b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b36:	4618      	mov	r0, r3
 8014b38:	371c      	adds	r7, #28
 8014b3a:	46bd      	mov	sp, r7
 8014b3c:	bd90      	pop	{r4, r7, pc}
 8014b3e:	bf00      	nop
 8014b40:	20002bbc 	.word	0x20002bbc

08014b44 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014b44:	b580      	push	{r7, lr}
 8014b46:	b084      	sub	sp, #16
 8014b48:	af00      	add	r7, sp, #0
 8014b4a:	4603      	mov	r3, r0
 8014b4c:	603a      	str	r2, [r7, #0]
 8014b4e:	71fb      	strb	r3, [r7, #7]
 8014b50:	460b      	mov	r3, r1
 8014b52:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014b54:	79fb      	ldrb	r3, [r7, #7]
 8014b56:	4a09      	ldr	r2, [pc, #36]	@ (8014b7c <disk_ioctl+0x38>)
 8014b58:	009b      	lsls	r3, r3, #2
 8014b5a:	4413      	add	r3, r2
 8014b5c:	685b      	ldr	r3, [r3, #4]
 8014b5e:	691b      	ldr	r3, [r3, #16]
 8014b60:	79fa      	ldrb	r2, [r7, #7]
 8014b62:	4906      	ldr	r1, [pc, #24]	@ (8014b7c <disk_ioctl+0x38>)
 8014b64:	440a      	add	r2, r1
 8014b66:	7a10      	ldrb	r0, [r2, #8]
 8014b68:	79b9      	ldrb	r1, [r7, #6]
 8014b6a:	683a      	ldr	r2, [r7, #0]
 8014b6c:	4798      	blx	r3
 8014b6e:	4603      	mov	r3, r0
 8014b70:	73fb      	strb	r3, [r7, #15]
  return res;
 8014b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b74:	4618      	mov	r0, r3
 8014b76:	3710      	adds	r7, #16
 8014b78:	46bd      	mov	sp, r7
 8014b7a:	bd80      	pop	{r7, pc}
 8014b7c:	20002bbc 	.word	0x20002bbc

08014b80 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014b80:	b480      	push	{r7}
 8014b82:	b085      	sub	sp, #20
 8014b84:	af00      	add	r7, sp, #0
 8014b86:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	3301      	adds	r3, #1
 8014b8c:	781b      	ldrb	r3, [r3, #0]
 8014b8e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014b90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014b94:	021b      	lsls	r3, r3, #8
 8014b96:	b21a      	sxth	r2, r3
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	781b      	ldrb	r3, [r3, #0]
 8014b9c:	b21b      	sxth	r3, r3
 8014b9e:	4313      	orrs	r3, r2
 8014ba0:	b21b      	sxth	r3, r3
 8014ba2:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014ba4:	89fb      	ldrh	r3, [r7, #14]
}
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	3714      	adds	r7, #20
 8014baa:	46bd      	mov	sp, r7
 8014bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bb0:	4770      	bx	lr

08014bb2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014bb2:	b480      	push	{r7}
 8014bb4:	b085      	sub	sp, #20
 8014bb6:	af00      	add	r7, sp, #0
 8014bb8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	3303      	adds	r3, #3
 8014bbe:	781b      	ldrb	r3, [r3, #0]
 8014bc0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	021b      	lsls	r3, r3, #8
 8014bc6:	687a      	ldr	r2, [r7, #4]
 8014bc8:	3202      	adds	r2, #2
 8014bca:	7812      	ldrb	r2, [r2, #0]
 8014bcc:	4313      	orrs	r3, r2
 8014bce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014bd0:	68fb      	ldr	r3, [r7, #12]
 8014bd2:	021b      	lsls	r3, r3, #8
 8014bd4:	687a      	ldr	r2, [r7, #4]
 8014bd6:	3201      	adds	r2, #1
 8014bd8:	7812      	ldrb	r2, [r2, #0]
 8014bda:	4313      	orrs	r3, r2
 8014bdc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014bde:	68fb      	ldr	r3, [r7, #12]
 8014be0:	021b      	lsls	r3, r3, #8
 8014be2:	687a      	ldr	r2, [r7, #4]
 8014be4:	7812      	ldrb	r2, [r2, #0]
 8014be6:	4313      	orrs	r3, r2
 8014be8:	60fb      	str	r3, [r7, #12]
	return rv;
 8014bea:	68fb      	ldr	r3, [r7, #12]
}
 8014bec:	4618      	mov	r0, r3
 8014bee:	3714      	adds	r7, #20
 8014bf0:	46bd      	mov	sp, r7
 8014bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf6:	4770      	bx	lr

08014bf8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014bf8:	b480      	push	{r7}
 8014bfa:	b083      	sub	sp, #12
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
 8014c00:	460b      	mov	r3, r1
 8014c02:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	1c5a      	adds	r2, r3, #1
 8014c08:	607a      	str	r2, [r7, #4]
 8014c0a:	887a      	ldrh	r2, [r7, #2]
 8014c0c:	b2d2      	uxtb	r2, r2
 8014c0e:	701a      	strb	r2, [r3, #0]
 8014c10:	887b      	ldrh	r3, [r7, #2]
 8014c12:	0a1b      	lsrs	r3, r3, #8
 8014c14:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	1c5a      	adds	r2, r3, #1
 8014c1a:	607a      	str	r2, [r7, #4]
 8014c1c:	887a      	ldrh	r2, [r7, #2]
 8014c1e:	b2d2      	uxtb	r2, r2
 8014c20:	701a      	strb	r2, [r3, #0]
}
 8014c22:	bf00      	nop
 8014c24:	370c      	adds	r7, #12
 8014c26:	46bd      	mov	sp, r7
 8014c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c2c:	4770      	bx	lr

08014c2e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014c2e:	b480      	push	{r7}
 8014c30:	b083      	sub	sp, #12
 8014c32:	af00      	add	r7, sp, #0
 8014c34:	6078      	str	r0, [r7, #4]
 8014c36:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	1c5a      	adds	r2, r3, #1
 8014c3c:	607a      	str	r2, [r7, #4]
 8014c3e:	683a      	ldr	r2, [r7, #0]
 8014c40:	b2d2      	uxtb	r2, r2
 8014c42:	701a      	strb	r2, [r3, #0]
 8014c44:	683b      	ldr	r3, [r7, #0]
 8014c46:	0a1b      	lsrs	r3, r3, #8
 8014c48:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	1c5a      	adds	r2, r3, #1
 8014c4e:	607a      	str	r2, [r7, #4]
 8014c50:	683a      	ldr	r2, [r7, #0]
 8014c52:	b2d2      	uxtb	r2, r2
 8014c54:	701a      	strb	r2, [r3, #0]
 8014c56:	683b      	ldr	r3, [r7, #0]
 8014c58:	0a1b      	lsrs	r3, r3, #8
 8014c5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	1c5a      	adds	r2, r3, #1
 8014c60:	607a      	str	r2, [r7, #4]
 8014c62:	683a      	ldr	r2, [r7, #0]
 8014c64:	b2d2      	uxtb	r2, r2
 8014c66:	701a      	strb	r2, [r3, #0]
 8014c68:	683b      	ldr	r3, [r7, #0]
 8014c6a:	0a1b      	lsrs	r3, r3, #8
 8014c6c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	1c5a      	adds	r2, r3, #1
 8014c72:	607a      	str	r2, [r7, #4]
 8014c74:	683a      	ldr	r2, [r7, #0]
 8014c76:	b2d2      	uxtb	r2, r2
 8014c78:	701a      	strb	r2, [r3, #0]
}
 8014c7a:	bf00      	nop
 8014c7c:	370c      	adds	r7, #12
 8014c7e:	46bd      	mov	sp, r7
 8014c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c84:	4770      	bx	lr

08014c86 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014c86:	b480      	push	{r7}
 8014c88:	b087      	sub	sp, #28
 8014c8a:	af00      	add	r7, sp, #0
 8014c8c:	60f8      	str	r0, [r7, #12]
 8014c8e:	60b9      	str	r1, [r7, #8]
 8014c90:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014c92:	68fb      	ldr	r3, [r7, #12]
 8014c94:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8014c96:	68bb      	ldr	r3, [r7, #8]
 8014c98:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	d00d      	beq.n	8014cbc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014ca0:	693a      	ldr	r2, [r7, #16]
 8014ca2:	1c53      	adds	r3, r2, #1
 8014ca4:	613b      	str	r3, [r7, #16]
 8014ca6:	697b      	ldr	r3, [r7, #20]
 8014ca8:	1c59      	adds	r1, r3, #1
 8014caa:	6179      	str	r1, [r7, #20]
 8014cac:	7812      	ldrb	r2, [r2, #0]
 8014cae:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	3b01      	subs	r3, #1
 8014cb4:	607b      	str	r3, [r7, #4]
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d1f1      	bne.n	8014ca0 <mem_cpy+0x1a>
	}
}
 8014cbc:	bf00      	nop
 8014cbe:	371c      	adds	r7, #28
 8014cc0:	46bd      	mov	sp, r7
 8014cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cc6:	4770      	bx	lr

08014cc8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8014cc8:	b480      	push	{r7}
 8014cca:	b087      	sub	sp, #28
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	60f8      	str	r0, [r7, #12]
 8014cd0:	60b9      	str	r1, [r7, #8]
 8014cd2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014cd8:	697b      	ldr	r3, [r7, #20]
 8014cda:	1c5a      	adds	r2, r3, #1
 8014cdc:	617a      	str	r2, [r7, #20]
 8014cde:	68ba      	ldr	r2, [r7, #8]
 8014ce0:	b2d2      	uxtb	r2, r2
 8014ce2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	3b01      	subs	r3, #1
 8014ce8:	607b      	str	r3, [r7, #4]
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d1f3      	bne.n	8014cd8 <mem_set+0x10>
}
 8014cf0:	bf00      	nop
 8014cf2:	bf00      	nop
 8014cf4:	371c      	adds	r7, #28
 8014cf6:	46bd      	mov	sp, r7
 8014cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cfc:	4770      	bx	lr

08014cfe <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014cfe:	b480      	push	{r7}
 8014d00:	b089      	sub	sp, #36	@ 0x24
 8014d02:	af00      	add	r7, sp, #0
 8014d04:	60f8      	str	r0, [r7, #12]
 8014d06:	60b9      	str	r1, [r7, #8]
 8014d08:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	61fb      	str	r3, [r7, #28]
 8014d0e:	68bb      	ldr	r3, [r7, #8]
 8014d10:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014d12:	2300      	movs	r3, #0
 8014d14:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014d16:	69fb      	ldr	r3, [r7, #28]
 8014d18:	1c5a      	adds	r2, r3, #1
 8014d1a:	61fa      	str	r2, [r7, #28]
 8014d1c:	781b      	ldrb	r3, [r3, #0]
 8014d1e:	4619      	mov	r1, r3
 8014d20:	69bb      	ldr	r3, [r7, #24]
 8014d22:	1c5a      	adds	r2, r3, #1
 8014d24:	61ba      	str	r2, [r7, #24]
 8014d26:	781b      	ldrb	r3, [r3, #0]
 8014d28:	1acb      	subs	r3, r1, r3
 8014d2a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	3b01      	subs	r3, #1
 8014d30:	607b      	str	r3, [r7, #4]
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d002      	beq.n	8014d3e <mem_cmp+0x40>
 8014d38:	697b      	ldr	r3, [r7, #20]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	d0eb      	beq.n	8014d16 <mem_cmp+0x18>

	return r;
 8014d3e:	697b      	ldr	r3, [r7, #20]
}
 8014d40:	4618      	mov	r0, r3
 8014d42:	3724      	adds	r7, #36	@ 0x24
 8014d44:	46bd      	mov	sp, r7
 8014d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d4a:	4770      	bx	lr

08014d4c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014d4c:	b480      	push	{r7}
 8014d4e:	b083      	sub	sp, #12
 8014d50:	af00      	add	r7, sp, #0
 8014d52:	6078      	str	r0, [r7, #4]
 8014d54:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014d56:	e002      	b.n	8014d5e <chk_chr+0x12>
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	3301      	adds	r3, #1
 8014d5c:	607b      	str	r3, [r7, #4]
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	781b      	ldrb	r3, [r3, #0]
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d005      	beq.n	8014d72 <chk_chr+0x26>
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	781b      	ldrb	r3, [r3, #0]
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	683b      	ldr	r3, [r7, #0]
 8014d6e:	4293      	cmp	r3, r2
 8014d70:	d1f2      	bne.n	8014d58 <chk_chr+0xc>
	return *str;
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	781b      	ldrb	r3, [r3, #0]
}
 8014d76:	4618      	mov	r0, r3
 8014d78:	370c      	adds	r7, #12
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d80:	4770      	bx	lr
	...

08014d84 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014d84:	b480      	push	{r7}
 8014d86:	b085      	sub	sp, #20
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
 8014d8c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014d8e:	2300      	movs	r3, #0
 8014d90:	60bb      	str	r3, [r7, #8]
 8014d92:	68bb      	ldr	r3, [r7, #8]
 8014d94:	60fb      	str	r3, [r7, #12]
 8014d96:	e029      	b.n	8014dec <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014d98:	4a27      	ldr	r2, [pc, #156]	@ (8014e38 <chk_lock+0xb4>)
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	011b      	lsls	r3, r3, #4
 8014d9e:	4413      	add	r3, r2
 8014da0:	681b      	ldr	r3, [r3, #0]
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d01d      	beq.n	8014de2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014da6:	4a24      	ldr	r2, [pc, #144]	@ (8014e38 <chk_lock+0xb4>)
 8014da8:	68fb      	ldr	r3, [r7, #12]
 8014daa:	011b      	lsls	r3, r3, #4
 8014dac:	4413      	add	r3, r2
 8014dae:	681a      	ldr	r2, [r3, #0]
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d116      	bne.n	8014de6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014db8:	4a1f      	ldr	r2, [pc, #124]	@ (8014e38 <chk_lock+0xb4>)
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	011b      	lsls	r3, r3, #4
 8014dbe:	4413      	add	r3, r2
 8014dc0:	3304      	adds	r3, #4
 8014dc2:	681a      	ldr	r2, [r3, #0]
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d10c      	bne.n	8014de6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8014e38 <chk_lock+0xb4>)
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	011b      	lsls	r3, r3, #4
 8014dd2:	4413      	add	r3, r2
 8014dd4:	3308      	adds	r3, #8
 8014dd6:	681a      	ldr	r2, [r3, #0]
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d102      	bne.n	8014de6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014de0:	e007      	b.n	8014df2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014de2:	2301      	movs	r3, #1
 8014de4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	3301      	adds	r3, #1
 8014dea:	60fb      	str	r3, [r7, #12]
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	2b01      	cmp	r3, #1
 8014df0:	d9d2      	bls.n	8014d98 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	2b02      	cmp	r3, #2
 8014df6:	d109      	bne.n	8014e0c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014df8:	68bb      	ldr	r3, [r7, #8]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d102      	bne.n	8014e04 <chk_lock+0x80>
 8014dfe:	683b      	ldr	r3, [r7, #0]
 8014e00:	2b02      	cmp	r3, #2
 8014e02:	d101      	bne.n	8014e08 <chk_lock+0x84>
 8014e04:	2300      	movs	r3, #0
 8014e06:	e010      	b.n	8014e2a <chk_lock+0xa6>
 8014e08:	2312      	movs	r3, #18
 8014e0a:	e00e      	b.n	8014e2a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014e0c:	683b      	ldr	r3, [r7, #0]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d108      	bne.n	8014e24 <chk_lock+0xa0>
 8014e12:	4a09      	ldr	r2, [pc, #36]	@ (8014e38 <chk_lock+0xb4>)
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	011b      	lsls	r3, r3, #4
 8014e18:	4413      	add	r3, r2
 8014e1a:	330c      	adds	r3, #12
 8014e1c:	881b      	ldrh	r3, [r3, #0]
 8014e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014e22:	d101      	bne.n	8014e28 <chk_lock+0xa4>
 8014e24:	2310      	movs	r3, #16
 8014e26:	e000      	b.n	8014e2a <chk_lock+0xa6>
 8014e28:	2300      	movs	r3, #0
}
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	3714      	adds	r7, #20
 8014e2e:	46bd      	mov	sp, r7
 8014e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e34:	4770      	bx	lr
 8014e36:	bf00      	nop
 8014e38:	2000299c 	.word	0x2000299c

08014e3c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b083      	sub	sp, #12
 8014e40:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014e42:	2300      	movs	r3, #0
 8014e44:	607b      	str	r3, [r7, #4]
 8014e46:	e002      	b.n	8014e4e <enq_lock+0x12>
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	3301      	adds	r3, #1
 8014e4c:	607b      	str	r3, [r7, #4]
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	d806      	bhi.n	8014e62 <enq_lock+0x26>
 8014e54:	4a09      	ldr	r2, [pc, #36]	@ (8014e7c <enq_lock+0x40>)
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	011b      	lsls	r3, r3, #4
 8014e5a:	4413      	add	r3, r2
 8014e5c:	681b      	ldr	r3, [r3, #0]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d1f2      	bne.n	8014e48 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	2b02      	cmp	r3, #2
 8014e66:	bf14      	ite	ne
 8014e68:	2301      	movne	r3, #1
 8014e6a:	2300      	moveq	r3, #0
 8014e6c:	b2db      	uxtb	r3, r3
}
 8014e6e:	4618      	mov	r0, r3
 8014e70:	370c      	adds	r7, #12
 8014e72:	46bd      	mov	sp, r7
 8014e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e78:	4770      	bx	lr
 8014e7a:	bf00      	nop
 8014e7c:	2000299c 	.word	0x2000299c

08014e80 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014e80:	b480      	push	{r7}
 8014e82:	b085      	sub	sp, #20
 8014e84:	af00      	add	r7, sp, #0
 8014e86:	6078      	str	r0, [r7, #4]
 8014e88:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014e8a:	2300      	movs	r3, #0
 8014e8c:	60fb      	str	r3, [r7, #12]
 8014e8e:	e01f      	b.n	8014ed0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014e90:	4a41      	ldr	r2, [pc, #260]	@ (8014f98 <inc_lock+0x118>)
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	011b      	lsls	r3, r3, #4
 8014e96:	4413      	add	r3, r2
 8014e98:	681a      	ldr	r2, [r3, #0]
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d113      	bne.n	8014eca <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014ea2:	4a3d      	ldr	r2, [pc, #244]	@ (8014f98 <inc_lock+0x118>)
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	011b      	lsls	r3, r3, #4
 8014ea8:	4413      	add	r3, r2
 8014eaa:	3304      	adds	r3, #4
 8014eac:	681a      	ldr	r2, [r3, #0]
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014eb2:	429a      	cmp	r2, r3
 8014eb4:	d109      	bne.n	8014eca <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014eb6:	4a38      	ldr	r2, [pc, #224]	@ (8014f98 <inc_lock+0x118>)
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	011b      	lsls	r3, r3, #4
 8014ebc:	4413      	add	r3, r2
 8014ebe:	3308      	adds	r3, #8
 8014ec0:	681a      	ldr	r2, [r3, #0]
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014ec6:	429a      	cmp	r2, r3
 8014ec8:	d006      	beq.n	8014ed8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	3301      	adds	r3, #1
 8014ece:	60fb      	str	r3, [r7, #12]
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	2b01      	cmp	r3, #1
 8014ed4:	d9dc      	bls.n	8014e90 <inc_lock+0x10>
 8014ed6:	e000      	b.n	8014eda <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014ed8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	2b02      	cmp	r3, #2
 8014ede:	d132      	bne.n	8014f46 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014ee0:	2300      	movs	r3, #0
 8014ee2:	60fb      	str	r3, [r7, #12]
 8014ee4:	e002      	b.n	8014eec <inc_lock+0x6c>
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	3301      	adds	r3, #1
 8014eea:	60fb      	str	r3, [r7, #12]
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	2b01      	cmp	r3, #1
 8014ef0:	d806      	bhi.n	8014f00 <inc_lock+0x80>
 8014ef2:	4a29      	ldr	r2, [pc, #164]	@ (8014f98 <inc_lock+0x118>)
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	011b      	lsls	r3, r3, #4
 8014ef8:	4413      	add	r3, r2
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d1f2      	bne.n	8014ee6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014f00:	68fb      	ldr	r3, [r7, #12]
 8014f02:	2b02      	cmp	r3, #2
 8014f04:	d101      	bne.n	8014f0a <inc_lock+0x8a>
 8014f06:	2300      	movs	r3, #0
 8014f08:	e040      	b.n	8014f8c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	681a      	ldr	r2, [r3, #0]
 8014f0e:	4922      	ldr	r1, [pc, #136]	@ (8014f98 <inc_lock+0x118>)
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	011b      	lsls	r3, r3, #4
 8014f14:	440b      	add	r3, r1
 8014f16:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	689a      	ldr	r2, [r3, #8]
 8014f1c:	491e      	ldr	r1, [pc, #120]	@ (8014f98 <inc_lock+0x118>)
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	011b      	lsls	r3, r3, #4
 8014f22:	440b      	add	r3, r1
 8014f24:	3304      	adds	r3, #4
 8014f26:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	695a      	ldr	r2, [r3, #20]
 8014f2c:	491a      	ldr	r1, [pc, #104]	@ (8014f98 <inc_lock+0x118>)
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	011b      	lsls	r3, r3, #4
 8014f32:	440b      	add	r3, r1
 8014f34:	3308      	adds	r3, #8
 8014f36:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014f38:	4a17      	ldr	r2, [pc, #92]	@ (8014f98 <inc_lock+0x118>)
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	011b      	lsls	r3, r3, #4
 8014f3e:	4413      	add	r3, r2
 8014f40:	330c      	adds	r3, #12
 8014f42:	2200      	movs	r2, #0
 8014f44:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014f46:	683b      	ldr	r3, [r7, #0]
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	d009      	beq.n	8014f60 <inc_lock+0xe0>
 8014f4c:	4a12      	ldr	r2, [pc, #72]	@ (8014f98 <inc_lock+0x118>)
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	011b      	lsls	r3, r3, #4
 8014f52:	4413      	add	r3, r2
 8014f54:	330c      	adds	r3, #12
 8014f56:	881b      	ldrh	r3, [r3, #0]
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d001      	beq.n	8014f60 <inc_lock+0xe0>
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	e015      	b.n	8014f8c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014f60:	683b      	ldr	r3, [r7, #0]
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d108      	bne.n	8014f78 <inc_lock+0xf8>
 8014f66:	4a0c      	ldr	r2, [pc, #48]	@ (8014f98 <inc_lock+0x118>)
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	011b      	lsls	r3, r3, #4
 8014f6c:	4413      	add	r3, r2
 8014f6e:	330c      	adds	r3, #12
 8014f70:	881b      	ldrh	r3, [r3, #0]
 8014f72:	3301      	adds	r3, #1
 8014f74:	b29a      	uxth	r2, r3
 8014f76:	e001      	b.n	8014f7c <inc_lock+0xfc>
 8014f78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014f7c:	4906      	ldr	r1, [pc, #24]	@ (8014f98 <inc_lock+0x118>)
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	011b      	lsls	r3, r3, #4
 8014f82:	440b      	add	r3, r1
 8014f84:	330c      	adds	r3, #12
 8014f86:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	3301      	adds	r3, #1
}
 8014f8c:	4618      	mov	r0, r3
 8014f8e:	3714      	adds	r7, #20
 8014f90:	46bd      	mov	sp, r7
 8014f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f96:	4770      	bx	lr
 8014f98:	2000299c 	.word	0x2000299c

08014f9c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014f9c:	b480      	push	{r7}
 8014f9e:	b085      	sub	sp, #20
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	3b01      	subs	r3, #1
 8014fa8:	607b      	str	r3, [r7, #4]
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	2b01      	cmp	r3, #1
 8014fae:	d825      	bhi.n	8014ffc <dec_lock+0x60>
		n = Files[i].ctr;
 8014fb0:	4a17      	ldr	r2, [pc, #92]	@ (8015010 <dec_lock+0x74>)
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	011b      	lsls	r3, r3, #4
 8014fb6:	4413      	add	r3, r2
 8014fb8:	330c      	adds	r3, #12
 8014fba:	881b      	ldrh	r3, [r3, #0]
 8014fbc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014fbe:	89fb      	ldrh	r3, [r7, #14]
 8014fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014fc4:	d101      	bne.n	8014fca <dec_lock+0x2e>
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8014fca:	89fb      	ldrh	r3, [r7, #14]
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d002      	beq.n	8014fd6 <dec_lock+0x3a>
 8014fd0:	89fb      	ldrh	r3, [r7, #14]
 8014fd2:	3b01      	subs	r3, #1
 8014fd4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014fd6:	4a0e      	ldr	r2, [pc, #56]	@ (8015010 <dec_lock+0x74>)
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	011b      	lsls	r3, r3, #4
 8014fdc:	4413      	add	r3, r2
 8014fde:	330c      	adds	r3, #12
 8014fe0:	89fa      	ldrh	r2, [r7, #14]
 8014fe2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014fe4:	89fb      	ldrh	r3, [r7, #14]
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d105      	bne.n	8014ff6 <dec_lock+0x5a>
 8014fea:	4a09      	ldr	r2, [pc, #36]	@ (8015010 <dec_lock+0x74>)
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	011b      	lsls	r3, r3, #4
 8014ff0:	4413      	add	r3, r2
 8014ff2:	2200      	movs	r2, #0
 8014ff4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	737b      	strb	r3, [r7, #13]
 8014ffa:	e001      	b.n	8015000 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014ffc:	2302      	movs	r3, #2
 8014ffe:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8015000:	7b7b      	ldrb	r3, [r7, #13]
}
 8015002:	4618      	mov	r0, r3
 8015004:	3714      	adds	r7, #20
 8015006:	46bd      	mov	sp, r7
 8015008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801500c:	4770      	bx	lr
 801500e:	bf00      	nop
 8015010:	2000299c 	.word	0x2000299c

08015014 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8015014:	b480      	push	{r7}
 8015016:	b085      	sub	sp, #20
 8015018:	af00      	add	r7, sp, #0
 801501a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801501c:	2300      	movs	r3, #0
 801501e:	60fb      	str	r3, [r7, #12]
 8015020:	e010      	b.n	8015044 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8015022:	4a0d      	ldr	r2, [pc, #52]	@ (8015058 <clear_lock+0x44>)
 8015024:	68fb      	ldr	r3, [r7, #12]
 8015026:	011b      	lsls	r3, r3, #4
 8015028:	4413      	add	r3, r2
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	687a      	ldr	r2, [r7, #4]
 801502e:	429a      	cmp	r2, r3
 8015030:	d105      	bne.n	801503e <clear_lock+0x2a>
 8015032:	4a09      	ldr	r2, [pc, #36]	@ (8015058 <clear_lock+0x44>)
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	011b      	lsls	r3, r3, #4
 8015038:	4413      	add	r3, r2
 801503a:	2200      	movs	r2, #0
 801503c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801503e:	68fb      	ldr	r3, [r7, #12]
 8015040:	3301      	adds	r3, #1
 8015042:	60fb      	str	r3, [r7, #12]
 8015044:	68fb      	ldr	r3, [r7, #12]
 8015046:	2b01      	cmp	r3, #1
 8015048:	d9eb      	bls.n	8015022 <clear_lock+0xe>
	}
}
 801504a:	bf00      	nop
 801504c:	bf00      	nop
 801504e:	3714      	adds	r7, #20
 8015050:	46bd      	mov	sp, r7
 8015052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015056:	4770      	bx	lr
 8015058:	2000299c 	.word	0x2000299c

0801505c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b086      	sub	sp, #24
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015064:	2300      	movs	r3, #0
 8015066:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	78db      	ldrb	r3, [r3, #3]
 801506c:	2b00      	cmp	r3, #0
 801506e:	d034      	beq.n	80150da <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015074:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	7858      	ldrb	r0, [r3, #1]
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015080:	2301      	movs	r3, #1
 8015082:	697a      	ldr	r2, [r7, #20]
 8015084:	f7ff fd3e 	bl	8014b04 <disk_write>
 8015088:	4603      	mov	r3, r0
 801508a:	2b00      	cmp	r3, #0
 801508c:	d002      	beq.n	8015094 <sync_window+0x38>
			res = FR_DISK_ERR;
 801508e:	2301      	movs	r3, #1
 8015090:	73fb      	strb	r3, [r7, #15]
 8015092:	e022      	b.n	80150da <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	2200      	movs	r2, #0
 8015098:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801509e:	697a      	ldr	r2, [r7, #20]
 80150a0:	1ad2      	subs	r2, r2, r3
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	69db      	ldr	r3, [r3, #28]
 80150a6:	429a      	cmp	r2, r3
 80150a8:	d217      	bcs.n	80150da <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	789b      	ldrb	r3, [r3, #2]
 80150ae:	613b      	str	r3, [r7, #16]
 80150b0:	e010      	b.n	80150d4 <sync_window+0x78>
					wsect += fs->fsize;
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	69db      	ldr	r3, [r3, #28]
 80150b6:	697a      	ldr	r2, [r7, #20]
 80150b8:	4413      	add	r3, r2
 80150ba:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	7858      	ldrb	r0, [r3, #1]
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80150c6:	2301      	movs	r3, #1
 80150c8:	697a      	ldr	r2, [r7, #20]
 80150ca:	f7ff fd1b 	bl	8014b04 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80150ce:	693b      	ldr	r3, [r7, #16]
 80150d0:	3b01      	subs	r3, #1
 80150d2:	613b      	str	r3, [r7, #16]
 80150d4:	693b      	ldr	r3, [r7, #16]
 80150d6:	2b01      	cmp	r3, #1
 80150d8:	d8eb      	bhi.n	80150b2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80150da:	7bfb      	ldrb	r3, [r7, #15]
}
 80150dc:	4618      	mov	r0, r3
 80150de:	3718      	adds	r7, #24
 80150e0:	46bd      	mov	sp, r7
 80150e2:	bd80      	pop	{r7, pc}

080150e4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80150e4:	b580      	push	{r7, lr}
 80150e6:	b084      	sub	sp, #16
 80150e8:	af00      	add	r7, sp, #0
 80150ea:	6078      	str	r0, [r7, #4]
 80150ec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80150ee:	2300      	movs	r3, #0
 80150f0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80150f6:	683a      	ldr	r2, [r7, #0]
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d01b      	beq.n	8015134 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80150fc:	6878      	ldr	r0, [r7, #4]
 80150fe:	f7ff ffad 	bl	801505c <sync_window>
 8015102:	4603      	mov	r3, r0
 8015104:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8015106:	7bfb      	ldrb	r3, [r7, #15]
 8015108:	2b00      	cmp	r3, #0
 801510a:	d113      	bne.n	8015134 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	7858      	ldrb	r0, [r3, #1]
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8015116:	2301      	movs	r3, #1
 8015118:	683a      	ldr	r2, [r7, #0]
 801511a:	f7ff fcd3 	bl	8014ac4 <disk_read>
 801511e:	4603      	mov	r3, r0
 8015120:	2b00      	cmp	r3, #0
 8015122:	d004      	beq.n	801512e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8015124:	f04f 33ff 	mov.w	r3, #4294967295
 8015128:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801512a:	2301      	movs	r3, #1
 801512c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	683a      	ldr	r2, [r7, #0]
 8015132:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8015134:	7bfb      	ldrb	r3, [r7, #15]
}
 8015136:	4618      	mov	r0, r3
 8015138:	3710      	adds	r7, #16
 801513a:	46bd      	mov	sp, r7
 801513c:	bd80      	pop	{r7, pc}
	...

08015140 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8015140:	b580      	push	{r7, lr}
 8015142:	b084      	sub	sp, #16
 8015144:	af00      	add	r7, sp, #0
 8015146:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8015148:	6878      	ldr	r0, [r7, #4]
 801514a:	f7ff ff87 	bl	801505c <sync_window>
 801514e:	4603      	mov	r3, r0
 8015150:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015152:	7bfb      	ldrb	r3, [r7, #15]
 8015154:	2b00      	cmp	r3, #0
 8015156:	d158      	bne.n	801520a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	781b      	ldrb	r3, [r3, #0]
 801515c:	2b03      	cmp	r3, #3
 801515e:	d148      	bne.n	80151f2 <sync_fs+0xb2>
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	791b      	ldrb	r3, [r3, #4]
 8015164:	2b01      	cmp	r3, #1
 8015166:	d144      	bne.n	80151f2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	3334      	adds	r3, #52	@ 0x34
 801516c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015170:	2100      	movs	r1, #0
 8015172:	4618      	mov	r0, r3
 8015174:	f7ff fda8 	bl	8014cc8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	3334      	adds	r3, #52	@ 0x34
 801517c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015180:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8015184:	4618      	mov	r0, r3
 8015186:	f7ff fd37 	bl	8014bf8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	3334      	adds	r3, #52	@ 0x34
 801518e:	4921      	ldr	r1, [pc, #132]	@ (8015214 <sync_fs+0xd4>)
 8015190:	4618      	mov	r0, r3
 8015192:	f7ff fd4c 	bl	8014c2e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	3334      	adds	r3, #52	@ 0x34
 801519a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801519e:	491e      	ldr	r1, [pc, #120]	@ (8015218 <sync_fs+0xd8>)
 80151a0:	4618      	mov	r0, r3
 80151a2:	f7ff fd44 	bl	8014c2e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	3334      	adds	r3, #52	@ 0x34
 80151aa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	695b      	ldr	r3, [r3, #20]
 80151b2:	4619      	mov	r1, r3
 80151b4:	4610      	mov	r0, r2
 80151b6:	f7ff fd3a 	bl	8014c2e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	3334      	adds	r3, #52	@ 0x34
 80151be:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	691b      	ldr	r3, [r3, #16]
 80151c6:	4619      	mov	r1, r3
 80151c8:	4610      	mov	r0, r2
 80151ca:	f7ff fd30 	bl	8014c2e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80151ce:	687b      	ldr	r3, [r7, #4]
 80151d0:	6a1b      	ldr	r3, [r3, #32]
 80151d2:	1c5a      	adds	r2, r3, #1
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	7858      	ldrb	r0, [r3, #1]
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80151e6:	2301      	movs	r3, #1
 80151e8:	f7ff fc8c 	bl	8014b04 <disk_write>
			fs->fsi_flag = 0;
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2200      	movs	r2, #0
 80151f0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	785b      	ldrb	r3, [r3, #1]
 80151f6:	2200      	movs	r2, #0
 80151f8:	2100      	movs	r1, #0
 80151fa:	4618      	mov	r0, r3
 80151fc:	f7ff fca2 	bl	8014b44 <disk_ioctl>
 8015200:	4603      	mov	r3, r0
 8015202:	2b00      	cmp	r3, #0
 8015204:	d001      	beq.n	801520a <sync_fs+0xca>
 8015206:	2301      	movs	r3, #1
 8015208:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801520a:	7bfb      	ldrb	r3, [r7, #15]
}
 801520c:	4618      	mov	r0, r3
 801520e:	3710      	adds	r7, #16
 8015210:	46bd      	mov	sp, r7
 8015212:	bd80      	pop	{r7, pc}
 8015214:	41615252 	.word	0x41615252
 8015218:	61417272 	.word	0x61417272

0801521c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801521c:	b480      	push	{r7}
 801521e:	b083      	sub	sp, #12
 8015220:	af00      	add	r7, sp, #0
 8015222:	6078      	str	r0, [r7, #4]
 8015224:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8015226:	683b      	ldr	r3, [r7, #0]
 8015228:	3b02      	subs	r3, #2
 801522a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	699b      	ldr	r3, [r3, #24]
 8015230:	3b02      	subs	r3, #2
 8015232:	683a      	ldr	r2, [r7, #0]
 8015234:	429a      	cmp	r2, r3
 8015236:	d301      	bcc.n	801523c <clust2sect+0x20>
 8015238:	2300      	movs	r3, #0
 801523a:	e008      	b.n	801524e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	895b      	ldrh	r3, [r3, #10]
 8015240:	461a      	mov	r2, r3
 8015242:	683b      	ldr	r3, [r7, #0]
 8015244:	fb03 f202 	mul.w	r2, r3, r2
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801524c:	4413      	add	r3, r2
}
 801524e:	4618      	mov	r0, r3
 8015250:	370c      	adds	r7, #12
 8015252:	46bd      	mov	sp, r7
 8015254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015258:	4770      	bx	lr

0801525a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801525a:	b580      	push	{r7, lr}
 801525c:	b086      	sub	sp, #24
 801525e:	af00      	add	r7, sp, #0
 8015260:	6078      	str	r0, [r7, #4]
 8015262:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801526a:	683b      	ldr	r3, [r7, #0]
 801526c:	2b01      	cmp	r3, #1
 801526e:	d904      	bls.n	801527a <get_fat+0x20>
 8015270:	693b      	ldr	r3, [r7, #16]
 8015272:	699b      	ldr	r3, [r3, #24]
 8015274:	683a      	ldr	r2, [r7, #0]
 8015276:	429a      	cmp	r2, r3
 8015278:	d302      	bcc.n	8015280 <get_fat+0x26>
		val = 1;	/* Internal error */
 801527a:	2301      	movs	r3, #1
 801527c:	617b      	str	r3, [r7, #20]
 801527e:	e08e      	b.n	801539e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8015280:	f04f 33ff 	mov.w	r3, #4294967295
 8015284:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015286:	693b      	ldr	r3, [r7, #16]
 8015288:	781b      	ldrb	r3, [r3, #0]
 801528a:	2b03      	cmp	r3, #3
 801528c:	d061      	beq.n	8015352 <get_fat+0xf8>
 801528e:	2b03      	cmp	r3, #3
 8015290:	dc7b      	bgt.n	801538a <get_fat+0x130>
 8015292:	2b01      	cmp	r3, #1
 8015294:	d002      	beq.n	801529c <get_fat+0x42>
 8015296:	2b02      	cmp	r3, #2
 8015298:	d041      	beq.n	801531e <get_fat+0xc4>
 801529a:	e076      	b.n	801538a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801529c:	683b      	ldr	r3, [r7, #0]
 801529e:	60fb      	str	r3, [r7, #12]
 80152a0:	68fb      	ldr	r3, [r7, #12]
 80152a2:	085b      	lsrs	r3, r3, #1
 80152a4:	68fa      	ldr	r2, [r7, #12]
 80152a6:	4413      	add	r3, r2
 80152a8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80152aa:	693b      	ldr	r3, [r7, #16]
 80152ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80152ae:	68fb      	ldr	r3, [r7, #12]
 80152b0:	0a5b      	lsrs	r3, r3, #9
 80152b2:	4413      	add	r3, r2
 80152b4:	4619      	mov	r1, r3
 80152b6:	6938      	ldr	r0, [r7, #16]
 80152b8:	f7ff ff14 	bl	80150e4 <move_window>
 80152bc:	4603      	mov	r3, r0
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d166      	bne.n	8015390 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80152c2:	68fb      	ldr	r3, [r7, #12]
 80152c4:	1c5a      	adds	r2, r3, #1
 80152c6:	60fa      	str	r2, [r7, #12]
 80152c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80152cc:	693a      	ldr	r2, [r7, #16]
 80152ce:	4413      	add	r3, r2
 80152d0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80152d4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80152d6:	693b      	ldr	r3, [r7, #16]
 80152d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	0a5b      	lsrs	r3, r3, #9
 80152de:	4413      	add	r3, r2
 80152e0:	4619      	mov	r1, r3
 80152e2:	6938      	ldr	r0, [r7, #16]
 80152e4:	f7ff fefe 	bl	80150e4 <move_window>
 80152e8:	4603      	mov	r3, r0
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d152      	bne.n	8015394 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80152ee:	68fb      	ldr	r3, [r7, #12]
 80152f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80152f4:	693a      	ldr	r2, [r7, #16]
 80152f6:	4413      	add	r3, r2
 80152f8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80152fc:	021b      	lsls	r3, r3, #8
 80152fe:	68ba      	ldr	r2, [r7, #8]
 8015300:	4313      	orrs	r3, r2
 8015302:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8015304:	683b      	ldr	r3, [r7, #0]
 8015306:	f003 0301 	and.w	r3, r3, #1
 801530a:	2b00      	cmp	r3, #0
 801530c:	d002      	beq.n	8015314 <get_fat+0xba>
 801530e:	68bb      	ldr	r3, [r7, #8]
 8015310:	091b      	lsrs	r3, r3, #4
 8015312:	e002      	b.n	801531a <get_fat+0xc0>
 8015314:	68bb      	ldr	r3, [r7, #8]
 8015316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801531a:	617b      	str	r3, [r7, #20]
			break;
 801531c:	e03f      	b.n	801539e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801531e:	693b      	ldr	r3, [r7, #16]
 8015320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015322:	683b      	ldr	r3, [r7, #0]
 8015324:	0a1b      	lsrs	r3, r3, #8
 8015326:	4413      	add	r3, r2
 8015328:	4619      	mov	r1, r3
 801532a:	6938      	ldr	r0, [r7, #16]
 801532c:	f7ff feda 	bl	80150e4 <move_window>
 8015330:	4603      	mov	r3, r0
 8015332:	2b00      	cmp	r3, #0
 8015334:	d130      	bne.n	8015398 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8015336:	693b      	ldr	r3, [r7, #16]
 8015338:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801533c:	683b      	ldr	r3, [r7, #0]
 801533e:	005b      	lsls	r3, r3, #1
 8015340:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015344:	4413      	add	r3, r2
 8015346:	4618      	mov	r0, r3
 8015348:	f7ff fc1a 	bl	8014b80 <ld_word>
 801534c:	4603      	mov	r3, r0
 801534e:	617b      	str	r3, [r7, #20]
			break;
 8015350:	e025      	b.n	801539e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015352:	693b      	ldr	r3, [r7, #16]
 8015354:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015356:	683b      	ldr	r3, [r7, #0]
 8015358:	09db      	lsrs	r3, r3, #7
 801535a:	4413      	add	r3, r2
 801535c:	4619      	mov	r1, r3
 801535e:	6938      	ldr	r0, [r7, #16]
 8015360:	f7ff fec0 	bl	80150e4 <move_window>
 8015364:	4603      	mov	r3, r0
 8015366:	2b00      	cmp	r3, #0
 8015368:	d118      	bne.n	801539c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801536a:	693b      	ldr	r3, [r7, #16]
 801536c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015370:	683b      	ldr	r3, [r7, #0]
 8015372:	009b      	lsls	r3, r3, #2
 8015374:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015378:	4413      	add	r3, r2
 801537a:	4618      	mov	r0, r3
 801537c:	f7ff fc19 	bl	8014bb2 <ld_dword>
 8015380:	4603      	mov	r3, r0
 8015382:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8015386:	617b      	str	r3, [r7, #20]
			break;
 8015388:	e009      	b.n	801539e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801538a:	2301      	movs	r3, #1
 801538c:	617b      	str	r3, [r7, #20]
 801538e:	e006      	b.n	801539e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015390:	bf00      	nop
 8015392:	e004      	b.n	801539e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015394:	bf00      	nop
 8015396:	e002      	b.n	801539e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015398:	bf00      	nop
 801539a:	e000      	b.n	801539e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801539c:	bf00      	nop
		}
	}

	return val;
 801539e:	697b      	ldr	r3, [r7, #20]
}
 80153a0:	4618      	mov	r0, r3
 80153a2:	3718      	adds	r7, #24
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}

080153a8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80153a8:	b590      	push	{r4, r7, lr}
 80153aa:	b089      	sub	sp, #36	@ 0x24
 80153ac:	af00      	add	r7, sp, #0
 80153ae:	60f8      	str	r0, [r7, #12]
 80153b0:	60b9      	str	r1, [r7, #8]
 80153b2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80153b4:	2302      	movs	r3, #2
 80153b6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80153b8:	68bb      	ldr	r3, [r7, #8]
 80153ba:	2b01      	cmp	r3, #1
 80153bc:	f240 80d9 	bls.w	8015572 <put_fat+0x1ca>
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	699b      	ldr	r3, [r3, #24]
 80153c4:	68ba      	ldr	r2, [r7, #8]
 80153c6:	429a      	cmp	r2, r3
 80153c8:	f080 80d3 	bcs.w	8015572 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	781b      	ldrb	r3, [r3, #0]
 80153d0:	2b03      	cmp	r3, #3
 80153d2:	f000 8096 	beq.w	8015502 <put_fat+0x15a>
 80153d6:	2b03      	cmp	r3, #3
 80153d8:	f300 80cb 	bgt.w	8015572 <put_fat+0x1ca>
 80153dc:	2b01      	cmp	r3, #1
 80153de:	d002      	beq.n	80153e6 <put_fat+0x3e>
 80153e0:	2b02      	cmp	r3, #2
 80153e2:	d06e      	beq.n	80154c2 <put_fat+0x11a>
 80153e4:	e0c5      	b.n	8015572 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80153e6:	68bb      	ldr	r3, [r7, #8]
 80153e8:	61bb      	str	r3, [r7, #24]
 80153ea:	69bb      	ldr	r3, [r7, #24]
 80153ec:	085b      	lsrs	r3, r3, #1
 80153ee:	69ba      	ldr	r2, [r7, #24]
 80153f0:	4413      	add	r3, r2
 80153f2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80153f8:	69bb      	ldr	r3, [r7, #24]
 80153fa:	0a5b      	lsrs	r3, r3, #9
 80153fc:	4413      	add	r3, r2
 80153fe:	4619      	mov	r1, r3
 8015400:	68f8      	ldr	r0, [r7, #12]
 8015402:	f7ff fe6f 	bl	80150e4 <move_window>
 8015406:	4603      	mov	r3, r0
 8015408:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801540a:	7ffb      	ldrb	r3, [r7, #31]
 801540c:	2b00      	cmp	r3, #0
 801540e:	f040 80a9 	bne.w	8015564 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015418:	69bb      	ldr	r3, [r7, #24]
 801541a:	1c59      	adds	r1, r3, #1
 801541c:	61b9      	str	r1, [r7, #24]
 801541e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015422:	4413      	add	r3, r2
 8015424:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8015426:	68bb      	ldr	r3, [r7, #8]
 8015428:	f003 0301 	and.w	r3, r3, #1
 801542c:	2b00      	cmp	r3, #0
 801542e:	d00d      	beq.n	801544c <put_fat+0xa4>
 8015430:	697b      	ldr	r3, [r7, #20]
 8015432:	781b      	ldrb	r3, [r3, #0]
 8015434:	b25b      	sxtb	r3, r3
 8015436:	f003 030f 	and.w	r3, r3, #15
 801543a:	b25a      	sxtb	r2, r3
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	b25b      	sxtb	r3, r3
 8015440:	011b      	lsls	r3, r3, #4
 8015442:	b25b      	sxtb	r3, r3
 8015444:	4313      	orrs	r3, r2
 8015446:	b25b      	sxtb	r3, r3
 8015448:	b2db      	uxtb	r3, r3
 801544a:	e001      	b.n	8015450 <put_fat+0xa8>
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	b2db      	uxtb	r3, r3
 8015450:	697a      	ldr	r2, [r7, #20]
 8015452:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	2201      	movs	r2, #1
 8015458:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801545e:	69bb      	ldr	r3, [r7, #24]
 8015460:	0a5b      	lsrs	r3, r3, #9
 8015462:	4413      	add	r3, r2
 8015464:	4619      	mov	r1, r3
 8015466:	68f8      	ldr	r0, [r7, #12]
 8015468:	f7ff fe3c 	bl	80150e4 <move_window>
 801546c:	4603      	mov	r3, r0
 801546e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015470:	7ffb      	ldrb	r3, [r7, #31]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d178      	bne.n	8015568 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801547c:	69bb      	ldr	r3, [r7, #24]
 801547e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015482:	4413      	add	r3, r2
 8015484:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015486:	68bb      	ldr	r3, [r7, #8]
 8015488:	f003 0301 	and.w	r3, r3, #1
 801548c:	2b00      	cmp	r3, #0
 801548e:	d003      	beq.n	8015498 <put_fat+0xf0>
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	091b      	lsrs	r3, r3, #4
 8015494:	b2db      	uxtb	r3, r3
 8015496:	e00e      	b.n	80154b6 <put_fat+0x10e>
 8015498:	697b      	ldr	r3, [r7, #20]
 801549a:	781b      	ldrb	r3, [r3, #0]
 801549c:	b25b      	sxtb	r3, r3
 801549e:	f023 030f 	bic.w	r3, r3, #15
 80154a2:	b25a      	sxtb	r2, r3
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	0a1b      	lsrs	r3, r3, #8
 80154a8:	b25b      	sxtb	r3, r3
 80154aa:	f003 030f 	and.w	r3, r3, #15
 80154ae:	b25b      	sxtb	r3, r3
 80154b0:	4313      	orrs	r3, r2
 80154b2:	b25b      	sxtb	r3, r3
 80154b4:	b2db      	uxtb	r3, r3
 80154b6:	697a      	ldr	r2, [r7, #20]
 80154b8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	2201      	movs	r2, #1
 80154be:	70da      	strb	r2, [r3, #3]
			break;
 80154c0:	e057      	b.n	8015572 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154c6:	68bb      	ldr	r3, [r7, #8]
 80154c8:	0a1b      	lsrs	r3, r3, #8
 80154ca:	4413      	add	r3, r2
 80154cc:	4619      	mov	r1, r3
 80154ce:	68f8      	ldr	r0, [r7, #12]
 80154d0:	f7ff fe08 	bl	80150e4 <move_window>
 80154d4:	4603      	mov	r3, r0
 80154d6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80154d8:	7ffb      	ldrb	r3, [r7, #31]
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d146      	bne.n	801556c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80154de:	68fb      	ldr	r3, [r7, #12]
 80154e0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80154e4:	68bb      	ldr	r3, [r7, #8]
 80154e6:	005b      	lsls	r3, r3, #1
 80154e8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80154ec:	4413      	add	r3, r2
 80154ee:	687a      	ldr	r2, [r7, #4]
 80154f0:	b292      	uxth	r2, r2
 80154f2:	4611      	mov	r1, r2
 80154f4:	4618      	mov	r0, r3
 80154f6:	f7ff fb7f 	bl	8014bf8 <st_word>
			fs->wflag = 1;
 80154fa:	68fb      	ldr	r3, [r7, #12]
 80154fc:	2201      	movs	r2, #1
 80154fe:	70da      	strb	r2, [r3, #3]
			break;
 8015500:	e037      	b.n	8015572 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8015502:	68fb      	ldr	r3, [r7, #12]
 8015504:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015506:	68bb      	ldr	r3, [r7, #8]
 8015508:	09db      	lsrs	r3, r3, #7
 801550a:	4413      	add	r3, r2
 801550c:	4619      	mov	r1, r3
 801550e:	68f8      	ldr	r0, [r7, #12]
 8015510:	f7ff fde8 	bl	80150e4 <move_window>
 8015514:	4603      	mov	r3, r0
 8015516:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015518:	7ffb      	ldrb	r3, [r7, #31]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d128      	bne.n	8015570 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801552a:	68bb      	ldr	r3, [r7, #8]
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015532:	4413      	add	r3, r2
 8015534:	4618      	mov	r0, r3
 8015536:	f7ff fb3c 	bl	8014bb2 <ld_dword>
 801553a:	4603      	mov	r3, r0
 801553c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8015540:	4323      	orrs	r3, r4
 8015542:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801554a:	68bb      	ldr	r3, [r7, #8]
 801554c:	009b      	lsls	r3, r3, #2
 801554e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8015552:	4413      	add	r3, r2
 8015554:	6879      	ldr	r1, [r7, #4]
 8015556:	4618      	mov	r0, r3
 8015558:	f7ff fb69 	bl	8014c2e <st_dword>
			fs->wflag = 1;
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	2201      	movs	r2, #1
 8015560:	70da      	strb	r2, [r3, #3]
			break;
 8015562:	e006      	b.n	8015572 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015564:	bf00      	nop
 8015566:	e004      	b.n	8015572 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015568:	bf00      	nop
 801556a:	e002      	b.n	8015572 <put_fat+0x1ca>
			if (res != FR_OK) break;
 801556c:	bf00      	nop
 801556e:	e000      	b.n	8015572 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015570:	bf00      	nop
		}
	}
	return res;
 8015572:	7ffb      	ldrb	r3, [r7, #31]
}
 8015574:	4618      	mov	r0, r3
 8015576:	3724      	adds	r7, #36	@ 0x24
 8015578:	46bd      	mov	sp, r7
 801557a:	bd90      	pop	{r4, r7, pc}

0801557c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801557c:	b580      	push	{r7, lr}
 801557e:	b088      	sub	sp, #32
 8015580:	af00      	add	r7, sp, #0
 8015582:	60f8      	str	r0, [r7, #12]
 8015584:	60b9      	str	r1, [r7, #8]
 8015586:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015588:	2300      	movs	r3, #0
 801558a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8015592:	68bb      	ldr	r3, [r7, #8]
 8015594:	2b01      	cmp	r3, #1
 8015596:	d904      	bls.n	80155a2 <remove_chain+0x26>
 8015598:	69bb      	ldr	r3, [r7, #24]
 801559a:	699b      	ldr	r3, [r3, #24]
 801559c:	68ba      	ldr	r2, [r7, #8]
 801559e:	429a      	cmp	r2, r3
 80155a0:	d301      	bcc.n	80155a6 <remove_chain+0x2a>
 80155a2:	2302      	movs	r3, #2
 80155a4:	e04b      	b.n	801563e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d00c      	beq.n	80155c6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80155ac:	f04f 32ff 	mov.w	r2, #4294967295
 80155b0:	6879      	ldr	r1, [r7, #4]
 80155b2:	69b8      	ldr	r0, [r7, #24]
 80155b4:	f7ff fef8 	bl	80153a8 <put_fat>
 80155b8:	4603      	mov	r3, r0
 80155ba:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80155bc:	7ffb      	ldrb	r3, [r7, #31]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d001      	beq.n	80155c6 <remove_chain+0x4a>
 80155c2:	7ffb      	ldrb	r3, [r7, #31]
 80155c4:	e03b      	b.n	801563e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80155c6:	68b9      	ldr	r1, [r7, #8]
 80155c8:	68f8      	ldr	r0, [r7, #12]
 80155ca:	f7ff fe46 	bl	801525a <get_fat>
 80155ce:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80155d0:	697b      	ldr	r3, [r7, #20]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d031      	beq.n	801563a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80155d6:	697b      	ldr	r3, [r7, #20]
 80155d8:	2b01      	cmp	r3, #1
 80155da:	d101      	bne.n	80155e0 <remove_chain+0x64>
 80155dc:	2302      	movs	r3, #2
 80155de:	e02e      	b.n	801563e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80155e0:	697b      	ldr	r3, [r7, #20]
 80155e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155e6:	d101      	bne.n	80155ec <remove_chain+0x70>
 80155e8:	2301      	movs	r3, #1
 80155ea:	e028      	b.n	801563e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80155ec:	2200      	movs	r2, #0
 80155ee:	68b9      	ldr	r1, [r7, #8]
 80155f0:	69b8      	ldr	r0, [r7, #24]
 80155f2:	f7ff fed9 	bl	80153a8 <put_fat>
 80155f6:	4603      	mov	r3, r0
 80155f8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80155fa:	7ffb      	ldrb	r3, [r7, #31]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d001      	beq.n	8015604 <remove_chain+0x88>
 8015600:	7ffb      	ldrb	r3, [r7, #31]
 8015602:	e01c      	b.n	801563e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8015604:	69bb      	ldr	r3, [r7, #24]
 8015606:	695a      	ldr	r2, [r3, #20]
 8015608:	69bb      	ldr	r3, [r7, #24]
 801560a:	699b      	ldr	r3, [r3, #24]
 801560c:	3b02      	subs	r3, #2
 801560e:	429a      	cmp	r2, r3
 8015610:	d20b      	bcs.n	801562a <remove_chain+0xae>
			fs->free_clst++;
 8015612:	69bb      	ldr	r3, [r7, #24]
 8015614:	695b      	ldr	r3, [r3, #20]
 8015616:	1c5a      	adds	r2, r3, #1
 8015618:	69bb      	ldr	r3, [r7, #24]
 801561a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801561c:	69bb      	ldr	r3, [r7, #24]
 801561e:	791b      	ldrb	r3, [r3, #4]
 8015620:	f043 0301 	orr.w	r3, r3, #1
 8015624:	b2da      	uxtb	r2, r3
 8015626:	69bb      	ldr	r3, [r7, #24]
 8015628:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801562a:	697b      	ldr	r3, [r7, #20]
 801562c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801562e:	69bb      	ldr	r3, [r7, #24]
 8015630:	699b      	ldr	r3, [r3, #24]
 8015632:	68ba      	ldr	r2, [r7, #8]
 8015634:	429a      	cmp	r2, r3
 8015636:	d3c6      	bcc.n	80155c6 <remove_chain+0x4a>
 8015638:	e000      	b.n	801563c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801563a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801563c:	2300      	movs	r3, #0
}
 801563e:	4618      	mov	r0, r3
 8015640:	3720      	adds	r7, #32
 8015642:	46bd      	mov	sp, r7
 8015644:	bd80      	pop	{r7, pc}

08015646 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8015646:	b580      	push	{r7, lr}
 8015648:	b088      	sub	sp, #32
 801564a:	af00      	add	r7, sp, #0
 801564c:	6078      	str	r0, [r7, #4]
 801564e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	681b      	ldr	r3, [r3, #0]
 8015654:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8015656:	683b      	ldr	r3, [r7, #0]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d10d      	bne.n	8015678 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801565c:	693b      	ldr	r3, [r7, #16]
 801565e:	691b      	ldr	r3, [r3, #16]
 8015660:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8015662:	69bb      	ldr	r3, [r7, #24]
 8015664:	2b00      	cmp	r3, #0
 8015666:	d004      	beq.n	8015672 <create_chain+0x2c>
 8015668:	693b      	ldr	r3, [r7, #16]
 801566a:	699b      	ldr	r3, [r3, #24]
 801566c:	69ba      	ldr	r2, [r7, #24]
 801566e:	429a      	cmp	r2, r3
 8015670:	d31b      	bcc.n	80156aa <create_chain+0x64>
 8015672:	2301      	movs	r3, #1
 8015674:	61bb      	str	r3, [r7, #24]
 8015676:	e018      	b.n	80156aa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8015678:	6839      	ldr	r1, [r7, #0]
 801567a:	6878      	ldr	r0, [r7, #4]
 801567c:	f7ff fded 	bl	801525a <get_fat>
 8015680:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	2b01      	cmp	r3, #1
 8015686:	d801      	bhi.n	801568c <create_chain+0x46>
 8015688:	2301      	movs	r3, #1
 801568a:	e070      	b.n	801576e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015692:	d101      	bne.n	8015698 <create_chain+0x52>
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	e06a      	b.n	801576e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8015698:	693b      	ldr	r3, [r7, #16]
 801569a:	699b      	ldr	r3, [r3, #24]
 801569c:	68fa      	ldr	r2, [r7, #12]
 801569e:	429a      	cmp	r2, r3
 80156a0:	d201      	bcs.n	80156a6 <create_chain+0x60>
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	e063      	b.n	801576e <create_chain+0x128>
		scl = clst;
 80156a6:	683b      	ldr	r3, [r7, #0]
 80156a8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80156aa:	69bb      	ldr	r3, [r7, #24]
 80156ac:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80156ae:	69fb      	ldr	r3, [r7, #28]
 80156b0:	3301      	adds	r3, #1
 80156b2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80156b4:	693b      	ldr	r3, [r7, #16]
 80156b6:	699b      	ldr	r3, [r3, #24]
 80156b8:	69fa      	ldr	r2, [r7, #28]
 80156ba:	429a      	cmp	r2, r3
 80156bc:	d307      	bcc.n	80156ce <create_chain+0x88>
				ncl = 2;
 80156be:	2302      	movs	r3, #2
 80156c0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80156c2:	69fa      	ldr	r2, [r7, #28]
 80156c4:	69bb      	ldr	r3, [r7, #24]
 80156c6:	429a      	cmp	r2, r3
 80156c8:	d901      	bls.n	80156ce <create_chain+0x88>
 80156ca:	2300      	movs	r3, #0
 80156cc:	e04f      	b.n	801576e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80156ce:	69f9      	ldr	r1, [r7, #28]
 80156d0:	6878      	ldr	r0, [r7, #4]
 80156d2:	f7ff fdc2 	bl	801525a <get_fat>
 80156d6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d00e      	beq.n	80156fc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	2b01      	cmp	r3, #1
 80156e2:	d003      	beq.n	80156ec <create_chain+0xa6>
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156ea:	d101      	bne.n	80156f0 <create_chain+0xaa>
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	e03e      	b.n	801576e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80156f0:	69fa      	ldr	r2, [r7, #28]
 80156f2:	69bb      	ldr	r3, [r7, #24]
 80156f4:	429a      	cmp	r2, r3
 80156f6:	d1da      	bne.n	80156ae <create_chain+0x68>
 80156f8:	2300      	movs	r3, #0
 80156fa:	e038      	b.n	801576e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80156fc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80156fe:	f04f 32ff 	mov.w	r2, #4294967295
 8015702:	69f9      	ldr	r1, [r7, #28]
 8015704:	6938      	ldr	r0, [r7, #16]
 8015706:	f7ff fe4f 	bl	80153a8 <put_fat>
 801570a:	4603      	mov	r3, r0
 801570c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801570e:	7dfb      	ldrb	r3, [r7, #23]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d109      	bne.n	8015728 <create_chain+0xe2>
 8015714:	683b      	ldr	r3, [r7, #0]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d006      	beq.n	8015728 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801571a:	69fa      	ldr	r2, [r7, #28]
 801571c:	6839      	ldr	r1, [r7, #0]
 801571e:	6938      	ldr	r0, [r7, #16]
 8015720:	f7ff fe42 	bl	80153a8 <put_fat>
 8015724:	4603      	mov	r3, r0
 8015726:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8015728:	7dfb      	ldrb	r3, [r7, #23]
 801572a:	2b00      	cmp	r3, #0
 801572c:	d116      	bne.n	801575c <create_chain+0x116>
		fs->last_clst = ncl;
 801572e:	693b      	ldr	r3, [r7, #16]
 8015730:	69fa      	ldr	r2, [r7, #28]
 8015732:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8015734:	693b      	ldr	r3, [r7, #16]
 8015736:	695a      	ldr	r2, [r3, #20]
 8015738:	693b      	ldr	r3, [r7, #16]
 801573a:	699b      	ldr	r3, [r3, #24]
 801573c:	3b02      	subs	r3, #2
 801573e:	429a      	cmp	r2, r3
 8015740:	d804      	bhi.n	801574c <create_chain+0x106>
 8015742:	693b      	ldr	r3, [r7, #16]
 8015744:	695b      	ldr	r3, [r3, #20]
 8015746:	1e5a      	subs	r2, r3, #1
 8015748:	693b      	ldr	r3, [r7, #16]
 801574a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801574c:	693b      	ldr	r3, [r7, #16]
 801574e:	791b      	ldrb	r3, [r3, #4]
 8015750:	f043 0301 	orr.w	r3, r3, #1
 8015754:	b2da      	uxtb	r2, r3
 8015756:	693b      	ldr	r3, [r7, #16]
 8015758:	711a      	strb	r2, [r3, #4]
 801575a:	e007      	b.n	801576c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801575c:	7dfb      	ldrb	r3, [r7, #23]
 801575e:	2b01      	cmp	r3, #1
 8015760:	d102      	bne.n	8015768 <create_chain+0x122>
 8015762:	f04f 33ff 	mov.w	r3, #4294967295
 8015766:	e000      	b.n	801576a <create_chain+0x124>
 8015768:	2301      	movs	r3, #1
 801576a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801576c:	69fb      	ldr	r3, [r7, #28]
}
 801576e:	4618      	mov	r0, r3
 8015770:	3720      	adds	r7, #32
 8015772:	46bd      	mov	sp, r7
 8015774:	bd80      	pop	{r7, pc}

08015776 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8015776:	b480      	push	{r7}
 8015778:	b087      	sub	sp, #28
 801577a:	af00      	add	r7, sp, #0
 801577c:	6078      	str	r0, [r7, #4]
 801577e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801578a:	3304      	adds	r3, #4
 801578c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801578e:	683b      	ldr	r3, [r7, #0]
 8015790:	0a5b      	lsrs	r3, r3, #9
 8015792:	68fa      	ldr	r2, [r7, #12]
 8015794:	8952      	ldrh	r2, [r2, #10]
 8015796:	fbb3 f3f2 	udiv	r3, r3, r2
 801579a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	1d1a      	adds	r2, r3, #4
 80157a0:	613a      	str	r2, [r7, #16]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80157a6:	68bb      	ldr	r3, [r7, #8]
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d101      	bne.n	80157b0 <clmt_clust+0x3a>
 80157ac:	2300      	movs	r3, #0
 80157ae:	e010      	b.n	80157d2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80157b0:	697a      	ldr	r2, [r7, #20]
 80157b2:	68bb      	ldr	r3, [r7, #8]
 80157b4:	429a      	cmp	r2, r3
 80157b6:	d307      	bcc.n	80157c8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80157b8:	697a      	ldr	r2, [r7, #20]
 80157ba:	68bb      	ldr	r3, [r7, #8]
 80157bc:	1ad3      	subs	r3, r2, r3
 80157be:	617b      	str	r3, [r7, #20]
 80157c0:	693b      	ldr	r3, [r7, #16]
 80157c2:	3304      	adds	r3, #4
 80157c4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80157c6:	e7e9      	b.n	801579c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80157c8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80157ca:	693b      	ldr	r3, [r7, #16]
 80157cc:	681a      	ldr	r2, [r3, #0]
 80157ce:	697b      	ldr	r3, [r7, #20]
 80157d0:	4413      	add	r3, r2
}
 80157d2:	4618      	mov	r0, r3
 80157d4:	371c      	adds	r7, #28
 80157d6:	46bd      	mov	sp, r7
 80157d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157dc:	4770      	bx	lr

080157de <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80157de:	b580      	push	{r7, lr}
 80157e0:	b086      	sub	sp, #24
 80157e2:	af00      	add	r7, sp, #0
 80157e4:	6078      	str	r0, [r7, #4]
 80157e6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80157ee:	683b      	ldr	r3, [r7, #0]
 80157f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80157f4:	d204      	bcs.n	8015800 <dir_sdi+0x22>
 80157f6:	683b      	ldr	r3, [r7, #0]
 80157f8:	f003 031f 	and.w	r3, r3, #31
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d001      	beq.n	8015804 <dir_sdi+0x26>
		return FR_INT_ERR;
 8015800:	2302      	movs	r3, #2
 8015802:	e063      	b.n	80158cc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	683a      	ldr	r2, [r7, #0]
 8015808:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	689b      	ldr	r3, [r3, #8]
 801580e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8015810:	697b      	ldr	r3, [r7, #20]
 8015812:	2b00      	cmp	r3, #0
 8015814:	d106      	bne.n	8015824 <dir_sdi+0x46>
 8015816:	693b      	ldr	r3, [r7, #16]
 8015818:	781b      	ldrb	r3, [r3, #0]
 801581a:	2b02      	cmp	r3, #2
 801581c:	d902      	bls.n	8015824 <dir_sdi+0x46>
		clst = fs->dirbase;
 801581e:	693b      	ldr	r3, [r7, #16]
 8015820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015822:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8015824:	697b      	ldr	r3, [r7, #20]
 8015826:	2b00      	cmp	r3, #0
 8015828:	d10c      	bne.n	8015844 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801582a:	683b      	ldr	r3, [r7, #0]
 801582c:	095b      	lsrs	r3, r3, #5
 801582e:	693a      	ldr	r2, [r7, #16]
 8015830:	8912      	ldrh	r2, [r2, #8]
 8015832:	4293      	cmp	r3, r2
 8015834:	d301      	bcc.n	801583a <dir_sdi+0x5c>
 8015836:	2302      	movs	r3, #2
 8015838:	e048      	b.n	80158cc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 801583a:	693b      	ldr	r3, [r7, #16]
 801583c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801583e:	687b      	ldr	r3, [r7, #4]
 8015840:	61da      	str	r2, [r3, #28]
 8015842:	e029      	b.n	8015898 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8015844:	693b      	ldr	r3, [r7, #16]
 8015846:	895b      	ldrh	r3, [r3, #10]
 8015848:	025b      	lsls	r3, r3, #9
 801584a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801584c:	e019      	b.n	8015882 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801584e:	687b      	ldr	r3, [r7, #4]
 8015850:	6979      	ldr	r1, [r7, #20]
 8015852:	4618      	mov	r0, r3
 8015854:	f7ff fd01 	bl	801525a <get_fat>
 8015858:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801585a:	697b      	ldr	r3, [r7, #20]
 801585c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015860:	d101      	bne.n	8015866 <dir_sdi+0x88>
 8015862:	2301      	movs	r3, #1
 8015864:	e032      	b.n	80158cc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8015866:	697b      	ldr	r3, [r7, #20]
 8015868:	2b01      	cmp	r3, #1
 801586a:	d904      	bls.n	8015876 <dir_sdi+0x98>
 801586c:	693b      	ldr	r3, [r7, #16]
 801586e:	699b      	ldr	r3, [r3, #24]
 8015870:	697a      	ldr	r2, [r7, #20]
 8015872:	429a      	cmp	r2, r3
 8015874:	d301      	bcc.n	801587a <dir_sdi+0x9c>
 8015876:	2302      	movs	r3, #2
 8015878:	e028      	b.n	80158cc <dir_sdi+0xee>
			ofs -= csz;
 801587a:	683a      	ldr	r2, [r7, #0]
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	1ad3      	subs	r3, r2, r3
 8015880:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8015882:	683a      	ldr	r2, [r7, #0]
 8015884:	68fb      	ldr	r3, [r7, #12]
 8015886:	429a      	cmp	r2, r3
 8015888:	d2e1      	bcs.n	801584e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 801588a:	6979      	ldr	r1, [r7, #20]
 801588c:	6938      	ldr	r0, [r7, #16]
 801588e:	f7ff fcc5 	bl	801521c <clust2sect>
 8015892:	4602      	mov	r2, r0
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	697a      	ldr	r2, [r7, #20]
 801589c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	69db      	ldr	r3, [r3, #28]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d101      	bne.n	80158aa <dir_sdi+0xcc>
 80158a6:	2302      	movs	r3, #2
 80158a8:	e010      	b.n	80158cc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	69da      	ldr	r2, [r3, #28]
 80158ae:	683b      	ldr	r3, [r7, #0]
 80158b0:	0a5b      	lsrs	r3, r3, #9
 80158b2:	441a      	add	r2, r3
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80158b8:	693b      	ldr	r3, [r7, #16]
 80158ba:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80158be:	683b      	ldr	r3, [r7, #0]
 80158c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80158c4:	441a      	add	r2, r3
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80158ca:	2300      	movs	r3, #0
}
 80158cc:	4618      	mov	r0, r3
 80158ce:	3718      	adds	r7, #24
 80158d0:	46bd      	mov	sp, r7
 80158d2:	bd80      	pop	{r7, pc}

080158d4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80158d4:	b580      	push	{r7, lr}
 80158d6:	b086      	sub	sp, #24
 80158d8:	af00      	add	r7, sp, #0
 80158da:	6078      	str	r0, [r7, #4]
 80158dc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	695b      	ldr	r3, [r3, #20]
 80158e8:	3320      	adds	r3, #32
 80158ea:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	69db      	ldr	r3, [r3, #28]
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d003      	beq.n	80158fc <dir_next+0x28>
 80158f4:	68bb      	ldr	r3, [r7, #8]
 80158f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80158fa:	d301      	bcc.n	8015900 <dir_next+0x2c>
 80158fc:	2304      	movs	r3, #4
 80158fe:	e0aa      	b.n	8015a56 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8015900:	68bb      	ldr	r3, [r7, #8]
 8015902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015906:	2b00      	cmp	r3, #0
 8015908:	f040 8098 	bne.w	8015a3c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	69db      	ldr	r3, [r3, #28]
 8015910:	1c5a      	adds	r2, r3, #1
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	699b      	ldr	r3, [r3, #24]
 801591a:	2b00      	cmp	r3, #0
 801591c:	d10b      	bne.n	8015936 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	095b      	lsrs	r3, r3, #5
 8015922:	68fa      	ldr	r2, [r7, #12]
 8015924:	8912      	ldrh	r2, [r2, #8]
 8015926:	4293      	cmp	r3, r2
 8015928:	f0c0 8088 	bcc.w	8015a3c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	2200      	movs	r2, #0
 8015930:	61da      	str	r2, [r3, #28]
 8015932:	2304      	movs	r3, #4
 8015934:	e08f      	b.n	8015a56 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8015936:	68bb      	ldr	r3, [r7, #8]
 8015938:	0a5b      	lsrs	r3, r3, #9
 801593a:	68fa      	ldr	r2, [r7, #12]
 801593c:	8952      	ldrh	r2, [r2, #10]
 801593e:	3a01      	subs	r2, #1
 8015940:	4013      	ands	r3, r2
 8015942:	2b00      	cmp	r3, #0
 8015944:	d17a      	bne.n	8015a3c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8015946:	687a      	ldr	r2, [r7, #4]
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	699b      	ldr	r3, [r3, #24]
 801594c:	4619      	mov	r1, r3
 801594e:	4610      	mov	r0, r2
 8015950:	f7ff fc83 	bl	801525a <get_fat>
 8015954:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8015956:	697b      	ldr	r3, [r7, #20]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d801      	bhi.n	8015960 <dir_next+0x8c>
 801595c:	2302      	movs	r3, #2
 801595e:	e07a      	b.n	8015a56 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015960:	697b      	ldr	r3, [r7, #20]
 8015962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015966:	d101      	bne.n	801596c <dir_next+0x98>
 8015968:	2301      	movs	r3, #1
 801596a:	e074      	b.n	8015a56 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	699b      	ldr	r3, [r3, #24]
 8015970:	697a      	ldr	r2, [r7, #20]
 8015972:	429a      	cmp	r2, r3
 8015974:	d358      	bcc.n	8015a28 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8015976:	683b      	ldr	r3, [r7, #0]
 8015978:	2b00      	cmp	r3, #0
 801597a:	d104      	bne.n	8015986 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	2200      	movs	r2, #0
 8015980:	61da      	str	r2, [r3, #28]
 8015982:	2304      	movs	r3, #4
 8015984:	e067      	b.n	8015a56 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8015986:	687a      	ldr	r2, [r7, #4]
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	699b      	ldr	r3, [r3, #24]
 801598c:	4619      	mov	r1, r3
 801598e:	4610      	mov	r0, r2
 8015990:	f7ff fe59 	bl	8015646 <create_chain>
 8015994:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8015996:	697b      	ldr	r3, [r7, #20]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d101      	bne.n	80159a0 <dir_next+0xcc>
 801599c:	2307      	movs	r3, #7
 801599e:	e05a      	b.n	8015a56 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80159a0:	697b      	ldr	r3, [r7, #20]
 80159a2:	2b01      	cmp	r3, #1
 80159a4:	d101      	bne.n	80159aa <dir_next+0xd6>
 80159a6:	2302      	movs	r3, #2
 80159a8:	e055      	b.n	8015a56 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80159aa:	697b      	ldr	r3, [r7, #20]
 80159ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159b0:	d101      	bne.n	80159b6 <dir_next+0xe2>
 80159b2:	2301      	movs	r3, #1
 80159b4:	e04f      	b.n	8015a56 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80159b6:	68f8      	ldr	r0, [r7, #12]
 80159b8:	f7ff fb50 	bl	801505c <sync_window>
 80159bc:	4603      	mov	r3, r0
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d001      	beq.n	80159c6 <dir_next+0xf2>
 80159c2:	2301      	movs	r3, #1
 80159c4:	e047      	b.n	8015a56 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	3334      	adds	r3, #52	@ 0x34
 80159ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80159ce:	2100      	movs	r1, #0
 80159d0:	4618      	mov	r0, r3
 80159d2:	f7ff f979 	bl	8014cc8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80159d6:	2300      	movs	r3, #0
 80159d8:	613b      	str	r3, [r7, #16]
 80159da:	6979      	ldr	r1, [r7, #20]
 80159dc:	68f8      	ldr	r0, [r7, #12]
 80159de:	f7ff fc1d 	bl	801521c <clust2sect>
 80159e2:	4602      	mov	r2, r0
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80159e8:	e012      	b.n	8015a10 <dir_next+0x13c>
						fs->wflag = 1;
 80159ea:	68fb      	ldr	r3, [r7, #12]
 80159ec:	2201      	movs	r2, #1
 80159ee:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80159f0:	68f8      	ldr	r0, [r7, #12]
 80159f2:	f7ff fb33 	bl	801505c <sync_window>
 80159f6:	4603      	mov	r3, r0
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	d001      	beq.n	8015a00 <dir_next+0x12c>
 80159fc:	2301      	movs	r3, #1
 80159fe:	e02a      	b.n	8015a56 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015a00:	693b      	ldr	r3, [r7, #16]
 8015a02:	3301      	adds	r3, #1
 8015a04:	613b      	str	r3, [r7, #16]
 8015a06:	68fb      	ldr	r3, [r7, #12]
 8015a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015a0a:	1c5a      	adds	r2, r3, #1
 8015a0c:	68fb      	ldr	r3, [r7, #12]
 8015a0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015a10:	68fb      	ldr	r3, [r7, #12]
 8015a12:	895b      	ldrh	r3, [r3, #10]
 8015a14:	461a      	mov	r2, r3
 8015a16:	693b      	ldr	r3, [r7, #16]
 8015a18:	4293      	cmp	r3, r2
 8015a1a:	d3e6      	bcc.n	80159ea <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	1ad2      	subs	r2, r2, r3
 8015a24:	68fb      	ldr	r3, [r7, #12]
 8015a26:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	697a      	ldr	r2, [r7, #20]
 8015a2c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015a2e:	6979      	ldr	r1, [r7, #20]
 8015a30:	68f8      	ldr	r0, [r7, #12]
 8015a32:	f7ff fbf3 	bl	801521c <clust2sect>
 8015a36:	4602      	mov	r2, r0
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	68ba      	ldr	r2, [r7, #8]
 8015a40:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015a48:	68bb      	ldr	r3, [r7, #8]
 8015a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015a4e:	441a      	add	r2, r3
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8015a54:	2300      	movs	r3, #0
}
 8015a56:	4618      	mov	r0, r3
 8015a58:	3718      	adds	r7, #24
 8015a5a:	46bd      	mov	sp, r7
 8015a5c:	bd80      	pop	{r7, pc}

08015a5e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015a5e:	b580      	push	{r7, lr}
 8015a60:	b086      	sub	sp, #24
 8015a62:	af00      	add	r7, sp, #0
 8015a64:	6078      	str	r0, [r7, #4]
 8015a66:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015a6e:	2100      	movs	r1, #0
 8015a70:	6878      	ldr	r0, [r7, #4]
 8015a72:	f7ff feb4 	bl	80157de <dir_sdi>
 8015a76:	4603      	mov	r3, r0
 8015a78:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015a7a:	7dfb      	ldrb	r3, [r7, #23]
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d12b      	bne.n	8015ad8 <dir_alloc+0x7a>
		n = 0;
 8015a80:	2300      	movs	r3, #0
 8015a82:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	69db      	ldr	r3, [r3, #28]
 8015a88:	4619      	mov	r1, r3
 8015a8a:	68f8      	ldr	r0, [r7, #12]
 8015a8c:	f7ff fb2a 	bl	80150e4 <move_window>
 8015a90:	4603      	mov	r3, r0
 8015a92:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015a94:	7dfb      	ldrb	r3, [r7, #23]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d11d      	bne.n	8015ad6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	6a1b      	ldr	r3, [r3, #32]
 8015a9e:	781b      	ldrb	r3, [r3, #0]
 8015aa0:	2be5      	cmp	r3, #229	@ 0xe5
 8015aa2:	d004      	beq.n	8015aae <dir_alloc+0x50>
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	6a1b      	ldr	r3, [r3, #32]
 8015aa8:	781b      	ldrb	r3, [r3, #0]
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	d107      	bne.n	8015abe <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015aae:	693b      	ldr	r3, [r7, #16]
 8015ab0:	3301      	adds	r3, #1
 8015ab2:	613b      	str	r3, [r7, #16]
 8015ab4:	693a      	ldr	r2, [r7, #16]
 8015ab6:	683b      	ldr	r3, [r7, #0]
 8015ab8:	429a      	cmp	r2, r3
 8015aba:	d102      	bne.n	8015ac2 <dir_alloc+0x64>
 8015abc:	e00c      	b.n	8015ad8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015abe:	2300      	movs	r3, #0
 8015ac0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015ac2:	2101      	movs	r1, #1
 8015ac4:	6878      	ldr	r0, [r7, #4]
 8015ac6:	f7ff ff05 	bl	80158d4 <dir_next>
 8015aca:	4603      	mov	r3, r0
 8015acc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015ace:	7dfb      	ldrb	r3, [r7, #23]
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d0d7      	beq.n	8015a84 <dir_alloc+0x26>
 8015ad4:	e000      	b.n	8015ad8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8015ad6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015ad8:	7dfb      	ldrb	r3, [r7, #23]
 8015ada:	2b04      	cmp	r3, #4
 8015adc:	d101      	bne.n	8015ae2 <dir_alloc+0x84>
 8015ade:	2307      	movs	r3, #7
 8015ae0:	75fb      	strb	r3, [r7, #23]
	return res;
 8015ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ae4:	4618      	mov	r0, r3
 8015ae6:	3718      	adds	r7, #24
 8015ae8:	46bd      	mov	sp, r7
 8015aea:	bd80      	pop	{r7, pc}

08015aec <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015aec:	b580      	push	{r7, lr}
 8015aee:	b084      	sub	sp, #16
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	6078      	str	r0, [r7, #4]
 8015af4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015af6:	683b      	ldr	r3, [r7, #0]
 8015af8:	331a      	adds	r3, #26
 8015afa:	4618      	mov	r0, r3
 8015afc:	f7ff f840 	bl	8014b80 <ld_word>
 8015b00:	4603      	mov	r3, r0
 8015b02:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015b04:	687b      	ldr	r3, [r7, #4]
 8015b06:	781b      	ldrb	r3, [r3, #0]
 8015b08:	2b03      	cmp	r3, #3
 8015b0a:	d109      	bne.n	8015b20 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015b0c:	683b      	ldr	r3, [r7, #0]
 8015b0e:	3314      	adds	r3, #20
 8015b10:	4618      	mov	r0, r3
 8015b12:	f7ff f835 	bl	8014b80 <ld_word>
 8015b16:	4603      	mov	r3, r0
 8015b18:	041b      	lsls	r3, r3, #16
 8015b1a:	68fa      	ldr	r2, [r7, #12]
 8015b1c:	4313      	orrs	r3, r2
 8015b1e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015b20:	68fb      	ldr	r3, [r7, #12]
}
 8015b22:	4618      	mov	r0, r3
 8015b24:	3710      	adds	r7, #16
 8015b26:	46bd      	mov	sp, r7
 8015b28:	bd80      	pop	{r7, pc}

08015b2a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015b2a:	b580      	push	{r7, lr}
 8015b2c:	b084      	sub	sp, #16
 8015b2e:	af00      	add	r7, sp, #0
 8015b30:	60f8      	str	r0, [r7, #12]
 8015b32:	60b9      	str	r1, [r7, #8]
 8015b34:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015b36:	68bb      	ldr	r3, [r7, #8]
 8015b38:	331a      	adds	r3, #26
 8015b3a:	687a      	ldr	r2, [r7, #4]
 8015b3c:	b292      	uxth	r2, r2
 8015b3e:	4611      	mov	r1, r2
 8015b40:	4618      	mov	r0, r3
 8015b42:	f7ff f859 	bl	8014bf8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	781b      	ldrb	r3, [r3, #0]
 8015b4a:	2b03      	cmp	r3, #3
 8015b4c:	d109      	bne.n	8015b62 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015b4e:	68bb      	ldr	r3, [r7, #8]
 8015b50:	f103 0214 	add.w	r2, r3, #20
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	0c1b      	lsrs	r3, r3, #16
 8015b58:	b29b      	uxth	r3, r3
 8015b5a:	4619      	mov	r1, r3
 8015b5c:	4610      	mov	r0, r2
 8015b5e:	f7ff f84b 	bl	8014bf8 <st_word>
	}
}
 8015b62:	bf00      	nop
 8015b64:	3710      	adds	r7, #16
 8015b66:	46bd      	mov	sp, r7
 8015b68:	bd80      	pop	{r7, pc}
	...

08015b6c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015b6c:	b590      	push	{r4, r7, lr}
 8015b6e:	b087      	sub	sp, #28
 8015b70:	af00      	add	r7, sp, #0
 8015b72:	6078      	str	r0, [r7, #4]
 8015b74:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015b76:	683b      	ldr	r3, [r7, #0]
 8015b78:	331a      	adds	r3, #26
 8015b7a:	4618      	mov	r0, r3
 8015b7c:	f7ff f800 	bl	8014b80 <ld_word>
 8015b80:	4603      	mov	r3, r0
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d001      	beq.n	8015b8a <cmp_lfn+0x1e>
 8015b86:	2300      	movs	r3, #0
 8015b88:	e059      	b.n	8015c3e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015b8a:	683b      	ldr	r3, [r7, #0]
 8015b8c:	781b      	ldrb	r3, [r3, #0]
 8015b8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015b92:	1e5a      	subs	r2, r3, #1
 8015b94:	4613      	mov	r3, r2
 8015b96:	005b      	lsls	r3, r3, #1
 8015b98:	4413      	add	r3, r2
 8015b9a:	009b      	lsls	r3, r3, #2
 8015b9c:	4413      	add	r3, r2
 8015b9e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015ba0:	2301      	movs	r3, #1
 8015ba2:	81fb      	strh	r3, [r7, #14]
 8015ba4:	2300      	movs	r3, #0
 8015ba6:	613b      	str	r3, [r7, #16]
 8015ba8:	e033      	b.n	8015c12 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015baa:	4a27      	ldr	r2, [pc, #156]	@ (8015c48 <cmp_lfn+0xdc>)
 8015bac:	693b      	ldr	r3, [r7, #16]
 8015bae:	4413      	add	r3, r2
 8015bb0:	781b      	ldrb	r3, [r3, #0]
 8015bb2:	461a      	mov	r2, r3
 8015bb4:	683b      	ldr	r3, [r7, #0]
 8015bb6:	4413      	add	r3, r2
 8015bb8:	4618      	mov	r0, r3
 8015bba:	f7fe ffe1 	bl	8014b80 <ld_word>
 8015bbe:	4603      	mov	r3, r0
 8015bc0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015bc2:	89fb      	ldrh	r3, [r7, #14]
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d01a      	beq.n	8015bfe <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8015bc8:	697b      	ldr	r3, [r7, #20]
 8015bca:	2bfe      	cmp	r3, #254	@ 0xfe
 8015bcc:	d812      	bhi.n	8015bf4 <cmp_lfn+0x88>
 8015bce:	89bb      	ldrh	r3, [r7, #12]
 8015bd0:	4618      	mov	r0, r3
 8015bd2:	f001 ffc9 	bl	8017b68 <ff_wtoupper>
 8015bd6:	4603      	mov	r3, r0
 8015bd8:	461c      	mov	r4, r3
 8015bda:	697b      	ldr	r3, [r7, #20]
 8015bdc:	1c5a      	adds	r2, r3, #1
 8015bde:	617a      	str	r2, [r7, #20]
 8015be0:	005b      	lsls	r3, r3, #1
 8015be2:	687a      	ldr	r2, [r7, #4]
 8015be4:	4413      	add	r3, r2
 8015be6:	881b      	ldrh	r3, [r3, #0]
 8015be8:	4618      	mov	r0, r3
 8015bea:	f001 ffbd 	bl	8017b68 <ff_wtoupper>
 8015bee:	4603      	mov	r3, r0
 8015bf0:	429c      	cmp	r4, r3
 8015bf2:	d001      	beq.n	8015bf8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	e022      	b.n	8015c3e <cmp_lfn+0xd2>
			}
			wc = uc;
 8015bf8:	89bb      	ldrh	r3, [r7, #12]
 8015bfa:	81fb      	strh	r3, [r7, #14]
 8015bfc:	e006      	b.n	8015c0c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015bfe:	89bb      	ldrh	r3, [r7, #12]
 8015c00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015c04:	4293      	cmp	r3, r2
 8015c06:	d001      	beq.n	8015c0c <cmp_lfn+0xa0>
 8015c08:	2300      	movs	r3, #0
 8015c0a:	e018      	b.n	8015c3e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015c0c:	693b      	ldr	r3, [r7, #16]
 8015c0e:	3301      	adds	r3, #1
 8015c10:	613b      	str	r3, [r7, #16]
 8015c12:	693b      	ldr	r3, [r7, #16]
 8015c14:	2b0c      	cmp	r3, #12
 8015c16:	d9c8      	bls.n	8015baa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015c18:	683b      	ldr	r3, [r7, #0]
 8015c1a:	781b      	ldrb	r3, [r3, #0]
 8015c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d00b      	beq.n	8015c3c <cmp_lfn+0xd0>
 8015c24:	89fb      	ldrh	r3, [r7, #14]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d008      	beq.n	8015c3c <cmp_lfn+0xd0>
 8015c2a:	697b      	ldr	r3, [r7, #20]
 8015c2c:	005b      	lsls	r3, r3, #1
 8015c2e:	687a      	ldr	r2, [r7, #4]
 8015c30:	4413      	add	r3, r2
 8015c32:	881b      	ldrh	r3, [r3, #0]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d001      	beq.n	8015c3c <cmp_lfn+0xd0>
 8015c38:	2300      	movs	r3, #0
 8015c3a:	e000      	b.n	8015c3e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015c3c:	2301      	movs	r3, #1
}
 8015c3e:	4618      	mov	r0, r3
 8015c40:	371c      	adds	r7, #28
 8015c42:	46bd      	mov	sp, r7
 8015c44:	bd90      	pop	{r4, r7, pc}
 8015c46:	bf00      	nop
 8015c48:	0801d474 	.word	0x0801d474

08015c4c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015c4c:	b580      	push	{r7, lr}
 8015c4e:	b088      	sub	sp, #32
 8015c50:	af00      	add	r7, sp, #0
 8015c52:	60f8      	str	r0, [r7, #12]
 8015c54:	60b9      	str	r1, [r7, #8]
 8015c56:	4611      	mov	r1, r2
 8015c58:	461a      	mov	r2, r3
 8015c5a:	460b      	mov	r3, r1
 8015c5c:	71fb      	strb	r3, [r7, #7]
 8015c5e:	4613      	mov	r3, r2
 8015c60:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8015c62:	68bb      	ldr	r3, [r7, #8]
 8015c64:	330d      	adds	r3, #13
 8015c66:	79ba      	ldrb	r2, [r7, #6]
 8015c68:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015c6a:	68bb      	ldr	r3, [r7, #8]
 8015c6c:	330b      	adds	r3, #11
 8015c6e:	220f      	movs	r2, #15
 8015c70:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8015c72:	68bb      	ldr	r3, [r7, #8]
 8015c74:	330c      	adds	r3, #12
 8015c76:	2200      	movs	r2, #0
 8015c78:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015c7a:	68bb      	ldr	r3, [r7, #8]
 8015c7c:	331a      	adds	r3, #26
 8015c7e:	2100      	movs	r1, #0
 8015c80:	4618      	mov	r0, r3
 8015c82:	f7fe ffb9 	bl	8014bf8 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015c86:	79fb      	ldrb	r3, [r7, #7]
 8015c88:	1e5a      	subs	r2, r3, #1
 8015c8a:	4613      	mov	r3, r2
 8015c8c:	005b      	lsls	r3, r3, #1
 8015c8e:	4413      	add	r3, r2
 8015c90:	009b      	lsls	r3, r3, #2
 8015c92:	4413      	add	r3, r2
 8015c94:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8015c96:	2300      	movs	r3, #0
 8015c98:	82fb      	strh	r3, [r7, #22]
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015c9e:	8afb      	ldrh	r3, [r7, #22]
 8015ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015ca4:	4293      	cmp	r3, r2
 8015ca6:	d007      	beq.n	8015cb8 <put_lfn+0x6c>
 8015ca8:	69fb      	ldr	r3, [r7, #28]
 8015caa:	1c5a      	adds	r2, r3, #1
 8015cac:	61fa      	str	r2, [r7, #28]
 8015cae:	005b      	lsls	r3, r3, #1
 8015cb0:	68fa      	ldr	r2, [r7, #12]
 8015cb2:	4413      	add	r3, r2
 8015cb4:	881b      	ldrh	r3, [r3, #0]
 8015cb6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015cb8:	4a17      	ldr	r2, [pc, #92]	@ (8015d18 <put_lfn+0xcc>)
 8015cba:	69bb      	ldr	r3, [r7, #24]
 8015cbc:	4413      	add	r3, r2
 8015cbe:	781b      	ldrb	r3, [r3, #0]
 8015cc0:	461a      	mov	r2, r3
 8015cc2:	68bb      	ldr	r3, [r7, #8]
 8015cc4:	4413      	add	r3, r2
 8015cc6:	8afa      	ldrh	r2, [r7, #22]
 8015cc8:	4611      	mov	r1, r2
 8015cca:	4618      	mov	r0, r3
 8015ccc:	f7fe ff94 	bl	8014bf8 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015cd0:	8afb      	ldrh	r3, [r7, #22]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d102      	bne.n	8015cdc <put_lfn+0x90>
 8015cd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015cda:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015cdc:	69bb      	ldr	r3, [r7, #24]
 8015cde:	3301      	adds	r3, #1
 8015ce0:	61bb      	str	r3, [r7, #24]
 8015ce2:	69bb      	ldr	r3, [r7, #24]
 8015ce4:	2b0c      	cmp	r3, #12
 8015ce6:	d9da      	bls.n	8015c9e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015ce8:	8afb      	ldrh	r3, [r7, #22]
 8015cea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015cee:	4293      	cmp	r3, r2
 8015cf0:	d006      	beq.n	8015d00 <put_lfn+0xb4>
 8015cf2:	69fb      	ldr	r3, [r7, #28]
 8015cf4:	005b      	lsls	r3, r3, #1
 8015cf6:	68fa      	ldr	r2, [r7, #12]
 8015cf8:	4413      	add	r3, r2
 8015cfa:	881b      	ldrh	r3, [r3, #0]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d103      	bne.n	8015d08 <put_lfn+0xbc>
 8015d00:	79fb      	ldrb	r3, [r7, #7]
 8015d02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d06:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015d08:	68bb      	ldr	r3, [r7, #8]
 8015d0a:	79fa      	ldrb	r2, [r7, #7]
 8015d0c:	701a      	strb	r2, [r3, #0]
}
 8015d0e:	bf00      	nop
 8015d10:	3720      	adds	r7, #32
 8015d12:	46bd      	mov	sp, r7
 8015d14:	bd80      	pop	{r7, pc}
 8015d16:	bf00      	nop
 8015d18:	0801d474 	.word	0x0801d474

08015d1c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015d1c:	b580      	push	{r7, lr}
 8015d1e:	b08c      	sub	sp, #48	@ 0x30
 8015d20:	af00      	add	r7, sp, #0
 8015d22:	60f8      	str	r0, [r7, #12]
 8015d24:	60b9      	str	r1, [r7, #8]
 8015d26:	607a      	str	r2, [r7, #4]
 8015d28:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015d2a:	220b      	movs	r2, #11
 8015d2c:	68b9      	ldr	r1, [r7, #8]
 8015d2e:	68f8      	ldr	r0, [r7, #12]
 8015d30:	f7fe ffa9 	bl	8014c86 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015d34:	683b      	ldr	r3, [r7, #0]
 8015d36:	2b05      	cmp	r3, #5
 8015d38:	d92b      	bls.n	8015d92 <gen_numname+0x76>
		sr = seq;
 8015d3a:	683b      	ldr	r3, [r7, #0]
 8015d3c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8015d3e:	e022      	b.n	8015d86 <gen_numname+0x6a>
			wc = *lfn++;
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	1c9a      	adds	r2, r3, #2
 8015d44:	607a      	str	r2, [r7, #4]
 8015d46:	881b      	ldrh	r3, [r3, #0]
 8015d48:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015d4e:	e017      	b.n	8015d80 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	005a      	lsls	r2, r3, #1
 8015d54:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015d56:	f003 0301 	and.w	r3, r3, #1
 8015d5a:	4413      	add	r3, r2
 8015d5c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8015d5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015d60:	085b      	lsrs	r3, r3, #1
 8015d62:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015d64:	69fb      	ldr	r3, [r7, #28]
 8015d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d005      	beq.n	8015d7a <gen_numname+0x5e>
 8015d6e:	69fb      	ldr	r3, [r7, #28]
 8015d70:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015d74:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015d78:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d7c:	3301      	adds	r3, #1
 8015d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d82:	2b0f      	cmp	r3, #15
 8015d84:	d9e4      	bls.n	8015d50 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	881b      	ldrh	r3, [r3, #0]
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d1d8      	bne.n	8015d40 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015d8e:	69fb      	ldr	r3, [r7, #28]
 8015d90:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015d92:	2307      	movs	r3, #7
 8015d94:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015d96:	683b      	ldr	r3, [r7, #0]
 8015d98:	b2db      	uxtb	r3, r3
 8015d9a:	f003 030f 	and.w	r3, r3, #15
 8015d9e:	b2db      	uxtb	r3, r3
 8015da0:	3330      	adds	r3, #48	@ 0x30
 8015da2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015da6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015daa:	2b39      	cmp	r3, #57	@ 0x39
 8015dac:	d904      	bls.n	8015db8 <gen_numname+0x9c>
 8015dae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015db2:	3307      	adds	r3, #7
 8015db4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dba:	1e5a      	subs	r2, r3, #1
 8015dbc:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015dbe:	3330      	adds	r3, #48	@ 0x30
 8015dc0:	443b      	add	r3, r7
 8015dc2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015dc6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015dca:	683b      	ldr	r3, [r7, #0]
 8015dcc:	091b      	lsrs	r3, r3, #4
 8015dce:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015dd0:	683b      	ldr	r3, [r7, #0]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d1df      	bne.n	8015d96 <gen_numname+0x7a>
	ns[i] = '~';
 8015dd6:	f107 0214 	add.w	r2, r7, #20
 8015dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ddc:	4413      	add	r3, r2
 8015dde:	227e      	movs	r2, #126	@ 0x7e
 8015de0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015de2:	2300      	movs	r3, #0
 8015de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8015de6:	e002      	b.n	8015dee <gen_numname+0xd2>
 8015de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dea:	3301      	adds	r3, #1
 8015dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8015dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015df2:	429a      	cmp	r2, r3
 8015df4:	d205      	bcs.n	8015e02 <gen_numname+0xe6>
 8015df6:	68fa      	ldr	r2, [r7, #12]
 8015df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dfa:	4413      	add	r3, r2
 8015dfc:	781b      	ldrb	r3, [r3, #0]
 8015dfe:	2b20      	cmp	r3, #32
 8015e00:	d1f2      	bne.n	8015de8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e04:	2b07      	cmp	r3, #7
 8015e06:	d807      	bhi.n	8015e18 <gen_numname+0xfc>
 8015e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e0a:	1c5a      	adds	r2, r3, #1
 8015e0c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015e0e:	3330      	adds	r3, #48	@ 0x30
 8015e10:	443b      	add	r3, r7
 8015e12:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015e16:	e000      	b.n	8015e1a <gen_numname+0xfe>
 8015e18:	2120      	movs	r1, #32
 8015e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e1c:	1c5a      	adds	r2, r3, #1
 8015e1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8015e20:	68fa      	ldr	r2, [r7, #12]
 8015e22:	4413      	add	r3, r2
 8015e24:	460a      	mov	r2, r1
 8015e26:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e2a:	2b07      	cmp	r3, #7
 8015e2c:	d9e9      	bls.n	8015e02 <gen_numname+0xe6>
}
 8015e2e:	bf00      	nop
 8015e30:	bf00      	nop
 8015e32:	3730      	adds	r7, #48	@ 0x30
 8015e34:	46bd      	mov	sp, r7
 8015e36:	bd80      	pop	{r7, pc}

08015e38 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015e38:	b480      	push	{r7}
 8015e3a:	b085      	sub	sp, #20
 8015e3c:	af00      	add	r7, sp, #0
 8015e3e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015e40:	2300      	movs	r3, #0
 8015e42:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015e44:	230b      	movs	r3, #11
 8015e46:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015e48:	7bfb      	ldrb	r3, [r7, #15]
 8015e4a:	b2da      	uxtb	r2, r3
 8015e4c:	0852      	lsrs	r2, r2, #1
 8015e4e:	01db      	lsls	r3, r3, #7
 8015e50:	4313      	orrs	r3, r2
 8015e52:	b2da      	uxtb	r2, r3
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	1c59      	adds	r1, r3, #1
 8015e58:	6079      	str	r1, [r7, #4]
 8015e5a:	781b      	ldrb	r3, [r3, #0]
 8015e5c:	4413      	add	r3, r2
 8015e5e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015e60:	68bb      	ldr	r3, [r7, #8]
 8015e62:	3b01      	subs	r3, #1
 8015e64:	60bb      	str	r3, [r7, #8]
 8015e66:	68bb      	ldr	r3, [r7, #8]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d1ed      	bne.n	8015e48 <sum_sfn+0x10>
	return sum;
 8015e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e6e:	4618      	mov	r0, r3
 8015e70:	3714      	adds	r7, #20
 8015e72:	46bd      	mov	sp, r7
 8015e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e78:	4770      	bx	lr

08015e7a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015e7a:	b580      	push	{r7, lr}
 8015e7c:	b086      	sub	sp, #24
 8015e7e:	af00      	add	r7, sp, #0
 8015e80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015e88:	2100      	movs	r1, #0
 8015e8a:	6878      	ldr	r0, [r7, #4]
 8015e8c:	f7ff fca7 	bl	80157de <dir_sdi>
 8015e90:	4603      	mov	r3, r0
 8015e92:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015e94:	7dfb      	ldrb	r3, [r7, #23]
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	d001      	beq.n	8015e9e <dir_find+0x24>
 8015e9a:	7dfb      	ldrb	r3, [r7, #23]
 8015e9c:	e0a9      	b.n	8015ff2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015e9e:	23ff      	movs	r3, #255	@ 0xff
 8015ea0:	753b      	strb	r3, [r7, #20]
 8015ea2:	7d3b      	ldrb	r3, [r7, #20]
 8015ea4:	757b      	strb	r3, [r7, #21]
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8015eac:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	69db      	ldr	r3, [r3, #28]
 8015eb2:	4619      	mov	r1, r3
 8015eb4:	6938      	ldr	r0, [r7, #16]
 8015eb6:	f7ff f915 	bl	80150e4 <move_window>
 8015eba:	4603      	mov	r3, r0
 8015ebc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015ebe:	7dfb      	ldrb	r3, [r7, #23]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	f040 8090 	bne.w	8015fe6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	6a1b      	ldr	r3, [r3, #32]
 8015eca:	781b      	ldrb	r3, [r3, #0]
 8015ecc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015ece:	7dbb      	ldrb	r3, [r7, #22]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d102      	bne.n	8015eda <dir_find+0x60>
 8015ed4:	2304      	movs	r3, #4
 8015ed6:	75fb      	strb	r3, [r7, #23]
 8015ed8:	e08a      	b.n	8015ff0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	6a1b      	ldr	r3, [r3, #32]
 8015ede:	330b      	adds	r3, #11
 8015ee0:	781b      	ldrb	r3, [r3, #0]
 8015ee2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015ee6:	73fb      	strb	r3, [r7, #15]
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	7bfa      	ldrb	r2, [r7, #15]
 8015eec:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015eee:	7dbb      	ldrb	r3, [r7, #22]
 8015ef0:	2be5      	cmp	r3, #229	@ 0xe5
 8015ef2:	d007      	beq.n	8015f04 <dir_find+0x8a>
 8015ef4:	7bfb      	ldrb	r3, [r7, #15]
 8015ef6:	f003 0308 	and.w	r3, r3, #8
 8015efa:	2b00      	cmp	r3, #0
 8015efc:	d009      	beq.n	8015f12 <dir_find+0x98>
 8015efe:	7bfb      	ldrb	r3, [r7, #15]
 8015f00:	2b0f      	cmp	r3, #15
 8015f02:	d006      	beq.n	8015f12 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015f04:	23ff      	movs	r3, #255	@ 0xff
 8015f06:	757b      	strb	r3, [r7, #21]
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8015f0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015f10:	e05e      	b.n	8015fd0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015f12:	7bfb      	ldrb	r3, [r7, #15]
 8015f14:	2b0f      	cmp	r3, #15
 8015f16:	d136      	bne.n	8015f86 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d154      	bne.n	8015fd0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015f26:	7dbb      	ldrb	r3, [r7, #22]
 8015f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d00d      	beq.n	8015f4c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	6a1b      	ldr	r3, [r3, #32]
 8015f34:	7b5b      	ldrb	r3, [r3, #13]
 8015f36:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015f38:	7dbb      	ldrb	r3, [r7, #22]
 8015f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015f3e:	75bb      	strb	r3, [r7, #22]
 8015f40:	7dbb      	ldrb	r3, [r7, #22]
 8015f42:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	695a      	ldr	r2, [r3, #20]
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015f4c:	7dba      	ldrb	r2, [r7, #22]
 8015f4e:	7d7b      	ldrb	r3, [r7, #21]
 8015f50:	429a      	cmp	r2, r3
 8015f52:	d115      	bne.n	8015f80 <dir_find+0x106>
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	6a1b      	ldr	r3, [r3, #32]
 8015f58:	330d      	adds	r3, #13
 8015f5a:	781b      	ldrb	r3, [r3, #0]
 8015f5c:	7d3a      	ldrb	r2, [r7, #20]
 8015f5e:	429a      	cmp	r2, r3
 8015f60:	d10e      	bne.n	8015f80 <dir_find+0x106>
 8015f62:	693b      	ldr	r3, [r7, #16]
 8015f64:	68da      	ldr	r2, [r3, #12]
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	6a1b      	ldr	r3, [r3, #32]
 8015f6a:	4619      	mov	r1, r3
 8015f6c:	4610      	mov	r0, r2
 8015f6e:	f7ff fdfd 	bl	8015b6c <cmp_lfn>
 8015f72:	4603      	mov	r3, r0
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	d003      	beq.n	8015f80 <dir_find+0x106>
 8015f78:	7d7b      	ldrb	r3, [r7, #21]
 8015f7a:	3b01      	subs	r3, #1
 8015f7c:	b2db      	uxtb	r3, r3
 8015f7e:	e000      	b.n	8015f82 <dir_find+0x108>
 8015f80:	23ff      	movs	r3, #255	@ 0xff
 8015f82:	757b      	strb	r3, [r7, #21]
 8015f84:	e024      	b.n	8015fd0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015f86:	7d7b      	ldrb	r3, [r7, #21]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d109      	bne.n	8015fa0 <dir_find+0x126>
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	6a1b      	ldr	r3, [r3, #32]
 8015f90:	4618      	mov	r0, r3
 8015f92:	f7ff ff51 	bl	8015e38 <sum_sfn>
 8015f96:	4603      	mov	r3, r0
 8015f98:	461a      	mov	r2, r3
 8015f9a:	7d3b      	ldrb	r3, [r7, #20]
 8015f9c:	4293      	cmp	r3, r2
 8015f9e:	d024      	beq.n	8015fea <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015fa6:	f003 0301 	and.w	r3, r3, #1
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d10a      	bne.n	8015fc4 <dir_find+0x14a>
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	6a18      	ldr	r0, [r3, #32]
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	3324      	adds	r3, #36	@ 0x24
 8015fb6:	220b      	movs	r2, #11
 8015fb8:	4619      	mov	r1, r3
 8015fba:	f7fe fea0 	bl	8014cfe <mem_cmp>
 8015fbe:	4603      	mov	r3, r0
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d014      	beq.n	8015fee <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015fc4:	23ff      	movs	r3, #255	@ 0xff
 8015fc6:	757b      	strb	r3, [r7, #21]
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	f04f 32ff 	mov.w	r2, #4294967295
 8015fce:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015fd0:	2100      	movs	r1, #0
 8015fd2:	6878      	ldr	r0, [r7, #4]
 8015fd4:	f7ff fc7e 	bl	80158d4 <dir_next>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015fdc:	7dfb      	ldrb	r3, [r7, #23]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	f43f af65 	beq.w	8015eae <dir_find+0x34>
 8015fe4:	e004      	b.n	8015ff0 <dir_find+0x176>
		if (res != FR_OK) break;
 8015fe6:	bf00      	nop
 8015fe8:	e002      	b.n	8015ff0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015fea:	bf00      	nop
 8015fec:	e000      	b.n	8015ff0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015fee:	bf00      	nop

	return res;
 8015ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ff2:	4618      	mov	r0, r3
 8015ff4:	3718      	adds	r7, #24
 8015ff6:	46bd      	mov	sp, r7
 8015ff8:	bd80      	pop	{r7, pc}
	...

08015ffc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015ffc:	b580      	push	{r7, lr}
 8015ffe:	b08c      	sub	sp, #48	@ 0x30
 8016000:	af00      	add	r7, sp, #0
 8016002:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8016004:	687b      	ldr	r3, [r7, #4]
 8016006:	681b      	ldr	r3, [r3, #0]
 8016008:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801600a:	687b      	ldr	r3, [r7, #4]
 801600c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8016010:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8016014:	2b00      	cmp	r3, #0
 8016016:	d001      	beq.n	801601c <dir_register+0x20>
 8016018:	2306      	movs	r3, #6
 801601a:	e0e0      	b.n	80161de <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801601c:	2300      	movs	r3, #0
 801601e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016020:	e002      	b.n	8016028 <dir_register+0x2c>
 8016022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016024:	3301      	adds	r3, #1
 8016026:	627b      	str	r3, [r7, #36]	@ 0x24
 8016028:	69fb      	ldr	r3, [r7, #28]
 801602a:	68da      	ldr	r2, [r3, #12]
 801602c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801602e:	005b      	lsls	r3, r3, #1
 8016030:	4413      	add	r3, r2
 8016032:	881b      	ldrh	r3, [r3, #0]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d1f4      	bne.n	8016022 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801603e:	f107 030c 	add.w	r3, r7, #12
 8016042:	220c      	movs	r2, #12
 8016044:	4618      	mov	r0, r3
 8016046:	f7fe fe1e 	bl	8014c86 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 801604a:	7dfb      	ldrb	r3, [r7, #23]
 801604c:	f003 0301 	and.w	r3, r3, #1
 8016050:	2b00      	cmp	r3, #0
 8016052:	d032      	beq.n	80160ba <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	2240      	movs	r2, #64	@ 0x40
 8016058:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 801605c:	2301      	movs	r3, #1
 801605e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016060:	e016      	b.n	8016090 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8016068:	69fb      	ldr	r3, [r7, #28]
 801606a:	68da      	ldr	r2, [r3, #12]
 801606c:	f107 010c 	add.w	r1, r7, #12
 8016070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016072:	f7ff fe53 	bl	8015d1c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8016076:	6878      	ldr	r0, [r7, #4]
 8016078:	f7ff feff 	bl	8015e7a <dir_find>
 801607c:	4603      	mov	r3, r0
 801607e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8016082:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016086:	2b00      	cmp	r3, #0
 8016088:	d106      	bne.n	8016098 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801608a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801608c:	3301      	adds	r3, #1
 801608e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016092:	2b63      	cmp	r3, #99	@ 0x63
 8016094:	d9e5      	bls.n	8016062 <dir_register+0x66>
 8016096:	e000      	b.n	801609a <dir_register+0x9e>
			if (res != FR_OK) break;
 8016098:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801609c:	2b64      	cmp	r3, #100	@ 0x64
 801609e:	d101      	bne.n	80160a4 <dir_register+0xa8>
 80160a0:	2307      	movs	r3, #7
 80160a2:	e09c      	b.n	80161de <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80160a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80160a8:	2b04      	cmp	r3, #4
 80160aa:	d002      	beq.n	80160b2 <dir_register+0xb6>
 80160ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80160b0:	e095      	b.n	80161de <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80160b2:	7dfa      	ldrb	r2, [r7, #23]
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80160ba:	7dfb      	ldrb	r3, [r7, #23]
 80160bc:	f003 0302 	and.w	r3, r3, #2
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d007      	beq.n	80160d4 <dir_register+0xd8>
 80160c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160c6:	330c      	adds	r3, #12
 80160c8:	4a47      	ldr	r2, [pc, #284]	@ (80161e8 <dir_register+0x1ec>)
 80160ca:	fba2 2303 	umull	r2, r3, r2, r3
 80160ce:	089b      	lsrs	r3, r3, #2
 80160d0:	3301      	adds	r3, #1
 80160d2:	e000      	b.n	80160d6 <dir_register+0xda>
 80160d4:	2301      	movs	r3, #1
 80160d6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80160d8:	6a39      	ldr	r1, [r7, #32]
 80160da:	6878      	ldr	r0, [r7, #4]
 80160dc:	f7ff fcbf 	bl	8015a5e <dir_alloc>
 80160e0:	4603      	mov	r3, r0
 80160e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80160e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d148      	bne.n	8016180 <dir_register+0x184>
 80160ee:	6a3b      	ldr	r3, [r7, #32]
 80160f0:	3b01      	subs	r3, #1
 80160f2:	623b      	str	r3, [r7, #32]
 80160f4:	6a3b      	ldr	r3, [r7, #32]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d042      	beq.n	8016180 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80160fa:	687b      	ldr	r3, [r7, #4]
 80160fc:	695a      	ldr	r2, [r3, #20]
 80160fe:	6a3b      	ldr	r3, [r7, #32]
 8016100:	015b      	lsls	r3, r3, #5
 8016102:	1ad3      	subs	r3, r2, r3
 8016104:	4619      	mov	r1, r3
 8016106:	6878      	ldr	r0, [r7, #4]
 8016108:	f7ff fb69 	bl	80157de <dir_sdi>
 801610c:	4603      	mov	r3, r0
 801610e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8016112:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016116:	2b00      	cmp	r3, #0
 8016118:	d132      	bne.n	8016180 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	3324      	adds	r3, #36	@ 0x24
 801611e:	4618      	mov	r0, r3
 8016120:	f7ff fe8a 	bl	8015e38 <sum_sfn>
 8016124:	4603      	mov	r3, r0
 8016126:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	69db      	ldr	r3, [r3, #28]
 801612c:	4619      	mov	r1, r3
 801612e:	69f8      	ldr	r0, [r7, #28]
 8016130:	f7fe ffd8 	bl	80150e4 <move_window>
 8016134:	4603      	mov	r3, r0
 8016136:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 801613a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801613e:	2b00      	cmp	r3, #0
 8016140:	d11d      	bne.n	801617e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8016142:	69fb      	ldr	r3, [r7, #28]
 8016144:	68d8      	ldr	r0, [r3, #12]
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	6a19      	ldr	r1, [r3, #32]
 801614a:	6a3b      	ldr	r3, [r7, #32]
 801614c:	b2da      	uxtb	r2, r3
 801614e:	7efb      	ldrb	r3, [r7, #27]
 8016150:	f7ff fd7c 	bl	8015c4c <put_lfn>
				fs->wflag = 1;
 8016154:	69fb      	ldr	r3, [r7, #28]
 8016156:	2201      	movs	r2, #1
 8016158:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801615a:	2100      	movs	r1, #0
 801615c:	6878      	ldr	r0, [r7, #4]
 801615e:	f7ff fbb9 	bl	80158d4 <dir_next>
 8016162:	4603      	mov	r3, r0
 8016164:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8016168:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801616c:	2b00      	cmp	r3, #0
 801616e:	d107      	bne.n	8016180 <dir_register+0x184>
 8016170:	6a3b      	ldr	r3, [r7, #32]
 8016172:	3b01      	subs	r3, #1
 8016174:	623b      	str	r3, [r7, #32]
 8016176:	6a3b      	ldr	r3, [r7, #32]
 8016178:	2b00      	cmp	r3, #0
 801617a:	d1d5      	bne.n	8016128 <dir_register+0x12c>
 801617c:	e000      	b.n	8016180 <dir_register+0x184>
				if (res != FR_OK) break;
 801617e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8016180:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016184:	2b00      	cmp	r3, #0
 8016186:	d128      	bne.n	80161da <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	69db      	ldr	r3, [r3, #28]
 801618c:	4619      	mov	r1, r3
 801618e:	69f8      	ldr	r0, [r7, #28]
 8016190:	f7fe ffa8 	bl	80150e4 <move_window>
 8016194:	4603      	mov	r3, r0
 8016196:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801619a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d11b      	bne.n	80161da <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	6a1b      	ldr	r3, [r3, #32]
 80161a6:	2220      	movs	r2, #32
 80161a8:	2100      	movs	r1, #0
 80161aa:	4618      	mov	r0, r3
 80161ac:	f7fe fd8c 	bl	8014cc8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	6a18      	ldr	r0, [r3, #32]
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	3324      	adds	r3, #36	@ 0x24
 80161b8:	220b      	movs	r2, #11
 80161ba:	4619      	mov	r1, r3
 80161bc:	f7fe fd63 	bl	8014c86 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	6a1b      	ldr	r3, [r3, #32]
 80161ca:	330c      	adds	r3, #12
 80161cc:	f002 0218 	and.w	r2, r2, #24
 80161d0:	b2d2      	uxtb	r2, r2
 80161d2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80161d4:	69fb      	ldr	r3, [r7, #28]
 80161d6:	2201      	movs	r2, #1
 80161d8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80161da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80161de:	4618      	mov	r0, r3
 80161e0:	3730      	adds	r7, #48	@ 0x30
 80161e2:	46bd      	mov	sp, r7
 80161e4:	bd80      	pop	{r7, pc}
 80161e6:	bf00      	nop
 80161e8:	4ec4ec4f 	.word	0x4ec4ec4f

080161ec <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b08a      	sub	sp, #40	@ 0x28
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	6078      	str	r0, [r7, #4]
 80161f4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80161f6:	683b      	ldr	r3, [r7, #0]
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	613b      	str	r3, [r7, #16]
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	68db      	ldr	r3, [r3, #12]
 8016202:	60fb      	str	r3, [r7, #12]
 8016204:	2300      	movs	r3, #0
 8016206:	617b      	str	r3, [r7, #20]
 8016208:	697b      	ldr	r3, [r7, #20]
 801620a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801620c:	69bb      	ldr	r3, [r7, #24]
 801620e:	1c5a      	adds	r2, r3, #1
 8016210:	61ba      	str	r2, [r7, #24]
 8016212:	693a      	ldr	r2, [r7, #16]
 8016214:	4413      	add	r3, r2
 8016216:	781b      	ldrb	r3, [r3, #0]
 8016218:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801621a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801621c:	2b1f      	cmp	r3, #31
 801621e:	d940      	bls.n	80162a2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8016220:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016222:	2b2f      	cmp	r3, #47	@ 0x2f
 8016224:	d006      	beq.n	8016234 <create_name+0x48>
 8016226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016228:	2b5c      	cmp	r3, #92	@ 0x5c
 801622a:	d110      	bne.n	801624e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801622c:	e002      	b.n	8016234 <create_name+0x48>
 801622e:	69bb      	ldr	r3, [r7, #24]
 8016230:	3301      	adds	r3, #1
 8016232:	61bb      	str	r3, [r7, #24]
 8016234:	693a      	ldr	r2, [r7, #16]
 8016236:	69bb      	ldr	r3, [r7, #24]
 8016238:	4413      	add	r3, r2
 801623a:	781b      	ldrb	r3, [r3, #0]
 801623c:	2b2f      	cmp	r3, #47	@ 0x2f
 801623e:	d0f6      	beq.n	801622e <create_name+0x42>
 8016240:	693a      	ldr	r2, [r7, #16]
 8016242:	69bb      	ldr	r3, [r7, #24]
 8016244:	4413      	add	r3, r2
 8016246:	781b      	ldrb	r3, [r3, #0]
 8016248:	2b5c      	cmp	r3, #92	@ 0x5c
 801624a:	d0f0      	beq.n	801622e <create_name+0x42>
			break;
 801624c:	e02a      	b.n	80162a4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801624e:	697b      	ldr	r3, [r7, #20]
 8016250:	2bfe      	cmp	r3, #254	@ 0xfe
 8016252:	d901      	bls.n	8016258 <create_name+0x6c>
 8016254:	2306      	movs	r3, #6
 8016256:	e17d      	b.n	8016554 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8016258:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801625a:	b2db      	uxtb	r3, r3
 801625c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801625e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016260:	2101      	movs	r1, #1
 8016262:	4618      	mov	r0, r3
 8016264:	f001 fc44 	bl	8017af0 <ff_convert>
 8016268:	4603      	mov	r3, r0
 801626a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801626c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801626e:	2b00      	cmp	r3, #0
 8016270:	d101      	bne.n	8016276 <create_name+0x8a>
 8016272:	2306      	movs	r3, #6
 8016274:	e16e      	b.n	8016554 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8016276:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016278:	2b7f      	cmp	r3, #127	@ 0x7f
 801627a:	d809      	bhi.n	8016290 <create_name+0xa4>
 801627c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801627e:	4619      	mov	r1, r3
 8016280:	488d      	ldr	r0, [pc, #564]	@ (80164b8 <create_name+0x2cc>)
 8016282:	f7fe fd63 	bl	8014d4c <chk_chr>
 8016286:	4603      	mov	r3, r0
 8016288:	2b00      	cmp	r3, #0
 801628a:	d001      	beq.n	8016290 <create_name+0xa4>
 801628c:	2306      	movs	r3, #6
 801628e:	e161      	b.n	8016554 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8016290:	697b      	ldr	r3, [r7, #20]
 8016292:	1c5a      	adds	r2, r3, #1
 8016294:	617a      	str	r2, [r7, #20]
 8016296:	005b      	lsls	r3, r3, #1
 8016298:	68fa      	ldr	r2, [r7, #12]
 801629a:	4413      	add	r3, r2
 801629c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801629e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80162a0:	e7b4      	b.n	801620c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80162a2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80162a4:	693a      	ldr	r2, [r7, #16]
 80162a6:	69bb      	ldr	r3, [r7, #24]
 80162a8:	441a      	add	r2, r3
 80162aa:	683b      	ldr	r3, [r7, #0]
 80162ac:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80162ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162b0:	2b1f      	cmp	r3, #31
 80162b2:	d801      	bhi.n	80162b8 <create_name+0xcc>
 80162b4:	2304      	movs	r3, #4
 80162b6:	e000      	b.n	80162ba <create_name+0xce>
 80162b8:	2300      	movs	r3, #0
 80162ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80162be:	e011      	b.n	80162e4 <create_name+0xf8>
		w = lfn[di - 1];
 80162c0:	697b      	ldr	r3, [r7, #20]
 80162c2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80162c6:	3b01      	subs	r3, #1
 80162c8:	005b      	lsls	r3, r3, #1
 80162ca:	68fa      	ldr	r2, [r7, #12]
 80162cc:	4413      	add	r3, r2
 80162ce:	881b      	ldrh	r3, [r3, #0]
 80162d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80162d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162d4:	2b20      	cmp	r3, #32
 80162d6:	d002      	beq.n	80162de <create_name+0xf2>
 80162d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80162da:	2b2e      	cmp	r3, #46	@ 0x2e
 80162dc:	d106      	bne.n	80162ec <create_name+0x100>
		di--;
 80162de:	697b      	ldr	r3, [r7, #20]
 80162e0:	3b01      	subs	r3, #1
 80162e2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80162e4:	697b      	ldr	r3, [r7, #20]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d1ea      	bne.n	80162c0 <create_name+0xd4>
 80162ea:	e000      	b.n	80162ee <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80162ec:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80162ee:	697b      	ldr	r3, [r7, #20]
 80162f0:	005b      	lsls	r3, r3, #1
 80162f2:	68fa      	ldr	r2, [r7, #12]
 80162f4:	4413      	add	r3, r2
 80162f6:	2200      	movs	r2, #0
 80162f8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80162fa:	697b      	ldr	r3, [r7, #20]
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d101      	bne.n	8016304 <create_name+0x118>
 8016300:	2306      	movs	r3, #6
 8016302:	e127      	b.n	8016554 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	3324      	adds	r3, #36	@ 0x24
 8016308:	220b      	movs	r2, #11
 801630a:	2120      	movs	r1, #32
 801630c:	4618      	mov	r0, r3
 801630e:	f7fe fcdb 	bl	8014cc8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8016312:	2300      	movs	r3, #0
 8016314:	61bb      	str	r3, [r7, #24]
 8016316:	e002      	b.n	801631e <create_name+0x132>
 8016318:	69bb      	ldr	r3, [r7, #24]
 801631a:	3301      	adds	r3, #1
 801631c:	61bb      	str	r3, [r7, #24]
 801631e:	69bb      	ldr	r3, [r7, #24]
 8016320:	005b      	lsls	r3, r3, #1
 8016322:	68fa      	ldr	r2, [r7, #12]
 8016324:	4413      	add	r3, r2
 8016326:	881b      	ldrh	r3, [r3, #0]
 8016328:	2b20      	cmp	r3, #32
 801632a:	d0f5      	beq.n	8016318 <create_name+0x12c>
 801632c:	69bb      	ldr	r3, [r7, #24]
 801632e:	005b      	lsls	r3, r3, #1
 8016330:	68fa      	ldr	r2, [r7, #12]
 8016332:	4413      	add	r3, r2
 8016334:	881b      	ldrh	r3, [r3, #0]
 8016336:	2b2e      	cmp	r3, #46	@ 0x2e
 8016338:	d0ee      	beq.n	8016318 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801633a:	69bb      	ldr	r3, [r7, #24]
 801633c:	2b00      	cmp	r3, #0
 801633e:	d009      	beq.n	8016354 <create_name+0x168>
 8016340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016344:	f043 0303 	orr.w	r3, r3, #3
 8016348:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801634c:	e002      	b.n	8016354 <create_name+0x168>
 801634e:	697b      	ldr	r3, [r7, #20]
 8016350:	3b01      	subs	r3, #1
 8016352:	617b      	str	r3, [r7, #20]
 8016354:	697b      	ldr	r3, [r7, #20]
 8016356:	2b00      	cmp	r3, #0
 8016358:	d009      	beq.n	801636e <create_name+0x182>
 801635a:	697b      	ldr	r3, [r7, #20]
 801635c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8016360:	3b01      	subs	r3, #1
 8016362:	005b      	lsls	r3, r3, #1
 8016364:	68fa      	ldr	r2, [r7, #12]
 8016366:	4413      	add	r3, r2
 8016368:	881b      	ldrh	r3, [r3, #0]
 801636a:	2b2e      	cmp	r3, #46	@ 0x2e
 801636c:	d1ef      	bne.n	801634e <create_name+0x162>

	i = b = 0; ni = 8;
 801636e:	2300      	movs	r3, #0
 8016370:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016374:	2300      	movs	r3, #0
 8016376:	623b      	str	r3, [r7, #32]
 8016378:	2308      	movs	r3, #8
 801637a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 801637c:	69bb      	ldr	r3, [r7, #24]
 801637e:	1c5a      	adds	r2, r3, #1
 8016380:	61ba      	str	r2, [r7, #24]
 8016382:	005b      	lsls	r3, r3, #1
 8016384:	68fa      	ldr	r2, [r7, #12]
 8016386:	4413      	add	r3, r2
 8016388:	881b      	ldrh	r3, [r3, #0]
 801638a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 801638c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801638e:	2b00      	cmp	r3, #0
 8016390:	f000 8090 	beq.w	80164b4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8016394:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016396:	2b20      	cmp	r3, #32
 8016398:	d006      	beq.n	80163a8 <create_name+0x1bc>
 801639a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801639c:	2b2e      	cmp	r3, #46	@ 0x2e
 801639e:	d10a      	bne.n	80163b6 <create_name+0x1ca>
 80163a0:	69ba      	ldr	r2, [r7, #24]
 80163a2:	697b      	ldr	r3, [r7, #20]
 80163a4:	429a      	cmp	r2, r3
 80163a6:	d006      	beq.n	80163b6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80163a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163ac:	f043 0303 	orr.w	r3, r3, #3
 80163b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80163b4:	e07d      	b.n	80164b2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80163b6:	6a3a      	ldr	r2, [r7, #32]
 80163b8:	69fb      	ldr	r3, [r7, #28]
 80163ba:	429a      	cmp	r2, r3
 80163bc:	d203      	bcs.n	80163c6 <create_name+0x1da>
 80163be:	69ba      	ldr	r2, [r7, #24]
 80163c0:	697b      	ldr	r3, [r7, #20]
 80163c2:	429a      	cmp	r2, r3
 80163c4:	d123      	bne.n	801640e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80163c6:	69fb      	ldr	r3, [r7, #28]
 80163c8:	2b0b      	cmp	r3, #11
 80163ca:	d106      	bne.n	80163da <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80163cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163d0:	f043 0303 	orr.w	r3, r3, #3
 80163d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80163d8:	e075      	b.n	80164c6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80163da:	69ba      	ldr	r2, [r7, #24]
 80163dc:	697b      	ldr	r3, [r7, #20]
 80163de:	429a      	cmp	r2, r3
 80163e0:	d005      	beq.n	80163ee <create_name+0x202>
 80163e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80163e6:	f043 0303 	orr.w	r3, r3, #3
 80163ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80163ee:	69ba      	ldr	r2, [r7, #24]
 80163f0:	697b      	ldr	r3, [r7, #20]
 80163f2:	429a      	cmp	r2, r3
 80163f4:	d866      	bhi.n	80164c4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80163f6:	697b      	ldr	r3, [r7, #20]
 80163f8:	61bb      	str	r3, [r7, #24]
 80163fa:	2308      	movs	r3, #8
 80163fc:	623b      	str	r3, [r7, #32]
 80163fe:	230b      	movs	r3, #11
 8016400:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8016402:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016406:	009b      	lsls	r3, r3, #2
 8016408:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801640c:	e051      	b.n	80164b2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801640e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016410:	2b7f      	cmp	r3, #127	@ 0x7f
 8016412:	d914      	bls.n	801643e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8016414:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016416:	2100      	movs	r1, #0
 8016418:	4618      	mov	r0, r3
 801641a:	f001 fb69 	bl	8017af0 <ff_convert>
 801641e:	4603      	mov	r3, r0
 8016420:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8016422:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016424:	2b00      	cmp	r3, #0
 8016426:	d004      	beq.n	8016432 <create_name+0x246>
 8016428:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801642a:	3b80      	subs	r3, #128	@ 0x80
 801642c:	4a23      	ldr	r2, [pc, #140]	@ (80164bc <create_name+0x2d0>)
 801642e:	5cd3      	ldrb	r3, [r2, r3]
 8016430:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8016432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016436:	f043 0302 	orr.w	r3, r3, #2
 801643a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801643e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016440:	2b00      	cmp	r3, #0
 8016442:	d007      	beq.n	8016454 <create_name+0x268>
 8016444:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016446:	4619      	mov	r1, r3
 8016448:	481d      	ldr	r0, [pc, #116]	@ (80164c0 <create_name+0x2d4>)
 801644a:	f7fe fc7f 	bl	8014d4c <chk_chr>
 801644e:	4603      	mov	r3, r0
 8016450:	2b00      	cmp	r3, #0
 8016452:	d008      	beq.n	8016466 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8016454:	235f      	movs	r3, #95	@ 0x5f
 8016456:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801645c:	f043 0303 	orr.w	r3, r3, #3
 8016460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016464:	e01b      	b.n	801649e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8016466:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016468:	2b40      	cmp	r3, #64	@ 0x40
 801646a:	d909      	bls.n	8016480 <create_name+0x294>
 801646c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801646e:	2b5a      	cmp	r3, #90	@ 0x5a
 8016470:	d806      	bhi.n	8016480 <create_name+0x294>
					b |= 2;
 8016472:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016476:	f043 0302 	orr.w	r3, r3, #2
 801647a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801647e:	e00e      	b.n	801649e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8016480:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016482:	2b60      	cmp	r3, #96	@ 0x60
 8016484:	d90b      	bls.n	801649e <create_name+0x2b2>
 8016486:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016488:	2b7a      	cmp	r3, #122	@ 0x7a
 801648a:	d808      	bhi.n	801649e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801648c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016490:	f043 0301 	orr.w	r3, r3, #1
 8016494:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016498:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801649a:	3b20      	subs	r3, #32
 801649c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801649e:	6a3b      	ldr	r3, [r7, #32]
 80164a0:	1c5a      	adds	r2, r3, #1
 80164a2:	623a      	str	r2, [r7, #32]
 80164a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80164a6:	b2d1      	uxtb	r1, r2
 80164a8:	687a      	ldr	r2, [r7, #4]
 80164aa:	4413      	add	r3, r2
 80164ac:	460a      	mov	r2, r1
 80164ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80164b2:	e763      	b.n	801637c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80164b4:	bf00      	nop
 80164b6:	e006      	b.n	80164c6 <create_name+0x2da>
 80164b8:	0801b848 	.word	0x0801b848
 80164bc:	0801d3f4 	.word	0x0801d3f4
 80164c0:	0801b854 	.word	0x0801b854
			if (si > di) break;			/* No extension */
 80164c4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80164cc:	2be5      	cmp	r3, #229	@ 0xe5
 80164ce:	d103      	bne.n	80164d8 <create_name+0x2ec>
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	2205      	movs	r2, #5
 80164d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80164d8:	69fb      	ldr	r3, [r7, #28]
 80164da:	2b08      	cmp	r3, #8
 80164dc:	d104      	bne.n	80164e8 <create_name+0x2fc>
 80164de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164e2:	009b      	lsls	r3, r3, #2
 80164e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80164e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164ec:	f003 030c 	and.w	r3, r3, #12
 80164f0:	2b0c      	cmp	r3, #12
 80164f2:	d005      	beq.n	8016500 <create_name+0x314>
 80164f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80164f8:	f003 0303 	and.w	r3, r3, #3
 80164fc:	2b03      	cmp	r3, #3
 80164fe:	d105      	bne.n	801650c <create_name+0x320>
 8016500:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016504:	f043 0302 	orr.w	r3, r3, #2
 8016508:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801650c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016510:	f003 0302 	and.w	r3, r3, #2
 8016514:	2b00      	cmp	r3, #0
 8016516:	d117      	bne.n	8016548 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8016518:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801651c:	f003 0303 	and.w	r3, r3, #3
 8016520:	2b01      	cmp	r3, #1
 8016522:	d105      	bne.n	8016530 <create_name+0x344>
 8016524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016528:	f043 0310 	orr.w	r3, r3, #16
 801652c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8016530:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016534:	f003 030c 	and.w	r3, r3, #12
 8016538:	2b04      	cmp	r3, #4
 801653a:	d105      	bne.n	8016548 <create_name+0x35c>
 801653c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016540:	f043 0308 	orr.w	r3, r3, #8
 8016544:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801654e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8016552:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8016554:	4618      	mov	r0, r3
 8016556:	3728      	adds	r7, #40	@ 0x28
 8016558:	46bd      	mov	sp, r7
 801655a:	bd80      	pop	{r7, pc}

0801655c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801655c:	b580      	push	{r7, lr}
 801655e:	b086      	sub	sp, #24
 8016560:	af00      	add	r7, sp, #0
 8016562:	6078      	str	r0, [r7, #4]
 8016564:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801656a:	693b      	ldr	r3, [r7, #16]
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016570:	e002      	b.n	8016578 <follow_path+0x1c>
 8016572:	683b      	ldr	r3, [r7, #0]
 8016574:	3301      	adds	r3, #1
 8016576:	603b      	str	r3, [r7, #0]
 8016578:	683b      	ldr	r3, [r7, #0]
 801657a:	781b      	ldrb	r3, [r3, #0]
 801657c:	2b2f      	cmp	r3, #47	@ 0x2f
 801657e:	d0f8      	beq.n	8016572 <follow_path+0x16>
 8016580:	683b      	ldr	r3, [r7, #0]
 8016582:	781b      	ldrb	r3, [r3, #0]
 8016584:	2b5c      	cmp	r3, #92	@ 0x5c
 8016586:	d0f4      	beq.n	8016572 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016588:	693b      	ldr	r3, [r7, #16]
 801658a:	2200      	movs	r2, #0
 801658c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801658e:	683b      	ldr	r3, [r7, #0]
 8016590:	781b      	ldrb	r3, [r3, #0]
 8016592:	2b1f      	cmp	r3, #31
 8016594:	d80a      	bhi.n	80165ac <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	2280      	movs	r2, #128	@ 0x80
 801659a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801659e:	2100      	movs	r1, #0
 80165a0:	6878      	ldr	r0, [r7, #4]
 80165a2:	f7ff f91c 	bl	80157de <dir_sdi>
 80165a6:	4603      	mov	r3, r0
 80165a8:	75fb      	strb	r3, [r7, #23]
 80165aa:	e043      	b.n	8016634 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80165ac:	463b      	mov	r3, r7
 80165ae:	4619      	mov	r1, r3
 80165b0:	6878      	ldr	r0, [r7, #4]
 80165b2:	f7ff fe1b 	bl	80161ec <create_name>
 80165b6:	4603      	mov	r3, r0
 80165b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80165ba:	7dfb      	ldrb	r3, [r7, #23]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d134      	bne.n	801662a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80165c0:	6878      	ldr	r0, [r7, #4]
 80165c2:	f7ff fc5a 	bl	8015e7a <dir_find>
 80165c6:	4603      	mov	r3, r0
 80165c8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80165d0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80165d2:	7dfb      	ldrb	r3, [r7, #23]
 80165d4:	2b00      	cmp	r3, #0
 80165d6:	d00a      	beq.n	80165ee <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80165d8:	7dfb      	ldrb	r3, [r7, #23]
 80165da:	2b04      	cmp	r3, #4
 80165dc:	d127      	bne.n	801662e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80165de:	7afb      	ldrb	r3, [r7, #11]
 80165e0:	f003 0304 	and.w	r3, r3, #4
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d122      	bne.n	801662e <follow_path+0xd2>
 80165e8:	2305      	movs	r3, #5
 80165ea:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80165ec:	e01f      	b.n	801662e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80165ee:	7afb      	ldrb	r3, [r7, #11]
 80165f0:	f003 0304 	and.w	r3, r3, #4
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d11c      	bne.n	8016632 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80165f8:	693b      	ldr	r3, [r7, #16]
 80165fa:	799b      	ldrb	r3, [r3, #6]
 80165fc:	f003 0310 	and.w	r3, r3, #16
 8016600:	2b00      	cmp	r3, #0
 8016602:	d102      	bne.n	801660a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8016604:	2305      	movs	r3, #5
 8016606:	75fb      	strb	r3, [r7, #23]
 8016608:	e014      	b.n	8016634 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801660a:	68fb      	ldr	r3, [r7, #12]
 801660c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016610:	687b      	ldr	r3, [r7, #4]
 8016612:	695b      	ldr	r3, [r3, #20]
 8016614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016618:	4413      	add	r3, r2
 801661a:	4619      	mov	r1, r3
 801661c:	68f8      	ldr	r0, [r7, #12]
 801661e:	f7ff fa65 	bl	8015aec <ld_clust>
 8016622:	4602      	mov	r2, r0
 8016624:	693b      	ldr	r3, [r7, #16]
 8016626:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016628:	e7c0      	b.n	80165ac <follow_path+0x50>
			if (res != FR_OK) break;
 801662a:	bf00      	nop
 801662c:	e002      	b.n	8016634 <follow_path+0xd8>
				break;
 801662e:	bf00      	nop
 8016630:	e000      	b.n	8016634 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8016632:	bf00      	nop
			}
		}
	}

	return res;
 8016634:	7dfb      	ldrb	r3, [r7, #23]
}
 8016636:	4618      	mov	r0, r3
 8016638:	3718      	adds	r7, #24
 801663a:	46bd      	mov	sp, r7
 801663c:	bd80      	pop	{r7, pc}

0801663e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801663e:	b480      	push	{r7}
 8016640:	b087      	sub	sp, #28
 8016642:	af00      	add	r7, sp, #0
 8016644:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8016646:	f04f 33ff 	mov.w	r3, #4294967295
 801664a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d031      	beq.n	80166b8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	617b      	str	r3, [r7, #20]
 801665a:	e002      	b.n	8016662 <get_ldnumber+0x24>
 801665c:	697b      	ldr	r3, [r7, #20]
 801665e:	3301      	adds	r3, #1
 8016660:	617b      	str	r3, [r7, #20]
 8016662:	697b      	ldr	r3, [r7, #20]
 8016664:	781b      	ldrb	r3, [r3, #0]
 8016666:	2b1f      	cmp	r3, #31
 8016668:	d903      	bls.n	8016672 <get_ldnumber+0x34>
 801666a:	697b      	ldr	r3, [r7, #20]
 801666c:	781b      	ldrb	r3, [r3, #0]
 801666e:	2b3a      	cmp	r3, #58	@ 0x3a
 8016670:	d1f4      	bne.n	801665c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8016672:	697b      	ldr	r3, [r7, #20]
 8016674:	781b      	ldrb	r3, [r3, #0]
 8016676:	2b3a      	cmp	r3, #58	@ 0x3a
 8016678:	d11c      	bne.n	80166b4 <get_ldnumber+0x76>
			tp = *path;
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016680:	68fb      	ldr	r3, [r7, #12]
 8016682:	1c5a      	adds	r2, r3, #1
 8016684:	60fa      	str	r2, [r7, #12]
 8016686:	781b      	ldrb	r3, [r3, #0]
 8016688:	3b30      	subs	r3, #48	@ 0x30
 801668a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	2b09      	cmp	r3, #9
 8016690:	d80e      	bhi.n	80166b0 <get_ldnumber+0x72>
 8016692:	68fa      	ldr	r2, [r7, #12]
 8016694:	697b      	ldr	r3, [r7, #20]
 8016696:	429a      	cmp	r2, r3
 8016698:	d10a      	bne.n	80166b0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801669a:	68bb      	ldr	r3, [r7, #8]
 801669c:	2b00      	cmp	r3, #0
 801669e:	d107      	bne.n	80166b0 <get_ldnumber+0x72>
					vol = (int)i;
 80166a0:	68bb      	ldr	r3, [r7, #8]
 80166a2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80166a4:	697b      	ldr	r3, [r7, #20]
 80166a6:	3301      	adds	r3, #1
 80166a8:	617b      	str	r3, [r7, #20]
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	697a      	ldr	r2, [r7, #20]
 80166ae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80166b0:	693b      	ldr	r3, [r7, #16]
 80166b2:	e002      	b.n	80166ba <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80166b4:	2300      	movs	r3, #0
 80166b6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80166b8:	693b      	ldr	r3, [r7, #16]
}
 80166ba:	4618      	mov	r0, r3
 80166bc:	371c      	adds	r7, #28
 80166be:	46bd      	mov	sp, r7
 80166c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166c4:	4770      	bx	lr
	...

080166c8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80166c8:	b580      	push	{r7, lr}
 80166ca:	b082      	sub	sp, #8
 80166cc:	af00      	add	r7, sp, #0
 80166ce:	6078      	str	r0, [r7, #4]
 80166d0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	2200      	movs	r2, #0
 80166d6:	70da      	strb	r2, [r3, #3]
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	f04f 32ff 	mov.w	r2, #4294967295
 80166de:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80166e0:	6839      	ldr	r1, [r7, #0]
 80166e2:	6878      	ldr	r0, [r7, #4]
 80166e4:	f7fe fcfe 	bl	80150e4 <move_window>
 80166e8:	4603      	mov	r3, r0
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d001      	beq.n	80166f2 <check_fs+0x2a>
 80166ee:	2304      	movs	r3, #4
 80166f0:	e038      	b.n	8016764 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	3334      	adds	r3, #52	@ 0x34
 80166f6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80166fa:	4618      	mov	r0, r3
 80166fc:	f7fe fa40 	bl	8014b80 <ld_word>
 8016700:	4603      	mov	r3, r0
 8016702:	461a      	mov	r2, r3
 8016704:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016708:	429a      	cmp	r2, r3
 801670a:	d001      	beq.n	8016710 <check_fs+0x48>
 801670c:	2303      	movs	r3, #3
 801670e:	e029      	b.n	8016764 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016716:	2be9      	cmp	r3, #233	@ 0xe9
 8016718:	d009      	beq.n	801672e <check_fs+0x66>
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016720:	2beb      	cmp	r3, #235	@ 0xeb
 8016722:	d11e      	bne.n	8016762 <check_fs+0x9a>
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 801672a:	2b90      	cmp	r3, #144	@ 0x90
 801672c:	d119      	bne.n	8016762 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	3334      	adds	r3, #52	@ 0x34
 8016732:	3336      	adds	r3, #54	@ 0x36
 8016734:	4618      	mov	r0, r3
 8016736:	f7fe fa3c 	bl	8014bb2 <ld_dword>
 801673a:	4603      	mov	r3, r0
 801673c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8016740:	4a0a      	ldr	r2, [pc, #40]	@ (801676c <check_fs+0xa4>)
 8016742:	4293      	cmp	r3, r2
 8016744:	d101      	bne.n	801674a <check_fs+0x82>
 8016746:	2300      	movs	r3, #0
 8016748:	e00c      	b.n	8016764 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	3334      	adds	r3, #52	@ 0x34
 801674e:	3352      	adds	r3, #82	@ 0x52
 8016750:	4618      	mov	r0, r3
 8016752:	f7fe fa2e 	bl	8014bb2 <ld_dword>
 8016756:	4603      	mov	r3, r0
 8016758:	4a05      	ldr	r2, [pc, #20]	@ (8016770 <check_fs+0xa8>)
 801675a:	4293      	cmp	r3, r2
 801675c:	d101      	bne.n	8016762 <check_fs+0x9a>
 801675e:	2300      	movs	r3, #0
 8016760:	e000      	b.n	8016764 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8016762:	2302      	movs	r3, #2
}
 8016764:	4618      	mov	r0, r3
 8016766:	3708      	adds	r7, #8
 8016768:	46bd      	mov	sp, r7
 801676a:	bd80      	pop	{r7, pc}
 801676c:	00544146 	.word	0x00544146
 8016770:	33544146 	.word	0x33544146

08016774 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016774:	b580      	push	{r7, lr}
 8016776:	b096      	sub	sp, #88	@ 0x58
 8016778:	af00      	add	r7, sp, #0
 801677a:	60f8      	str	r0, [r7, #12]
 801677c:	60b9      	str	r1, [r7, #8]
 801677e:	4613      	mov	r3, r2
 8016780:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8016782:	68bb      	ldr	r3, [r7, #8]
 8016784:	2200      	movs	r2, #0
 8016786:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016788:	68f8      	ldr	r0, [r7, #12]
 801678a:	f7ff ff58 	bl	801663e <get_ldnumber>
 801678e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016792:	2b00      	cmp	r3, #0
 8016794:	da01      	bge.n	801679a <find_volume+0x26>
 8016796:	230b      	movs	r3, #11
 8016798:	e230      	b.n	8016bfc <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801679a:	4aa1      	ldr	r2, [pc, #644]	@ (8016a20 <find_volume+0x2ac>)
 801679c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801679e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80167a2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80167a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167a6:	2b00      	cmp	r3, #0
 80167a8:	d101      	bne.n	80167ae <find_volume+0x3a>
 80167aa:	230c      	movs	r3, #12
 80167ac:	e226      	b.n	8016bfc <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80167ae:	68bb      	ldr	r3, [r7, #8]
 80167b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80167b2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80167b4:	79fb      	ldrb	r3, [r7, #7]
 80167b6:	f023 0301 	bic.w	r3, r3, #1
 80167ba:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80167bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167be:	781b      	ldrb	r3, [r3, #0]
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d01a      	beq.n	80167fa <find_volume+0x86>
		stat = disk_status(fs->drv);
 80167c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167c6:	785b      	ldrb	r3, [r3, #1]
 80167c8:	4618      	mov	r0, r3
 80167ca:	f7fe f93b 	bl	8014a44 <disk_status>
 80167ce:	4603      	mov	r3, r0
 80167d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80167d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80167d8:	f003 0301 	and.w	r3, r3, #1
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d10c      	bne.n	80167fa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80167e0:	79fb      	ldrb	r3, [r7, #7]
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d007      	beq.n	80167f6 <find_volume+0x82>
 80167e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80167ea:	f003 0304 	and.w	r3, r3, #4
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	d001      	beq.n	80167f6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80167f2:	230a      	movs	r3, #10
 80167f4:	e202      	b.n	8016bfc <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80167f6:	2300      	movs	r3, #0
 80167f8:	e200      	b.n	8016bfc <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80167fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167fc:	2200      	movs	r2, #0
 80167fe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8016800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016802:	b2da      	uxtb	r2, r3
 8016804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016806:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8016808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801680a:	785b      	ldrb	r3, [r3, #1]
 801680c:	4618      	mov	r0, r3
 801680e:	f7fe f933 	bl	8014a78 <disk_initialize>
 8016812:	4603      	mov	r3, r0
 8016814:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016818:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801681c:	f003 0301 	and.w	r3, r3, #1
 8016820:	2b00      	cmp	r3, #0
 8016822:	d001      	beq.n	8016828 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8016824:	2303      	movs	r3, #3
 8016826:	e1e9      	b.n	8016bfc <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016828:	79fb      	ldrb	r3, [r7, #7]
 801682a:	2b00      	cmp	r3, #0
 801682c:	d007      	beq.n	801683e <find_volume+0xca>
 801682e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016832:	f003 0304 	and.w	r3, r3, #4
 8016836:	2b00      	cmp	r3, #0
 8016838:	d001      	beq.n	801683e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801683a:	230a      	movs	r3, #10
 801683c:	e1de      	b.n	8016bfc <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801683e:	2300      	movs	r3, #0
 8016840:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8016842:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016844:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016846:	f7ff ff3f 	bl	80166c8 <check_fs>
 801684a:	4603      	mov	r3, r0
 801684c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016850:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016854:	2b02      	cmp	r3, #2
 8016856:	d149      	bne.n	80168ec <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016858:	2300      	movs	r3, #0
 801685a:	643b      	str	r3, [r7, #64]	@ 0x40
 801685c:	e01e      	b.n	801689c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016860:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016866:	011b      	lsls	r3, r3, #4
 8016868:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 801686c:	4413      	add	r3, r2
 801686e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016872:	3304      	adds	r3, #4
 8016874:	781b      	ldrb	r3, [r3, #0]
 8016876:	2b00      	cmp	r3, #0
 8016878:	d006      	beq.n	8016888 <find_volume+0x114>
 801687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801687c:	3308      	adds	r3, #8
 801687e:	4618      	mov	r0, r3
 8016880:	f7fe f997 	bl	8014bb2 <ld_dword>
 8016884:	4602      	mov	r2, r0
 8016886:	e000      	b.n	801688a <find_volume+0x116>
 8016888:	2200      	movs	r2, #0
 801688a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801688c:	009b      	lsls	r3, r3, #2
 801688e:	3358      	adds	r3, #88	@ 0x58
 8016890:	443b      	add	r3, r7
 8016892:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016896:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016898:	3301      	adds	r3, #1
 801689a:	643b      	str	r3, [r7, #64]	@ 0x40
 801689c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801689e:	2b03      	cmp	r3, #3
 80168a0:	d9dd      	bls.n	801685e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80168a2:	2300      	movs	r3, #0
 80168a4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80168a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d002      	beq.n	80168b2 <find_volume+0x13e>
 80168ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168ae:	3b01      	subs	r3, #1
 80168b0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80168b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168b4:	009b      	lsls	r3, r3, #2
 80168b6:	3358      	adds	r3, #88	@ 0x58
 80168b8:	443b      	add	r3, r7
 80168ba:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80168be:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80168c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	d005      	beq.n	80168d2 <find_volume+0x15e>
 80168c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80168c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80168ca:	f7ff fefd 	bl	80166c8 <check_fs>
 80168ce:	4603      	mov	r3, r0
 80168d0:	e000      	b.n	80168d4 <find_volume+0x160>
 80168d2:	2303      	movs	r3, #3
 80168d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80168d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168dc:	2b01      	cmp	r3, #1
 80168de:	d905      	bls.n	80168ec <find_volume+0x178>
 80168e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168e2:	3301      	adds	r3, #1
 80168e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80168e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80168e8:	2b03      	cmp	r3, #3
 80168ea:	d9e2      	bls.n	80168b2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80168ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168f0:	2b04      	cmp	r3, #4
 80168f2:	d101      	bne.n	80168f8 <find_volume+0x184>
 80168f4:	2301      	movs	r3, #1
 80168f6:	e181      	b.n	8016bfc <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80168f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80168fc:	2b01      	cmp	r3, #1
 80168fe:	d901      	bls.n	8016904 <find_volume+0x190>
 8016900:	230d      	movs	r3, #13
 8016902:	e17b      	b.n	8016bfc <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8016904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016906:	3334      	adds	r3, #52	@ 0x34
 8016908:	330b      	adds	r3, #11
 801690a:	4618      	mov	r0, r3
 801690c:	f7fe f938 	bl	8014b80 <ld_word>
 8016910:	4603      	mov	r3, r0
 8016912:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016916:	d001      	beq.n	801691c <find_volume+0x1a8>
 8016918:	230d      	movs	r3, #13
 801691a:	e16f      	b.n	8016bfc <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801691c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801691e:	3334      	adds	r3, #52	@ 0x34
 8016920:	3316      	adds	r3, #22
 8016922:	4618      	mov	r0, r3
 8016924:	f7fe f92c 	bl	8014b80 <ld_word>
 8016928:	4603      	mov	r3, r0
 801692a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801692c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801692e:	2b00      	cmp	r3, #0
 8016930:	d106      	bne.n	8016940 <find_volume+0x1cc>
 8016932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016934:	3334      	adds	r3, #52	@ 0x34
 8016936:	3324      	adds	r3, #36	@ 0x24
 8016938:	4618      	mov	r0, r3
 801693a:	f7fe f93a 	bl	8014bb2 <ld_dword>
 801693e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8016940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016942:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016944:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016948:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 801694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801694e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8016950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016952:	789b      	ldrb	r3, [r3, #2]
 8016954:	2b01      	cmp	r3, #1
 8016956:	d005      	beq.n	8016964 <find_volume+0x1f0>
 8016958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801695a:	789b      	ldrb	r3, [r3, #2]
 801695c:	2b02      	cmp	r3, #2
 801695e:	d001      	beq.n	8016964 <find_volume+0x1f0>
 8016960:	230d      	movs	r3, #13
 8016962:	e14b      	b.n	8016bfc <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016966:	789b      	ldrb	r3, [r3, #2]
 8016968:	461a      	mov	r2, r3
 801696a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801696c:	fb02 f303 	mul.w	r3, r2, r3
 8016970:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8016972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8016978:	461a      	mov	r2, r3
 801697a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801697c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801697e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016980:	895b      	ldrh	r3, [r3, #10]
 8016982:	2b00      	cmp	r3, #0
 8016984:	d008      	beq.n	8016998 <find_volume+0x224>
 8016986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016988:	895b      	ldrh	r3, [r3, #10]
 801698a:	461a      	mov	r2, r3
 801698c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801698e:	895b      	ldrh	r3, [r3, #10]
 8016990:	3b01      	subs	r3, #1
 8016992:	4013      	ands	r3, r2
 8016994:	2b00      	cmp	r3, #0
 8016996:	d001      	beq.n	801699c <find_volume+0x228>
 8016998:	230d      	movs	r3, #13
 801699a:	e12f      	b.n	8016bfc <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801699c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801699e:	3334      	adds	r3, #52	@ 0x34
 80169a0:	3311      	adds	r3, #17
 80169a2:	4618      	mov	r0, r3
 80169a4:	f7fe f8ec 	bl	8014b80 <ld_word>
 80169a8:	4603      	mov	r3, r0
 80169aa:	461a      	mov	r2, r3
 80169ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80169b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169b2:	891b      	ldrh	r3, [r3, #8]
 80169b4:	f003 030f 	and.w	r3, r3, #15
 80169b8:	b29b      	uxth	r3, r3
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d001      	beq.n	80169c2 <find_volume+0x24e>
 80169be:	230d      	movs	r3, #13
 80169c0:	e11c      	b.n	8016bfc <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80169c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169c4:	3334      	adds	r3, #52	@ 0x34
 80169c6:	3313      	adds	r3, #19
 80169c8:	4618      	mov	r0, r3
 80169ca:	f7fe f8d9 	bl	8014b80 <ld_word>
 80169ce:	4603      	mov	r3, r0
 80169d0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80169d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d106      	bne.n	80169e6 <find_volume+0x272>
 80169d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169da:	3334      	adds	r3, #52	@ 0x34
 80169dc:	3320      	adds	r3, #32
 80169de:	4618      	mov	r0, r3
 80169e0:	f7fe f8e7 	bl	8014bb2 <ld_dword>
 80169e4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80169e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169e8:	3334      	adds	r3, #52	@ 0x34
 80169ea:	330e      	adds	r3, #14
 80169ec:	4618      	mov	r0, r3
 80169ee:	f7fe f8c7 	bl	8014b80 <ld_word>
 80169f2:	4603      	mov	r3, r0
 80169f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80169f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d101      	bne.n	8016a00 <find_volume+0x28c>
 80169fc:	230d      	movs	r3, #13
 80169fe:	e0fd      	b.n	8016bfc <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016a00:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016a02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016a04:	4413      	add	r3, r2
 8016a06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a08:	8912      	ldrh	r2, [r2, #8]
 8016a0a:	0912      	lsrs	r2, r2, #4
 8016a0c:	b292      	uxth	r2, r2
 8016a0e:	4413      	add	r3, r2
 8016a10:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8016a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a16:	429a      	cmp	r2, r3
 8016a18:	d204      	bcs.n	8016a24 <find_volume+0x2b0>
 8016a1a:	230d      	movs	r3, #13
 8016a1c:	e0ee      	b.n	8016bfc <find_volume+0x488>
 8016a1e:	bf00      	nop
 8016a20:	20002994 	.word	0x20002994
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016a24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a28:	1ad3      	subs	r3, r2, r3
 8016a2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a2c:	8952      	ldrh	r2, [r2, #10]
 8016a2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8016a32:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d101      	bne.n	8016a3e <find_volume+0x2ca>
 8016a3a:	230d      	movs	r3, #13
 8016a3c:	e0de      	b.n	8016bfc <find_volume+0x488>
		fmt = FS_FAT32;
 8016a3e:	2303      	movs	r3, #3
 8016a40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a46:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016a4a:	4293      	cmp	r3, r2
 8016a4c:	d802      	bhi.n	8016a54 <find_volume+0x2e0>
 8016a4e:	2302      	movs	r3, #2
 8016a50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a56:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016a5a:	4293      	cmp	r3, r2
 8016a5c:	d802      	bhi.n	8016a64 <find_volume+0x2f0>
 8016a5e:	2301      	movs	r3, #1
 8016a60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a66:	1c9a      	adds	r2, r3, #2
 8016a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a6a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8016a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a6e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016a70:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016a72:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8016a74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a76:	441a      	add	r2, r3
 8016a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a7a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8016a7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a80:	441a      	add	r2, r3
 8016a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a84:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8016a86:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016a8a:	2b03      	cmp	r3, #3
 8016a8c:	d11e      	bne.n	8016acc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a90:	3334      	adds	r3, #52	@ 0x34
 8016a92:	332a      	adds	r3, #42	@ 0x2a
 8016a94:	4618      	mov	r0, r3
 8016a96:	f7fe f873 	bl	8014b80 <ld_word>
 8016a9a:	4603      	mov	r3, r0
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	d001      	beq.n	8016aa4 <find_volume+0x330>
 8016aa0:	230d      	movs	r3, #13
 8016aa2:	e0ab      	b.n	8016bfc <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aa6:	891b      	ldrh	r3, [r3, #8]
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d001      	beq.n	8016ab0 <find_volume+0x33c>
 8016aac:	230d      	movs	r3, #13
 8016aae:	e0a5      	b.n	8016bfc <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ab2:	3334      	adds	r3, #52	@ 0x34
 8016ab4:	332c      	adds	r3, #44	@ 0x2c
 8016ab6:	4618      	mov	r0, r3
 8016ab8:	f7fe f87b 	bl	8014bb2 <ld_dword>
 8016abc:	4602      	mov	r2, r0
 8016abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ac0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ac4:	699b      	ldr	r3, [r3, #24]
 8016ac6:	009b      	lsls	r3, r3, #2
 8016ac8:	647b      	str	r3, [r7, #68]	@ 0x44
 8016aca:	e01f      	b.n	8016b0c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ace:	891b      	ldrh	r3, [r3, #8]
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d101      	bne.n	8016ad8 <find_volume+0x364>
 8016ad4:	230d      	movs	r3, #13
 8016ad6:	e091      	b.n	8016bfc <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ada:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016ade:	441a      	add	r2, r3
 8016ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ae2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016ae4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016ae8:	2b02      	cmp	r3, #2
 8016aea:	d103      	bne.n	8016af4 <find_volume+0x380>
 8016aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aee:	699b      	ldr	r3, [r3, #24]
 8016af0:	005b      	lsls	r3, r3, #1
 8016af2:	e00a      	b.n	8016b0a <find_volume+0x396>
 8016af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016af6:	699a      	ldr	r2, [r3, #24]
 8016af8:	4613      	mov	r3, r2
 8016afa:	005b      	lsls	r3, r3, #1
 8016afc:	4413      	add	r3, r2
 8016afe:	085a      	lsrs	r2, r3, #1
 8016b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b02:	699b      	ldr	r3, [r3, #24]
 8016b04:	f003 0301 	and.w	r3, r3, #1
 8016b08:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016b0a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b0e:	69da      	ldr	r2, [r3, #28]
 8016b10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016b12:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016b16:	0a5b      	lsrs	r3, r3, #9
 8016b18:	429a      	cmp	r2, r3
 8016b1a:	d201      	bcs.n	8016b20 <find_volume+0x3ac>
 8016b1c:	230d      	movs	r3, #13
 8016b1e:	e06d      	b.n	8016bfc <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b22:	f04f 32ff 	mov.w	r2, #4294967295
 8016b26:	615a      	str	r2, [r3, #20]
 8016b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b2a:	695a      	ldr	r2, [r3, #20]
 8016b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b2e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b32:	2280      	movs	r2, #128	@ 0x80
 8016b34:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016b36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016b3a:	2b03      	cmp	r3, #3
 8016b3c:	d149      	bne.n	8016bd2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b40:	3334      	adds	r3, #52	@ 0x34
 8016b42:	3330      	adds	r3, #48	@ 0x30
 8016b44:	4618      	mov	r0, r3
 8016b46:	f7fe f81b 	bl	8014b80 <ld_word>
 8016b4a:	4603      	mov	r3, r0
 8016b4c:	2b01      	cmp	r3, #1
 8016b4e:	d140      	bne.n	8016bd2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016b50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b52:	3301      	adds	r3, #1
 8016b54:	4619      	mov	r1, r3
 8016b56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016b58:	f7fe fac4 	bl	80150e4 <move_window>
 8016b5c:	4603      	mov	r3, r0
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d137      	bne.n	8016bd2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b64:	2200      	movs	r2, #0
 8016b66:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b6a:	3334      	adds	r3, #52	@ 0x34
 8016b6c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016b70:	4618      	mov	r0, r3
 8016b72:	f7fe f805 	bl	8014b80 <ld_word>
 8016b76:	4603      	mov	r3, r0
 8016b78:	461a      	mov	r2, r3
 8016b7a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016b7e:	429a      	cmp	r2, r3
 8016b80:	d127      	bne.n	8016bd2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b84:	3334      	adds	r3, #52	@ 0x34
 8016b86:	4618      	mov	r0, r3
 8016b88:	f7fe f813 	bl	8014bb2 <ld_dword>
 8016b8c:	4603      	mov	r3, r0
 8016b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8016c04 <find_volume+0x490>)
 8016b90:	4293      	cmp	r3, r2
 8016b92:	d11e      	bne.n	8016bd2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b96:	3334      	adds	r3, #52	@ 0x34
 8016b98:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	f7fe f808 	bl	8014bb2 <ld_dword>
 8016ba2:	4603      	mov	r3, r0
 8016ba4:	4a18      	ldr	r2, [pc, #96]	@ (8016c08 <find_volume+0x494>)
 8016ba6:	4293      	cmp	r3, r2
 8016ba8:	d113      	bne.n	8016bd2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bac:	3334      	adds	r3, #52	@ 0x34
 8016bae:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	f7fd fffd 	bl	8014bb2 <ld_dword>
 8016bb8:	4602      	mov	r2, r0
 8016bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bbc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bc0:	3334      	adds	r3, #52	@ 0x34
 8016bc2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8016bc6:	4618      	mov	r0, r3
 8016bc8:	f7fd fff3 	bl	8014bb2 <ld_dword>
 8016bcc:	4602      	mov	r2, r0
 8016bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bd0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bd4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016bd8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016bda:	4b0c      	ldr	r3, [pc, #48]	@ (8016c0c <find_volume+0x498>)
 8016bdc:	881b      	ldrh	r3, [r3, #0]
 8016bde:	3301      	adds	r3, #1
 8016be0:	b29a      	uxth	r2, r3
 8016be2:	4b0a      	ldr	r3, [pc, #40]	@ (8016c0c <find_volume+0x498>)
 8016be4:	801a      	strh	r2, [r3, #0]
 8016be6:	4b09      	ldr	r3, [pc, #36]	@ (8016c0c <find_volume+0x498>)
 8016be8:	881a      	ldrh	r2, [r3, #0]
 8016bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bec:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8016bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016bf0:	4a07      	ldr	r2, [pc, #28]	@ (8016c10 <find_volume+0x49c>)
 8016bf2:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016bf4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016bf6:	f7fe fa0d 	bl	8015014 <clear_lock>
#endif
	return FR_OK;
 8016bfa:	2300      	movs	r3, #0
}
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	3758      	adds	r7, #88	@ 0x58
 8016c00:	46bd      	mov	sp, r7
 8016c02:	bd80      	pop	{r7, pc}
 8016c04:	41615252 	.word	0x41615252
 8016c08:	61417272 	.word	0x61417272
 8016c0c:	20002998 	.word	0x20002998
 8016c10:	200029bc 	.word	0x200029bc

08016c14 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016c14:	b580      	push	{r7, lr}
 8016c16:	b084      	sub	sp, #16
 8016c18:	af00      	add	r7, sp, #0
 8016c1a:	6078      	str	r0, [r7, #4]
 8016c1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016c1e:	2309      	movs	r3, #9
 8016c20:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d01c      	beq.n	8016c62 <validate+0x4e>
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	681b      	ldr	r3, [r3, #0]
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d018      	beq.n	8016c62 <validate+0x4e>
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	681b      	ldr	r3, [r3, #0]
 8016c34:	781b      	ldrb	r3, [r3, #0]
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d013      	beq.n	8016c62 <validate+0x4e>
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	889a      	ldrh	r2, [r3, #4]
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	681b      	ldr	r3, [r3, #0]
 8016c42:	88db      	ldrh	r3, [r3, #6]
 8016c44:	429a      	cmp	r2, r3
 8016c46:	d10c      	bne.n	8016c62 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	785b      	ldrb	r3, [r3, #1]
 8016c4e:	4618      	mov	r0, r3
 8016c50:	f7fd fef8 	bl	8014a44 <disk_status>
 8016c54:	4603      	mov	r3, r0
 8016c56:	f003 0301 	and.w	r3, r3, #1
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d101      	bne.n	8016c62 <validate+0x4e>
			res = FR_OK;
 8016c5e:	2300      	movs	r3, #0
 8016c60:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016c62:	7bfb      	ldrb	r3, [r7, #15]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d102      	bne.n	8016c6e <validate+0x5a>
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	681b      	ldr	r3, [r3, #0]
 8016c6c:	e000      	b.n	8016c70 <validate+0x5c>
 8016c6e:	2300      	movs	r3, #0
 8016c70:	683a      	ldr	r2, [r7, #0]
 8016c72:	6013      	str	r3, [r2, #0]
	return res;
 8016c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c76:	4618      	mov	r0, r3
 8016c78:	3710      	adds	r7, #16
 8016c7a:	46bd      	mov	sp, r7
 8016c7c:	bd80      	pop	{r7, pc}
	...

08016c80 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016c80:	b580      	push	{r7, lr}
 8016c82:	b088      	sub	sp, #32
 8016c84:	af00      	add	r7, sp, #0
 8016c86:	60f8      	str	r0, [r7, #12]
 8016c88:	60b9      	str	r1, [r7, #8]
 8016c8a:	4613      	mov	r3, r2
 8016c8c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016c8e:	68bb      	ldr	r3, [r7, #8]
 8016c90:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016c92:	f107 0310 	add.w	r3, r7, #16
 8016c96:	4618      	mov	r0, r3
 8016c98:	f7ff fcd1 	bl	801663e <get_ldnumber>
 8016c9c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016c9e:	69fb      	ldr	r3, [r7, #28]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	da01      	bge.n	8016ca8 <f_mount+0x28>
 8016ca4:	230b      	movs	r3, #11
 8016ca6:	e02b      	b.n	8016d00 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016ca8:	4a17      	ldr	r2, [pc, #92]	@ (8016d08 <f_mount+0x88>)
 8016caa:	69fb      	ldr	r3, [r7, #28]
 8016cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016cb0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016cb2:	69bb      	ldr	r3, [r7, #24]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d005      	beq.n	8016cc4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016cb8:	69b8      	ldr	r0, [r7, #24]
 8016cba:	f7fe f9ab 	bl	8015014 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016cbe:	69bb      	ldr	r3, [r7, #24]
 8016cc0:	2200      	movs	r2, #0
 8016cc2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d002      	beq.n	8016cd0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	2200      	movs	r2, #0
 8016cce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016cd0:	68fa      	ldr	r2, [r7, #12]
 8016cd2:	490d      	ldr	r1, [pc, #52]	@ (8016d08 <f_mount+0x88>)
 8016cd4:	69fb      	ldr	r3, [r7, #28]
 8016cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016cda:	68fb      	ldr	r3, [r7, #12]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d002      	beq.n	8016ce6 <f_mount+0x66>
 8016ce0:	79fb      	ldrb	r3, [r7, #7]
 8016ce2:	2b01      	cmp	r3, #1
 8016ce4:	d001      	beq.n	8016cea <f_mount+0x6a>
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	e00a      	b.n	8016d00 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016cea:	f107 010c 	add.w	r1, r7, #12
 8016cee:	f107 0308 	add.w	r3, r7, #8
 8016cf2:	2200      	movs	r2, #0
 8016cf4:	4618      	mov	r0, r3
 8016cf6:	f7ff fd3d 	bl	8016774 <find_volume>
 8016cfa:	4603      	mov	r3, r0
 8016cfc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8016d00:	4618      	mov	r0, r3
 8016d02:	3720      	adds	r7, #32
 8016d04:	46bd      	mov	sp, r7
 8016d06:	bd80      	pop	{r7, pc}
 8016d08:	20002994 	.word	0x20002994

08016d0c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016d0c:	b580      	push	{r7, lr}
 8016d0e:	b09a      	sub	sp, #104	@ 0x68
 8016d10:	af00      	add	r7, sp, #0
 8016d12:	60f8      	str	r0, [r7, #12]
 8016d14:	60b9      	str	r1, [r7, #8]
 8016d16:	4613      	mov	r3, r2
 8016d18:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016d1a:	68fb      	ldr	r3, [r7, #12]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d101      	bne.n	8016d24 <f_open+0x18>
 8016d20:	2309      	movs	r3, #9
 8016d22:	e1a9      	b.n	8017078 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016d24:	79fb      	ldrb	r3, [r7, #7]
 8016d26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016d2a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016d2c:	79fa      	ldrb	r2, [r7, #7]
 8016d2e:	f107 0114 	add.w	r1, r7, #20
 8016d32:	f107 0308 	add.w	r3, r7, #8
 8016d36:	4618      	mov	r0, r3
 8016d38:	f7ff fd1c 	bl	8016774 <find_volume>
 8016d3c:	4603      	mov	r3, r0
 8016d3e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8016d42:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	f040 818d 	bne.w	8017066 <f_open+0x35a>
		dj.obj.fs = fs;
 8016d4c:	697b      	ldr	r3, [r7, #20]
 8016d4e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016d50:	68ba      	ldr	r2, [r7, #8]
 8016d52:	f107 0318 	add.w	r3, r7, #24
 8016d56:	4611      	mov	r1, r2
 8016d58:	4618      	mov	r0, r3
 8016d5a:	f7ff fbff 	bl	801655c <follow_path>
 8016d5e:	4603      	mov	r3, r0
 8016d60:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016d64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d68:	2b00      	cmp	r3, #0
 8016d6a:	d118      	bne.n	8016d9e <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016d6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016d70:	b25b      	sxtb	r3, r3
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	da03      	bge.n	8016d7e <f_open+0x72>
				res = FR_INVALID_NAME;
 8016d76:	2306      	movs	r3, #6
 8016d78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016d7c:	e00f      	b.n	8016d9e <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016d7e:	79fb      	ldrb	r3, [r7, #7]
 8016d80:	2b01      	cmp	r3, #1
 8016d82:	bf8c      	ite	hi
 8016d84:	2301      	movhi	r3, #1
 8016d86:	2300      	movls	r3, #0
 8016d88:	b2db      	uxtb	r3, r3
 8016d8a:	461a      	mov	r2, r3
 8016d8c:	f107 0318 	add.w	r3, r7, #24
 8016d90:	4611      	mov	r1, r2
 8016d92:	4618      	mov	r0, r3
 8016d94:	f7fd fff6 	bl	8014d84 <chk_lock>
 8016d98:	4603      	mov	r3, r0
 8016d9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016d9e:	79fb      	ldrb	r3, [r7, #7]
 8016da0:	f003 031c 	and.w	r3, r3, #28
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	d07f      	beq.n	8016ea8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016da8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d017      	beq.n	8016de0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016db0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016db4:	2b04      	cmp	r3, #4
 8016db6:	d10e      	bne.n	8016dd6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016db8:	f7fe f840 	bl	8014e3c <enq_lock>
 8016dbc:	4603      	mov	r3, r0
 8016dbe:	2b00      	cmp	r3, #0
 8016dc0:	d006      	beq.n	8016dd0 <f_open+0xc4>
 8016dc2:	f107 0318 	add.w	r3, r7, #24
 8016dc6:	4618      	mov	r0, r3
 8016dc8:	f7ff f918 	bl	8015ffc <dir_register>
 8016dcc:	4603      	mov	r3, r0
 8016dce:	e000      	b.n	8016dd2 <f_open+0xc6>
 8016dd0:	2312      	movs	r3, #18
 8016dd2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016dd6:	79fb      	ldrb	r3, [r7, #7]
 8016dd8:	f043 0308 	orr.w	r3, r3, #8
 8016ddc:	71fb      	strb	r3, [r7, #7]
 8016dde:	e010      	b.n	8016e02 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016de0:	7fbb      	ldrb	r3, [r7, #30]
 8016de2:	f003 0311 	and.w	r3, r3, #17
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d003      	beq.n	8016df2 <f_open+0xe6>
					res = FR_DENIED;
 8016dea:	2307      	movs	r3, #7
 8016dec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016df0:	e007      	b.n	8016e02 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016df2:	79fb      	ldrb	r3, [r7, #7]
 8016df4:	f003 0304 	and.w	r3, r3, #4
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d002      	beq.n	8016e02 <f_open+0xf6>
 8016dfc:	2308      	movs	r3, #8
 8016dfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016e02:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d168      	bne.n	8016edc <f_open+0x1d0>
 8016e0a:	79fb      	ldrb	r3, [r7, #7]
 8016e0c:	f003 0308 	and.w	r3, r3, #8
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d063      	beq.n	8016edc <f_open+0x1d0>
				dw = GET_FATTIME();
 8016e14:	f7fc f974 	bl	8013100 <get_fattime>
 8016e18:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e1c:	330e      	adds	r3, #14
 8016e1e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e20:	4618      	mov	r0, r3
 8016e22:	f7fd ff04 	bl	8014c2e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e28:	3316      	adds	r3, #22
 8016e2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e2c:	4618      	mov	r0, r3
 8016e2e:	f7fd fefe 	bl	8014c2e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e34:	330b      	adds	r3, #11
 8016e36:	2220      	movs	r2, #32
 8016e38:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016e3a:	697b      	ldr	r3, [r7, #20]
 8016e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016e3e:	4611      	mov	r1, r2
 8016e40:	4618      	mov	r0, r3
 8016e42:	f7fe fe53 	bl	8015aec <ld_clust>
 8016e46:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016e48:	697b      	ldr	r3, [r7, #20]
 8016e4a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016e4c:	2200      	movs	r2, #0
 8016e4e:	4618      	mov	r0, r3
 8016e50:	f7fe fe6b 	bl	8015b2a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e56:	331c      	adds	r3, #28
 8016e58:	2100      	movs	r1, #0
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f7fd fee7 	bl	8014c2e <st_dword>
					fs->wflag = 1;
 8016e60:	697b      	ldr	r3, [r7, #20]
 8016e62:	2201      	movs	r2, #1
 8016e64:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016e66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d037      	beq.n	8016edc <f_open+0x1d0>
						dw = fs->winsect;
 8016e6c:	697b      	ldr	r3, [r7, #20]
 8016e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016e70:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016e72:	f107 0318 	add.w	r3, r7, #24
 8016e76:	2200      	movs	r2, #0
 8016e78:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016e7a:	4618      	mov	r0, r3
 8016e7c:	f7fe fb7e 	bl	801557c <remove_chain>
 8016e80:	4603      	mov	r3, r0
 8016e82:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016e86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d126      	bne.n	8016edc <f_open+0x1d0>
							res = move_window(fs, dw);
 8016e8e:	697b      	ldr	r3, [r7, #20]
 8016e90:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016e92:	4618      	mov	r0, r3
 8016e94:	f7fe f926 	bl	80150e4 <move_window>
 8016e98:	4603      	mov	r3, r0
 8016e9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016e9e:	697b      	ldr	r3, [r7, #20]
 8016ea0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016ea2:	3a01      	subs	r2, #1
 8016ea4:	611a      	str	r2, [r3, #16]
 8016ea6:	e019      	b.n	8016edc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016ea8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	d115      	bne.n	8016edc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016eb0:	7fbb      	ldrb	r3, [r7, #30]
 8016eb2:	f003 0310 	and.w	r3, r3, #16
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d003      	beq.n	8016ec2 <f_open+0x1b6>
					res = FR_NO_FILE;
 8016eba:	2304      	movs	r3, #4
 8016ebc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016ec0:	e00c      	b.n	8016edc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016ec2:	79fb      	ldrb	r3, [r7, #7]
 8016ec4:	f003 0302 	and.w	r3, r3, #2
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d007      	beq.n	8016edc <f_open+0x1d0>
 8016ecc:	7fbb      	ldrb	r3, [r7, #30]
 8016ece:	f003 0301 	and.w	r3, r3, #1
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d002      	beq.n	8016edc <f_open+0x1d0>
						res = FR_DENIED;
 8016ed6:	2307      	movs	r3, #7
 8016ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016edc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	d126      	bne.n	8016f32 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016ee4:	79fb      	ldrb	r3, [r7, #7]
 8016ee6:	f003 0308 	and.w	r3, r3, #8
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d003      	beq.n	8016ef6 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016eee:	79fb      	ldrb	r3, [r7, #7]
 8016ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016ef4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016ef6:	697b      	ldr	r3, [r7, #20]
 8016ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016efe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f00:	68fb      	ldr	r3, [r7, #12]
 8016f02:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016f04:	79fb      	ldrb	r3, [r7, #7]
 8016f06:	2b01      	cmp	r3, #1
 8016f08:	bf8c      	ite	hi
 8016f0a:	2301      	movhi	r3, #1
 8016f0c:	2300      	movls	r3, #0
 8016f0e:	b2db      	uxtb	r3, r3
 8016f10:	461a      	mov	r2, r3
 8016f12:	f107 0318 	add.w	r3, r7, #24
 8016f16:	4611      	mov	r1, r2
 8016f18:	4618      	mov	r0, r3
 8016f1a:	f7fd ffb1 	bl	8014e80 <inc_lock>
 8016f1e:	4602      	mov	r2, r0
 8016f20:	68fb      	ldr	r3, [r7, #12]
 8016f22:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016f24:	68fb      	ldr	r3, [r7, #12]
 8016f26:	691b      	ldr	r3, [r3, #16]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d102      	bne.n	8016f32 <f_open+0x226>
 8016f2c:	2302      	movs	r3, #2
 8016f2e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016f32:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	f040 8095 	bne.w	8017066 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016f3c:	697b      	ldr	r3, [r7, #20]
 8016f3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016f40:	4611      	mov	r1, r2
 8016f42:	4618      	mov	r0, r3
 8016f44:	f7fe fdd2 	bl	8015aec <ld_clust>
 8016f48:	4602      	mov	r2, r0
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f50:	331c      	adds	r3, #28
 8016f52:	4618      	mov	r0, r3
 8016f54:	f7fd fe2d 	bl	8014bb2 <ld_dword>
 8016f58:	4602      	mov	r2, r0
 8016f5a:	68fb      	ldr	r3, [r7, #12]
 8016f5c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	2200      	movs	r2, #0
 8016f62:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016f64:	697a      	ldr	r2, [r7, #20]
 8016f66:	68fb      	ldr	r3, [r7, #12]
 8016f68:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016f6a:	697b      	ldr	r3, [r7, #20]
 8016f6c:	88da      	ldrh	r2, [r3, #6]
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	79fa      	ldrb	r2, [r7, #7]
 8016f76:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	2200      	movs	r2, #0
 8016f7c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	2200      	movs	r2, #0
 8016f82:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016f84:	68fb      	ldr	r3, [r7, #12]
 8016f86:	2200      	movs	r2, #0
 8016f88:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016f8a:	68fb      	ldr	r3, [r7, #12]
 8016f8c:	3330      	adds	r3, #48	@ 0x30
 8016f8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016f92:	2100      	movs	r1, #0
 8016f94:	4618      	mov	r0, r3
 8016f96:	f7fd fe97 	bl	8014cc8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016f9a:	79fb      	ldrb	r3, [r7, #7]
 8016f9c:	f003 0320 	and.w	r3, r3, #32
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d060      	beq.n	8017066 <f_open+0x35a>
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	68db      	ldr	r3, [r3, #12]
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d05c      	beq.n	8017066 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	68da      	ldr	r2, [r3, #12]
 8016fb0:	68fb      	ldr	r3, [r7, #12]
 8016fb2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016fb4:	697b      	ldr	r3, [r7, #20]
 8016fb6:	895b      	ldrh	r3, [r3, #10]
 8016fb8:	025b      	lsls	r3, r3, #9
 8016fba:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016fbc:	68fb      	ldr	r3, [r7, #12]
 8016fbe:	689b      	ldr	r3, [r3, #8]
 8016fc0:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	68db      	ldr	r3, [r3, #12]
 8016fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016fc8:	e016      	b.n	8016ff8 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8016fca:	68fb      	ldr	r3, [r7, #12]
 8016fcc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016fce:	4618      	mov	r0, r3
 8016fd0:	f7fe f943 	bl	801525a <get_fat>
 8016fd4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016fd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016fd8:	2b01      	cmp	r3, #1
 8016fda:	d802      	bhi.n	8016fe2 <f_open+0x2d6>
 8016fdc:	2302      	movs	r3, #2
 8016fde:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016fe2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fe8:	d102      	bne.n	8016ff0 <f_open+0x2e4>
 8016fea:	2301      	movs	r3, #1
 8016fec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016ff0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ff4:	1ad3      	subs	r3, r2, r3
 8016ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016ff8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d103      	bne.n	8017008 <f_open+0x2fc>
 8017000:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8017002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017004:	429a      	cmp	r2, r3
 8017006:	d8e0      	bhi.n	8016fca <f_open+0x2be>
				}
				fp->clust = clst;
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801700c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801700e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8017012:	2b00      	cmp	r3, #0
 8017014:	d127      	bne.n	8017066 <f_open+0x35a>
 8017016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801701c:	2b00      	cmp	r3, #0
 801701e:	d022      	beq.n	8017066 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8017020:	697b      	ldr	r3, [r7, #20]
 8017022:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8017024:	4618      	mov	r0, r3
 8017026:	f7fe f8f9 	bl	801521c <clust2sect>
 801702a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801702c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801702e:	2b00      	cmp	r3, #0
 8017030:	d103      	bne.n	801703a <f_open+0x32e>
						res = FR_INT_ERR;
 8017032:	2302      	movs	r3, #2
 8017034:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8017038:	e015      	b.n	8017066 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801703a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801703c:	0a5a      	lsrs	r2, r3, #9
 801703e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017040:	441a      	add	r2, r3
 8017042:	68fb      	ldr	r3, [r7, #12]
 8017044:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8017046:	697b      	ldr	r3, [r7, #20]
 8017048:	7858      	ldrb	r0, [r3, #1]
 801704a:	68fb      	ldr	r3, [r7, #12]
 801704c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	6a1a      	ldr	r2, [r3, #32]
 8017054:	2301      	movs	r3, #1
 8017056:	f7fd fd35 	bl	8014ac4 <disk_read>
 801705a:	4603      	mov	r3, r0
 801705c:	2b00      	cmp	r3, #0
 801705e:	d002      	beq.n	8017066 <f_open+0x35a>
 8017060:	2301      	movs	r3, #1
 8017062:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8017066:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801706a:	2b00      	cmp	r3, #0
 801706c:	d002      	beq.n	8017074 <f_open+0x368>
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	2200      	movs	r2, #0
 8017072:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017074:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8017078:	4618      	mov	r0, r3
 801707a:	3768      	adds	r7, #104	@ 0x68
 801707c:	46bd      	mov	sp, r7
 801707e:	bd80      	pop	{r7, pc}

08017080 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8017080:	b580      	push	{r7, lr}
 8017082:	b08c      	sub	sp, #48	@ 0x30
 8017084:	af00      	add	r7, sp, #0
 8017086:	60f8      	str	r0, [r7, #12]
 8017088:	60b9      	str	r1, [r7, #8]
 801708a:	607a      	str	r2, [r7, #4]
 801708c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801708e:	68bb      	ldr	r3, [r7, #8]
 8017090:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8017092:	683b      	ldr	r3, [r7, #0]
 8017094:	2200      	movs	r2, #0
 8017096:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	f107 0210 	add.w	r2, r7, #16
 801709e:	4611      	mov	r1, r2
 80170a0:	4618      	mov	r0, r3
 80170a2:	f7ff fdb7 	bl	8016c14 <validate>
 80170a6:	4603      	mov	r3, r0
 80170a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80170ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d107      	bne.n	80170c4 <f_write+0x44>
 80170b4:	68fb      	ldr	r3, [r7, #12]
 80170b6:	7d5b      	ldrb	r3, [r3, #21]
 80170b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80170bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d002      	beq.n	80170ca <f_write+0x4a>
 80170c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80170c8:	e14b      	b.n	8017362 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	7d1b      	ldrb	r3, [r3, #20]
 80170ce:	f003 0302 	and.w	r3, r3, #2
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d101      	bne.n	80170da <f_write+0x5a>
 80170d6:	2307      	movs	r3, #7
 80170d8:	e143      	b.n	8017362 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	699a      	ldr	r2, [r3, #24]
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	441a      	add	r2, r3
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	699b      	ldr	r3, [r3, #24]
 80170e6:	429a      	cmp	r2, r3
 80170e8:	f080 812d 	bcs.w	8017346 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80170ec:	68fb      	ldr	r3, [r7, #12]
 80170ee:	699b      	ldr	r3, [r3, #24]
 80170f0:	43db      	mvns	r3, r3
 80170f2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80170f4:	e127      	b.n	8017346 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80170f6:	68fb      	ldr	r3, [r7, #12]
 80170f8:	699b      	ldr	r3, [r3, #24]
 80170fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80170fe:	2b00      	cmp	r3, #0
 8017100:	f040 80e3 	bne.w	80172ca <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8017104:	68fb      	ldr	r3, [r7, #12]
 8017106:	699b      	ldr	r3, [r3, #24]
 8017108:	0a5b      	lsrs	r3, r3, #9
 801710a:	693a      	ldr	r2, [r7, #16]
 801710c:	8952      	ldrh	r2, [r2, #10]
 801710e:	3a01      	subs	r2, #1
 8017110:	4013      	ands	r3, r2
 8017112:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8017114:	69bb      	ldr	r3, [r7, #24]
 8017116:	2b00      	cmp	r3, #0
 8017118:	d143      	bne.n	80171a2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	699b      	ldr	r3, [r3, #24]
 801711e:	2b00      	cmp	r3, #0
 8017120:	d10c      	bne.n	801713c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	689b      	ldr	r3, [r3, #8]
 8017126:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8017128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801712a:	2b00      	cmp	r3, #0
 801712c:	d11a      	bne.n	8017164 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801712e:	68fb      	ldr	r3, [r7, #12]
 8017130:	2100      	movs	r1, #0
 8017132:	4618      	mov	r0, r3
 8017134:	f7fe fa87 	bl	8015646 <create_chain>
 8017138:	62b8      	str	r0, [r7, #40]	@ 0x28
 801713a:	e013      	b.n	8017164 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017140:	2b00      	cmp	r3, #0
 8017142:	d007      	beq.n	8017154 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	699b      	ldr	r3, [r3, #24]
 8017148:	4619      	mov	r1, r3
 801714a:	68f8      	ldr	r0, [r7, #12]
 801714c:	f7fe fb13 	bl	8015776 <clmt_clust>
 8017150:	62b8      	str	r0, [r7, #40]	@ 0x28
 8017152:	e007      	b.n	8017164 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8017154:	68fa      	ldr	r2, [r7, #12]
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	69db      	ldr	r3, [r3, #28]
 801715a:	4619      	mov	r1, r3
 801715c:	4610      	mov	r0, r2
 801715e:	f7fe fa72 	bl	8015646 <create_chain>
 8017162:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017166:	2b00      	cmp	r3, #0
 8017168:	f000 80f2 	beq.w	8017350 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801716c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801716e:	2b01      	cmp	r3, #1
 8017170:	d104      	bne.n	801717c <f_write+0xfc>
 8017172:	68fb      	ldr	r3, [r7, #12]
 8017174:	2202      	movs	r2, #2
 8017176:	755a      	strb	r2, [r3, #21]
 8017178:	2302      	movs	r3, #2
 801717a:	e0f2      	b.n	8017362 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801717c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801717e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017182:	d104      	bne.n	801718e <f_write+0x10e>
 8017184:	68fb      	ldr	r3, [r7, #12]
 8017186:	2201      	movs	r2, #1
 8017188:	755a      	strb	r2, [r3, #21]
 801718a:	2301      	movs	r3, #1
 801718c:	e0e9      	b.n	8017362 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017192:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8017194:	68fb      	ldr	r3, [r7, #12]
 8017196:	689b      	ldr	r3, [r3, #8]
 8017198:	2b00      	cmp	r3, #0
 801719a:	d102      	bne.n	80171a2 <f_write+0x122>
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80171a0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80171a2:	68fb      	ldr	r3, [r7, #12]
 80171a4:	7d1b      	ldrb	r3, [r3, #20]
 80171a6:	b25b      	sxtb	r3, r3
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	da18      	bge.n	80171de <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80171ac:	693b      	ldr	r3, [r7, #16]
 80171ae:	7858      	ldrb	r0, [r3, #1]
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	6a1a      	ldr	r2, [r3, #32]
 80171ba:	2301      	movs	r3, #1
 80171bc:	f7fd fca2 	bl	8014b04 <disk_write>
 80171c0:	4603      	mov	r3, r0
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d004      	beq.n	80171d0 <f_write+0x150>
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	2201      	movs	r2, #1
 80171ca:	755a      	strb	r2, [r3, #21]
 80171cc:	2301      	movs	r3, #1
 80171ce:	e0c8      	b.n	8017362 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80171d0:	68fb      	ldr	r3, [r7, #12]
 80171d2:	7d1b      	ldrb	r3, [r3, #20]
 80171d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80171d8:	b2da      	uxtb	r2, r3
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80171de:	693a      	ldr	r2, [r7, #16]
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	69db      	ldr	r3, [r3, #28]
 80171e4:	4619      	mov	r1, r3
 80171e6:	4610      	mov	r0, r2
 80171e8:	f7fe f818 	bl	801521c <clust2sect>
 80171ec:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80171ee:	697b      	ldr	r3, [r7, #20]
 80171f0:	2b00      	cmp	r3, #0
 80171f2:	d104      	bne.n	80171fe <f_write+0x17e>
 80171f4:	68fb      	ldr	r3, [r7, #12]
 80171f6:	2202      	movs	r2, #2
 80171f8:	755a      	strb	r2, [r3, #21]
 80171fa:	2302      	movs	r3, #2
 80171fc:	e0b1      	b.n	8017362 <f_write+0x2e2>
			sect += csect;
 80171fe:	697a      	ldr	r2, [r7, #20]
 8017200:	69bb      	ldr	r3, [r7, #24]
 8017202:	4413      	add	r3, r2
 8017204:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	0a5b      	lsrs	r3, r3, #9
 801720a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801720c:	6a3b      	ldr	r3, [r7, #32]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d03c      	beq.n	801728c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8017212:	69ba      	ldr	r2, [r7, #24]
 8017214:	6a3b      	ldr	r3, [r7, #32]
 8017216:	4413      	add	r3, r2
 8017218:	693a      	ldr	r2, [r7, #16]
 801721a:	8952      	ldrh	r2, [r2, #10]
 801721c:	4293      	cmp	r3, r2
 801721e:	d905      	bls.n	801722c <f_write+0x1ac>
					cc = fs->csize - csect;
 8017220:	693b      	ldr	r3, [r7, #16]
 8017222:	895b      	ldrh	r3, [r3, #10]
 8017224:	461a      	mov	r2, r3
 8017226:	69bb      	ldr	r3, [r7, #24]
 8017228:	1ad3      	subs	r3, r2, r3
 801722a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801722c:	693b      	ldr	r3, [r7, #16]
 801722e:	7858      	ldrb	r0, [r3, #1]
 8017230:	6a3b      	ldr	r3, [r7, #32]
 8017232:	697a      	ldr	r2, [r7, #20]
 8017234:	69f9      	ldr	r1, [r7, #28]
 8017236:	f7fd fc65 	bl	8014b04 <disk_write>
 801723a:	4603      	mov	r3, r0
 801723c:	2b00      	cmp	r3, #0
 801723e:	d004      	beq.n	801724a <f_write+0x1ca>
 8017240:	68fb      	ldr	r3, [r7, #12]
 8017242:	2201      	movs	r2, #1
 8017244:	755a      	strb	r2, [r3, #21]
 8017246:	2301      	movs	r3, #1
 8017248:	e08b      	b.n	8017362 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801724a:	68fb      	ldr	r3, [r7, #12]
 801724c:	6a1a      	ldr	r2, [r3, #32]
 801724e:	697b      	ldr	r3, [r7, #20]
 8017250:	1ad3      	subs	r3, r2, r3
 8017252:	6a3a      	ldr	r2, [r7, #32]
 8017254:	429a      	cmp	r2, r3
 8017256:	d915      	bls.n	8017284 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8017258:	68fb      	ldr	r3, [r7, #12]
 801725a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801725e:	68fb      	ldr	r3, [r7, #12]
 8017260:	6a1a      	ldr	r2, [r3, #32]
 8017262:	697b      	ldr	r3, [r7, #20]
 8017264:	1ad3      	subs	r3, r2, r3
 8017266:	025b      	lsls	r3, r3, #9
 8017268:	69fa      	ldr	r2, [r7, #28]
 801726a:	4413      	add	r3, r2
 801726c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017270:	4619      	mov	r1, r3
 8017272:	f7fd fd08 	bl	8014c86 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8017276:	68fb      	ldr	r3, [r7, #12]
 8017278:	7d1b      	ldrb	r3, [r3, #20]
 801727a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801727e:	b2da      	uxtb	r2, r3
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8017284:	6a3b      	ldr	r3, [r7, #32]
 8017286:	025b      	lsls	r3, r3, #9
 8017288:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801728a:	e03f      	b.n	801730c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	6a1b      	ldr	r3, [r3, #32]
 8017290:	697a      	ldr	r2, [r7, #20]
 8017292:	429a      	cmp	r2, r3
 8017294:	d016      	beq.n	80172c4 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	699a      	ldr	r2, [r3, #24]
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801729e:	429a      	cmp	r2, r3
 80172a0:	d210      	bcs.n	80172c4 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80172a2:	693b      	ldr	r3, [r7, #16]
 80172a4:	7858      	ldrb	r0, [r3, #1]
 80172a6:	68fb      	ldr	r3, [r7, #12]
 80172a8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80172ac:	2301      	movs	r3, #1
 80172ae:	697a      	ldr	r2, [r7, #20]
 80172b0:	f7fd fc08 	bl	8014ac4 <disk_read>
 80172b4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d004      	beq.n	80172c4 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	2201      	movs	r2, #1
 80172be:	755a      	strb	r2, [r3, #21]
 80172c0:	2301      	movs	r3, #1
 80172c2:	e04e      	b.n	8017362 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	697a      	ldr	r2, [r7, #20]
 80172c8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80172ca:	68fb      	ldr	r3, [r7, #12]
 80172cc:	699b      	ldr	r3, [r3, #24]
 80172ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172d2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80172d6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80172d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	429a      	cmp	r2, r3
 80172de:	d901      	bls.n	80172e4 <f_write+0x264>
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80172e4:	68fb      	ldr	r3, [r7, #12]
 80172e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80172ea:	68fb      	ldr	r3, [r7, #12]
 80172ec:	699b      	ldr	r3, [r3, #24]
 80172ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172f2:	4413      	add	r3, r2
 80172f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80172f6:	69f9      	ldr	r1, [r7, #28]
 80172f8:	4618      	mov	r0, r3
 80172fa:	f7fd fcc4 	bl	8014c86 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80172fe:	68fb      	ldr	r3, [r7, #12]
 8017300:	7d1b      	ldrb	r3, [r3, #20]
 8017302:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017306:	b2da      	uxtb	r2, r3
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801730c:	69fa      	ldr	r2, [r7, #28]
 801730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017310:	4413      	add	r3, r2
 8017312:	61fb      	str	r3, [r7, #28]
 8017314:	68fb      	ldr	r3, [r7, #12]
 8017316:	699a      	ldr	r2, [r3, #24]
 8017318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801731a:	441a      	add	r2, r3
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	619a      	str	r2, [r3, #24]
 8017320:	68fb      	ldr	r3, [r7, #12]
 8017322:	68da      	ldr	r2, [r3, #12]
 8017324:	68fb      	ldr	r3, [r7, #12]
 8017326:	699b      	ldr	r3, [r3, #24]
 8017328:	429a      	cmp	r2, r3
 801732a:	bf38      	it	cc
 801732c:	461a      	movcc	r2, r3
 801732e:	68fb      	ldr	r3, [r7, #12]
 8017330:	60da      	str	r2, [r3, #12]
 8017332:	683b      	ldr	r3, [r7, #0]
 8017334:	681a      	ldr	r2, [r3, #0]
 8017336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017338:	441a      	add	r2, r3
 801733a:	683b      	ldr	r3, [r7, #0]
 801733c:	601a      	str	r2, [r3, #0]
 801733e:	687a      	ldr	r2, [r7, #4]
 8017340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017342:	1ad3      	subs	r3, r2, r3
 8017344:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	2b00      	cmp	r3, #0
 801734a:	f47f aed4 	bne.w	80170f6 <f_write+0x76>
 801734e:	e000      	b.n	8017352 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017350:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	7d1b      	ldrb	r3, [r3, #20]
 8017356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801735a:	b2da      	uxtb	r2, r3
 801735c:	68fb      	ldr	r3, [r7, #12]
 801735e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8017360:	2300      	movs	r3, #0
}
 8017362:	4618      	mov	r0, r3
 8017364:	3730      	adds	r7, #48	@ 0x30
 8017366:	46bd      	mov	sp, r7
 8017368:	bd80      	pop	{r7, pc}

0801736a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801736a:	b580      	push	{r7, lr}
 801736c:	b086      	sub	sp, #24
 801736e:	af00      	add	r7, sp, #0
 8017370:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	f107 0208 	add.w	r2, r7, #8
 8017378:	4611      	mov	r1, r2
 801737a:	4618      	mov	r0, r3
 801737c:	f7ff fc4a 	bl	8016c14 <validate>
 8017380:	4603      	mov	r3, r0
 8017382:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8017384:	7dfb      	ldrb	r3, [r7, #23]
 8017386:	2b00      	cmp	r3, #0
 8017388:	d168      	bne.n	801745c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	7d1b      	ldrb	r3, [r3, #20]
 801738e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017392:	2b00      	cmp	r3, #0
 8017394:	d062      	beq.n	801745c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	7d1b      	ldrb	r3, [r3, #20]
 801739a:	b25b      	sxtb	r3, r3
 801739c:	2b00      	cmp	r3, #0
 801739e:	da15      	bge.n	80173cc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80173a0:	68bb      	ldr	r3, [r7, #8]
 80173a2:	7858      	ldrb	r0, [r3, #1]
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	6a1a      	ldr	r2, [r3, #32]
 80173ae:	2301      	movs	r3, #1
 80173b0:	f7fd fba8 	bl	8014b04 <disk_write>
 80173b4:	4603      	mov	r3, r0
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d001      	beq.n	80173be <f_sync+0x54>
 80173ba:	2301      	movs	r3, #1
 80173bc:	e04f      	b.n	801745e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	7d1b      	ldrb	r3, [r3, #20]
 80173c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80173c6:	b2da      	uxtb	r2, r3
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80173cc:	f7fb fe98 	bl	8013100 <get_fattime>
 80173d0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80173d2:	68ba      	ldr	r2, [r7, #8]
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80173d8:	4619      	mov	r1, r3
 80173da:	4610      	mov	r0, r2
 80173dc:	f7fd fe82 	bl	80150e4 <move_window>
 80173e0:	4603      	mov	r3, r0
 80173e2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80173e4:	7dfb      	ldrb	r3, [r7, #23]
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d138      	bne.n	801745c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80173ee:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80173f0:	68fb      	ldr	r3, [r7, #12]
 80173f2:	330b      	adds	r3, #11
 80173f4:	781a      	ldrb	r2, [r3, #0]
 80173f6:	68fb      	ldr	r3, [r7, #12]
 80173f8:	330b      	adds	r3, #11
 80173fa:	f042 0220 	orr.w	r2, r2, #32
 80173fe:	b2d2      	uxtb	r2, r2
 8017400:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	6818      	ldr	r0, [r3, #0]
 8017406:	687b      	ldr	r3, [r7, #4]
 8017408:	689b      	ldr	r3, [r3, #8]
 801740a:	461a      	mov	r2, r3
 801740c:	68f9      	ldr	r1, [r7, #12]
 801740e:	f7fe fb8c 	bl	8015b2a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	f103 021c 	add.w	r2, r3, #28
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	68db      	ldr	r3, [r3, #12]
 801741c:	4619      	mov	r1, r3
 801741e:	4610      	mov	r0, r2
 8017420:	f7fd fc05 	bl	8014c2e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8017424:	68fb      	ldr	r3, [r7, #12]
 8017426:	3316      	adds	r3, #22
 8017428:	6939      	ldr	r1, [r7, #16]
 801742a:	4618      	mov	r0, r3
 801742c:	f7fd fbff 	bl	8014c2e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8017430:	68fb      	ldr	r3, [r7, #12]
 8017432:	3312      	adds	r3, #18
 8017434:	2100      	movs	r1, #0
 8017436:	4618      	mov	r0, r3
 8017438:	f7fd fbde 	bl	8014bf8 <st_word>
					fs->wflag = 1;
 801743c:	68bb      	ldr	r3, [r7, #8]
 801743e:	2201      	movs	r2, #1
 8017440:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8017442:	68bb      	ldr	r3, [r7, #8]
 8017444:	4618      	mov	r0, r3
 8017446:	f7fd fe7b 	bl	8015140 <sync_fs>
 801744a:	4603      	mov	r3, r0
 801744c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	7d1b      	ldrb	r3, [r3, #20]
 8017452:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017456:	b2da      	uxtb	r2, r3
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801745c:	7dfb      	ldrb	r3, [r7, #23]
}
 801745e:	4618      	mov	r0, r3
 8017460:	3718      	adds	r7, #24
 8017462:	46bd      	mov	sp, r7
 8017464:	bd80      	pop	{r7, pc}

08017466 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8017466:	b580      	push	{r7, lr}
 8017468:	b084      	sub	sp, #16
 801746a:	af00      	add	r7, sp, #0
 801746c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801746e:	6878      	ldr	r0, [r7, #4]
 8017470:	f7ff ff7b 	bl	801736a <f_sync>
 8017474:	4603      	mov	r3, r0
 8017476:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017478:	7bfb      	ldrb	r3, [r7, #15]
 801747a:	2b00      	cmp	r3, #0
 801747c:	d118      	bne.n	80174b0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	f107 0208 	add.w	r2, r7, #8
 8017484:	4611      	mov	r1, r2
 8017486:	4618      	mov	r0, r3
 8017488:	f7ff fbc4 	bl	8016c14 <validate>
 801748c:	4603      	mov	r3, r0
 801748e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017490:	7bfb      	ldrb	r3, [r7, #15]
 8017492:	2b00      	cmp	r3, #0
 8017494:	d10c      	bne.n	80174b0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	691b      	ldr	r3, [r3, #16]
 801749a:	4618      	mov	r0, r3
 801749c:	f7fd fd7e 	bl	8014f9c <dec_lock>
 80174a0:	4603      	mov	r3, r0
 80174a2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80174a4:	7bfb      	ldrb	r3, [r7, #15]
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d102      	bne.n	80174b0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80174aa:	687b      	ldr	r3, [r7, #4]
 80174ac:	2200      	movs	r2, #0
 80174ae:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80174b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80174b2:	4618      	mov	r0, r3
 80174b4:	3710      	adds	r7, #16
 80174b6:	46bd      	mov	sp, r7
 80174b8:	bd80      	pop	{r7, pc}

080174ba <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80174ba:	b580      	push	{r7, lr}
 80174bc:	b090      	sub	sp, #64	@ 0x40
 80174be:	af00      	add	r7, sp, #0
 80174c0:	6078      	str	r0, [r7, #4]
 80174c2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f107 0208 	add.w	r2, r7, #8
 80174ca:	4611      	mov	r1, r2
 80174cc:	4618      	mov	r0, r3
 80174ce:	f7ff fba1 	bl	8016c14 <validate>
 80174d2:	4603      	mov	r3, r0
 80174d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80174d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d103      	bne.n	80174e8 <f_lseek+0x2e>
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	7d5b      	ldrb	r3, [r3, #21]
 80174e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80174e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	d002      	beq.n	80174f6 <f_lseek+0x3c>
 80174f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80174f4:	e1e6      	b.n	80178c4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80174f6:	687b      	ldr	r3, [r7, #4]
 80174f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	f000 80d1 	beq.w	80176a2 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8017500:	683b      	ldr	r3, [r7, #0]
 8017502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017506:	d15a      	bne.n	80175be <f_lseek+0x104>
			tbl = fp->cltbl;
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801750c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801750e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017510:	1d1a      	adds	r2, r3, #4
 8017512:	627a      	str	r2, [r7, #36]	@ 0x24
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	617b      	str	r3, [r7, #20]
 8017518:	2302      	movs	r3, #2
 801751a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	689b      	ldr	r3, [r3, #8]
 8017520:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8017522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017524:	2b00      	cmp	r3, #0
 8017526:	d03a      	beq.n	801759e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8017528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801752a:	613b      	str	r3, [r7, #16]
 801752c:	2300      	movs	r3, #0
 801752e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017532:	3302      	adds	r3, #2
 8017534:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8017536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017538:	60fb      	str	r3, [r7, #12]
 801753a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801753c:	3301      	adds	r3, #1
 801753e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017544:	4618      	mov	r0, r3
 8017546:	f7fd fe88 	bl	801525a <get_fat>
 801754a:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801754c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801754e:	2b01      	cmp	r3, #1
 8017550:	d804      	bhi.n	801755c <f_lseek+0xa2>
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	2202      	movs	r2, #2
 8017556:	755a      	strb	r2, [r3, #21]
 8017558:	2302      	movs	r3, #2
 801755a:	e1b3      	b.n	80178c4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801755c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801755e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017562:	d104      	bne.n	801756e <f_lseek+0xb4>
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	2201      	movs	r2, #1
 8017568:	755a      	strb	r2, [r3, #21]
 801756a:	2301      	movs	r3, #1
 801756c:	e1aa      	b.n	80178c4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801756e:	68fb      	ldr	r3, [r7, #12]
 8017570:	3301      	adds	r3, #1
 8017572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017574:	429a      	cmp	r2, r3
 8017576:	d0de      	beq.n	8017536 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8017578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801757a:	697b      	ldr	r3, [r7, #20]
 801757c:	429a      	cmp	r2, r3
 801757e:	d809      	bhi.n	8017594 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8017580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017582:	1d1a      	adds	r2, r3, #4
 8017584:	627a      	str	r2, [r7, #36]	@ 0x24
 8017586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017588:	601a      	str	r2, [r3, #0]
 801758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801758c:	1d1a      	adds	r2, r3, #4
 801758e:	627a      	str	r2, [r7, #36]	@ 0x24
 8017590:	693a      	ldr	r2, [r7, #16]
 8017592:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8017594:	68bb      	ldr	r3, [r7, #8]
 8017596:	699b      	ldr	r3, [r3, #24]
 8017598:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801759a:	429a      	cmp	r2, r3
 801759c:	d3c4      	bcc.n	8017528 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80175a4:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80175a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80175a8:	697b      	ldr	r3, [r7, #20]
 80175aa:	429a      	cmp	r2, r3
 80175ac:	d803      	bhi.n	80175b6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80175ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80175b0:	2200      	movs	r2, #0
 80175b2:	601a      	str	r2, [r3, #0]
 80175b4:	e184      	b.n	80178c0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80175b6:	2311      	movs	r3, #17
 80175b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80175bc:	e180      	b.n	80178c0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	68db      	ldr	r3, [r3, #12]
 80175c2:	683a      	ldr	r2, [r7, #0]
 80175c4:	429a      	cmp	r2, r3
 80175c6:	d902      	bls.n	80175ce <f_lseek+0x114>
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	68db      	ldr	r3, [r3, #12]
 80175cc:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	683a      	ldr	r2, [r7, #0]
 80175d2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80175d4:	683b      	ldr	r3, [r7, #0]
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	f000 8172 	beq.w	80178c0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80175dc:	683b      	ldr	r3, [r7, #0]
 80175de:	3b01      	subs	r3, #1
 80175e0:	4619      	mov	r1, r3
 80175e2:	6878      	ldr	r0, [r7, #4]
 80175e4:	f7fe f8c7 	bl	8015776 <clmt_clust>
 80175e8:	4602      	mov	r2, r0
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80175ee:	68ba      	ldr	r2, [r7, #8]
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	69db      	ldr	r3, [r3, #28]
 80175f4:	4619      	mov	r1, r3
 80175f6:	4610      	mov	r0, r2
 80175f8:	f7fd fe10 	bl	801521c <clust2sect>
 80175fc:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80175fe:	69bb      	ldr	r3, [r7, #24]
 8017600:	2b00      	cmp	r3, #0
 8017602:	d104      	bne.n	801760e <f_lseek+0x154>
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	2202      	movs	r2, #2
 8017608:	755a      	strb	r2, [r3, #21]
 801760a:	2302      	movs	r3, #2
 801760c:	e15a      	b.n	80178c4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801760e:	683b      	ldr	r3, [r7, #0]
 8017610:	3b01      	subs	r3, #1
 8017612:	0a5b      	lsrs	r3, r3, #9
 8017614:	68ba      	ldr	r2, [r7, #8]
 8017616:	8952      	ldrh	r2, [r2, #10]
 8017618:	3a01      	subs	r2, #1
 801761a:	4013      	ands	r3, r2
 801761c:	69ba      	ldr	r2, [r7, #24]
 801761e:	4413      	add	r3, r2
 8017620:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	699b      	ldr	r3, [r3, #24]
 8017626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801762a:	2b00      	cmp	r3, #0
 801762c:	f000 8148 	beq.w	80178c0 <f_lseek+0x406>
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	6a1b      	ldr	r3, [r3, #32]
 8017634:	69ba      	ldr	r2, [r7, #24]
 8017636:	429a      	cmp	r2, r3
 8017638:	f000 8142 	beq.w	80178c0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	7d1b      	ldrb	r3, [r3, #20]
 8017640:	b25b      	sxtb	r3, r3
 8017642:	2b00      	cmp	r3, #0
 8017644:	da18      	bge.n	8017678 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017646:	68bb      	ldr	r3, [r7, #8]
 8017648:	7858      	ldrb	r0, [r3, #1]
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	6a1a      	ldr	r2, [r3, #32]
 8017654:	2301      	movs	r3, #1
 8017656:	f7fd fa55 	bl	8014b04 <disk_write>
 801765a:	4603      	mov	r3, r0
 801765c:	2b00      	cmp	r3, #0
 801765e:	d004      	beq.n	801766a <f_lseek+0x1b0>
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	2201      	movs	r2, #1
 8017664:	755a      	strb	r2, [r3, #21]
 8017666:	2301      	movs	r3, #1
 8017668:	e12c      	b.n	80178c4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	7d1b      	ldrb	r3, [r3, #20]
 801766e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017672:	b2da      	uxtb	r2, r3
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8017678:	68bb      	ldr	r3, [r7, #8]
 801767a:	7858      	ldrb	r0, [r3, #1]
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017682:	2301      	movs	r3, #1
 8017684:	69ba      	ldr	r2, [r7, #24]
 8017686:	f7fd fa1d 	bl	8014ac4 <disk_read>
 801768a:	4603      	mov	r3, r0
 801768c:	2b00      	cmp	r3, #0
 801768e:	d004      	beq.n	801769a <f_lseek+0x1e0>
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	2201      	movs	r2, #1
 8017694:	755a      	strb	r2, [r3, #21]
 8017696:	2301      	movs	r3, #1
 8017698:	e114      	b.n	80178c4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	69ba      	ldr	r2, [r7, #24]
 801769e:	621a      	str	r2, [r3, #32]
 80176a0:	e10e      	b.n	80178c0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	68db      	ldr	r3, [r3, #12]
 80176a6:	683a      	ldr	r2, [r7, #0]
 80176a8:	429a      	cmp	r2, r3
 80176aa:	d908      	bls.n	80176be <f_lseek+0x204>
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	7d1b      	ldrb	r3, [r3, #20]
 80176b0:	f003 0302 	and.w	r3, r3, #2
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d102      	bne.n	80176be <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80176b8:	687b      	ldr	r3, [r7, #4]
 80176ba:	68db      	ldr	r3, [r3, #12]
 80176bc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	699b      	ldr	r3, [r3, #24]
 80176c2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80176c4:	2300      	movs	r3, #0
 80176c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176cc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80176ce:	683b      	ldr	r3, [r7, #0]
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	f000 80a7 	beq.w	8017824 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80176d6:	68bb      	ldr	r3, [r7, #8]
 80176d8:	895b      	ldrh	r3, [r3, #10]
 80176da:	025b      	lsls	r3, r3, #9
 80176dc:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80176de:	6a3b      	ldr	r3, [r7, #32]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d01b      	beq.n	801771c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80176e4:	683b      	ldr	r3, [r7, #0]
 80176e6:	1e5a      	subs	r2, r3, #1
 80176e8:	69fb      	ldr	r3, [r7, #28]
 80176ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80176ee:	6a3b      	ldr	r3, [r7, #32]
 80176f0:	1e59      	subs	r1, r3, #1
 80176f2:	69fb      	ldr	r3, [r7, #28]
 80176f4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80176f8:	429a      	cmp	r2, r3
 80176fa:	d30f      	bcc.n	801771c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80176fc:	6a3b      	ldr	r3, [r7, #32]
 80176fe:	1e5a      	subs	r2, r3, #1
 8017700:	69fb      	ldr	r3, [r7, #28]
 8017702:	425b      	negs	r3, r3
 8017704:	401a      	ands	r2, r3
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	699b      	ldr	r3, [r3, #24]
 801770e:	683a      	ldr	r2, [r7, #0]
 8017710:	1ad3      	subs	r3, r2, r3
 8017712:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	69db      	ldr	r3, [r3, #28]
 8017718:	63bb      	str	r3, [r7, #56]	@ 0x38
 801771a:	e022      	b.n	8017762 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	689b      	ldr	r3, [r3, #8]
 8017720:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8017722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017724:	2b00      	cmp	r3, #0
 8017726:	d119      	bne.n	801775c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	2100      	movs	r1, #0
 801772c:	4618      	mov	r0, r3
 801772e:	f7fd ff8a 	bl	8015646 <create_chain>
 8017732:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8017734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017736:	2b01      	cmp	r3, #1
 8017738:	d104      	bne.n	8017744 <f_lseek+0x28a>
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	2202      	movs	r2, #2
 801773e:	755a      	strb	r2, [r3, #21]
 8017740:	2302      	movs	r3, #2
 8017742:	e0bf      	b.n	80178c4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017746:	f1b3 3fff 	cmp.w	r3, #4294967295
 801774a:	d104      	bne.n	8017756 <f_lseek+0x29c>
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	2201      	movs	r2, #1
 8017750:	755a      	strb	r2, [r3, #21]
 8017752:	2301      	movs	r3, #1
 8017754:	e0b6      	b.n	80178c4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801775a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017760:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8017762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017764:	2b00      	cmp	r3, #0
 8017766:	d05d      	beq.n	8017824 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017768:	e03a      	b.n	80177e0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801776a:	683a      	ldr	r2, [r7, #0]
 801776c:	69fb      	ldr	r3, [r7, #28]
 801776e:	1ad3      	subs	r3, r2, r3
 8017770:	603b      	str	r3, [r7, #0]
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	699a      	ldr	r2, [r3, #24]
 8017776:	69fb      	ldr	r3, [r7, #28]
 8017778:	441a      	add	r2, r3
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801777e:	687b      	ldr	r3, [r7, #4]
 8017780:	7d1b      	ldrb	r3, [r3, #20]
 8017782:	f003 0302 	and.w	r3, r3, #2
 8017786:	2b00      	cmp	r3, #0
 8017788:	d00b      	beq.n	80177a2 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801778e:	4618      	mov	r0, r3
 8017790:	f7fd ff59 	bl	8015646 <create_chain>
 8017794:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8017796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017798:	2b00      	cmp	r3, #0
 801779a:	d108      	bne.n	80177ae <f_lseek+0x2f4>
							ofs = 0; break;
 801779c:	2300      	movs	r3, #0
 801779e:	603b      	str	r3, [r7, #0]
 80177a0:	e022      	b.n	80177e8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80177a6:	4618      	mov	r0, r3
 80177a8:	f7fd fd57 	bl	801525a <get_fat>
 80177ac:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80177ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177b4:	d104      	bne.n	80177c0 <f_lseek+0x306>
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	2201      	movs	r2, #1
 80177ba:	755a      	strb	r2, [r3, #21]
 80177bc:	2301      	movs	r3, #1
 80177be:	e081      	b.n	80178c4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80177c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177c2:	2b01      	cmp	r3, #1
 80177c4:	d904      	bls.n	80177d0 <f_lseek+0x316>
 80177c6:	68bb      	ldr	r3, [r7, #8]
 80177c8:	699b      	ldr	r3, [r3, #24]
 80177ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80177cc:	429a      	cmp	r2, r3
 80177ce:	d304      	bcc.n	80177da <f_lseek+0x320>
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	2202      	movs	r2, #2
 80177d4:	755a      	strb	r2, [r3, #21]
 80177d6:	2302      	movs	r3, #2
 80177d8:	e074      	b.n	80178c4 <f_lseek+0x40a>
					fp->clust = clst;
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80177de:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80177e0:	683a      	ldr	r2, [r7, #0]
 80177e2:	69fb      	ldr	r3, [r7, #28]
 80177e4:	429a      	cmp	r2, r3
 80177e6:	d8c0      	bhi.n	801776a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	699a      	ldr	r2, [r3, #24]
 80177ec:	683b      	ldr	r3, [r7, #0]
 80177ee:	441a      	add	r2, r3
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80177f4:	683b      	ldr	r3, [r7, #0]
 80177f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d012      	beq.n	8017824 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80177fe:	68bb      	ldr	r3, [r7, #8]
 8017800:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017802:	4618      	mov	r0, r3
 8017804:	f7fd fd0a 	bl	801521c <clust2sect>
 8017808:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801780a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801780c:	2b00      	cmp	r3, #0
 801780e:	d104      	bne.n	801781a <f_lseek+0x360>
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	2202      	movs	r2, #2
 8017814:	755a      	strb	r2, [r3, #21]
 8017816:	2302      	movs	r3, #2
 8017818:	e054      	b.n	80178c4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801781a:	683b      	ldr	r3, [r7, #0]
 801781c:	0a5b      	lsrs	r3, r3, #9
 801781e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017820:	4413      	add	r3, r2
 8017822:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	699a      	ldr	r2, [r3, #24]
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	68db      	ldr	r3, [r3, #12]
 801782c:	429a      	cmp	r2, r3
 801782e:	d90a      	bls.n	8017846 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	699a      	ldr	r2, [r3, #24]
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8017838:	687b      	ldr	r3, [r7, #4]
 801783a:	7d1b      	ldrb	r3, [r3, #20]
 801783c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017840:	b2da      	uxtb	r2, r3
 8017842:	687b      	ldr	r3, [r7, #4]
 8017844:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	699b      	ldr	r3, [r3, #24]
 801784a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801784e:	2b00      	cmp	r3, #0
 8017850:	d036      	beq.n	80178c0 <f_lseek+0x406>
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	6a1b      	ldr	r3, [r3, #32]
 8017856:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017858:	429a      	cmp	r2, r3
 801785a:	d031      	beq.n	80178c0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	7d1b      	ldrb	r3, [r3, #20]
 8017860:	b25b      	sxtb	r3, r3
 8017862:	2b00      	cmp	r3, #0
 8017864:	da18      	bge.n	8017898 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017866:	68bb      	ldr	r3, [r7, #8]
 8017868:	7858      	ldrb	r0, [r3, #1]
 801786a:	687b      	ldr	r3, [r7, #4]
 801786c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	6a1a      	ldr	r2, [r3, #32]
 8017874:	2301      	movs	r3, #1
 8017876:	f7fd f945 	bl	8014b04 <disk_write>
 801787a:	4603      	mov	r3, r0
 801787c:	2b00      	cmp	r3, #0
 801787e:	d004      	beq.n	801788a <f_lseek+0x3d0>
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	2201      	movs	r2, #1
 8017884:	755a      	strb	r2, [r3, #21]
 8017886:	2301      	movs	r3, #1
 8017888:	e01c      	b.n	80178c4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	7d1b      	ldrb	r3, [r3, #20]
 801788e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017892:	b2da      	uxtb	r2, r3
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017898:	68bb      	ldr	r3, [r7, #8]
 801789a:	7858      	ldrb	r0, [r3, #1]
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80178a2:	2301      	movs	r3, #1
 80178a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178a6:	f7fd f90d 	bl	8014ac4 <disk_read>
 80178aa:	4603      	mov	r3, r0
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d004      	beq.n	80178ba <f_lseek+0x400>
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	2201      	movs	r2, #1
 80178b4:	755a      	strb	r2, [r3, #21]
 80178b6:	2301      	movs	r3, #1
 80178b8:	e004      	b.n	80178c4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80178be:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80178c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80178c4:	4618      	mov	r0, r3
 80178c6:	3740      	adds	r7, #64	@ 0x40
 80178c8:	46bd      	mov	sp, r7
 80178ca:	bd80      	pop	{r7, pc}

080178cc <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80178cc:	b580      	push	{r7, lr}
 80178ce:	b092      	sub	sp, #72	@ 0x48
 80178d0:	af00      	add	r7, sp, #0
 80178d2:	60f8      	str	r0, [r7, #12]
 80178d4:	60b9      	str	r1, [r7, #8]
 80178d6:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80178d8:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80178dc:	f107 030c 	add.w	r3, r7, #12
 80178e0:	2200      	movs	r2, #0
 80178e2:	4618      	mov	r0, r3
 80178e4:	f7fe ff46 	bl	8016774 <find_volume>
 80178e8:	4603      	mov	r3, r0
 80178ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 80178ee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	f040 8099 	bne.w	8017a2a <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80178f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80178fa:	687b      	ldr	r3, [r7, #4]
 80178fc:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80178fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017900:	695a      	ldr	r2, [r3, #20]
 8017902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017904:	699b      	ldr	r3, [r3, #24]
 8017906:	3b02      	subs	r3, #2
 8017908:	429a      	cmp	r2, r3
 801790a:	d804      	bhi.n	8017916 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 801790c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801790e:	695a      	ldr	r2, [r3, #20]
 8017910:	68bb      	ldr	r3, [r7, #8]
 8017912:	601a      	str	r2, [r3, #0]
 8017914:	e089      	b.n	8017a2a <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8017916:	2300      	movs	r3, #0
 8017918:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801791c:	781b      	ldrb	r3, [r3, #0]
 801791e:	2b01      	cmp	r3, #1
 8017920:	d128      	bne.n	8017974 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8017922:	2302      	movs	r3, #2
 8017924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017928:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801792a:	f107 0314 	add.w	r3, r7, #20
 801792e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017930:	4618      	mov	r0, r3
 8017932:	f7fd fc92 	bl	801525a <get_fat>
 8017936:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8017938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801793a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801793e:	d103      	bne.n	8017948 <f_getfree+0x7c>
 8017940:	2301      	movs	r3, #1
 8017942:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8017946:	e063      	b.n	8017a10 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8017948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801794a:	2b01      	cmp	r3, #1
 801794c:	d103      	bne.n	8017956 <f_getfree+0x8a>
 801794e:	2302      	movs	r3, #2
 8017950:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8017954:	e05c      	b.n	8017a10 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8017956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017958:	2b00      	cmp	r3, #0
 801795a:	d102      	bne.n	8017962 <f_getfree+0x96>
 801795c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801795e:	3301      	adds	r3, #1
 8017960:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8017962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017964:	3301      	adds	r3, #1
 8017966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801796a:	699b      	ldr	r3, [r3, #24]
 801796c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801796e:	429a      	cmp	r2, r3
 8017970:	d3db      	bcc.n	801792a <f_getfree+0x5e>
 8017972:	e04d      	b.n	8017a10 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8017974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017976:	699b      	ldr	r3, [r3, #24]
 8017978:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801797a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801797c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801797e:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8017980:	2300      	movs	r3, #0
 8017982:	637b      	str	r3, [r7, #52]	@ 0x34
 8017984:	2300      	movs	r3, #0
 8017986:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8017988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801798a:	2b00      	cmp	r3, #0
 801798c:	d113      	bne.n	80179b6 <f_getfree+0xea>
							res = move_window(fs, sect++);
 801798e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017992:	1c5a      	adds	r2, r3, #1
 8017994:	63ba      	str	r2, [r7, #56]	@ 0x38
 8017996:	4619      	mov	r1, r3
 8017998:	f7fd fba4 	bl	80150e4 <move_window>
 801799c:	4603      	mov	r3, r0
 801799e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 80179a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d131      	bne.n	8017a0e <f_getfree+0x142>
							p = fs->win;
 80179aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179ac:	3334      	adds	r3, #52	@ 0x34
 80179ae:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 80179b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80179b4:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80179b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179b8:	781b      	ldrb	r3, [r3, #0]
 80179ba:	2b02      	cmp	r3, #2
 80179bc:	d10f      	bne.n	80179de <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80179be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80179c0:	f7fd f8de 	bl	8014b80 <ld_word>
 80179c4:	4603      	mov	r3, r0
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d102      	bne.n	80179d0 <f_getfree+0x104>
 80179ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80179cc:	3301      	adds	r3, #1
 80179ce:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 80179d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179d2:	3302      	adds	r3, #2
 80179d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80179d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179d8:	3b02      	subs	r3, #2
 80179da:	637b      	str	r3, [r7, #52]	@ 0x34
 80179dc:	e010      	b.n	8017a00 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80179de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80179e0:	f7fd f8e7 	bl	8014bb2 <ld_dword>
 80179e4:	4603      	mov	r3, r0
 80179e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80179ea:	2b00      	cmp	r3, #0
 80179ec:	d102      	bne.n	80179f4 <f_getfree+0x128>
 80179ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80179f0:	3301      	adds	r3, #1
 80179f2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 80179f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179f6:	3304      	adds	r3, #4
 80179f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80179fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179fc:	3b04      	subs	r3, #4
 80179fe:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8017a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a02:	3b01      	subs	r3, #1
 8017a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d1bd      	bne.n	8017988 <f_getfree+0xbc>
 8017a0c:	e000      	b.n	8017a10 <f_getfree+0x144>
							if (res != FR_OK) break;
 8017a0e:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8017a10:	68bb      	ldr	r3, [r7, #8]
 8017a12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017a14:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8017a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017a1a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8017a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a1e:	791a      	ldrb	r2, [r3, #4]
 8017a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a22:	f042 0201 	orr.w	r2, r2, #1
 8017a26:	b2d2      	uxtb	r2, r2
 8017a28:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8017a2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8017a2e:	4618      	mov	r0, r3
 8017a30:	3748      	adds	r7, #72	@ 0x48
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bd80      	pop	{r7, pc}
	...

08017a38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8017a38:	b480      	push	{r7}
 8017a3a:	b087      	sub	sp, #28
 8017a3c:	af00      	add	r7, sp, #0
 8017a3e:	60f8      	str	r0, [r7, #12]
 8017a40:	60b9      	str	r1, [r7, #8]
 8017a42:	4613      	mov	r3, r2
 8017a44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8017a46:	2301      	movs	r3, #1
 8017a48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8017a4a:	2300      	movs	r3, #0
 8017a4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8017a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a50:	7a5b      	ldrb	r3, [r3, #9]
 8017a52:	b2db      	uxtb	r3, r3
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d131      	bne.n	8017abc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8017a58:	4b1c      	ldr	r3, [pc, #112]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a5a:	7a5b      	ldrb	r3, [r3, #9]
 8017a5c:	b2db      	uxtb	r3, r3
 8017a5e:	461a      	mov	r2, r3
 8017a60:	4b1a      	ldr	r3, [pc, #104]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a62:	2100      	movs	r1, #0
 8017a64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8017a66:	4b19      	ldr	r3, [pc, #100]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a68:	7a5b      	ldrb	r3, [r3, #9]
 8017a6a:	b2db      	uxtb	r3, r3
 8017a6c:	4a17      	ldr	r2, [pc, #92]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a6e:	009b      	lsls	r3, r3, #2
 8017a70:	4413      	add	r3, r2
 8017a72:	68fa      	ldr	r2, [r7, #12]
 8017a74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8017a76:	4b15      	ldr	r3, [pc, #84]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a78:	7a5b      	ldrb	r3, [r3, #9]
 8017a7a:	b2db      	uxtb	r3, r3
 8017a7c:	461a      	mov	r2, r3
 8017a7e:	4b13      	ldr	r3, [pc, #76]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a80:	4413      	add	r3, r2
 8017a82:	79fa      	ldrb	r2, [r7, #7]
 8017a84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8017a86:	4b11      	ldr	r3, [pc, #68]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a88:	7a5b      	ldrb	r3, [r3, #9]
 8017a8a:	b2db      	uxtb	r3, r3
 8017a8c:	1c5a      	adds	r2, r3, #1
 8017a8e:	b2d1      	uxtb	r1, r2
 8017a90:	4a0e      	ldr	r2, [pc, #56]	@ (8017acc <FATFS_LinkDriverEx+0x94>)
 8017a92:	7251      	strb	r1, [r2, #9]
 8017a94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8017a96:	7dbb      	ldrb	r3, [r7, #22]
 8017a98:	3330      	adds	r3, #48	@ 0x30
 8017a9a:	b2da      	uxtb	r2, r3
 8017a9c:	68bb      	ldr	r3, [r7, #8]
 8017a9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017aa0:	68bb      	ldr	r3, [r7, #8]
 8017aa2:	3301      	adds	r3, #1
 8017aa4:	223a      	movs	r2, #58	@ 0x3a
 8017aa6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017aa8:	68bb      	ldr	r3, [r7, #8]
 8017aaa:	3302      	adds	r3, #2
 8017aac:	222f      	movs	r2, #47	@ 0x2f
 8017aae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017ab0:	68bb      	ldr	r3, [r7, #8]
 8017ab2:	3303      	adds	r3, #3
 8017ab4:	2200      	movs	r2, #0
 8017ab6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017ab8:	2300      	movs	r3, #0
 8017aba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017abc:	7dfb      	ldrb	r3, [r7, #23]
}
 8017abe:	4618      	mov	r0, r3
 8017ac0:	371c      	adds	r7, #28
 8017ac2:	46bd      	mov	sp, r7
 8017ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac8:	4770      	bx	lr
 8017aca:	bf00      	nop
 8017acc:	20002bbc 	.word	0x20002bbc

08017ad0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017ad0:	b580      	push	{r7, lr}
 8017ad2:	b082      	sub	sp, #8
 8017ad4:	af00      	add	r7, sp, #0
 8017ad6:	6078      	str	r0, [r7, #4]
 8017ad8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017ada:	2200      	movs	r2, #0
 8017adc:	6839      	ldr	r1, [r7, #0]
 8017ade:	6878      	ldr	r0, [r7, #4]
 8017ae0:	f7ff ffaa 	bl	8017a38 <FATFS_LinkDriverEx>
 8017ae4:	4603      	mov	r3, r0
}
 8017ae6:	4618      	mov	r0, r3
 8017ae8:	3708      	adds	r7, #8
 8017aea:	46bd      	mov	sp, r7
 8017aec:	bd80      	pop	{r7, pc}
	...

08017af0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8017af0:	b480      	push	{r7}
 8017af2:	b085      	sub	sp, #20
 8017af4:	af00      	add	r7, sp, #0
 8017af6:	4603      	mov	r3, r0
 8017af8:	6039      	str	r1, [r7, #0]
 8017afa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8017afc:	88fb      	ldrh	r3, [r7, #6]
 8017afe:	2b7f      	cmp	r3, #127	@ 0x7f
 8017b00:	d802      	bhi.n	8017b08 <ff_convert+0x18>
		c = chr;
 8017b02:	88fb      	ldrh	r3, [r7, #6]
 8017b04:	81fb      	strh	r3, [r7, #14]
 8017b06:	e025      	b.n	8017b54 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017b08:	683b      	ldr	r3, [r7, #0]
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d00b      	beq.n	8017b26 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8017b0e:	88fb      	ldrh	r3, [r7, #6]
 8017b10:	2bff      	cmp	r3, #255	@ 0xff
 8017b12:	d805      	bhi.n	8017b20 <ff_convert+0x30>
 8017b14:	88fb      	ldrh	r3, [r7, #6]
 8017b16:	3b80      	subs	r3, #128	@ 0x80
 8017b18:	4a12      	ldr	r2, [pc, #72]	@ (8017b64 <ff_convert+0x74>)
 8017b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b1e:	e000      	b.n	8017b22 <ff_convert+0x32>
 8017b20:	2300      	movs	r3, #0
 8017b22:	81fb      	strh	r3, [r7, #14]
 8017b24:	e016      	b.n	8017b54 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8017b26:	2300      	movs	r3, #0
 8017b28:	81fb      	strh	r3, [r7, #14]
 8017b2a:	e009      	b.n	8017b40 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8017b2c:	89fb      	ldrh	r3, [r7, #14]
 8017b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8017b64 <ff_convert+0x74>)
 8017b30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b34:	88fa      	ldrh	r2, [r7, #6]
 8017b36:	429a      	cmp	r2, r3
 8017b38:	d006      	beq.n	8017b48 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8017b3a:	89fb      	ldrh	r3, [r7, #14]
 8017b3c:	3301      	adds	r3, #1
 8017b3e:	81fb      	strh	r3, [r7, #14]
 8017b40:	89fb      	ldrh	r3, [r7, #14]
 8017b42:	2b7f      	cmp	r3, #127	@ 0x7f
 8017b44:	d9f2      	bls.n	8017b2c <ff_convert+0x3c>
 8017b46:	e000      	b.n	8017b4a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8017b48:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8017b4a:	89fb      	ldrh	r3, [r7, #14]
 8017b4c:	3380      	adds	r3, #128	@ 0x80
 8017b4e:	b29b      	uxth	r3, r3
 8017b50:	b2db      	uxtb	r3, r3
 8017b52:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8017b54:	89fb      	ldrh	r3, [r7, #14]
}
 8017b56:	4618      	mov	r0, r3
 8017b58:	3714      	adds	r7, #20
 8017b5a:	46bd      	mov	sp, r7
 8017b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b60:	4770      	bx	lr
 8017b62:	bf00      	nop
 8017b64:	0801d484 	.word	0x0801d484

08017b68 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8017b68:	b480      	push	{r7}
 8017b6a:	b087      	sub	sp, #28
 8017b6c:	af00      	add	r7, sp, #0
 8017b6e:	4603      	mov	r3, r0
 8017b70:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8017b72:	88fb      	ldrh	r3, [r7, #6]
 8017b74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017b78:	d201      	bcs.n	8017b7e <ff_wtoupper+0x16>
 8017b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8017c74 <ff_wtoupper+0x10c>)
 8017b7c:	e000      	b.n	8017b80 <ff_wtoupper+0x18>
 8017b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8017c78 <ff_wtoupper+0x110>)
 8017b80:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8017b82:	697b      	ldr	r3, [r7, #20]
 8017b84:	1c9a      	adds	r2, r3, #2
 8017b86:	617a      	str	r2, [r7, #20]
 8017b88:	881b      	ldrh	r3, [r3, #0]
 8017b8a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017b8c:	8a7b      	ldrh	r3, [r7, #18]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d068      	beq.n	8017c64 <ff_wtoupper+0xfc>
 8017b92:	88fa      	ldrh	r2, [r7, #6]
 8017b94:	8a7b      	ldrh	r3, [r7, #18]
 8017b96:	429a      	cmp	r2, r3
 8017b98:	d364      	bcc.n	8017c64 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017b9a:	697b      	ldr	r3, [r7, #20]
 8017b9c:	1c9a      	adds	r2, r3, #2
 8017b9e:	617a      	str	r2, [r7, #20]
 8017ba0:	881b      	ldrh	r3, [r3, #0]
 8017ba2:	823b      	strh	r3, [r7, #16]
 8017ba4:	8a3b      	ldrh	r3, [r7, #16]
 8017ba6:	0a1b      	lsrs	r3, r3, #8
 8017ba8:	81fb      	strh	r3, [r7, #14]
 8017baa:	8a3b      	ldrh	r3, [r7, #16]
 8017bac:	b2db      	uxtb	r3, r3
 8017bae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8017bb0:	88fa      	ldrh	r2, [r7, #6]
 8017bb2:	8a79      	ldrh	r1, [r7, #18]
 8017bb4:	8a3b      	ldrh	r3, [r7, #16]
 8017bb6:	440b      	add	r3, r1
 8017bb8:	429a      	cmp	r2, r3
 8017bba:	da49      	bge.n	8017c50 <ff_wtoupper+0xe8>
			switch (cmd) {
 8017bbc:	89fb      	ldrh	r3, [r7, #14]
 8017bbe:	2b08      	cmp	r3, #8
 8017bc0:	d84f      	bhi.n	8017c62 <ff_wtoupper+0xfa>
 8017bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8017bc8 <ff_wtoupper+0x60>)
 8017bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017bc8:	08017bed 	.word	0x08017bed
 8017bcc:	08017bff 	.word	0x08017bff
 8017bd0:	08017c15 	.word	0x08017c15
 8017bd4:	08017c1d 	.word	0x08017c1d
 8017bd8:	08017c25 	.word	0x08017c25
 8017bdc:	08017c2d 	.word	0x08017c2d
 8017be0:	08017c35 	.word	0x08017c35
 8017be4:	08017c3d 	.word	0x08017c3d
 8017be8:	08017c45 	.word	0x08017c45
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017bec:	88fa      	ldrh	r2, [r7, #6]
 8017bee:	8a7b      	ldrh	r3, [r7, #18]
 8017bf0:	1ad3      	subs	r3, r2, r3
 8017bf2:	005b      	lsls	r3, r3, #1
 8017bf4:	697a      	ldr	r2, [r7, #20]
 8017bf6:	4413      	add	r3, r2
 8017bf8:	881b      	ldrh	r3, [r3, #0]
 8017bfa:	80fb      	strh	r3, [r7, #6]
 8017bfc:	e027      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8017bfe:	88fa      	ldrh	r2, [r7, #6]
 8017c00:	8a7b      	ldrh	r3, [r7, #18]
 8017c02:	1ad3      	subs	r3, r2, r3
 8017c04:	b29b      	uxth	r3, r3
 8017c06:	f003 0301 	and.w	r3, r3, #1
 8017c0a:	b29b      	uxth	r3, r3
 8017c0c:	88fa      	ldrh	r2, [r7, #6]
 8017c0e:	1ad3      	subs	r3, r2, r3
 8017c10:	80fb      	strh	r3, [r7, #6]
 8017c12:	e01c      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017c14:	88fb      	ldrh	r3, [r7, #6]
 8017c16:	3b10      	subs	r3, #16
 8017c18:	80fb      	strh	r3, [r7, #6]
 8017c1a:	e018      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017c1c:	88fb      	ldrh	r3, [r7, #6]
 8017c1e:	3b20      	subs	r3, #32
 8017c20:	80fb      	strh	r3, [r7, #6]
 8017c22:	e014      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017c24:	88fb      	ldrh	r3, [r7, #6]
 8017c26:	3b30      	subs	r3, #48	@ 0x30
 8017c28:	80fb      	strh	r3, [r7, #6]
 8017c2a:	e010      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017c2c:	88fb      	ldrh	r3, [r7, #6]
 8017c2e:	3b1a      	subs	r3, #26
 8017c30:	80fb      	strh	r3, [r7, #6]
 8017c32:	e00c      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017c34:	88fb      	ldrh	r3, [r7, #6]
 8017c36:	3308      	adds	r3, #8
 8017c38:	80fb      	strh	r3, [r7, #6]
 8017c3a:	e008      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8017c3c:	88fb      	ldrh	r3, [r7, #6]
 8017c3e:	3b50      	subs	r3, #80	@ 0x50
 8017c40:	80fb      	strh	r3, [r7, #6]
 8017c42:	e004      	b.n	8017c4e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017c44:	88fb      	ldrh	r3, [r7, #6]
 8017c46:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8017c4a:	80fb      	strh	r3, [r7, #6]
 8017c4c:	bf00      	nop
			}
			break;
 8017c4e:	e008      	b.n	8017c62 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017c50:	89fb      	ldrh	r3, [r7, #14]
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d195      	bne.n	8017b82 <ff_wtoupper+0x1a>
 8017c56:	8a3b      	ldrh	r3, [r7, #16]
 8017c58:	005b      	lsls	r3, r3, #1
 8017c5a:	697a      	ldr	r2, [r7, #20]
 8017c5c:	4413      	add	r3, r2
 8017c5e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017c60:	e78f      	b.n	8017b82 <ff_wtoupper+0x1a>
			break;
 8017c62:	bf00      	nop
	}

	return chr;
 8017c64:	88fb      	ldrh	r3, [r7, #6]
}
 8017c66:	4618      	mov	r0, r3
 8017c68:	371c      	adds	r7, #28
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c70:	4770      	bx	lr
 8017c72:	bf00      	nop
 8017c74:	0801d584 	.word	0x0801d584
 8017c78:	0801d778 	.word	0x0801d778

08017c7c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017c7c:	b580      	push	{r7, lr}
 8017c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017c80:	2200      	movs	r2, #0
 8017c82:	4912      	ldr	r1, [pc, #72]	@ (8017ccc <MX_USB_Device_Init+0x50>)
 8017c84:	4812      	ldr	r0, [pc, #72]	@ (8017cd0 <MX_USB_Device_Init+0x54>)
 8017c86:	f7fb fdbb 	bl	8013800 <USBD_Init>
 8017c8a:	4603      	mov	r3, r0
 8017c8c:	2b00      	cmp	r3, #0
 8017c8e:	d001      	beq.n	8017c94 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017c90:	f7ed f94e 	bl	8004f30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017c94:	490f      	ldr	r1, [pc, #60]	@ (8017cd4 <MX_USB_Device_Init+0x58>)
 8017c96:	480e      	ldr	r0, [pc, #56]	@ (8017cd0 <MX_USB_Device_Init+0x54>)
 8017c98:	f7fb fde2 	bl	8013860 <USBD_RegisterClass>
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d001      	beq.n	8017ca6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017ca2:	f7ed f945 	bl	8004f30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017ca6:	490c      	ldr	r1, [pc, #48]	@ (8017cd8 <MX_USB_Device_Init+0x5c>)
 8017ca8:	4809      	ldr	r0, [pc, #36]	@ (8017cd0 <MX_USB_Device_Init+0x54>)
 8017caa:	f7fb fd03 	bl	80136b4 <USBD_CDC_RegisterInterface>
 8017cae:	4603      	mov	r3, r0
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d001      	beq.n	8017cb8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017cb4:	f7ed f93c 	bl	8004f30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017cb8:	4805      	ldr	r0, [pc, #20]	@ (8017cd0 <MX_USB_Device_Init+0x54>)
 8017cba:	f7fb fdf8 	bl	80138ae <USBD_Start>
 8017cbe:	4603      	mov	r3, r0
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	d001      	beq.n	8017cc8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017cc4:	f7ed f934 	bl	8004f30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017cc8:	bf00      	nop
 8017cca:	bd80      	pop	{r7, pc}
 8017ccc:	2000014c 	.word	0x2000014c
 8017cd0:	20002bc8 	.word	0x20002bc8
 8017cd4:	20000034 	.word	0x20000034
 8017cd8:	20000138 	.word	0x20000138

08017cdc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017ce0:	2200      	movs	r2, #0
 8017ce2:	4905      	ldr	r1, [pc, #20]	@ (8017cf8 <CDC_Init_FS+0x1c>)
 8017ce4:	4805      	ldr	r0, [pc, #20]	@ (8017cfc <CDC_Init_FS+0x20>)
 8017ce6:	f7fb fcfa 	bl	80136de <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017cea:	4905      	ldr	r1, [pc, #20]	@ (8017d00 <CDC_Init_FS+0x24>)
 8017cec:	4803      	ldr	r0, [pc, #12]	@ (8017cfc <CDC_Init_FS+0x20>)
 8017cee:	f7fb fd14 	bl	801371a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017cf2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017cf4:	4618      	mov	r0, r3
 8017cf6:	bd80      	pop	{r7, pc}
 8017cf8:	20003298 	.word	0x20003298
 8017cfc:	20002bc8 	.word	0x20002bc8
 8017d00:	20002e98 	.word	0x20002e98

08017d04 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017d04:	b480      	push	{r7}
 8017d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017d08:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017d0a:	4618      	mov	r0, r3
 8017d0c:	46bd      	mov	sp, r7
 8017d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d12:	4770      	bx	lr

08017d14 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017d14:	b480      	push	{r7}
 8017d16:	b083      	sub	sp, #12
 8017d18:	af00      	add	r7, sp, #0
 8017d1a:	4603      	mov	r3, r0
 8017d1c:	6039      	str	r1, [r7, #0]
 8017d1e:	71fb      	strb	r3, [r7, #7]
 8017d20:	4613      	mov	r3, r2
 8017d22:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017d24:	79fb      	ldrb	r3, [r7, #7]
 8017d26:	2b23      	cmp	r3, #35	@ 0x23
 8017d28:	d84a      	bhi.n	8017dc0 <CDC_Control_FS+0xac>
 8017d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8017d30 <CDC_Control_FS+0x1c>)
 8017d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d30:	08017dc1 	.word	0x08017dc1
 8017d34:	08017dc1 	.word	0x08017dc1
 8017d38:	08017dc1 	.word	0x08017dc1
 8017d3c:	08017dc1 	.word	0x08017dc1
 8017d40:	08017dc1 	.word	0x08017dc1
 8017d44:	08017dc1 	.word	0x08017dc1
 8017d48:	08017dc1 	.word	0x08017dc1
 8017d4c:	08017dc1 	.word	0x08017dc1
 8017d50:	08017dc1 	.word	0x08017dc1
 8017d54:	08017dc1 	.word	0x08017dc1
 8017d58:	08017dc1 	.word	0x08017dc1
 8017d5c:	08017dc1 	.word	0x08017dc1
 8017d60:	08017dc1 	.word	0x08017dc1
 8017d64:	08017dc1 	.word	0x08017dc1
 8017d68:	08017dc1 	.word	0x08017dc1
 8017d6c:	08017dc1 	.word	0x08017dc1
 8017d70:	08017dc1 	.word	0x08017dc1
 8017d74:	08017dc1 	.word	0x08017dc1
 8017d78:	08017dc1 	.word	0x08017dc1
 8017d7c:	08017dc1 	.word	0x08017dc1
 8017d80:	08017dc1 	.word	0x08017dc1
 8017d84:	08017dc1 	.word	0x08017dc1
 8017d88:	08017dc1 	.word	0x08017dc1
 8017d8c:	08017dc1 	.word	0x08017dc1
 8017d90:	08017dc1 	.word	0x08017dc1
 8017d94:	08017dc1 	.word	0x08017dc1
 8017d98:	08017dc1 	.word	0x08017dc1
 8017d9c:	08017dc1 	.word	0x08017dc1
 8017da0:	08017dc1 	.word	0x08017dc1
 8017da4:	08017dc1 	.word	0x08017dc1
 8017da8:	08017dc1 	.word	0x08017dc1
 8017dac:	08017dc1 	.word	0x08017dc1
 8017db0:	08017dc1 	.word	0x08017dc1
 8017db4:	08017dc1 	.word	0x08017dc1
 8017db8:	08017dc1 	.word	0x08017dc1
 8017dbc:	08017dc1 	.word	0x08017dc1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017dc0:	bf00      	nop
  }

  return (USBD_OK);
 8017dc2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017dc4:	4618      	mov	r0, r3
 8017dc6:	370c      	adds	r7, #12
 8017dc8:	46bd      	mov	sp, r7
 8017dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dce:	4770      	bx	lr

08017dd0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b082      	sub	sp, #8
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
 8017dd8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017dda:	6879      	ldr	r1, [r7, #4]
 8017ddc:	4805      	ldr	r0, [pc, #20]	@ (8017df4 <CDC_Receive_FS+0x24>)
 8017dde:	f7fb fc9c 	bl	801371a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017de2:	4804      	ldr	r0, [pc, #16]	@ (8017df4 <CDC_Receive_FS+0x24>)
 8017de4:	f7fb fce2 	bl	80137ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017de8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017dea:	4618      	mov	r0, r3
 8017dec:	3708      	adds	r7, #8
 8017dee:	46bd      	mov	sp, r7
 8017df0:	bd80      	pop	{r7, pc}
 8017df2:	bf00      	nop
 8017df4:	20002bc8 	.word	0x20002bc8

08017df8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b084      	sub	sp, #16
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	6078      	str	r0, [r7, #4]
 8017e00:	460b      	mov	r3, r1
 8017e02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017e04:	2300      	movs	r3, #0
 8017e06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017e08:	4b0d      	ldr	r3, [pc, #52]	@ (8017e40 <CDC_Transmit_FS+0x48>)
 8017e0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017e0e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017e10:	68bb      	ldr	r3, [r7, #8]
 8017e12:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d001      	beq.n	8017e1e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	e00b      	b.n	8017e36 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017e1e:	887b      	ldrh	r3, [r7, #2]
 8017e20:	461a      	mov	r2, r3
 8017e22:	6879      	ldr	r1, [r7, #4]
 8017e24:	4806      	ldr	r0, [pc, #24]	@ (8017e40 <CDC_Transmit_FS+0x48>)
 8017e26:	f7fb fc5a 	bl	80136de <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017e2a:	4805      	ldr	r0, [pc, #20]	@ (8017e40 <CDC_Transmit_FS+0x48>)
 8017e2c:	f7fb fc8e 	bl	801374c <USBD_CDC_TransmitPacket>
 8017e30:	4603      	mov	r3, r0
 8017e32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e36:	4618      	mov	r0, r3
 8017e38:	3710      	adds	r7, #16
 8017e3a:	46bd      	mov	sp, r7
 8017e3c:	bd80      	pop	{r7, pc}
 8017e3e:	bf00      	nop
 8017e40:	20002bc8 	.word	0x20002bc8

08017e44 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017e44:	b480      	push	{r7}
 8017e46:	b087      	sub	sp, #28
 8017e48:	af00      	add	r7, sp, #0
 8017e4a:	60f8      	str	r0, [r7, #12]
 8017e4c:	60b9      	str	r1, [r7, #8]
 8017e4e:	4613      	mov	r3, r2
 8017e50:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017e52:	2300      	movs	r3, #0
 8017e54:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017e56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017e5a:	4618      	mov	r0, r3
 8017e5c:	371c      	adds	r7, #28
 8017e5e:	46bd      	mov	sp, r7
 8017e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e64:	4770      	bx	lr
	...

08017e68 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017e68:	b480      	push	{r7}
 8017e6a:	b083      	sub	sp, #12
 8017e6c:	af00      	add	r7, sp, #0
 8017e6e:	4603      	mov	r3, r0
 8017e70:	6039      	str	r1, [r7, #0]
 8017e72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017e74:	683b      	ldr	r3, [r7, #0]
 8017e76:	2212      	movs	r2, #18
 8017e78:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017e7a:	4b03      	ldr	r3, [pc, #12]	@ (8017e88 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017e7c:	4618      	mov	r0, r3
 8017e7e:	370c      	adds	r7, #12
 8017e80:	46bd      	mov	sp, r7
 8017e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e86:	4770      	bx	lr
 8017e88:	2000016c 	.word	0x2000016c

08017e8c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017e8c:	b480      	push	{r7}
 8017e8e:	b083      	sub	sp, #12
 8017e90:	af00      	add	r7, sp, #0
 8017e92:	4603      	mov	r3, r0
 8017e94:	6039      	str	r1, [r7, #0]
 8017e96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017e98:	683b      	ldr	r3, [r7, #0]
 8017e9a:	2204      	movs	r2, #4
 8017e9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017e9e:	4b03      	ldr	r3, [pc, #12]	@ (8017eac <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	370c      	adds	r7, #12
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eaa:	4770      	bx	lr
 8017eac:	20000180 	.word	0x20000180

08017eb0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017eb0:	b580      	push	{r7, lr}
 8017eb2:	b082      	sub	sp, #8
 8017eb4:	af00      	add	r7, sp, #0
 8017eb6:	4603      	mov	r3, r0
 8017eb8:	6039      	str	r1, [r7, #0]
 8017eba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017ebc:	79fb      	ldrb	r3, [r7, #7]
 8017ebe:	2b00      	cmp	r3, #0
 8017ec0:	d105      	bne.n	8017ece <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017ec2:	683a      	ldr	r2, [r7, #0]
 8017ec4:	4907      	ldr	r1, [pc, #28]	@ (8017ee4 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017ec6:	4808      	ldr	r0, [pc, #32]	@ (8017ee8 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017ec8:	f7fc fcdb 	bl	8014882 <USBD_GetString>
 8017ecc:	e004      	b.n	8017ed8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017ece:	683a      	ldr	r2, [r7, #0]
 8017ed0:	4904      	ldr	r1, [pc, #16]	@ (8017ee4 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017ed2:	4805      	ldr	r0, [pc, #20]	@ (8017ee8 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017ed4:	f7fc fcd5 	bl	8014882 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017ed8:	4b02      	ldr	r3, [pc, #8]	@ (8017ee4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017eda:	4618      	mov	r0, r3
 8017edc:	3708      	adds	r7, #8
 8017ede:	46bd      	mov	sp, r7
 8017ee0:	bd80      	pop	{r7, pc}
 8017ee2:	bf00      	nop
 8017ee4:	20003698 	.word	0x20003698
 8017ee8:	0801b890 	.word	0x0801b890

08017eec <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b082      	sub	sp, #8
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	4603      	mov	r3, r0
 8017ef4:	6039      	str	r1, [r7, #0]
 8017ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017ef8:	683a      	ldr	r2, [r7, #0]
 8017efa:	4904      	ldr	r1, [pc, #16]	@ (8017f0c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017efc:	4804      	ldr	r0, [pc, #16]	@ (8017f10 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017efe:	f7fc fcc0 	bl	8014882 <USBD_GetString>
  return USBD_StrDesc;
 8017f02:	4b02      	ldr	r3, [pc, #8]	@ (8017f0c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017f04:	4618      	mov	r0, r3
 8017f06:	3708      	adds	r7, #8
 8017f08:	46bd      	mov	sp, r7
 8017f0a:	bd80      	pop	{r7, pc}
 8017f0c:	20003698 	.word	0x20003698
 8017f10:	0801b8a8 	.word	0x0801b8a8

08017f14 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f14:	b580      	push	{r7, lr}
 8017f16:	b082      	sub	sp, #8
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	4603      	mov	r3, r0
 8017f1c:	6039      	str	r1, [r7, #0]
 8017f1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017f20:	683b      	ldr	r3, [r7, #0]
 8017f22:	221a      	movs	r2, #26
 8017f24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017f26:	f000 f843 	bl	8017fb0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017f2a:	4b02      	ldr	r3, [pc, #8]	@ (8017f34 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017f2c:	4618      	mov	r0, r3
 8017f2e:	3708      	adds	r7, #8
 8017f30:	46bd      	mov	sp, r7
 8017f32:	bd80      	pop	{r7, pc}
 8017f34:	20000184 	.word	0x20000184

08017f38 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f38:	b580      	push	{r7, lr}
 8017f3a:	b082      	sub	sp, #8
 8017f3c:	af00      	add	r7, sp, #0
 8017f3e:	4603      	mov	r3, r0
 8017f40:	6039      	str	r1, [r7, #0]
 8017f42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017f44:	79fb      	ldrb	r3, [r7, #7]
 8017f46:	2b00      	cmp	r3, #0
 8017f48:	d105      	bne.n	8017f56 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f4a:	683a      	ldr	r2, [r7, #0]
 8017f4c:	4907      	ldr	r1, [pc, #28]	@ (8017f6c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017f4e:	4808      	ldr	r0, [pc, #32]	@ (8017f70 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017f50:	f7fc fc97 	bl	8014882 <USBD_GetString>
 8017f54:	e004      	b.n	8017f60 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017f56:	683a      	ldr	r2, [r7, #0]
 8017f58:	4904      	ldr	r1, [pc, #16]	@ (8017f6c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017f5a:	4805      	ldr	r0, [pc, #20]	@ (8017f70 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017f5c:	f7fc fc91 	bl	8014882 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f60:	4b02      	ldr	r3, [pc, #8]	@ (8017f6c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017f62:	4618      	mov	r0, r3
 8017f64:	3708      	adds	r7, #8
 8017f66:	46bd      	mov	sp, r7
 8017f68:	bd80      	pop	{r7, pc}
 8017f6a:	bf00      	nop
 8017f6c:	20003698 	.word	0x20003698
 8017f70:	0801b8bc 	.word	0x0801b8bc

08017f74 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017f74:	b580      	push	{r7, lr}
 8017f76:	b082      	sub	sp, #8
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	6039      	str	r1, [r7, #0]
 8017f7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017f80:	79fb      	ldrb	r3, [r7, #7]
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d105      	bne.n	8017f92 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017f86:	683a      	ldr	r2, [r7, #0]
 8017f88:	4907      	ldr	r1, [pc, #28]	@ (8017fa8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017f8a:	4808      	ldr	r0, [pc, #32]	@ (8017fac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017f8c:	f7fc fc79 	bl	8014882 <USBD_GetString>
 8017f90:	e004      	b.n	8017f9c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017f92:	683a      	ldr	r2, [r7, #0]
 8017f94:	4904      	ldr	r1, [pc, #16]	@ (8017fa8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017f96:	4805      	ldr	r0, [pc, #20]	@ (8017fac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017f98:	f7fc fc73 	bl	8014882 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017f9c:	4b02      	ldr	r3, [pc, #8]	@ (8017fa8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017f9e:	4618      	mov	r0, r3
 8017fa0:	3708      	adds	r7, #8
 8017fa2:	46bd      	mov	sp, r7
 8017fa4:	bd80      	pop	{r7, pc}
 8017fa6:	bf00      	nop
 8017fa8:	20003698 	.word	0x20003698
 8017fac:	0801b8c8 	.word	0x0801b8c8

08017fb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017fb0:	b580      	push	{r7, lr}
 8017fb2:	b084      	sub	sp, #16
 8017fb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8017ff4 <Get_SerialNum+0x44>)
 8017fb8:	681b      	ldr	r3, [r3, #0]
 8017fba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8017ff8 <Get_SerialNum+0x48>)
 8017fbe:	681b      	ldr	r3, [r3, #0]
 8017fc0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8017ffc <Get_SerialNum+0x4c>)
 8017fc4:	681b      	ldr	r3, [r3, #0]
 8017fc6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017fc8:	68fa      	ldr	r2, [r7, #12]
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	4413      	add	r3, r2
 8017fce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	d009      	beq.n	8017fea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017fd6:	2208      	movs	r2, #8
 8017fd8:	4909      	ldr	r1, [pc, #36]	@ (8018000 <Get_SerialNum+0x50>)
 8017fda:	68f8      	ldr	r0, [r7, #12]
 8017fdc:	f000 f814 	bl	8018008 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017fe0:	2204      	movs	r2, #4
 8017fe2:	4908      	ldr	r1, [pc, #32]	@ (8018004 <Get_SerialNum+0x54>)
 8017fe4:	68b8      	ldr	r0, [r7, #8]
 8017fe6:	f000 f80f 	bl	8018008 <IntToUnicode>
  }
}
 8017fea:	bf00      	nop
 8017fec:	3710      	adds	r7, #16
 8017fee:	46bd      	mov	sp, r7
 8017ff0:	bd80      	pop	{r7, pc}
 8017ff2:	bf00      	nop
 8017ff4:	1fff7590 	.word	0x1fff7590
 8017ff8:	1fff7594 	.word	0x1fff7594
 8017ffc:	1fff7598 	.word	0x1fff7598
 8018000:	20000186 	.word	0x20000186
 8018004:	20000196 	.word	0x20000196

08018008 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018008:	b480      	push	{r7}
 801800a:	b087      	sub	sp, #28
 801800c:	af00      	add	r7, sp, #0
 801800e:	60f8      	str	r0, [r7, #12]
 8018010:	60b9      	str	r1, [r7, #8]
 8018012:	4613      	mov	r3, r2
 8018014:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018016:	2300      	movs	r3, #0
 8018018:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801801a:	2300      	movs	r3, #0
 801801c:	75fb      	strb	r3, [r7, #23]
 801801e:	e027      	b.n	8018070 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018020:	68fb      	ldr	r3, [r7, #12]
 8018022:	0f1b      	lsrs	r3, r3, #28
 8018024:	2b09      	cmp	r3, #9
 8018026:	d80b      	bhi.n	8018040 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018028:	68fb      	ldr	r3, [r7, #12]
 801802a:	0f1b      	lsrs	r3, r3, #28
 801802c:	b2da      	uxtb	r2, r3
 801802e:	7dfb      	ldrb	r3, [r7, #23]
 8018030:	005b      	lsls	r3, r3, #1
 8018032:	4619      	mov	r1, r3
 8018034:	68bb      	ldr	r3, [r7, #8]
 8018036:	440b      	add	r3, r1
 8018038:	3230      	adds	r2, #48	@ 0x30
 801803a:	b2d2      	uxtb	r2, r2
 801803c:	701a      	strb	r2, [r3, #0]
 801803e:	e00a      	b.n	8018056 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018040:	68fb      	ldr	r3, [r7, #12]
 8018042:	0f1b      	lsrs	r3, r3, #28
 8018044:	b2da      	uxtb	r2, r3
 8018046:	7dfb      	ldrb	r3, [r7, #23]
 8018048:	005b      	lsls	r3, r3, #1
 801804a:	4619      	mov	r1, r3
 801804c:	68bb      	ldr	r3, [r7, #8]
 801804e:	440b      	add	r3, r1
 8018050:	3237      	adds	r2, #55	@ 0x37
 8018052:	b2d2      	uxtb	r2, r2
 8018054:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	011b      	lsls	r3, r3, #4
 801805a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801805c:	7dfb      	ldrb	r3, [r7, #23]
 801805e:	005b      	lsls	r3, r3, #1
 8018060:	3301      	adds	r3, #1
 8018062:	68ba      	ldr	r2, [r7, #8]
 8018064:	4413      	add	r3, r2
 8018066:	2200      	movs	r2, #0
 8018068:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801806a:	7dfb      	ldrb	r3, [r7, #23]
 801806c:	3301      	adds	r3, #1
 801806e:	75fb      	strb	r3, [r7, #23]
 8018070:	7dfa      	ldrb	r2, [r7, #23]
 8018072:	79fb      	ldrb	r3, [r7, #7]
 8018074:	429a      	cmp	r2, r3
 8018076:	d3d3      	bcc.n	8018020 <IntToUnicode+0x18>
  }
}
 8018078:	bf00      	nop
 801807a:	bf00      	nop
 801807c:	371c      	adds	r7, #28
 801807e:	46bd      	mov	sp, r7
 8018080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018084:	4770      	bx	lr
	...

08018088 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018088:	b580      	push	{r7, lr}
 801808a:	b094      	sub	sp, #80	@ 0x50
 801808c:	af00      	add	r7, sp, #0
 801808e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8018090:	f107 030c 	add.w	r3, r7, #12
 8018094:	2244      	movs	r2, #68	@ 0x44
 8018096:	2100      	movs	r1, #0
 8018098:	4618      	mov	r0, r3
 801809a:	f001 f8c6 	bl	801922a <memset>
  if(pcdHandle->Instance==USB)
 801809e:	687b      	ldr	r3, [r7, #4]
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	4a15      	ldr	r2, [pc, #84]	@ (80180f8 <HAL_PCD_MspInit+0x70>)
 80180a4:	4293      	cmp	r3, r2
 80180a6:	d123      	bne.n	80180f0 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80180a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80180ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80180ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80180b2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80180b4:	f107 030c 	add.w	r3, r7, #12
 80180b8:	4618      	mov	r0, r3
 80180ba:	f7f6 fccd 	bl	800ea58 <HAL_RCCEx_PeriphCLKConfig>
 80180be:	4603      	mov	r3, r0
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d001      	beq.n	80180c8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80180c4:	f7ec ff34 	bl	8004f30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80180c8:	4b0c      	ldr	r3, [pc, #48]	@ (80180fc <HAL_PCD_MspInit+0x74>)
 80180ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80180cc:	4a0b      	ldr	r2, [pc, #44]	@ (80180fc <HAL_PCD_MspInit+0x74>)
 80180ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80180d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80180d4:	4b09      	ldr	r3, [pc, #36]	@ (80180fc <HAL_PCD_MspInit+0x74>)
 80180d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80180d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80180dc:	60bb      	str	r3, [r7, #8]
 80180de:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80180e0:	2200      	movs	r2, #0
 80180e2:	2100      	movs	r1, #0
 80180e4:	2014      	movs	r0, #20
 80180e6:	f7f2 faf6 	bl	800a6d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80180ea:	2014      	movs	r0, #20
 80180ec:	f7f2 fb0d 	bl	800a70a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80180f0:	bf00      	nop
 80180f2:	3750      	adds	r7, #80	@ 0x50
 80180f4:	46bd      	mov	sp, r7
 80180f6:	bd80      	pop	{r7, pc}
 80180f8:	40005c00 	.word	0x40005c00
 80180fc:	40021000 	.word	0x40021000

08018100 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018100:	b580      	push	{r7, lr}
 8018102:	b082      	sub	sp, #8
 8018104:	af00      	add	r7, sp, #0
 8018106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018108:	687b      	ldr	r3, [r7, #4]
 801810a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801810e:	687b      	ldr	r3, [r7, #4]
 8018110:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8018114:	4619      	mov	r1, r3
 8018116:	4610      	mov	r0, r2
 8018118:	f7fb fc14 	bl	8013944 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 801811c:	bf00      	nop
 801811e:	3708      	adds	r7, #8
 8018120:	46bd      	mov	sp, r7
 8018122:	bd80      	pop	{r7, pc}

08018124 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b082      	sub	sp, #8
 8018128:	af00      	add	r7, sp, #0
 801812a:	6078      	str	r0, [r7, #4]
 801812c:	460b      	mov	r3, r1
 801812e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018130:	687b      	ldr	r3, [r7, #4]
 8018132:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8018136:	78fa      	ldrb	r2, [r7, #3]
 8018138:	6879      	ldr	r1, [r7, #4]
 801813a:	4613      	mov	r3, r2
 801813c:	009b      	lsls	r3, r3, #2
 801813e:	4413      	add	r3, r2
 8018140:	00db      	lsls	r3, r3, #3
 8018142:	440b      	add	r3, r1
 8018144:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8018148:	681a      	ldr	r2, [r3, #0]
 801814a:	78fb      	ldrb	r3, [r7, #3]
 801814c:	4619      	mov	r1, r3
 801814e:	f7fb fc4e 	bl	80139ee <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8018152:	bf00      	nop
 8018154:	3708      	adds	r7, #8
 8018156:	46bd      	mov	sp, r7
 8018158:	bd80      	pop	{r7, pc}

0801815a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801815a:	b580      	push	{r7, lr}
 801815c:	b082      	sub	sp, #8
 801815e:	af00      	add	r7, sp, #0
 8018160:	6078      	str	r0, [r7, #4]
 8018162:	460b      	mov	r3, r1
 8018164:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801816c:	78fa      	ldrb	r2, [r7, #3]
 801816e:	6879      	ldr	r1, [r7, #4]
 8018170:	4613      	mov	r3, r2
 8018172:	009b      	lsls	r3, r3, #2
 8018174:	4413      	add	r3, r2
 8018176:	00db      	lsls	r3, r3, #3
 8018178:	440b      	add	r3, r1
 801817a:	3324      	adds	r3, #36	@ 0x24
 801817c:	681a      	ldr	r2, [r3, #0]
 801817e:	78fb      	ldrb	r3, [r7, #3]
 8018180:	4619      	mov	r1, r3
 8018182:	f7fb fc97 	bl	8013ab4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8018186:	bf00      	nop
 8018188:	3708      	adds	r7, #8
 801818a:	46bd      	mov	sp, r7
 801818c:	bd80      	pop	{r7, pc}

0801818e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801818e:	b580      	push	{r7, lr}
 8018190:	b082      	sub	sp, #8
 8018192:	af00      	add	r7, sp, #0
 8018194:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801819c:	4618      	mov	r0, r3
 801819e:	f7fb fdab 	bl	8013cf8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80181a2:	bf00      	nop
 80181a4:	3708      	adds	r7, #8
 80181a6:	46bd      	mov	sp, r7
 80181a8:	bd80      	pop	{r7, pc}

080181aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181aa:	b580      	push	{r7, lr}
 80181ac:	b084      	sub	sp, #16
 80181ae:	af00      	add	r7, sp, #0
 80181b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80181b2:	2301      	movs	r3, #1
 80181b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	795b      	ldrb	r3, [r3, #5]
 80181ba:	2b02      	cmp	r3, #2
 80181bc:	d001      	beq.n	80181c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80181be:	f7ec feb7 	bl	8004f30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181c8:	7bfa      	ldrb	r2, [r7, #15]
 80181ca:	4611      	mov	r1, r2
 80181cc:	4618      	mov	r0, r3
 80181ce:	f7fb fd55 	bl	8013c7c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181d8:	4618      	mov	r0, r3
 80181da:	f7fb fd01 	bl	8013be0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80181de:	bf00      	nop
 80181e0:	3710      	adds	r7, #16
 80181e2:	46bd      	mov	sp, r7
 80181e4:	bd80      	pop	{r7, pc}
	...

080181e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	b082      	sub	sp, #8
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80181f6:	4618      	mov	r0, r3
 80181f8:	f7fb fd50 	bl	8013c9c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80181fc:	687b      	ldr	r3, [r7, #4]
 80181fe:	7a5b      	ldrb	r3, [r3, #9]
 8018200:	2b00      	cmp	r3, #0
 8018202:	d005      	beq.n	8018210 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018204:	4b04      	ldr	r3, [pc, #16]	@ (8018218 <HAL_PCD_SuspendCallback+0x30>)
 8018206:	691b      	ldr	r3, [r3, #16]
 8018208:	4a03      	ldr	r2, [pc, #12]	@ (8018218 <HAL_PCD_SuspendCallback+0x30>)
 801820a:	f043 0306 	orr.w	r3, r3, #6
 801820e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8018210:	bf00      	nop
 8018212:	3708      	adds	r7, #8
 8018214:	46bd      	mov	sp, r7
 8018216:	bd80      	pop	{r7, pc}
 8018218:	e000ed00 	.word	0xe000ed00

0801821c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801821c:	b580      	push	{r7, lr}
 801821e:	b082      	sub	sp, #8
 8018220:	af00      	add	r7, sp, #0
 8018222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	7a5b      	ldrb	r3, [r3, #9]
 8018228:	2b00      	cmp	r3, #0
 801822a:	d007      	beq.n	801823c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801822c:	4b08      	ldr	r3, [pc, #32]	@ (8018250 <HAL_PCD_ResumeCallback+0x34>)
 801822e:	691b      	ldr	r3, [r3, #16]
 8018230:	4a07      	ldr	r2, [pc, #28]	@ (8018250 <HAL_PCD_ResumeCallback+0x34>)
 8018232:	f023 0306 	bic.w	r3, r3, #6
 8018236:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8018238:	f000 f9f8 	bl	801862c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801823c:	687b      	ldr	r3, [r7, #4]
 801823e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018242:	4618      	mov	r0, r3
 8018244:	f7fb fd40 	bl	8013cc8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8018248:	bf00      	nop
 801824a:	3708      	adds	r7, #8
 801824c:	46bd      	mov	sp, r7
 801824e:	bd80      	pop	{r7, pc}
 8018250:	e000ed00 	.word	0xe000ed00

08018254 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018254:	b580      	push	{r7, lr}
 8018256:	b082      	sub	sp, #8
 8018258:	af00      	add	r7, sp, #0
 801825a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 801825c:	4a2b      	ldr	r2, [pc, #172]	@ (801830c <USBD_LL_Init+0xb8>)
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	4a29      	ldr	r2, [pc, #164]	@ (801830c <USBD_LL_Init+0xb8>)
 8018268:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 801826c:	4b27      	ldr	r3, [pc, #156]	@ (801830c <USBD_LL_Init+0xb8>)
 801826e:	4a28      	ldr	r2, [pc, #160]	@ (8018310 <USBD_LL_Init+0xbc>)
 8018270:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8018272:	4b26      	ldr	r3, [pc, #152]	@ (801830c <USBD_LL_Init+0xb8>)
 8018274:	2208      	movs	r2, #8
 8018276:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8018278:	4b24      	ldr	r3, [pc, #144]	@ (801830c <USBD_LL_Init+0xb8>)
 801827a:	2202      	movs	r2, #2
 801827c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801827e:	4b23      	ldr	r3, [pc, #140]	@ (801830c <USBD_LL_Init+0xb8>)
 8018280:	2202      	movs	r2, #2
 8018282:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8018284:	4b21      	ldr	r3, [pc, #132]	@ (801830c <USBD_LL_Init+0xb8>)
 8018286:	2200      	movs	r2, #0
 8018288:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801828a:	4b20      	ldr	r3, [pc, #128]	@ (801830c <USBD_LL_Init+0xb8>)
 801828c:	2200      	movs	r2, #0
 801828e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8018290:	4b1e      	ldr	r3, [pc, #120]	@ (801830c <USBD_LL_Init+0xb8>)
 8018292:	2200      	movs	r2, #0
 8018294:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8018296:	4b1d      	ldr	r3, [pc, #116]	@ (801830c <USBD_LL_Init+0xb8>)
 8018298:	2200      	movs	r2, #0
 801829a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 801829c:	481b      	ldr	r0, [pc, #108]	@ (801830c <USBD_LL_Init+0xb8>)
 801829e:	f7f4 f8f8 	bl	800c492 <HAL_PCD_Init>
 80182a2:	4603      	mov	r3, r0
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d001      	beq.n	80182ac <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80182a8:	f7ec fe42 	bl	8004f30 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182b2:	2318      	movs	r3, #24
 80182b4:	2200      	movs	r2, #0
 80182b6:	2100      	movs	r1, #0
 80182b8:	f7f5 fd7f 	bl	800ddba <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182c2:	2358      	movs	r3, #88	@ 0x58
 80182c4:	2200      	movs	r2, #0
 80182c6:	2180      	movs	r1, #128	@ 0x80
 80182c8:	f7f5 fd77 	bl	800ddba <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182d2:	23c0      	movs	r3, #192	@ 0xc0
 80182d4:	2200      	movs	r2, #0
 80182d6:	2181      	movs	r1, #129	@ 0x81
 80182d8:	f7f5 fd6f 	bl	800ddba <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80182e6:	2200      	movs	r2, #0
 80182e8:	2101      	movs	r1, #1
 80182ea:	f7f5 fd66 	bl	800ddba <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80182f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80182f8:	2200      	movs	r2, #0
 80182fa:	2182      	movs	r1, #130	@ 0x82
 80182fc:	f7f5 fd5d 	bl	800ddba <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8018300:	2300      	movs	r3, #0
}
 8018302:	4618      	mov	r0, r3
 8018304:	3708      	adds	r7, #8
 8018306:	46bd      	mov	sp, r7
 8018308:	bd80      	pop	{r7, pc}
 801830a:	bf00      	nop
 801830c:	20003898 	.word	0x20003898
 8018310:	40005c00 	.word	0x40005c00

08018314 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018314:	b580      	push	{r7, lr}
 8018316:	b084      	sub	sp, #16
 8018318:	af00      	add	r7, sp, #0
 801831a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801831c:	2300      	movs	r3, #0
 801831e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018320:	2300      	movs	r3, #0
 8018322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801832a:	4618      	mov	r0, r3
 801832c:	f7f4 f97f 	bl	800c62e <HAL_PCD_Start>
 8018330:	4603      	mov	r3, r0
 8018332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018334:	7bfb      	ldrb	r3, [r7, #15]
 8018336:	4618      	mov	r0, r3
 8018338:	f000 f97e 	bl	8018638 <USBD_Get_USB_Status>
 801833c:	4603      	mov	r3, r0
 801833e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018340:	7bbb      	ldrb	r3, [r7, #14]
}
 8018342:	4618      	mov	r0, r3
 8018344:	3710      	adds	r7, #16
 8018346:	46bd      	mov	sp, r7
 8018348:	bd80      	pop	{r7, pc}

0801834a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801834a:	b580      	push	{r7, lr}
 801834c:	b084      	sub	sp, #16
 801834e:	af00      	add	r7, sp, #0
 8018350:	6078      	str	r0, [r7, #4]
 8018352:	4608      	mov	r0, r1
 8018354:	4611      	mov	r1, r2
 8018356:	461a      	mov	r2, r3
 8018358:	4603      	mov	r3, r0
 801835a:	70fb      	strb	r3, [r7, #3]
 801835c:	460b      	mov	r3, r1
 801835e:	70bb      	strb	r3, [r7, #2]
 8018360:	4613      	mov	r3, r2
 8018362:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018364:	2300      	movs	r3, #0
 8018366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018368:	2300      	movs	r3, #0
 801836a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018372:	78bb      	ldrb	r3, [r7, #2]
 8018374:	883a      	ldrh	r2, [r7, #0]
 8018376:	78f9      	ldrb	r1, [r7, #3]
 8018378:	f7f4 fac6 	bl	800c908 <HAL_PCD_EP_Open>
 801837c:	4603      	mov	r3, r0
 801837e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018380:	7bfb      	ldrb	r3, [r7, #15]
 8018382:	4618      	mov	r0, r3
 8018384:	f000 f958 	bl	8018638 <USBD_Get_USB_Status>
 8018388:	4603      	mov	r3, r0
 801838a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801838c:	7bbb      	ldrb	r3, [r7, #14]
}
 801838e:	4618      	mov	r0, r3
 8018390:	3710      	adds	r7, #16
 8018392:	46bd      	mov	sp, r7
 8018394:	bd80      	pop	{r7, pc}

08018396 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018396:	b580      	push	{r7, lr}
 8018398:	b084      	sub	sp, #16
 801839a:	af00      	add	r7, sp, #0
 801839c:	6078      	str	r0, [r7, #4]
 801839e:	460b      	mov	r3, r1
 80183a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183a2:	2300      	movs	r3, #0
 80183a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183a6:	2300      	movs	r3, #0
 80183a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80183aa:	687b      	ldr	r3, [r7, #4]
 80183ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80183b0:	78fa      	ldrb	r2, [r7, #3]
 80183b2:	4611      	mov	r1, r2
 80183b4:	4618      	mov	r0, r3
 80183b6:	f7f4 fb06 	bl	800c9c6 <HAL_PCD_EP_Close>
 80183ba:	4603      	mov	r3, r0
 80183bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183be:	7bfb      	ldrb	r3, [r7, #15]
 80183c0:	4618      	mov	r0, r3
 80183c2:	f000 f939 	bl	8018638 <USBD_Get_USB_Status>
 80183c6:	4603      	mov	r3, r0
 80183c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80183cc:	4618      	mov	r0, r3
 80183ce:	3710      	adds	r7, #16
 80183d0:	46bd      	mov	sp, r7
 80183d2:	bd80      	pop	{r7, pc}

080183d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80183d4:	b580      	push	{r7, lr}
 80183d6:	b084      	sub	sp, #16
 80183d8:	af00      	add	r7, sp, #0
 80183da:	6078      	str	r0, [r7, #4]
 80183dc:	460b      	mov	r3, r1
 80183de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183e0:	2300      	movs	r3, #0
 80183e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183e4:	2300      	movs	r3, #0
 80183e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80183ee:	78fa      	ldrb	r2, [r7, #3]
 80183f0:	4611      	mov	r1, r2
 80183f2:	4618      	mov	r0, r3
 80183f4:	f7f4 fbaf 	bl	800cb56 <HAL_PCD_EP_SetStall>
 80183f8:	4603      	mov	r3, r0
 80183fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183fc:	7bfb      	ldrb	r3, [r7, #15]
 80183fe:	4618      	mov	r0, r3
 8018400:	f000 f91a 	bl	8018638 <USBD_Get_USB_Status>
 8018404:	4603      	mov	r3, r0
 8018406:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018408:	7bbb      	ldrb	r3, [r7, #14]
}
 801840a:	4618      	mov	r0, r3
 801840c:	3710      	adds	r7, #16
 801840e:	46bd      	mov	sp, r7
 8018410:	bd80      	pop	{r7, pc}

08018412 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018412:	b580      	push	{r7, lr}
 8018414:	b084      	sub	sp, #16
 8018416:	af00      	add	r7, sp, #0
 8018418:	6078      	str	r0, [r7, #4]
 801841a:	460b      	mov	r3, r1
 801841c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801841e:	2300      	movs	r3, #0
 8018420:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018422:	2300      	movs	r3, #0
 8018424:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801842c:	78fa      	ldrb	r2, [r7, #3]
 801842e:	4611      	mov	r1, r2
 8018430:	4618      	mov	r0, r3
 8018432:	f7f4 fbe2 	bl	800cbfa <HAL_PCD_EP_ClrStall>
 8018436:	4603      	mov	r3, r0
 8018438:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801843a:	7bfb      	ldrb	r3, [r7, #15]
 801843c:	4618      	mov	r0, r3
 801843e:	f000 f8fb 	bl	8018638 <USBD_Get_USB_Status>
 8018442:	4603      	mov	r3, r0
 8018444:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018446:	7bbb      	ldrb	r3, [r7, #14]
}
 8018448:	4618      	mov	r0, r3
 801844a:	3710      	adds	r7, #16
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}

08018450 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018450:	b480      	push	{r7}
 8018452:	b085      	sub	sp, #20
 8018454:	af00      	add	r7, sp, #0
 8018456:	6078      	str	r0, [r7, #4]
 8018458:	460b      	mov	r3, r1
 801845a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018462:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018468:	2b00      	cmp	r3, #0
 801846a:	da0b      	bge.n	8018484 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801846c:	78fb      	ldrb	r3, [r7, #3]
 801846e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018472:	68f9      	ldr	r1, [r7, #12]
 8018474:	4613      	mov	r3, r2
 8018476:	009b      	lsls	r3, r3, #2
 8018478:	4413      	add	r3, r2
 801847a:	00db      	lsls	r3, r3, #3
 801847c:	440b      	add	r3, r1
 801847e:	3312      	adds	r3, #18
 8018480:	781b      	ldrb	r3, [r3, #0]
 8018482:	e00b      	b.n	801849c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018484:	78fb      	ldrb	r3, [r7, #3]
 8018486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801848a:	68f9      	ldr	r1, [r7, #12]
 801848c:	4613      	mov	r3, r2
 801848e:	009b      	lsls	r3, r3, #2
 8018490:	4413      	add	r3, r2
 8018492:	00db      	lsls	r3, r3, #3
 8018494:	440b      	add	r3, r1
 8018496:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801849a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801849c:	4618      	mov	r0, r3
 801849e:	3714      	adds	r7, #20
 80184a0:	46bd      	mov	sp, r7
 80184a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184a6:	4770      	bx	lr

080184a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80184a8:	b580      	push	{r7, lr}
 80184aa:	b084      	sub	sp, #16
 80184ac:	af00      	add	r7, sp, #0
 80184ae:	6078      	str	r0, [r7, #4]
 80184b0:	460b      	mov	r3, r1
 80184b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184b4:	2300      	movs	r3, #0
 80184b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184b8:	2300      	movs	r3, #0
 80184ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80184c2:	78fa      	ldrb	r2, [r7, #3]
 80184c4:	4611      	mov	r1, r2
 80184c6:	4618      	mov	r0, r3
 80184c8:	f7f4 f9fa 	bl	800c8c0 <HAL_PCD_SetAddress>
 80184cc:	4603      	mov	r3, r0
 80184ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184d0:	7bfb      	ldrb	r3, [r7, #15]
 80184d2:	4618      	mov	r0, r3
 80184d4:	f000 f8b0 	bl	8018638 <USBD_Get_USB_Status>
 80184d8:	4603      	mov	r3, r0
 80184da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80184dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80184de:	4618      	mov	r0, r3
 80184e0:	3710      	adds	r7, #16
 80184e2:	46bd      	mov	sp, r7
 80184e4:	bd80      	pop	{r7, pc}

080184e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80184e6:	b580      	push	{r7, lr}
 80184e8:	b086      	sub	sp, #24
 80184ea:	af00      	add	r7, sp, #0
 80184ec:	60f8      	str	r0, [r7, #12]
 80184ee:	607a      	str	r2, [r7, #4]
 80184f0:	603b      	str	r3, [r7, #0]
 80184f2:	460b      	mov	r3, r1
 80184f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184f6:	2300      	movs	r3, #0
 80184f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184fa:	2300      	movs	r3, #0
 80184fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80184fe:	68fb      	ldr	r3, [r7, #12]
 8018500:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018504:	7af9      	ldrb	r1, [r7, #11]
 8018506:	683b      	ldr	r3, [r7, #0]
 8018508:	687a      	ldr	r2, [r7, #4]
 801850a:	f7f4 faed 	bl	800cae8 <HAL_PCD_EP_Transmit>
 801850e:	4603      	mov	r3, r0
 8018510:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018512:	7dfb      	ldrb	r3, [r7, #23]
 8018514:	4618      	mov	r0, r3
 8018516:	f000 f88f 	bl	8018638 <USBD_Get_USB_Status>
 801851a:	4603      	mov	r3, r0
 801851c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801851e:	7dbb      	ldrb	r3, [r7, #22]
}
 8018520:	4618      	mov	r0, r3
 8018522:	3718      	adds	r7, #24
 8018524:	46bd      	mov	sp, r7
 8018526:	bd80      	pop	{r7, pc}

08018528 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018528:	b580      	push	{r7, lr}
 801852a:	b086      	sub	sp, #24
 801852c:	af00      	add	r7, sp, #0
 801852e:	60f8      	str	r0, [r7, #12]
 8018530:	607a      	str	r2, [r7, #4]
 8018532:	603b      	str	r3, [r7, #0]
 8018534:	460b      	mov	r3, r1
 8018536:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018538:	2300      	movs	r3, #0
 801853a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801853c:	2300      	movs	r3, #0
 801853e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018540:	68fb      	ldr	r3, [r7, #12]
 8018542:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018546:	7af9      	ldrb	r1, [r7, #11]
 8018548:	683b      	ldr	r3, [r7, #0]
 801854a:	687a      	ldr	r2, [r7, #4]
 801854c:	f7f4 fa83 	bl	800ca56 <HAL_PCD_EP_Receive>
 8018550:	4603      	mov	r3, r0
 8018552:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018554:	7dfb      	ldrb	r3, [r7, #23]
 8018556:	4618      	mov	r0, r3
 8018558:	f000 f86e 	bl	8018638 <USBD_Get_USB_Status>
 801855c:	4603      	mov	r3, r0
 801855e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018560:	7dbb      	ldrb	r3, [r7, #22]
}
 8018562:	4618      	mov	r0, r3
 8018564:	3718      	adds	r7, #24
 8018566:	46bd      	mov	sp, r7
 8018568:	bd80      	pop	{r7, pc}

0801856a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801856a:	b580      	push	{r7, lr}
 801856c:	b082      	sub	sp, #8
 801856e:	af00      	add	r7, sp, #0
 8018570:	6078      	str	r0, [r7, #4]
 8018572:	460b      	mov	r3, r1
 8018574:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018576:	687b      	ldr	r3, [r7, #4]
 8018578:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801857c:	78fa      	ldrb	r2, [r7, #3]
 801857e:	4611      	mov	r1, r2
 8018580:	4618      	mov	r0, r3
 8018582:	f7f4 fa99 	bl	800cab8 <HAL_PCD_EP_GetRxCount>
 8018586:	4603      	mov	r3, r0
}
 8018588:	4618      	mov	r0, r3
 801858a:	3708      	adds	r7, #8
 801858c:	46bd      	mov	sp, r7
 801858e:	bd80      	pop	{r7, pc}

08018590 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018590:	b580      	push	{r7, lr}
 8018592:	b082      	sub	sp, #8
 8018594:	af00      	add	r7, sp, #0
 8018596:	6078      	str	r0, [r7, #4]
 8018598:	460b      	mov	r3, r1
 801859a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801859c:	78fb      	ldrb	r3, [r7, #3]
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d002      	beq.n	80185a8 <HAL_PCDEx_LPM_Callback+0x18>
 80185a2:	2b01      	cmp	r3, #1
 80185a4:	d013      	beq.n	80185ce <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80185a6:	e023      	b.n	80185f0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	7a5b      	ldrb	r3, [r3, #9]
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d007      	beq.n	80185c0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80185b0:	f000 f83c 	bl	801862c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80185b4:	4b10      	ldr	r3, [pc, #64]	@ (80185f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80185b6:	691b      	ldr	r3, [r3, #16]
 80185b8:	4a0f      	ldr	r2, [pc, #60]	@ (80185f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80185ba:	f023 0306 	bic.w	r3, r3, #6
 80185be:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80185c6:	4618      	mov	r0, r3
 80185c8:	f7fb fb7e 	bl	8013cc8 <USBD_LL_Resume>
    break;
 80185cc:	e010      	b.n	80185f0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80185d4:	4618      	mov	r0, r3
 80185d6:	f7fb fb61 	bl	8013c9c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	7a5b      	ldrb	r3, [r3, #9]
 80185de:	2b00      	cmp	r3, #0
 80185e0:	d005      	beq.n	80185ee <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80185e2:	4b05      	ldr	r3, [pc, #20]	@ (80185f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80185e4:	691b      	ldr	r3, [r3, #16]
 80185e6:	4a04      	ldr	r2, [pc, #16]	@ (80185f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80185e8:	f043 0306 	orr.w	r3, r3, #6
 80185ec:	6113      	str	r3, [r2, #16]
    break;
 80185ee:	bf00      	nop
}
 80185f0:	bf00      	nop
 80185f2:	3708      	adds	r7, #8
 80185f4:	46bd      	mov	sp, r7
 80185f6:	bd80      	pop	{r7, pc}
 80185f8:	e000ed00 	.word	0xe000ed00

080185fc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80185fc:	b480      	push	{r7}
 80185fe:	b083      	sub	sp, #12
 8018600:	af00      	add	r7, sp, #0
 8018602:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018604:	4b03      	ldr	r3, [pc, #12]	@ (8018614 <USBD_static_malloc+0x18>)
}
 8018606:	4618      	mov	r0, r3
 8018608:	370c      	adds	r7, #12
 801860a:	46bd      	mov	sp, r7
 801860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018610:	4770      	bx	lr
 8018612:	bf00      	nop
 8018614:	20003b74 	.word	0x20003b74

08018618 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018618:	b480      	push	{r7}
 801861a:	b083      	sub	sp, #12
 801861c:	af00      	add	r7, sp, #0
 801861e:	6078      	str	r0, [r7, #4]

}
 8018620:	bf00      	nop
 8018622:	370c      	adds	r7, #12
 8018624:	46bd      	mov	sp, r7
 8018626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801862a:	4770      	bx	lr

0801862c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801862c:	b580      	push	{r7, lr}
 801862e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018630:	f7ec f9be 	bl	80049b0 <SystemClock_Config>
}
 8018634:	bf00      	nop
 8018636:	bd80      	pop	{r7, pc}

08018638 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018638:	b480      	push	{r7}
 801863a:	b085      	sub	sp, #20
 801863c:	af00      	add	r7, sp, #0
 801863e:	4603      	mov	r3, r0
 8018640:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018642:	2300      	movs	r3, #0
 8018644:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018646:	79fb      	ldrb	r3, [r7, #7]
 8018648:	2b03      	cmp	r3, #3
 801864a:	d817      	bhi.n	801867c <USBD_Get_USB_Status+0x44>
 801864c:	a201      	add	r2, pc, #4	@ (adr r2, 8018654 <USBD_Get_USB_Status+0x1c>)
 801864e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018652:	bf00      	nop
 8018654:	08018665 	.word	0x08018665
 8018658:	0801866b 	.word	0x0801866b
 801865c:	08018671 	.word	0x08018671
 8018660:	08018677 	.word	0x08018677
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018664:	2300      	movs	r3, #0
 8018666:	73fb      	strb	r3, [r7, #15]
    break;
 8018668:	e00b      	b.n	8018682 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801866a:	2303      	movs	r3, #3
 801866c:	73fb      	strb	r3, [r7, #15]
    break;
 801866e:	e008      	b.n	8018682 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018670:	2301      	movs	r3, #1
 8018672:	73fb      	strb	r3, [r7, #15]
    break;
 8018674:	e005      	b.n	8018682 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018676:	2303      	movs	r3, #3
 8018678:	73fb      	strb	r3, [r7, #15]
    break;
 801867a:	e002      	b.n	8018682 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801867c:	2303      	movs	r3, #3
 801867e:	73fb      	strb	r3, [r7, #15]
    break;
 8018680:	bf00      	nop
  }
  return usb_status;
 8018682:	7bfb      	ldrb	r3, [r7, #15]
}
 8018684:	4618      	mov	r0, r3
 8018686:	3714      	adds	r7, #20
 8018688:	46bd      	mov	sp, r7
 801868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801868e:	4770      	bx	lr

08018690 <__cvt>:
 8018690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018694:	ec57 6b10 	vmov	r6, r7, d0
 8018698:	2f00      	cmp	r7, #0
 801869a:	460c      	mov	r4, r1
 801869c:	4619      	mov	r1, r3
 801869e:	463b      	mov	r3, r7
 80186a0:	bfbb      	ittet	lt
 80186a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80186a6:	461f      	movlt	r7, r3
 80186a8:	2300      	movge	r3, #0
 80186aa:	232d      	movlt	r3, #45	@ 0x2d
 80186ac:	700b      	strb	r3, [r1, #0]
 80186ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80186b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80186b4:	4691      	mov	r9, r2
 80186b6:	f023 0820 	bic.w	r8, r3, #32
 80186ba:	bfbc      	itt	lt
 80186bc:	4632      	movlt	r2, r6
 80186be:	4616      	movlt	r6, r2
 80186c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80186c4:	d005      	beq.n	80186d2 <__cvt+0x42>
 80186c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80186ca:	d100      	bne.n	80186ce <__cvt+0x3e>
 80186cc:	3401      	adds	r4, #1
 80186ce:	2102      	movs	r1, #2
 80186d0:	e000      	b.n	80186d4 <__cvt+0x44>
 80186d2:	2103      	movs	r1, #3
 80186d4:	ab03      	add	r3, sp, #12
 80186d6:	9301      	str	r3, [sp, #4]
 80186d8:	ab02      	add	r3, sp, #8
 80186da:	9300      	str	r3, [sp, #0]
 80186dc:	ec47 6b10 	vmov	d0, r6, r7
 80186e0:	4653      	mov	r3, sl
 80186e2:	4622      	mov	r2, r4
 80186e4:	f000 feb8 	bl	8019458 <_dtoa_r>
 80186e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80186ec:	4605      	mov	r5, r0
 80186ee:	d119      	bne.n	8018724 <__cvt+0x94>
 80186f0:	f019 0f01 	tst.w	r9, #1
 80186f4:	d00e      	beq.n	8018714 <__cvt+0x84>
 80186f6:	eb00 0904 	add.w	r9, r0, r4
 80186fa:	2200      	movs	r2, #0
 80186fc:	2300      	movs	r3, #0
 80186fe:	4630      	mov	r0, r6
 8018700:	4639      	mov	r1, r7
 8018702:	f7e8 fa09 	bl	8000b18 <__aeabi_dcmpeq>
 8018706:	b108      	cbz	r0, 801870c <__cvt+0x7c>
 8018708:	f8cd 900c 	str.w	r9, [sp, #12]
 801870c:	2230      	movs	r2, #48	@ 0x30
 801870e:	9b03      	ldr	r3, [sp, #12]
 8018710:	454b      	cmp	r3, r9
 8018712:	d31e      	bcc.n	8018752 <__cvt+0xc2>
 8018714:	9b03      	ldr	r3, [sp, #12]
 8018716:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018718:	1b5b      	subs	r3, r3, r5
 801871a:	4628      	mov	r0, r5
 801871c:	6013      	str	r3, [r2, #0]
 801871e:	b004      	add	sp, #16
 8018720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018724:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018728:	eb00 0904 	add.w	r9, r0, r4
 801872c:	d1e5      	bne.n	80186fa <__cvt+0x6a>
 801872e:	7803      	ldrb	r3, [r0, #0]
 8018730:	2b30      	cmp	r3, #48	@ 0x30
 8018732:	d10a      	bne.n	801874a <__cvt+0xba>
 8018734:	2200      	movs	r2, #0
 8018736:	2300      	movs	r3, #0
 8018738:	4630      	mov	r0, r6
 801873a:	4639      	mov	r1, r7
 801873c:	f7e8 f9ec 	bl	8000b18 <__aeabi_dcmpeq>
 8018740:	b918      	cbnz	r0, 801874a <__cvt+0xba>
 8018742:	f1c4 0401 	rsb	r4, r4, #1
 8018746:	f8ca 4000 	str.w	r4, [sl]
 801874a:	f8da 3000 	ldr.w	r3, [sl]
 801874e:	4499      	add	r9, r3
 8018750:	e7d3      	b.n	80186fa <__cvt+0x6a>
 8018752:	1c59      	adds	r1, r3, #1
 8018754:	9103      	str	r1, [sp, #12]
 8018756:	701a      	strb	r2, [r3, #0]
 8018758:	e7d9      	b.n	801870e <__cvt+0x7e>

0801875a <__exponent>:
 801875a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801875c:	2900      	cmp	r1, #0
 801875e:	bfba      	itte	lt
 8018760:	4249      	neglt	r1, r1
 8018762:	232d      	movlt	r3, #45	@ 0x2d
 8018764:	232b      	movge	r3, #43	@ 0x2b
 8018766:	2909      	cmp	r1, #9
 8018768:	7002      	strb	r2, [r0, #0]
 801876a:	7043      	strb	r3, [r0, #1]
 801876c:	dd29      	ble.n	80187c2 <__exponent+0x68>
 801876e:	f10d 0307 	add.w	r3, sp, #7
 8018772:	461d      	mov	r5, r3
 8018774:	270a      	movs	r7, #10
 8018776:	461a      	mov	r2, r3
 8018778:	fbb1 f6f7 	udiv	r6, r1, r7
 801877c:	fb07 1416 	mls	r4, r7, r6, r1
 8018780:	3430      	adds	r4, #48	@ 0x30
 8018782:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018786:	460c      	mov	r4, r1
 8018788:	2c63      	cmp	r4, #99	@ 0x63
 801878a:	f103 33ff 	add.w	r3, r3, #4294967295
 801878e:	4631      	mov	r1, r6
 8018790:	dcf1      	bgt.n	8018776 <__exponent+0x1c>
 8018792:	3130      	adds	r1, #48	@ 0x30
 8018794:	1e94      	subs	r4, r2, #2
 8018796:	f803 1c01 	strb.w	r1, [r3, #-1]
 801879a:	1c41      	adds	r1, r0, #1
 801879c:	4623      	mov	r3, r4
 801879e:	42ab      	cmp	r3, r5
 80187a0:	d30a      	bcc.n	80187b8 <__exponent+0x5e>
 80187a2:	f10d 0309 	add.w	r3, sp, #9
 80187a6:	1a9b      	subs	r3, r3, r2
 80187a8:	42ac      	cmp	r4, r5
 80187aa:	bf88      	it	hi
 80187ac:	2300      	movhi	r3, #0
 80187ae:	3302      	adds	r3, #2
 80187b0:	4403      	add	r3, r0
 80187b2:	1a18      	subs	r0, r3, r0
 80187b4:	b003      	add	sp, #12
 80187b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80187b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80187bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80187c0:	e7ed      	b.n	801879e <__exponent+0x44>
 80187c2:	2330      	movs	r3, #48	@ 0x30
 80187c4:	3130      	adds	r1, #48	@ 0x30
 80187c6:	7083      	strb	r3, [r0, #2]
 80187c8:	70c1      	strb	r1, [r0, #3]
 80187ca:	1d03      	adds	r3, r0, #4
 80187cc:	e7f1      	b.n	80187b2 <__exponent+0x58>
	...

080187d0 <_printf_float>:
 80187d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187d4:	b08d      	sub	sp, #52	@ 0x34
 80187d6:	460c      	mov	r4, r1
 80187d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80187dc:	4616      	mov	r6, r2
 80187de:	461f      	mov	r7, r3
 80187e0:	4605      	mov	r5, r0
 80187e2:	f000 fd2b 	bl	801923c <_localeconv_r>
 80187e6:	6803      	ldr	r3, [r0, #0]
 80187e8:	9304      	str	r3, [sp, #16]
 80187ea:	4618      	mov	r0, r3
 80187ec:	f7e7 fd68 	bl	80002c0 <strlen>
 80187f0:	2300      	movs	r3, #0
 80187f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80187f4:	f8d8 3000 	ldr.w	r3, [r8]
 80187f8:	9005      	str	r0, [sp, #20]
 80187fa:	3307      	adds	r3, #7
 80187fc:	f023 0307 	bic.w	r3, r3, #7
 8018800:	f103 0208 	add.w	r2, r3, #8
 8018804:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018808:	f8d4 b000 	ldr.w	fp, [r4]
 801880c:	f8c8 2000 	str.w	r2, [r8]
 8018810:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018814:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018818:	9307      	str	r3, [sp, #28]
 801881a:	f8cd 8018 	str.w	r8, [sp, #24]
 801881e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8018822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018826:	4b9c      	ldr	r3, [pc, #624]	@ (8018a98 <_printf_float+0x2c8>)
 8018828:	f04f 32ff 	mov.w	r2, #4294967295
 801882c:	f7e8 f9a6 	bl	8000b7c <__aeabi_dcmpun>
 8018830:	bb70      	cbnz	r0, 8018890 <_printf_float+0xc0>
 8018832:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018836:	4b98      	ldr	r3, [pc, #608]	@ (8018a98 <_printf_float+0x2c8>)
 8018838:	f04f 32ff 	mov.w	r2, #4294967295
 801883c:	f7e8 f980 	bl	8000b40 <__aeabi_dcmple>
 8018840:	bb30      	cbnz	r0, 8018890 <_printf_float+0xc0>
 8018842:	2200      	movs	r2, #0
 8018844:	2300      	movs	r3, #0
 8018846:	4640      	mov	r0, r8
 8018848:	4649      	mov	r1, r9
 801884a:	f7e8 f96f 	bl	8000b2c <__aeabi_dcmplt>
 801884e:	b110      	cbz	r0, 8018856 <_printf_float+0x86>
 8018850:	232d      	movs	r3, #45	@ 0x2d
 8018852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018856:	4a91      	ldr	r2, [pc, #580]	@ (8018a9c <_printf_float+0x2cc>)
 8018858:	4b91      	ldr	r3, [pc, #580]	@ (8018aa0 <_printf_float+0x2d0>)
 801885a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801885e:	bf8c      	ite	hi
 8018860:	4690      	movhi	r8, r2
 8018862:	4698      	movls	r8, r3
 8018864:	2303      	movs	r3, #3
 8018866:	6123      	str	r3, [r4, #16]
 8018868:	f02b 0304 	bic.w	r3, fp, #4
 801886c:	6023      	str	r3, [r4, #0]
 801886e:	f04f 0900 	mov.w	r9, #0
 8018872:	9700      	str	r7, [sp, #0]
 8018874:	4633      	mov	r3, r6
 8018876:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018878:	4621      	mov	r1, r4
 801887a:	4628      	mov	r0, r5
 801887c:	f000 f9d2 	bl	8018c24 <_printf_common>
 8018880:	3001      	adds	r0, #1
 8018882:	f040 808d 	bne.w	80189a0 <_printf_float+0x1d0>
 8018886:	f04f 30ff 	mov.w	r0, #4294967295
 801888a:	b00d      	add	sp, #52	@ 0x34
 801888c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018890:	4642      	mov	r2, r8
 8018892:	464b      	mov	r3, r9
 8018894:	4640      	mov	r0, r8
 8018896:	4649      	mov	r1, r9
 8018898:	f7e8 f970 	bl	8000b7c <__aeabi_dcmpun>
 801889c:	b140      	cbz	r0, 80188b0 <_printf_float+0xe0>
 801889e:	464b      	mov	r3, r9
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	bfbc      	itt	lt
 80188a4:	232d      	movlt	r3, #45	@ 0x2d
 80188a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80188aa:	4a7e      	ldr	r2, [pc, #504]	@ (8018aa4 <_printf_float+0x2d4>)
 80188ac:	4b7e      	ldr	r3, [pc, #504]	@ (8018aa8 <_printf_float+0x2d8>)
 80188ae:	e7d4      	b.n	801885a <_printf_float+0x8a>
 80188b0:	6863      	ldr	r3, [r4, #4]
 80188b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80188b6:	9206      	str	r2, [sp, #24]
 80188b8:	1c5a      	adds	r2, r3, #1
 80188ba:	d13b      	bne.n	8018934 <_printf_float+0x164>
 80188bc:	2306      	movs	r3, #6
 80188be:	6063      	str	r3, [r4, #4]
 80188c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80188c4:	2300      	movs	r3, #0
 80188c6:	6022      	str	r2, [r4, #0]
 80188c8:	9303      	str	r3, [sp, #12]
 80188ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80188cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80188d0:	ab09      	add	r3, sp, #36	@ 0x24
 80188d2:	9300      	str	r3, [sp, #0]
 80188d4:	6861      	ldr	r1, [r4, #4]
 80188d6:	ec49 8b10 	vmov	d0, r8, r9
 80188da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80188de:	4628      	mov	r0, r5
 80188e0:	f7ff fed6 	bl	8018690 <__cvt>
 80188e4:	9b06      	ldr	r3, [sp, #24]
 80188e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80188e8:	2b47      	cmp	r3, #71	@ 0x47
 80188ea:	4680      	mov	r8, r0
 80188ec:	d129      	bne.n	8018942 <_printf_float+0x172>
 80188ee:	1cc8      	adds	r0, r1, #3
 80188f0:	db02      	blt.n	80188f8 <_printf_float+0x128>
 80188f2:	6863      	ldr	r3, [r4, #4]
 80188f4:	4299      	cmp	r1, r3
 80188f6:	dd41      	ble.n	801897c <_printf_float+0x1ac>
 80188f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80188fc:	fa5f fa8a 	uxtb.w	sl, sl
 8018900:	3901      	subs	r1, #1
 8018902:	4652      	mov	r2, sl
 8018904:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018908:	9109      	str	r1, [sp, #36]	@ 0x24
 801890a:	f7ff ff26 	bl	801875a <__exponent>
 801890e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018910:	1813      	adds	r3, r2, r0
 8018912:	2a01      	cmp	r2, #1
 8018914:	4681      	mov	r9, r0
 8018916:	6123      	str	r3, [r4, #16]
 8018918:	dc02      	bgt.n	8018920 <_printf_float+0x150>
 801891a:	6822      	ldr	r2, [r4, #0]
 801891c:	07d2      	lsls	r2, r2, #31
 801891e:	d501      	bpl.n	8018924 <_printf_float+0x154>
 8018920:	3301      	adds	r3, #1
 8018922:	6123      	str	r3, [r4, #16]
 8018924:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018928:	2b00      	cmp	r3, #0
 801892a:	d0a2      	beq.n	8018872 <_printf_float+0xa2>
 801892c:	232d      	movs	r3, #45	@ 0x2d
 801892e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018932:	e79e      	b.n	8018872 <_printf_float+0xa2>
 8018934:	9a06      	ldr	r2, [sp, #24]
 8018936:	2a47      	cmp	r2, #71	@ 0x47
 8018938:	d1c2      	bne.n	80188c0 <_printf_float+0xf0>
 801893a:	2b00      	cmp	r3, #0
 801893c:	d1c0      	bne.n	80188c0 <_printf_float+0xf0>
 801893e:	2301      	movs	r3, #1
 8018940:	e7bd      	b.n	80188be <_printf_float+0xee>
 8018942:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018946:	d9db      	bls.n	8018900 <_printf_float+0x130>
 8018948:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801894c:	d118      	bne.n	8018980 <_printf_float+0x1b0>
 801894e:	2900      	cmp	r1, #0
 8018950:	6863      	ldr	r3, [r4, #4]
 8018952:	dd0b      	ble.n	801896c <_printf_float+0x19c>
 8018954:	6121      	str	r1, [r4, #16]
 8018956:	b913      	cbnz	r3, 801895e <_printf_float+0x18e>
 8018958:	6822      	ldr	r2, [r4, #0]
 801895a:	07d0      	lsls	r0, r2, #31
 801895c:	d502      	bpl.n	8018964 <_printf_float+0x194>
 801895e:	3301      	adds	r3, #1
 8018960:	440b      	add	r3, r1
 8018962:	6123      	str	r3, [r4, #16]
 8018964:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018966:	f04f 0900 	mov.w	r9, #0
 801896a:	e7db      	b.n	8018924 <_printf_float+0x154>
 801896c:	b913      	cbnz	r3, 8018974 <_printf_float+0x1a4>
 801896e:	6822      	ldr	r2, [r4, #0]
 8018970:	07d2      	lsls	r2, r2, #31
 8018972:	d501      	bpl.n	8018978 <_printf_float+0x1a8>
 8018974:	3302      	adds	r3, #2
 8018976:	e7f4      	b.n	8018962 <_printf_float+0x192>
 8018978:	2301      	movs	r3, #1
 801897a:	e7f2      	b.n	8018962 <_printf_float+0x192>
 801897c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018982:	4299      	cmp	r1, r3
 8018984:	db05      	blt.n	8018992 <_printf_float+0x1c2>
 8018986:	6823      	ldr	r3, [r4, #0]
 8018988:	6121      	str	r1, [r4, #16]
 801898a:	07d8      	lsls	r0, r3, #31
 801898c:	d5ea      	bpl.n	8018964 <_printf_float+0x194>
 801898e:	1c4b      	adds	r3, r1, #1
 8018990:	e7e7      	b.n	8018962 <_printf_float+0x192>
 8018992:	2900      	cmp	r1, #0
 8018994:	bfd4      	ite	le
 8018996:	f1c1 0202 	rsble	r2, r1, #2
 801899a:	2201      	movgt	r2, #1
 801899c:	4413      	add	r3, r2
 801899e:	e7e0      	b.n	8018962 <_printf_float+0x192>
 80189a0:	6823      	ldr	r3, [r4, #0]
 80189a2:	055a      	lsls	r2, r3, #21
 80189a4:	d407      	bmi.n	80189b6 <_printf_float+0x1e6>
 80189a6:	6923      	ldr	r3, [r4, #16]
 80189a8:	4642      	mov	r2, r8
 80189aa:	4631      	mov	r1, r6
 80189ac:	4628      	mov	r0, r5
 80189ae:	47b8      	blx	r7
 80189b0:	3001      	adds	r0, #1
 80189b2:	d12b      	bne.n	8018a0c <_printf_float+0x23c>
 80189b4:	e767      	b.n	8018886 <_printf_float+0xb6>
 80189b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80189ba:	f240 80dd 	bls.w	8018b78 <_printf_float+0x3a8>
 80189be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80189c2:	2200      	movs	r2, #0
 80189c4:	2300      	movs	r3, #0
 80189c6:	f7e8 f8a7 	bl	8000b18 <__aeabi_dcmpeq>
 80189ca:	2800      	cmp	r0, #0
 80189cc:	d033      	beq.n	8018a36 <_printf_float+0x266>
 80189ce:	4a37      	ldr	r2, [pc, #220]	@ (8018aac <_printf_float+0x2dc>)
 80189d0:	2301      	movs	r3, #1
 80189d2:	4631      	mov	r1, r6
 80189d4:	4628      	mov	r0, r5
 80189d6:	47b8      	blx	r7
 80189d8:	3001      	adds	r0, #1
 80189da:	f43f af54 	beq.w	8018886 <_printf_float+0xb6>
 80189de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80189e2:	4543      	cmp	r3, r8
 80189e4:	db02      	blt.n	80189ec <_printf_float+0x21c>
 80189e6:	6823      	ldr	r3, [r4, #0]
 80189e8:	07d8      	lsls	r0, r3, #31
 80189ea:	d50f      	bpl.n	8018a0c <_printf_float+0x23c>
 80189ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80189f0:	4631      	mov	r1, r6
 80189f2:	4628      	mov	r0, r5
 80189f4:	47b8      	blx	r7
 80189f6:	3001      	adds	r0, #1
 80189f8:	f43f af45 	beq.w	8018886 <_printf_float+0xb6>
 80189fc:	f04f 0900 	mov.w	r9, #0
 8018a00:	f108 38ff 	add.w	r8, r8, #4294967295
 8018a04:	f104 0a1a 	add.w	sl, r4, #26
 8018a08:	45c8      	cmp	r8, r9
 8018a0a:	dc09      	bgt.n	8018a20 <_printf_float+0x250>
 8018a0c:	6823      	ldr	r3, [r4, #0]
 8018a0e:	079b      	lsls	r3, r3, #30
 8018a10:	f100 8103 	bmi.w	8018c1a <_printf_float+0x44a>
 8018a14:	68e0      	ldr	r0, [r4, #12]
 8018a16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018a18:	4298      	cmp	r0, r3
 8018a1a:	bfb8      	it	lt
 8018a1c:	4618      	movlt	r0, r3
 8018a1e:	e734      	b.n	801888a <_printf_float+0xba>
 8018a20:	2301      	movs	r3, #1
 8018a22:	4652      	mov	r2, sl
 8018a24:	4631      	mov	r1, r6
 8018a26:	4628      	mov	r0, r5
 8018a28:	47b8      	blx	r7
 8018a2a:	3001      	adds	r0, #1
 8018a2c:	f43f af2b 	beq.w	8018886 <_printf_float+0xb6>
 8018a30:	f109 0901 	add.w	r9, r9, #1
 8018a34:	e7e8      	b.n	8018a08 <_printf_float+0x238>
 8018a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	dc39      	bgt.n	8018ab0 <_printf_float+0x2e0>
 8018a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8018aac <_printf_float+0x2dc>)
 8018a3e:	2301      	movs	r3, #1
 8018a40:	4631      	mov	r1, r6
 8018a42:	4628      	mov	r0, r5
 8018a44:	47b8      	blx	r7
 8018a46:	3001      	adds	r0, #1
 8018a48:	f43f af1d 	beq.w	8018886 <_printf_float+0xb6>
 8018a4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018a50:	ea59 0303 	orrs.w	r3, r9, r3
 8018a54:	d102      	bne.n	8018a5c <_printf_float+0x28c>
 8018a56:	6823      	ldr	r3, [r4, #0]
 8018a58:	07d9      	lsls	r1, r3, #31
 8018a5a:	d5d7      	bpl.n	8018a0c <_printf_float+0x23c>
 8018a5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018a60:	4631      	mov	r1, r6
 8018a62:	4628      	mov	r0, r5
 8018a64:	47b8      	blx	r7
 8018a66:	3001      	adds	r0, #1
 8018a68:	f43f af0d 	beq.w	8018886 <_printf_float+0xb6>
 8018a6c:	f04f 0a00 	mov.w	sl, #0
 8018a70:	f104 0b1a 	add.w	fp, r4, #26
 8018a74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018a76:	425b      	negs	r3, r3
 8018a78:	4553      	cmp	r3, sl
 8018a7a:	dc01      	bgt.n	8018a80 <_printf_float+0x2b0>
 8018a7c:	464b      	mov	r3, r9
 8018a7e:	e793      	b.n	80189a8 <_printf_float+0x1d8>
 8018a80:	2301      	movs	r3, #1
 8018a82:	465a      	mov	r2, fp
 8018a84:	4631      	mov	r1, r6
 8018a86:	4628      	mov	r0, r5
 8018a88:	47b8      	blx	r7
 8018a8a:	3001      	adds	r0, #1
 8018a8c:	f43f aefb 	beq.w	8018886 <_printf_float+0xb6>
 8018a90:	f10a 0a01 	add.w	sl, sl, #1
 8018a94:	e7ee      	b.n	8018a74 <_printf_float+0x2a4>
 8018a96:	bf00      	nop
 8018a98:	7fefffff 	.word	0x7fefffff
 8018a9c:	0801d838 	.word	0x0801d838
 8018aa0:	0801d834 	.word	0x0801d834
 8018aa4:	0801d840 	.word	0x0801d840
 8018aa8:	0801d83c 	.word	0x0801d83c
 8018aac:	0801d844 	.word	0x0801d844
 8018ab0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018ab2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018ab6:	4553      	cmp	r3, sl
 8018ab8:	bfa8      	it	ge
 8018aba:	4653      	movge	r3, sl
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	4699      	mov	r9, r3
 8018ac0:	dc36      	bgt.n	8018b30 <_printf_float+0x360>
 8018ac2:	f04f 0b00 	mov.w	fp, #0
 8018ac6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018aca:	f104 021a 	add.w	r2, r4, #26
 8018ace:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018ad0:	9306      	str	r3, [sp, #24]
 8018ad2:	eba3 0309 	sub.w	r3, r3, r9
 8018ad6:	455b      	cmp	r3, fp
 8018ad8:	dc31      	bgt.n	8018b3e <_printf_float+0x36e>
 8018ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018adc:	459a      	cmp	sl, r3
 8018ade:	dc3a      	bgt.n	8018b56 <_printf_float+0x386>
 8018ae0:	6823      	ldr	r3, [r4, #0]
 8018ae2:	07da      	lsls	r2, r3, #31
 8018ae4:	d437      	bmi.n	8018b56 <_printf_float+0x386>
 8018ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ae8:	ebaa 0903 	sub.w	r9, sl, r3
 8018aec:	9b06      	ldr	r3, [sp, #24]
 8018aee:	ebaa 0303 	sub.w	r3, sl, r3
 8018af2:	4599      	cmp	r9, r3
 8018af4:	bfa8      	it	ge
 8018af6:	4699      	movge	r9, r3
 8018af8:	f1b9 0f00 	cmp.w	r9, #0
 8018afc:	dc33      	bgt.n	8018b66 <_printf_float+0x396>
 8018afe:	f04f 0800 	mov.w	r8, #0
 8018b02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018b06:	f104 0b1a 	add.w	fp, r4, #26
 8018b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018b0c:	ebaa 0303 	sub.w	r3, sl, r3
 8018b10:	eba3 0309 	sub.w	r3, r3, r9
 8018b14:	4543      	cmp	r3, r8
 8018b16:	f77f af79 	ble.w	8018a0c <_printf_float+0x23c>
 8018b1a:	2301      	movs	r3, #1
 8018b1c:	465a      	mov	r2, fp
 8018b1e:	4631      	mov	r1, r6
 8018b20:	4628      	mov	r0, r5
 8018b22:	47b8      	blx	r7
 8018b24:	3001      	adds	r0, #1
 8018b26:	f43f aeae 	beq.w	8018886 <_printf_float+0xb6>
 8018b2a:	f108 0801 	add.w	r8, r8, #1
 8018b2e:	e7ec      	b.n	8018b0a <_printf_float+0x33a>
 8018b30:	4642      	mov	r2, r8
 8018b32:	4631      	mov	r1, r6
 8018b34:	4628      	mov	r0, r5
 8018b36:	47b8      	blx	r7
 8018b38:	3001      	adds	r0, #1
 8018b3a:	d1c2      	bne.n	8018ac2 <_printf_float+0x2f2>
 8018b3c:	e6a3      	b.n	8018886 <_printf_float+0xb6>
 8018b3e:	2301      	movs	r3, #1
 8018b40:	4631      	mov	r1, r6
 8018b42:	4628      	mov	r0, r5
 8018b44:	9206      	str	r2, [sp, #24]
 8018b46:	47b8      	blx	r7
 8018b48:	3001      	adds	r0, #1
 8018b4a:	f43f ae9c 	beq.w	8018886 <_printf_float+0xb6>
 8018b4e:	9a06      	ldr	r2, [sp, #24]
 8018b50:	f10b 0b01 	add.w	fp, fp, #1
 8018b54:	e7bb      	b.n	8018ace <_printf_float+0x2fe>
 8018b56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b5a:	4631      	mov	r1, r6
 8018b5c:	4628      	mov	r0, r5
 8018b5e:	47b8      	blx	r7
 8018b60:	3001      	adds	r0, #1
 8018b62:	d1c0      	bne.n	8018ae6 <_printf_float+0x316>
 8018b64:	e68f      	b.n	8018886 <_printf_float+0xb6>
 8018b66:	9a06      	ldr	r2, [sp, #24]
 8018b68:	464b      	mov	r3, r9
 8018b6a:	4442      	add	r2, r8
 8018b6c:	4631      	mov	r1, r6
 8018b6e:	4628      	mov	r0, r5
 8018b70:	47b8      	blx	r7
 8018b72:	3001      	adds	r0, #1
 8018b74:	d1c3      	bne.n	8018afe <_printf_float+0x32e>
 8018b76:	e686      	b.n	8018886 <_printf_float+0xb6>
 8018b78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018b7c:	f1ba 0f01 	cmp.w	sl, #1
 8018b80:	dc01      	bgt.n	8018b86 <_printf_float+0x3b6>
 8018b82:	07db      	lsls	r3, r3, #31
 8018b84:	d536      	bpl.n	8018bf4 <_printf_float+0x424>
 8018b86:	2301      	movs	r3, #1
 8018b88:	4642      	mov	r2, r8
 8018b8a:	4631      	mov	r1, r6
 8018b8c:	4628      	mov	r0, r5
 8018b8e:	47b8      	blx	r7
 8018b90:	3001      	adds	r0, #1
 8018b92:	f43f ae78 	beq.w	8018886 <_printf_float+0xb6>
 8018b96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018b9a:	4631      	mov	r1, r6
 8018b9c:	4628      	mov	r0, r5
 8018b9e:	47b8      	blx	r7
 8018ba0:	3001      	adds	r0, #1
 8018ba2:	f43f ae70 	beq.w	8018886 <_printf_float+0xb6>
 8018ba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018baa:	2200      	movs	r2, #0
 8018bac:	2300      	movs	r3, #0
 8018bae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018bb2:	f7e7 ffb1 	bl	8000b18 <__aeabi_dcmpeq>
 8018bb6:	b9c0      	cbnz	r0, 8018bea <_printf_float+0x41a>
 8018bb8:	4653      	mov	r3, sl
 8018bba:	f108 0201 	add.w	r2, r8, #1
 8018bbe:	4631      	mov	r1, r6
 8018bc0:	4628      	mov	r0, r5
 8018bc2:	47b8      	blx	r7
 8018bc4:	3001      	adds	r0, #1
 8018bc6:	d10c      	bne.n	8018be2 <_printf_float+0x412>
 8018bc8:	e65d      	b.n	8018886 <_printf_float+0xb6>
 8018bca:	2301      	movs	r3, #1
 8018bcc:	465a      	mov	r2, fp
 8018bce:	4631      	mov	r1, r6
 8018bd0:	4628      	mov	r0, r5
 8018bd2:	47b8      	blx	r7
 8018bd4:	3001      	adds	r0, #1
 8018bd6:	f43f ae56 	beq.w	8018886 <_printf_float+0xb6>
 8018bda:	f108 0801 	add.w	r8, r8, #1
 8018bde:	45d0      	cmp	r8, sl
 8018be0:	dbf3      	blt.n	8018bca <_printf_float+0x3fa>
 8018be2:	464b      	mov	r3, r9
 8018be4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018be8:	e6df      	b.n	80189aa <_printf_float+0x1da>
 8018bea:	f04f 0800 	mov.w	r8, #0
 8018bee:	f104 0b1a 	add.w	fp, r4, #26
 8018bf2:	e7f4      	b.n	8018bde <_printf_float+0x40e>
 8018bf4:	2301      	movs	r3, #1
 8018bf6:	4642      	mov	r2, r8
 8018bf8:	e7e1      	b.n	8018bbe <_printf_float+0x3ee>
 8018bfa:	2301      	movs	r3, #1
 8018bfc:	464a      	mov	r2, r9
 8018bfe:	4631      	mov	r1, r6
 8018c00:	4628      	mov	r0, r5
 8018c02:	47b8      	blx	r7
 8018c04:	3001      	adds	r0, #1
 8018c06:	f43f ae3e 	beq.w	8018886 <_printf_float+0xb6>
 8018c0a:	f108 0801 	add.w	r8, r8, #1
 8018c0e:	68e3      	ldr	r3, [r4, #12]
 8018c10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018c12:	1a5b      	subs	r3, r3, r1
 8018c14:	4543      	cmp	r3, r8
 8018c16:	dcf0      	bgt.n	8018bfa <_printf_float+0x42a>
 8018c18:	e6fc      	b.n	8018a14 <_printf_float+0x244>
 8018c1a:	f04f 0800 	mov.w	r8, #0
 8018c1e:	f104 0919 	add.w	r9, r4, #25
 8018c22:	e7f4      	b.n	8018c0e <_printf_float+0x43e>

08018c24 <_printf_common>:
 8018c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c28:	4616      	mov	r6, r2
 8018c2a:	4698      	mov	r8, r3
 8018c2c:	688a      	ldr	r2, [r1, #8]
 8018c2e:	690b      	ldr	r3, [r1, #16]
 8018c30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018c34:	4293      	cmp	r3, r2
 8018c36:	bfb8      	it	lt
 8018c38:	4613      	movlt	r3, r2
 8018c3a:	6033      	str	r3, [r6, #0]
 8018c3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018c40:	4607      	mov	r7, r0
 8018c42:	460c      	mov	r4, r1
 8018c44:	b10a      	cbz	r2, 8018c4a <_printf_common+0x26>
 8018c46:	3301      	adds	r3, #1
 8018c48:	6033      	str	r3, [r6, #0]
 8018c4a:	6823      	ldr	r3, [r4, #0]
 8018c4c:	0699      	lsls	r1, r3, #26
 8018c4e:	bf42      	ittt	mi
 8018c50:	6833      	ldrmi	r3, [r6, #0]
 8018c52:	3302      	addmi	r3, #2
 8018c54:	6033      	strmi	r3, [r6, #0]
 8018c56:	6825      	ldr	r5, [r4, #0]
 8018c58:	f015 0506 	ands.w	r5, r5, #6
 8018c5c:	d106      	bne.n	8018c6c <_printf_common+0x48>
 8018c5e:	f104 0a19 	add.w	sl, r4, #25
 8018c62:	68e3      	ldr	r3, [r4, #12]
 8018c64:	6832      	ldr	r2, [r6, #0]
 8018c66:	1a9b      	subs	r3, r3, r2
 8018c68:	42ab      	cmp	r3, r5
 8018c6a:	dc26      	bgt.n	8018cba <_printf_common+0x96>
 8018c6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018c70:	6822      	ldr	r2, [r4, #0]
 8018c72:	3b00      	subs	r3, #0
 8018c74:	bf18      	it	ne
 8018c76:	2301      	movne	r3, #1
 8018c78:	0692      	lsls	r2, r2, #26
 8018c7a:	d42b      	bmi.n	8018cd4 <_printf_common+0xb0>
 8018c7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018c80:	4641      	mov	r1, r8
 8018c82:	4638      	mov	r0, r7
 8018c84:	47c8      	blx	r9
 8018c86:	3001      	adds	r0, #1
 8018c88:	d01e      	beq.n	8018cc8 <_printf_common+0xa4>
 8018c8a:	6823      	ldr	r3, [r4, #0]
 8018c8c:	6922      	ldr	r2, [r4, #16]
 8018c8e:	f003 0306 	and.w	r3, r3, #6
 8018c92:	2b04      	cmp	r3, #4
 8018c94:	bf02      	ittt	eq
 8018c96:	68e5      	ldreq	r5, [r4, #12]
 8018c98:	6833      	ldreq	r3, [r6, #0]
 8018c9a:	1aed      	subeq	r5, r5, r3
 8018c9c:	68a3      	ldr	r3, [r4, #8]
 8018c9e:	bf0c      	ite	eq
 8018ca0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018ca4:	2500      	movne	r5, #0
 8018ca6:	4293      	cmp	r3, r2
 8018ca8:	bfc4      	itt	gt
 8018caa:	1a9b      	subgt	r3, r3, r2
 8018cac:	18ed      	addgt	r5, r5, r3
 8018cae:	2600      	movs	r6, #0
 8018cb0:	341a      	adds	r4, #26
 8018cb2:	42b5      	cmp	r5, r6
 8018cb4:	d11a      	bne.n	8018cec <_printf_common+0xc8>
 8018cb6:	2000      	movs	r0, #0
 8018cb8:	e008      	b.n	8018ccc <_printf_common+0xa8>
 8018cba:	2301      	movs	r3, #1
 8018cbc:	4652      	mov	r2, sl
 8018cbe:	4641      	mov	r1, r8
 8018cc0:	4638      	mov	r0, r7
 8018cc2:	47c8      	blx	r9
 8018cc4:	3001      	adds	r0, #1
 8018cc6:	d103      	bne.n	8018cd0 <_printf_common+0xac>
 8018cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8018ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cd0:	3501      	adds	r5, #1
 8018cd2:	e7c6      	b.n	8018c62 <_printf_common+0x3e>
 8018cd4:	18e1      	adds	r1, r4, r3
 8018cd6:	1c5a      	adds	r2, r3, #1
 8018cd8:	2030      	movs	r0, #48	@ 0x30
 8018cda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018cde:	4422      	add	r2, r4
 8018ce0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018ce4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018ce8:	3302      	adds	r3, #2
 8018cea:	e7c7      	b.n	8018c7c <_printf_common+0x58>
 8018cec:	2301      	movs	r3, #1
 8018cee:	4622      	mov	r2, r4
 8018cf0:	4641      	mov	r1, r8
 8018cf2:	4638      	mov	r0, r7
 8018cf4:	47c8      	blx	r9
 8018cf6:	3001      	adds	r0, #1
 8018cf8:	d0e6      	beq.n	8018cc8 <_printf_common+0xa4>
 8018cfa:	3601      	adds	r6, #1
 8018cfc:	e7d9      	b.n	8018cb2 <_printf_common+0x8e>
	...

08018d00 <_printf_i>:
 8018d00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018d04:	7e0f      	ldrb	r7, [r1, #24]
 8018d06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018d08:	2f78      	cmp	r7, #120	@ 0x78
 8018d0a:	4691      	mov	r9, r2
 8018d0c:	4680      	mov	r8, r0
 8018d0e:	460c      	mov	r4, r1
 8018d10:	469a      	mov	sl, r3
 8018d12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018d16:	d807      	bhi.n	8018d28 <_printf_i+0x28>
 8018d18:	2f62      	cmp	r7, #98	@ 0x62
 8018d1a:	d80a      	bhi.n	8018d32 <_printf_i+0x32>
 8018d1c:	2f00      	cmp	r7, #0
 8018d1e:	f000 80d1 	beq.w	8018ec4 <_printf_i+0x1c4>
 8018d22:	2f58      	cmp	r7, #88	@ 0x58
 8018d24:	f000 80b8 	beq.w	8018e98 <_printf_i+0x198>
 8018d28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018d2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018d30:	e03a      	b.n	8018da8 <_printf_i+0xa8>
 8018d32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018d36:	2b15      	cmp	r3, #21
 8018d38:	d8f6      	bhi.n	8018d28 <_printf_i+0x28>
 8018d3a:	a101      	add	r1, pc, #4	@ (adr r1, 8018d40 <_printf_i+0x40>)
 8018d3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018d40:	08018d99 	.word	0x08018d99
 8018d44:	08018dad 	.word	0x08018dad
 8018d48:	08018d29 	.word	0x08018d29
 8018d4c:	08018d29 	.word	0x08018d29
 8018d50:	08018d29 	.word	0x08018d29
 8018d54:	08018d29 	.word	0x08018d29
 8018d58:	08018dad 	.word	0x08018dad
 8018d5c:	08018d29 	.word	0x08018d29
 8018d60:	08018d29 	.word	0x08018d29
 8018d64:	08018d29 	.word	0x08018d29
 8018d68:	08018d29 	.word	0x08018d29
 8018d6c:	08018eab 	.word	0x08018eab
 8018d70:	08018dd7 	.word	0x08018dd7
 8018d74:	08018e65 	.word	0x08018e65
 8018d78:	08018d29 	.word	0x08018d29
 8018d7c:	08018d29 	.word	0x08018d29
 8018d80:	08018ecd 	.word	0x08018ecd
 8018d84:	08018d29 	.word	0x08018d29
 8018d88:	08018dd7 	.word	0x08018dd7
 8018d8c:	08018d29 	.word	0x08018d29
 8018d90:	08018d29 	.word	0x08018d29
 8018d94:	08018e6d 	.word	0x08018e6d
 8018d98:	6833      	ldr	r3, [r6, #0]
 8018d9a:	1d1a      	adds	r2, r3, #4
 8018d9c:	681b      	ldr	r3, [r3, #0]
 8018d9e:	6032      	str	r2, [r6, #0]
 8018da0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018da4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018da8:	2301      	movs	r3, #1
 8018daa:	e09c      	b.n	8018ee6 <_printf_i+0x1e6>
 8018dac:	6833      	ldr	r3, [r6, #0]
 8018dae:	6820      	ldr	r0, [r4, #0]
 8018db0:	1d19      	adds	r1, r3, #4
 8018db2:	6031      	str	r1, [r6, #0]
 8018db4:	0606      	lsls	r6, r0, #24
 8018db6:	d501      	bpl.n	8018dbc <_printf_i+0xbc>
 8018db8:	681d      	ldr	r5, [r3, #0]
 8018dba:	e003      	b.n	8018dc4 <_printf_i+0xc4>
 8018dbc:	0645      	lsls	r5, r0, #25
 8018dbe:	d5fb      	bpl.n	8018db8 <_printf_i+0xb8>
 8018dc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018dc4:	2d00      	cmp	r5, #0
 8018dc6:	da03      	bge.n	8018dd0 <_printf_i+0xd0>
 8018dc8:	232d      	movs	r3, #45	@ 0x2d
 8018dca:	426d      	negs	r5, r5
 8018dcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018dd0:	4858      	ldr	r0, [pc, #352]	@ (8018f34 <_printf_i+0x234>)
 8018dd2:	230a      	movs	r3, #10
 8018dd4:	e011      	b.n	8018dfa <_printf_i+0xfa>
 8018dd6:	6821      	ldr	r1, [r4, #0]
 8018dd8:	6833      	ldr	r3, [r6, #0]
 8018dda:	0608      	lsls	r0, r1, #24
 8018ddc:	f853 5b04 	ldr.w	r5, [r3], #4
 8018de0:	d402      	bmi.n	8018de8 <_printf_i+0xe8>
 8018de2:	0649      	lsls	r1, r1, #25
 8018de4:	bf48      	it	mi
 8018de6:	b2ad      	uxthmi	r5, r5
 8018de8:	2f6f      	cmp	r7, #111	@ 0x6f
 8018dea:	4852      	ldr	r0, [pc, #328]	@ (8018f34 <_printf_i+0x234>)
 8018dec:	6033      	str	r3, [r6, #0]
 8018dee:	bf14      	ite	ne
 8018df0:	230a      	movne	r3, #10
 8018df2:	2308      	moveq	r3, #8
 8018df4:	2100      	movs	r1, #0
 8018df6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018dfa:	6866      	ldr	r6, [r4, #4]
 8018dfc:	60a6      	str	r6, [r4, #8]
 8018dfe:	2e00      	cmp	r6, #0
 8018e00:	db05      	blt.n	8018e0e <_printf_i+0x10e>
 8018e02:	6821      	ldr	r1, [r4, #0]
 8018e04:	432e      	orrs	r6, r5
 8018e06:	f021 0104 	bic.w	r1, r1, #4
 8018e0a:	6021      	str	r1, [r4, #0]
 8018e0c:	d04b      	beq.n	8018ea6 <_printf_i+0x1a6>
 8018e0e:	4616      	mov	r6, r2
 8018e10:	fbb5 f1f3 	udiv	r1, r5, r3
 8018e14:	fb03 5711 	mls	r7, r3, r1, r5
 8018e18:	5dc7      	ldrb	r7, [r0, r7]
 8018e1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018e1e:	462f      	mov	r7, r5
 8018e20:	42bb      	cmp	r3, r7
 8018e22:	460d      	mov	r5, r1
 8018e24:	d9f4      	bls.n	8018e10 <_printf_i+0x110>
 8018e26:	2b08      	cmp	r3, #8
 8018e28:	d10b      	bne.n	8018e42 <_printf_i+0x142>
 8018e2a:	6823      	ldr	r3, [r4, #0]
 8018e2c:	07df      	lsls	r7, r3, #31
 8018e2e:	d508      	bpl.n	8018e42 <_printf_i+0x142>
 8018e30:	6923      	ldr	r3, [r4, #16]
 8018e32:	6861      	ldr	r1, [r4, #4]
 8018e34:	4299      	cmp	r1, r3
 8018e36:	bfde      	ittt	le
 8018e38:	2330      	movle	r3, #48	@ 0x30
 8018e3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018e3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018e42:	1b92      	subs	r2, r2, r6
 8018e44:	6122      	str	r2, [r4, #16]
 8018e46:	f8cd a000 	str.w	sl, [sp]
 8018e4a:	464b      	mov	r3, r9
 8018e4c:	aa03      	add	r2, sp, #12
 8018e4e:	4621      	mov	r1, r4
 8018e50:	4640      	mov	r0, r8
 8018e52:	f7ff fee7 	bl	8018c24 <_printf_common>
 8018e56:	3001      	adds	r0, #1
 8018e58:	d14a      	bne.n	8018ef0 <_printf_i+0x1f0>
 8018e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8018e5e:	b004      	add	sp, #16
 8018e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e64:	6823      	ldr	r3, [r4, #0]
 8018e66:	f043 0320 	orr.w	r3, r3, #32
 8018e6a:	6023      	str	r3, [r4, #0]
 8018e6c:	4832      	ldr	r0, [pc, #200]	@ (8018f38 <_printf_i+0x238>)
 8018e6e:	2778      	movs	r7, #120	@ 0x78
 8018e70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018e74:	6823      	ldr	r3, [r4, #0]
 8018e76:	6831      	ldr	r1, [r6, #0]
 8018e78:	061f      	lsls	r7, r3, #24
 8018e7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8018e7e:	d402      	bmi.n	8018e86 <_printf_i+0x186>
 8018e80:	065f      	lsls	r7, r3, #25
 8018e82:	bf48      	it	mi
 8018e84:	b2ad      	uxthmi	r5, r5
 8018e86:	6031      	str	r1, [r6, #0]
 8018e88:	07d9      	lsls	r1, r3, #31
 8018e8a:	bf44      	itt	mi
 8018e8c:	f043 0320 	orrmi.w	r3, r3, #32
 8018e90:	6023      	strmi	r3, [r4, #0]
 8018e92:	b11d      	cbz	r5, 8018e9c <_printf_i+0x19c>
 8018e94:	2310      	movs	r3, #16
 8018e96:	e7ad      	b.n	8018df4 <_printf_i+0xf4>
 8018e98:	4826      	ldr	r0, [pc, #152]	@ (8018f34 <_printf_i+0x234>)
 8018e9a:	e7e9      	b.n	8018e70 <_printf_i+0x170>
 8018e9c:	6823      	ldr	r3, [r4, #0]
 8018e9e:	f023 0320 	bic.w	r3, r3, #32
 8018ea2:	6023      	str	r3, [r4, #0]
 8018ea4:	e7f6      	b.n	8018e94 <_printf_i+0x194>
 8018ea6:	4616      	mov	r6, r2
 8018ea8:	e7bd      	b.n	8018e26 <_printf_i+0x126>
 8018eaa:	6833      	ldr	r3, [r6, #0]
 8018eac:	6825      	ldr	r5, [r4, #0]
 8018eae:	6961      	ldr	r1, [r4, #20]
 8018eb0:	1d18      	adds	r0, r3, #4
 8018eb2:	6030      	str	r0, [r6, #0]
 8018eb4:	062e      	lsls	r6, r5, #24
 8018eb6:	681b      	ldr	r3, [r3, #0]
 8018eb8:	d501      	bpl.n	8018ebe <_printf_i+0x1be>
 8018eba:	6019      	str	r1, [r3, #0]
 8018ebc:	e002      	b.n	8018ec4 <_printf_i+0x1c4>
 8018ebe:	0668      	lsls	r0, r5, #25
 8018ec0:	d5fb      	bpl.n	8018eba <_printf_i+0x1ba>
 8018ec2:	8019      	strh	r1, [r3, #0]
 8018ec4:	2300      	movs	r3, #0
 8018ec6:	6123      	str	r3, [r4, #16]
 8018ec8:	4616      	mov	r6, r2
 8018eca:	e7bc      	b.n	8018e46 <_printf_i+0x146>
 8018ecc:	6833      	ldr	r3, [r6, #0]
 8018ece:	1d1a      	adds	r2, r3, #4
 8018ed0:	6032      	str	r2, [r6, #0]
 8018ed2:	681e      	ldr	r6, [r3, #0]
 8018ed4:	6862      	ldr	r2, [r4, #4]
 8018ed6:	2100      	movs	r1, #0
 8018ed8:	4630      	mov	r0, r6
 8018eda:	f7e7 f9a1 	bl	8000220 <memchr>
 8018ede:	b108      	cbz	r0, 8018ee4 <_printf_i+0x1e4>
 8018ee0:	1b80      	subs	r0, r0, r6
 8018ee2:	6060      	str	r0, [r4, #4]
 8018ee4:	6863      	ldr	r3, [r4, #4]
 8018ee6:	6123      	str	r3, [r4, #16]
 8018ee8:	2300      	movs	r3, #0
 8018eea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018eee:	e7aa      	b.n	8018e46 <_printf_i+0x146>
 8018ef0:	6923      	ldr	r3, [r4, #16]
 8018ef2:	4632      	mov	r2, r6
 8018ef4:	4649      	mov	r1, r9
 8018ef6:	4640      	mov	r0, r8
 8018ef8:	47d0      	blx	sl
 8018efa:	3001      	adds	r0, #1
 8018efc:	d0ad      	beq.n	8018e5a <_printf_i+0x15a>
 8018efe:	6823      	ldr	r3, [r4, #0]
 8018f00:	079b      	lsls	r3, r3, #30
 8018f02:	d413      	bmi.n	8018f2c <_printf_i+0x22c>
 8018f04:	68e0      	ldr	r0, [r4, #12]
 8018f06:	9b03      	ldr	r3, [sp, #12]
 8018f08:	4298      	cmp	r0, r3
 8018f0a:	bfb8      	it	lt
 8018f0c:	4618      	movlt	r0, r3
 8018f0e:	e7a6      	b.n	8018e5e <_printf_i+0x15e>
 8018f10:	2301      	movs	r3, #1
 8018f12:	4632      	mov	r2, r6
 8018f14:	4649      	mov	r1, r9
 8018f16:	4640      	mov	r0, r8
 8018f18:	47d0      	blx	sl
 8018f1a:	3001      	adds	r0, #1
 8018f1c:	d09d      	beq.n	8018e5a <_printf_i+0x15a>
 8018f1e:	3501      	adds	r5, #1
 8018f20:	68e3      	ldr	r3, [r4, #12]
 8018f22:	9903      	ldr	r1, [sp, #12]
 8018f24:	1a5b      	subs	r3, r3, r1
 8018f26:	42ab      	cmp	r3, r5
 8018f28:	dcf2      	bgt.n	8018f10 <_printf_i+0x210>
 8018f2a:	e7eb      	b.n	8018f04 <_printf_i+0x204>
 8018f2c:	2500      	movs	r5, #0
 8018f2e:	f104 0619 	add.w	r6, r4, #25
 8018f32:	e7f5      	b.n	8018f20 <_printf_i+0x220>
 8018f34:	0801d846 	.word	0x0801d846
 8018f38:	0801d857 	.word	0x0801d857

08018f3c <std>:
 8018f3c:	2300      	movs	r3, #0
 8018f3e:	b510      	push	{r4, lr}
 8018f40:	4604      	mov	r4, r0
 8018f42:	e9c0 3300 	strd	r3, r3, [r0]
 8018f46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018f4a:	6083      	str	r3, [r0, #8]
 8018f4c:	8181      	strh	r1, [r0, #12]
 8018f4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8018f50:	81c2      	strh	r2, [r0, #14]
 8018f52:	6183      	str	r3, [r0, #24]
 8018f54:	4619      	mov	r1, r3
 8018f56:	2208      	movs	r2, #8
 8018f58:	305c      	adds	r0, #92	@ 0x5c
 8018f5a:	f000 f966 	bl	801922a <memset>
 8018f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8018f94 <std+0x58>)
 8018f60:	6263      	str	r3, [r4, #36]	@ 0x24
 8018f62:	4b0d      	ldr	r3, [pc, #52]	@ (8018f98 <std+0x5c>)
 8018f64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018f66:	4b0d      	ldr	r3, [pc, #52]	@ (8018f9c <std+0x60>)
 8018f68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8018fa0 <std+0x64>)
 8018f6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8018f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8018fa4 <std+0x68>)
 8018f70:	6224      	str	r4, [r4, #32]
 8018f72:	429c      	cmp	r4, r3
 8018f74:	d006      	beq.n	8018f84 <std+0x48>
 8018f76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018f7a:	4294      	cmp	r4, r2
 8018f7c:	d002      	beq.n	8018f84 <std+0x48>
 8018f7e:	33d0      	adds	r3, #208	@ 0xd0
 8018f80:	429c      	cmp	r4, r3
 8018f82:	d105      	bne.n	8018f90 <std+0x54>
 8018f84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f8c:	f000 b9ca 	b.w	8019324 <__retarget_lock_init_recursive>
 8018f90:	bd10      	pop	{r4, pc}
 8018f92:	bf00      	nop
 8018f94:	08019171 	.word	0x08019171
 8018f98:	08019193 	.word	0x08019193
 8018f9c:	080191cb 	.word	0x080191cb
 8018fa0:	080191ef 	.word	0x080191ef
 8018fa4:	20003d94 	.word	0x20003d94

08018fa8 <stdio_exit_handler>:
 8018fa8:	4a02      	ldr	r2, [pc, #8]	@ (8018fb4 <stdio_exit_handler+0xc>)
 8018faa:	4903      	ldr	r1, [pc, #12]	@ (8018fb8 <stdio_exit_handler+0x10>)
 8018fac:	4803      	ldr	r0, [pc, #12]	@ (8018fbc <stdio_exit_handler+0x14>)
 8018fae:	f000 b869 	b.w	8019084 <_fwalk_sglue>
 8018fb2:	bf00      	nop
 8018fb4:	200001a0 	.word	0x200001a0
 8018fb8:	0801aca5 	.word	0x0801aca5
 8018fbc:	200001b0 	.word	0x200001b0

08018fc0 <cleanup_stdio>:
 8018fc0:	6841      	ldr	r1, [r0, #4]
 8018fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8018ff4 <cleanup_stdio+0x34>)
 8018fc4:	4299      	cmp	r1, r3
 8018fc6:	b510      	push	{r4, lr}
 8018fc8:	4604      	mov	r4, r0
 8018fca:	d001      	beq.n	8018fd0 <cleanup_stdio+0x10>
 8018fcc:	f001 fe6a 	bl	801aca4 <_fflush_r>
 8018fd0:	68a1      	ldr	r1, [r4, #8]
 8018fd2:	4b09      	ldr	r3, [pc, #36]	@ (8018ff8 <cleanup_stdio+0x38>)
 8018fd4:	4299      	cmp	r1, r3
 8018fd6:	d002      	beq.n	8018fde <cleanup_stdio+0x1e>
 8018fd8:	4620      	mov	r0, r4
 8018fda:	f001 fe63 	bl	801aca4 <_fflush_r>
 8018fde:	68e1      	ldr	r1, [r4, #12]
 8018fe0:	4b06      	ldr	r3, [pc, #24]	@ (8018ffc <cleanup_stdio+0x3c>)
 8018fe2:	4299      	cmp	r1, r3
 8018fe4:	d004      	beq.n	8018ff0 <cleanup_stdio+0x30>
 8018fe6:	4620      	mov	r0, r4
 8018fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018fec:	f001 be5a 	b.w	801aca4 <_fflush_r>
 8018ff0:	bd10      	pop	{r4, pc}
 8018ff2:	bf00      	nop
 8018ff4:	20003d94 	.word	0x20003d94
 8018ff8:	20003dfc 	.word	0x20003dfc
 8018ffc:	20003e64 	.word	0x20003e64

08019000 <global_stdio_init.part.0>:
 8019000:	b510      	push	{r4, lr}
 8019002:	4b0b      	ldr	r3, [pc, #44]	@ (8019030 <global_stdio_init.part.0+0x30>)
 8019004:	4c0b      	ldr	r4, [pc, #44]	@ (8019034 <global_stdio_init.part.0+0x34>)
 8019006:	4a0c      	ldr	r2, [pc, #48]	@ (8019038 <global_stdio_init.part.0+0x38>)
 8019008:	601a      	str	r2, [r3, #0]
 801900a:	4620      	mov	r0, r4
 801900c:	2200      	movs	r2, #0
 801900e:	2104      	movs	r1, #4
 8019010:	f7ff ff94 	bl	8018f3c <std>
 8019014:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019018:	2201      	movs	r2, #1
 801901a:	2109      	movs	r1, #9
 801901c:	f7ff ff8e 	bl	8018f3c <std>
 8019020:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019024:	2202      	movs	r2, #2
 8019026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801902a:	2112      	movs	r1, #18
 801902c:	f7ff bf86 	b.w	8018f3c <std>
 8019030:	20003ecc 	.word	0x20003ecc
 8019034:	20003d94 	.word	0x20003d94
 8019038:	08018fa9 	.word	0x08018fa9

0801903c <__sfp_lock_acquire>:
 801903c:	4801      	ldr	r0, [pc, #4]	@ (8019044 <__sfp_lock_acquire+0x8>)
 801903e:	f000 b972 	b.w	8019326 <__retarget_lock_acquire_recursive>
 8019042:	bf00      	nop
 8019044:	20003ed5 	.word	0x20003ed5

08019048 <__sfp_lock_release>:
 8019048:	4801      	ldr	r0, [pc, #4]	@ (8019050 <__sfp_lock_release+0x8>)
 801904a:	f000 b96d 	b.w	8019328 <__retarget_lock_release_recursive>
 801904e:	bf00      	nop
 8019050:	20003ed5 	.word	0x20003ed5

08019054 <__sinit>:
 8019054:	b510      	push	{r4, lr}
 8019056:	4604      	mov	r4, r0
 8019058:	f7ff fff0 	bl	801903c <__sfp_lock_acquire>
 801905c:	6a23      	ldr	r3, [r4, #32]
 801905e:	b11b      	cbz	r3, 8019068 <__sinit+0x14>
 8019060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019064:	f7ff bff0 	b.w	8019048 <__sfp_lock_release>
 8019068:	4b04      	ldr	r3, [pc, #16]	@ (801907c <__sinit+0x28>)
 801906a:	6223      	str	r3, [r4, #32]
 801906c:	4b04      	ldr	r3, [pc, #16]	@ (8019080 <__sinit+0x2c>)
 801906e:	681b      	ldr	r3, [r3, #0]
 8019070:	2b00      	cmp	r3, #0
 8019072:	d1f5      	bne.n	8019060 <__sinit+0xc>
 8019074:	f7ff ffc4 	bl	8019000 <global_stdio_init.part.0>
 8019078:	e7f2      	b.n	8019060 <__sinit+0xc>
 801907a:	bf00      	nop
 801907c:	08018fc1 	.word	0x08018fc1
 8019080:	20003ecc 	.word	0x20003ecc

08019084 <_fwalk_sglue>:
 8019084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019088:	4607      	mov	r7, r0
 801908a:	4688      	mov	r8, r1
 801908c:	4614      	mov	r4, r2
 801908e:	2600      	movs	r6, #0
 8019090:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019094:	f1b9 0901 	subs.w	r9, r9, #1
 8019098:	d505      	bpl.n	80190a6 <_fwalk_sglue+0x22>
 801909a:	6824      	ldr	r4, [r4, #0]
 801909c:	2c00      	cmp	r4, #0
 801909e:	d1f7      	bne.n	8019090 <_fwalk_sglue+0xc>
 80190a0:	4630      	mov	r0, r6
 80190a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80190a6:	89ab      	ldrh	r3, [r5, #12]
 80190a8:	2b01      	cmp	r3, #1
 80190aa:	d907      	bls.n	80190bc <_fwalk_sglue+0x38>
 80190ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80190b0:	3301      	adds	r3, #1
 80190b2:	d003      	beq.n	80190bc <_fwalk_sglue+0x38>
 80190b4:	4629      	mov	r1, r5
 80190b6:	4638      	mov	r0, r7
 80190b8:	47c0      	blx	r8
 80190ba:	4306      	orrs	r6, r0
 80190bc:	3568      	adds	r5, #104	@ 0x68
 80190be:	e7e9      	b.n	8019094 <_fwalk_sglue+0x10>

080190c0 <sniprintf>:
 80190c0:	b40c      	push	{r2, r3}
 80190c2:	b530      	push	{r4, r5, lr}
 80190c4:	4b18      	ldr	r3, [pc, #96]	@ (8019128 <sniprintf+0x68>)
 80190c6:	1e0c      	subs	r4, r1, #0
 80190c8:	681d      	ldr	r5, [r3, #0]
 80190ca:	b09d      	sub	sp, #116	@ 0x74
 80190cc:	da08      	bge.n	80190e0 <sniprintf+0x20>
 80190ce:	238b      	movs	r3, #139	@ 0x8b
 80190d0:	602b      	str	r3, [r5, #0]
 80190d2:	f04f 30ff 	mov.w	r0, #4294967295
 80190d6:	b01d      	add	sp, #116	@ 0x74
 80190d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80190dc:	b002      	add	sp, #8
 80190de:	4770      	bx	lr
 80190e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80190e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80190e8:	f04f 0300 	mov.w	r3, #0
 80190ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80190ee:	bf14      	ite	ne
 80190f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80190f4:	4623      	moveq	r3, r4
 80190f6:	9304      	str	r3, [sp, #16]
 80190f8:	9307      	str	r3, [sp, #28]
 80190fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80190fe:	9002      	str	r0, [sp, #8]
 8019100:	9006      	str	r0, [sp, #24]
 8019102:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019106:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019108:	ab21      	add	r3, sp, #132	@ 0x84
 801910a:	a902      	add	r1, sp, #8
 801910c:	4628      	mov	r0, r5
 801910e:	9301      	str	r3, [sp, #4]
 8019110:	f001 fc48 	bl	801a9a4 <_svfiprintf_r>
 8019114:	1c43      	adds	r3, r0, #1
 8019116:	bfbc      	itt	lt
 8019118:	238b      	movlt	r3, #139	@ 0x8b
 801911a:	602b      	strlt	r3, [r5, #0]
 801911c:	2c00      	cmp	r4, #0
 801911e:	d0da      	beq.n	80190d6 <sniprintf+0x16>
 8019120:	9b02      	ldr	r3, [sp, #8]
 8019122:	2200      	movs	r2, #0
 8019124:	701a      	strb	r2, [r3, #0]
 8019126:	e7d6      	b.n	80190d6 <sniprintf+0x16>
 8019128:	200001ac 	.word	0x200001ac

0801912c <siprintf>:
 801912c:	b40e      	push	{r1, r2, r3}
 801912e:	b510      	push	{r4, lr}
 8019130:	b09d      	sub	sp, #116	@ 0x74
 8019132:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019134:	9002      	str	r0, [sp, #8]
 8019136:	9006      	str	r0, [sp, #24]
 8019138:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801913c:	480a      	ldr	r0, [pc, #40]	@ (8019168 <siprintf+0x3c>)
 801913e:	9107      	str	r1, [sp, #28]
 8019140:	9104      	str	r1, [sp, #16]
 8019142:	490a      	ldr	r1, [pc, #40]	@ (801916c <siprintf+0x40>)
 8019144:	f853 2b04 	ldr.w	r2, [r3], #4
 8019148:	9105      	str	r1, [sp, #20]
 801914a:	2400      	movs	r4, #0
 801914c:	a902      	add	r1, sp, #8
 801914e:	6800      	ldr	r0, [r0, #0]
 8019150:	9301      	str	r3, [sp, #4]
 8019152:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019154:	f001 fc26 	bl	801a9a4 <_svfiprintf_r>
 8019158:	9b02      	ldr	r3, [sp, #8]
 801915a:	701c      	strb	r4, [r3, #0]
 801915c:	b01d      	add	sp, #116	@ 0x74
 801915e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019162:	b003      	add	sp, #12
 8019164:	4770      	bx	lr
 8019166:	bf00      	nop
 8019168:	200001ac 	.word	0x200001ac
 801916c:	ffff0208 	.word	0xffff0208

08019170 <__sread>:
 8019170:	b510      	push	{r4, lr}
 8019172:	460c      	mov	r4, r1
 8019174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019178:	f000 f886 	bl	8019288 <_read_r>
 801917c:	2800      	cmp	r0, #0
 801917e:	bfab      	itete	ge
 8019180:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019182:	89a3      	ldrhlt	r3, [r4, #12]
 8019184:	181b      	addge	r3, r3, r0
 8019186:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801918a:	bfac      	ite	ge
 801918c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801918e:	81a3      	strhlt	r3, [r4, #12]
 8019190:	bd10      	pop	{r4, pc}

08019192 <__swrite>:
 8019192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019196:	461f      	mov	r7, r3
 8019198:	898b      	ldrh	r3, [r1, #12]
 801919a:	05db      	lsls	r3, r3, #23
 801919c:	4605      	mov	r5, r0
 801919e:	460c      	mov	r4, r1
 80191a0:	4616      	mov	r6, r2
 80191a2:	d505      	bpl.n	80191b0 <__swrite+0x1e>
 80191a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191a8:	2302      	movs	r3, #2
 80191aa:	2200      	movs	r2, #0
 80191ac:	f000 f85a 	bl	8019264 <_lseek_r>
 80191b0:	89a3      	ldrh	r3, [r4, #12]
 80191b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80191b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80191ba:	81a3      	strh	r3, [r4, #12]
 80191bc:	4632      	mov	r2, r6
 80191be:	463b      	mov	r3, r7
 80191c0:	4628      	mov	r0, r5
 80191c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191c6:	f000 b871 	b.w	80192ac <_write_r>

080191ca <__sseek>:
 80191ca:	b510      	push	{r4, lr}
 80191cc:	460c      	mov	r4, r1
 80191ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191d2:	f000 f847 	bl	8019264 <_lseek_r>
 80191d6:	1c43      	adds	r3, r0, #1
 80191d8:	89a3      	ldrh	r3, [r4, #12]
 80191da:	bf15      	itete	ne
 80191dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80191de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80191e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80191e6:	81a3      	strheq	r3, [r4, #12]
 80191e8:	bf18      	it	ne
 80191ea:	81a3      	strhne	r3, [r4, #12]
 80191ec:	bd10      	pop	{r4, pc}

080191ee <__sclose>:
 80191ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80191f2:	f000 b827 	b.w	8019244 <_close_r>

080191f6 <memmove>:
 80191f6:	4288      	cmp	r0, r1
 80191f8:	b510      	push	{r4, lr}
 80191fa:	eb01 0402 	add.w	r4, r1, r2
 80191fe:	d902      	bls.n	8019206 <memmove+0x10>
 8019200:	4284      	cmp	r4, r0
 8019202:	4623      	mov	r3, r4
 8019204:	d807      	bhi.n	8019216 <memmove+0x20>
 8019206:	1e43      	subs	r3, r0, #1
 8019208:	42a1      	cmp	r1, r4
 801920a:	d008      	beq.n	801921e <memmove+0x28>
 801920c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019210:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019214:	e7f8      	b.n	8019208 <memmove+0x12>
 8019216:	4402      	add	r2, r0
 8019218:	4601      	mov	r1, r0
 801921a:	428a      	cmp	r2, r1
 801921c:	d100      	bne.n	8019220 <memmove+0x2a>
 801921e:	bd10      	pop	{r4, pc}
 8019220:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019224:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019228:	e7f7      	b.n	801921a <memmove+0x24>

0801922a <memset>:
 801922a:	4402      	add	r2, r0
 801922c:	4603      	mov	r3, r0
 801922e:	4293      	cmp	r3, r2
 8019230:	d100      	bne.n	8019234 <memset+0xa>
 8019232:	4770      	bx	lr
 8019234:	f803 1b01 	strb.w	r1, [r3], #1
 8019238:	e7f9      	b.n	801922e <memset+0x4>
	...

0801923c <_localeconv_r>:
 801923c:	4800      	ldr	r0, [pc, #0]	@ (8019240 <_localeconv_r+0x4>)
 801923e:	4770      	bx	lr
 8019240:	200002ec 	.word	0x200002ec

08019244 <_close_r>:
 8019244:	b538      	push	{r3, r4, r5, lr}
 8019246:	4d06      	ldr	r5, [pc, #24]	@ (8019260 <_close_r+0x1c>)
 8019248:	2300      	movs	r3, #0
 801924a:	4604      	mov	r4, r0
 801924c:	4608      	mov	r0, r1
 801924e:	602b      	str	r3, [r5, #0]
 8019250:	f7ec f99e 	bl	8005590 <_close>
 8019254:	1c43      	adds	r3, r0, #1
 8019256:	d102      	bne.n	801925e <_close_r+0x1a>
 8019258:	682b      	ldr	r3, [r5, #0]
 801925a:	b103      	cbz	r3, 801925e <_close_r+0x1a>
 801925c:	6023      	str	r3, [r4, #0]
 801925e:	bd38      	pop	{r3, r4, r5, pc}
 8019260:	20003ed0 	.word	0x20003ed0

08019264 <_lseek_r>:
 8019264:	b538      	push	{r3, r4, r5, lr}
 8019266:	4d07      	ldr	r5, [pc, #28]	@ (8019284 <_lseek_r+0x20>)
 8019268:	4604      	mov	r4, r0
 801926a:	4608      	mov	r0, r1
 801926c:	4611      	mov	r1, r2
 801926e:	2200      	movs	r2, #0
 8019270:	602a      	str	r2, [r5, #0]
 8019272:	461a      	mov	r2, r3
 8019274:	f7ec f9b3 	bl	80055de <_lseek>
 8019278:	1c43      	adds	r3, r0, #1
 801927a:	d102      	bne.n	8019282 <_lseek_r+0x1e>
 801927c:	682b      	ldr	r3, [r5, #0]
 801927e:	b103      	cbz	r3, 8019282 <_lseek_r+0x1e>
 8019280:	6023      	str	r3, [r4, #0]
 8019282:	bd38      	pop	{r3, r4, r5, pc}
 8019284:	20003ed0 	.word	0x20003ed0

08019288 <_read_r>:
 8019288:	b538      	push	{r3, r4, r5, lr}
 801928a:	4d07      	ldr	r5, [pc, #28]	@ (80192a8 <_read_r+0x20>)
 801928c:	4604      	mov	r4, r0
 801928e:	4608      	mov	r0, r1
 8019290:	4611      	mov	r1, r2
 8019292:	2200      	movs	r2, #0
 8019294:	602a      	str	r2, [r5, #0]
 8019296:	461a      	mov	r2, r3
 8019298:	f7ec f941 	bl	800551e <_read>
 801929c:	1c43      	adds	r3, r0, #1
 801929e:	d102      	bne.n	80192a6 <_read_r+0x1e>
 80192a0:	682b      	ldr	r3, [r5, #0]
 80192a2:	b103      	cbz	r3, 80192a6 <_read_r+0x1e>
 80192a4:	6023      	str	r3, [r4, #0]
 80192a6:	bd38      	pop	{r3, r4, r5, pc}
 80192a8:	20003ed0 	.word	0x20003ed0

080192ac <_write_r>:
 80192ac:	b538      	push	{r3, r4, r5, lr}
 80192ae:	4d07      	ldr	r5, [pc, #28]	@ (80192cc <_write_r+0x20>)
 80192b0:	4604      	mov	r4, r0
 80192b2:	4608      	mov	r0, r1
 80192b4:	4611      	mov	r1, r2
 80192b6:	2200      	movs	r2, #0
 80192b8:	602a      	str	r2, [r5, #0]
 80192ba:	461a      	mov	r2, r3
 80192bc:	f7ec f94c 	bl	8005558 <_write>
 80192c0:	1c43      	adds	r3, r0, #1
 80192c2:	d102      	bne.n	80192ca <_write_r+0x1e>
 80192c4:	682b      	ldr	r3, [r5, #0]
 80192c6:	b103      	cbz	r3, 80192ca <_write_r+0x1e>
 80192c8:	6023      	str	r3, [r4, #0]
 80192ca:	bd38      	pop	{r3, r4, r5, pc}
 80192cc:	20003ed0 	.word	0x20003ed0

080192d0 <__errno>:
 80192d0:	4b01      	ldr	r3, [pc, #4]	@ (80192d8 <__errno+0x8>)
 80192d2:	6818      	ldr	r0, [r3, #0]
 80192d4:	4770      	bx	lr
 80192d6:	bf00      	nop
 80192d8:	200001ac 	.word	0x200001ac

080192dc <__libc_init_array>:
 80192dc:	b570      	push	{r4, r5, r6, lr}
 80192de:	4d0d      	ldr	r5, [pc, #52]	@ (8019314 <__libc_init_array+0x38>)
 80192e0:	4c0d      	ldr	r4, [pc, #52]	@ (8019318 <__libc_init_array+0x3c>)
 80192e2:	1b64      	subs	r4, r4, r5
 80192e4:	10a4      	asrs	r4, r4, #2
 80192e6:	2600      	movs	r6, #0
 80192e8:	42a6      	cmp	r6, r4
 80192ea:	d109      	bne.n	8019300 <__libc_init_array+0x24>
 80192ec:	4d0b      	ldr	r5, [pc, #44]	@ (801931c <__libc_init_array+0x40>)
 80192ee:	4c0c      	ldr	r4, [pc, #48]	@ (8019320 <__libc_init_array+0x44>)
 80192f0:	f002 f84e 	bl	801b390 <_init>
 80192f4:	1b64      	subs	r4, r4, r5
 80192f6:	10a4      	asrs	r4, r4, #2
 80192f8:	2600      	movs	r6, #0
 80192fa:	42a6      	cmp	r6, r4
 80192fc:	d105      	bne.n	801930a <__libc_init_array+0x2e>
 80192fe:	bd70      	pop	{r4, r5, r6, pc}
 8019300:	f855 3b04 	ldr.w	r3, [r5], #4
 8019304:	4798      	blx	r3
 8019306:	3601      	adds	r6, #1
 8019308:	e7ee      	b.n	80192e8 <__libc_init_array+0xc>
 801930a:	f855 3b04 	ldr.w	r3, [r5], #4
 801930e:	4798      	blx	r3
 8019310:	3601      	adds	r6, #1
 8019312:	e7f2      	b.n	80192fa <__libc_init_array+0x1e>
 8019314:	0801dbb4 	.word	0x0801dbb4
 8019318:	0801dbb4 	.word	0x0801dbb4
 801931c:	0801dbb4 	.word	0x0801dbb4
 8019320:	0801dbb8 	.word	0x0801dbb8

08019324 <__retarget_lock_init_recursive>:
 8019324:	4770      	bx	lr

08019326 <__retarget_lock_acquire_recursive>:
 8019326:	4770      	bx	lr

08019328 <__retarget_lock_release_recursive>:
 8019328:	4770      	bx	lr

0801932a <memcpy>:
 801932a:	440a      	add	r2, r1
 801932c:	4291      	cmp	r1, r2
 801932e:	f100 33ff 	add.w	r3, r0, #4294967295
 8019332:	d100      	bne.n	8019336 <memcpy+0xc>
 8019334:	4770      	bx	lr
 8019336:	b510      	push	{r4, lr}
 8019338:	f811 4b01 	ldrb.w	r4, [r1], #1
 801933c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019340:	4291      	cmp	r1, r2
 8019342:	d1f9      	bne.n	8019338 <memcpy+0xe>
 8019344:	bd10      	pop	{r4, pc}

08019346 <quorem>:
 8019346:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801934a:	6903      	ldr	r3, [r0, #16]
 801934c:	690c      	ldr	r4, [r1, #16]
 801934e:	42a3      	cmp	r3, r4
 8019350:	4607      	mov	r7, r0
 8019352:	db7e      	blt.n	8019452 <quorem+0x10c>
 8019354:	3c01      	subs	r4, #1
 8019356:	f101 0814 	add.w	r8, r1, #20
 801935a:	00a3      	lsls	r3, r4, #2
 801935c:	f100 0514 	add.w	r5, r0, #20
 8019360:	9300      	str	r3, [sp, #0]
 8019362:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019366:	9301      	str	r3, [sp, #4]
 8019368:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801936c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019370:	3301      	adds	r3, #1
 8019372:	429a      	cmp	r2, r3
 8019374:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019378:	fbb2 f6f3 	udiv	r6, r2, r3
 801937c:	d32e      	bcc.n	80193dc <quorem+0x96>
 801937e:	f04f 0a00 	mov.w	sl, #0
 8019382:	46c4      	mov	ip, r8
 8019384:	46ae      	mov	lr, r5
 8019386:	46d3      	mov	fp, sl
 8019388:	f85c 3b04 	ldr.w	r3, [ip], #4
 801938c:	b298      	uxth	r0, r3
 801938e:	fb06 a000 	mla	r0, r6, r0, sl
 8019392:	0c02      	lsrs	r2, r0, #16
 8019394:	0c1b      	lsrs	r3, r3, #16
 8019396:	fb06 2303 	mla	r3, r6, r3, r2
 801939a:	f8de 2000 	ldr.w	r2, [lr]
 801939e:	b280      	uxth	r0, r0
 80193a0:	b292      	uxth	r2, r2
 80193a2:	1a12      	subs	r2, r2, r0
 80193a4:	445a      	add	r2, fp
 80193a6:	f8de 0000 	ldr.w	r0, [lr]
 80193aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80193ae:	b29b      	uxth	r3, r3
 80193b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80193b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80193b8:	b292      	uxth	r2, r2
 80193ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80193be:	45e1      	cmp	r9, ip
 80193c0:	f84e 2b04 	str.w	r2, [lr], #4
 80193c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80193c8:	d2de      	bcs.n	8019388 <quorem+0x42>
 80193ca:	9b00      	ldr	r3, [sp, #0]
 80193cc:	58eb      	ldr	r3, [r5, r3]
 80193ce:	b92b      	cbnz	r3, 80193dc <quorem+0x96>
 80193d0:	9b01      	ldr	r3, [sp, #4]
 80193d2:	3b04      	subs	r3, #4
 80193d4:	429d      	cmp	r5, r3
 80193d6:	461a      	mov	r2, r3
 80193d8:	d32f      	bcc.n	801943a <quorem+0xf4>
 80193da:	613c      	str	r4, [r7, #16]
 80193dc:	4638      	mov	r0, r7
 80193de:	f001 f97d 	bl	801a6dc <__mcmp>
 80193e2:	2800      	cmp	r0, #0
 80193e4:	db25      	blt.n	8019432 <quorem+0xec>
 80193e6:	4629      	mov	r1, r5
 80193e8:	2000      	movs	r0, #0
 80193ea:	f858 2b04 	ldr.w	r2, [r8], #4
 80193ee:	f8d1 c000 	ldr.w	ip, [r1]
 80193f2:	fa1f fe82 	uxth.w	lr, r2
 80193f6:	fa1f f38c 	uxth.w	r3, ip
 80193fa:	eba3 030e 	sub.w	r3, r3, lr
 80193fe:	4403      	add	r3, r0
 8019400:	0c12      	lsrs	r2, r2, #16
 8019402:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019406:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801940a:	b29b      	uxth	r3, r3
 801940c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019410:	45c1      	cmp	r9, r8
 8019412:	f841 3b04 	str.w	r3, [r1], #4
 8019416:	ea4f 4022 	mov.w	r0, r2, asr #16
 801941a:	d2e6      	bcs.n	80193ea <quorem+0xa4>
 801941c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019420:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019424:	b922      	cbnz	r2, 8019430 <quorem+0xea>
 8019426:	3b04      	subs	r3, #4
 8019428:	429d      	cmp	r5, r3
 801942a:	461a      	mov	r2, r3
 801942c:	d30b      	bcc.n	8019446 <quorem+0x100>
 801942e:	613c      	str	r4, [r7, #16]
 8019430:	3601      	adds	r6, #1
 8019432:	4630      	mov	r0, r6
 8019434:	b003      	add	sp, #12
 8019436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801943a:	6812      	ldr	r2, [r2, #0]
 801943c:	3b04      	subs	r3, #4
 801943e:	2a00      	cmp	r2, #0
 8019440:	d1cb      	bne.n	80193da <quorem+0x94>
 8019442:	3c01      	subs	r4, #1
 8019444:	e7c6      	b.n	80193d4 <quorem+0x8e>
 8019446:	6812      	ldr	r2, [r2, #0]
 8019448:	3b04      	subs	r3, #4
 801944a:	2a00      	cmp	r2, #0
 801944c:	d1ef      	bne.n	801942e <quorem+0xe8>
 801944e:	3c01      	subs	r4, #1
 8019450:	e7ea      	b.n	8019428 <quorem+0xe2>
 8019452:	2000      	movs	r0, #0
 8019454:	e7ee      	b.n	8019434 <quorem+0xee>
	...

08019458 <_dtoa_r>:
 8019458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801945c:	69c7      	ldr	r7, [r0, #28]
 801945e:	b097      	sub	sp, #92	@ 0x5c
 8019460:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019464:	ec55 4b10 	vmov	r4, r5, d0
 8019468:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801946a:	9107      	str	r1, [sp, #28]
 801946c:	4681      	mov	r9, r0
 801946e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019470:	9311      	str	r3, [sp, #68]	@ 0x44
 8019472:	b97f      	cbnz	r7, 8019494 <_dtoa_r+0x3c>
 8019474:	2010      	movs	r0, #16
 8019476:	f000 fe09 	bl	801a08c <malloc>
 801947a:	4602      	mov	r2, r0
 801947c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019480:	b920      	cbnz	r0, 801948c <_dtoa_r+0x34>
 8019482:	4ba9      	ldr	r3, [pc, #676]	@ (8019728 <_dtoa_r+0x2d0>)
 8019484:	21ef      	movs	r1, #239	@ 0xef
 8019486:	48a9      	ldr	r0, [pc, #676]	@ (801972c <_dtoa_r+0x2d4>)
 8019488:	f001 fc44 	bl	801ad14 <__assert_func>
 801948c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019490:	6007      	str	r7, [r0, #0]
 8019492:	60c7      	str	r7, [r0, #12]
 8019494:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019498:	6819      	ldr	r1, [r3, #0]
 801949a:	b159      	cbz	r1, 80194b4 <_dtoa_r+0x5c>
 801949c:	685a      	ldr	r2, [r3, #4]
 801949e:	604a      	str	r2, [r1, #4]
 80194a0:	2301      	movs	r3, #1
 80194a2:	4093      	lsls	r3, r2
 80194a4:	608b      	str	r3, [r1, #8]
 80194a6:	4648      	mov	r0, r9
 80194a8:	f000 fee6 	bl	801a278 <_Bfree>
 80194ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80194b0:	2200      	movs	r2, #0
 80194b2:	601a      	str	r2, [r3, #0]
 80194b4:	1e2b      	subs	r3, r5, #0
 80194b6:	bfb9      	ittee	lt
 80194b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80194bc:	9305      	strlt	r3, [sp, #20]
 80194be:	2300      	movge	r3, #0
 80194c0:	6033      	strge	r3, [r6, #0]
 80194c2:	9f05      	ldr	r7, [sp, #20]
 80194c4:	4b9a      	ldr	r3, [pc, #616]	@ (8019730 <_dtoa_r+0x2d8>)
 80194c6:	bfbc      	itt	lt
 80194c8:	2201      	movlt	r2, #1
 80194ca:	6032      	strlt	r2, [r6, #0]
 80194cc:	43bb      	bics	r3, r7
 80194ce:	d112      	bne.n	80194f6 <_dtoa_r+0x9e>
 80194d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80194d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80194d6:	6013      	str	r3, [r2, #0]
 80194d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80194dc:	4323      	orrs	r3, r4
 80194de:	f000 855a 	beq.w	8019f96 <_dtoa_r+0xb3e>
 80194e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80194e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019744 <_dtoa_r+0x2ec>
 80194e8:	2b00      	cmp	r3, #0
 80194ea:	f000 855c 	beq.w	8019fa6 <_dtoa_r+0xb4e>
 80194ee:	f10a 0303 	add.w	r3, sl, #3
 80194f2:	f000 bd56 	b.w	8019fa2 <_dtoa_r+0xb4a>
 80194f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80194fa:	2200      	movs	r2, #0
 80194fc:	ec51 0b17 	vmov	r0, r1, d7
 8019500:	2300      	movs	r3, #0
 8019502:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8019506:	f7e7 fb07 	bl	8000b18 <__aeabi_dcmpeq>
 801950a:	4680      	mov	r8, r0
 801950c:	b158      	cbz	r0, 8019526 <_dtoa_r+0xce>
 801950e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019510:	2301      	movs	r3, #1
 8019512:	6013      	str	r3, [r2, #0]
 8019514:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019516:	b113      	cbz	r3, 801951e <_dtoa_r+0xc6>
 8019518:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801951a:	4b86      	ldr	r3, [pc, #536]	@ (8019734 <_dtoa_r+0x2dc>)
 801951c:	6013      	str	r3, [r2, #0]
 801951e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019748 <_dtoa_r+0x2f0>
 8019522:	f000 bd40 	b.w	8019fa6 <_dtoa_r+0xb4e>
 8019526:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801952a:	aa14      	add	r2, sp, #80	@ 0x50
 801952c:	a915      	add	r1, sp, #84	@ 0x54
 801952e:	4648      	mov	r0, r9
 8019530:	f001 f984 	bl	801a83c <__d2b>
 8019534:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019538:	9002      	str	r0, [sp, #8]
 801953a:	2e00      	cmp	r6, #0
 801953c:	d078      	beq.n	8019630 <_dtoa_r+0x1d8>
 801953e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019540:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019548:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801954c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019550:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019554:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019558:	4619      	mov	r1, r3
 801955a:	2200      	movs	r2, #0
 801955c:	4b76      	ldr	r3, [pc, #472]	@ (8019738 <_dtoa_r+0x2e0>)
 801955e:	f7e6 febb 	bl	80002d8 <__aeabi_dsub>
 8019562:	a36b      	add	r3, pc, #428	@ (adr r3, 8019710 <_dtoa_r+0x2b8>)
 8019564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019568:	f7e7 f86e 	bl	8000648 <__aeabi_dmul>
 801956c:	a36a      	add	r3, pc, #424	@ (adr r3, 8019718 <_dtoa_r+0x2c0>)
 801956e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019572:	f7e6 feb3 	bl	80002dc <__adddf3>
 8019576:	4604      	mov	r4, r0
 8019578:	4630      	mov	r0, r6
 801957a:	460d      	mov	r5, r1
 801957c:	f7e6 fffa 	bl	8000574 <__aeabi_i2d>
 8019580:	a367      	add	r3, pc, #412	@ (adr r3, 8019720 <_dtoa_r+0x2c8>)
 8019582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019586:	f7e7 f85f 	bl	8000648 <__aeabi_dmul>
 801958a:	4602      	mov	r2, r0
 801958c:	460b      	mov	r3, r1
 801958e:	4620      	mov	r0, r4
 8019590:	4629      	mov	r1, r5
 8019592:	f7e6 fea3 	bl	80002dc <__adddf3>
 8019596:	4604      	mov	r4, r0
 8019598:	460d      	mov	r5, r1
 801959a:	f7e7 fb05 	bl	8000ba8 <__aeabi_d2iz>
 801959e:	2200      	movs	r2, #0
 80195a0:	4607      	mov	r7, r0
 80195a2:	2300      	movs	r3, #0
 80195a4:	4620      	mov	r0, r4
 80195a6:	4629      	mov	r1, r5
 80195a8:	f7e7 fac0 	bl	8000b2c <__aeabi_dcmplt>
 80195ac:	b140      	cbz	r0, 80195c0 <_dtoa_r+0x168>
 80195ae:	4638      	mov	r0, r7
 80195b0:	f7e6 ffe0 	bl	8000574 <__aeabi_i2d>
 80195b4:	4622      	mov	r2, r4
 80195b6:	462b      	mov	r3, r5
 80195b8:	f7e7 faae 	bl	8000b18 <__aeabi_dcmpeq>
 80195bc:	b900      	cbnz	r0, 80195c0 <_dtoa_r+0x168>
 80195be:	3f01      	subs	r7, #1
 80195c0:	2f16      	cmp	r7, #22
 80195c2:	d852      	bhi.n	801966a <_dtoa_r+0x212>
 80195c4:	4b5d      	ldr	r3, [pc, #372]	@ (801973c <_dtoa_r+0x2e4>)
 80195c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80195ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80195d2:	f7e7 faab 	bl	8000b2c <__aeabi_dcmplt>
 80195d6:	2800      	cmp	r0, #0
 80195d8:	d049      	beq.n	801966e <_dtoa_r+0x216>
 80195da:	3f01      	subs	r7, #1
 80195dc:	2300      	movs	r3, #0
 80195de:	9310      	str	r3, [sp, #64]	@ 0x40
 80195e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80195e2:	1b9b      	subs	r3, r3, r6
 80195e4:	1e5a      	subs	r2, r3, #1
 80195e6:	bf45      	ittet	mi
 80195e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80195ec:	9300      	strmi	r3, [sp, #0]
 80195ee:	2300      	movpl	r3, #0
 80195f0:	2300      	movmi	r3, #0
 80195f2:	9206      	str	r2, [sp, #24]
 80195f4:	bf54      	ite	pl
 80195f6:	9300      	strpl	r3, [sp, #0]
 80195f8:	9306      	strmi	r3, [sp, #24]
 80195fa:	2f00      	cmp	r7, #0
 80195fc:	db39      	blt.n	8019672 <_dtoa_r+0x21a>
 80195fe:	9b06      	ldr	r3, [sp, #24]
 8019600:	970d      	str	r7, [sp, #52]	@ 0x34
 8019602:	443b      	add	r3, r7
 8019604:	9306      	str	r3, [sp, #24]
 8019606:	2300      	movs	r3, #0
 8019608:	9308      	str	r3, [sp, #32]
 801960a:	9b07      	ldr	r3, [sp, #28]
 801960c:	2b09      	cmp	r3, #9
 801960e:	d863      	bhi.n	80196d8 <_dtoa_r+0x280>
 8019610:	2b05      	cmp	r3, #5
 8019612:	bfc4      	itt	gt
 8019614:	3b04      	subgt	r3, #4
 8019616:	9307      	strgt	r3, [sp, #28]
 8019618:	9b07      	ldr	r3, [sp, #28]
 801961a:	f1a3 0302 	sub.w	r3, r3, #2
 801961e:	bfcc      	ite	gt
 8019620:	2400      	movgt	r4, #0
 8019622:	2401      	movle	r4, #1
 8019624:	2b03      	cmp	r3, #3
 8019626:	d863      	bhi.n	80196f0 <_dtoa_r+0x298>
 8019628:	e8df f003 	tbb	[pc, r3]
 801962c:	2b375452 	.word	0x2b375452
 8019630:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019634:	441e      	add	r6, r3
 8019636:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801963a:	2b20      	cmp	r3, #32
 801963c:	bfc1      	itttt	gt
 801963e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019642:	409f      	lslgt	r7, r3
 8019644:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019648:	fa24 f303 	lsrgt.w	r3, r4, r3
 801964c:	bfd6      	itet	le
 801964e:	f1c3 0320 	rsble	r3, r3, #32
 8019652:	ea47 0003 	orrgt.w	r0, r7, r3
 8019656:	fa04 f003 	lslle.w	r0, r4, r3
 801965a:	f7e6 ff7b 	bl	8000554 <__aeabi_ui2d>
 801965e:	2201      	movs	r2, #1
 8019660:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019664:	3e01      	subs	r6, #1
 8019666:	9212      	str	r2, [sp, #72]	@ 0x48
 8019668:	e776      	b.n	8019558 <_dtoa_r+0x100>
 801966a:	2301      	movs	r3, #1
 801966c:	e7b7      	b.n	80195de <_dtoa_r+0x186>
 801966e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019670:	e7b6      	b.n	80195e0 <_dtoa_r+0x188>
 8019672:	9b00      	ldr	r3, [sp, #0]
 8019674:	1bdb      	subs	r3, r3, r7
 8019676:	9300      	str	r3, [sp, #0]
 8019678:	427b      	negs	r3, r7
 801967a:	9308      	str	r3, [sp, #32]
 801967c:	2300      	movs	r3, #0
 801967e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019680:	e7c3      	b.n	801960a <_dtoa_r+0x1b2>
 8019682:	2301      	movs	r3, #1
 8019684:	9309      	str	r3, [sp, #36]	@ 0x24
 8019686:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019688:	eb07 0b03 	add.w	fp, r7, r3
 801968c:	f10b 0301 	add.w	r3, fp, #1
 8019690:	2b01      	cmp	r3, #1
 8019692:	9303      	str	r3, [sp, #12]
 8019694:	bfb8      	it	lt
 8019696:	2301      	movlt	r3, #1
 8019698:	e006      	b.n	80196a8 <_dtoa_r+0x250>
 801969a:	2301      	movs	r3, #1
 801969c:	9309      	str	r3, [sp, #36]	@ 0x24
 801969e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80196a0:	2b00      	cmp	r3, #0
 80196a2:	dd28      	ble.n	80196f6 <_dtoa_r+0x29e>
 80196a4:	469b      	mov	fp, r3
 80196a6:	9303      	str	r3, [sp, #12]
 80196a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80196ac:	2100      	movs	r1, #0
 80196ae:	2204      	movs	r2, #4
 80196b0:	f102 0514 	add.w	r5, r2, #20
 80196b4:	429d      	cmp	r5, r3
 80196b6:	d926      	bls.n	8019706 <_dtoa_r+0x2ae>
 80196b8:	6041      	str	r1, [r0, #4]
 80196ba:	4648      	mov	r0, r9
 80196bc:	f000 fd9c 	bl	801a1f8 <_Balloc>
 80196c0:	4682      	mov	sl, r0
 80196c2:	2800      	cmp	r0, #0
 80196c4:	d142      	bne.n	801974c <_dtoa_r+0x2f4>
 80196c6:	4b1e      	ldr	r3, [pc, #120]	@ (8019740 <_dtoa_r+0x2e8>)
 80196c8:	4602      	mov	r2, r0
 80196ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80196ce:	e6da      	b.n	8019486 <_dtoa_r+0x2e>
 80196d0:	2300      	movs	r3, #0
 80196d2:	e7e3      	b.n	801969c <_dtoa_r+0x244>
 80196d4:	2300      	movs	r3, #0
 80196d6:	e7d5      	b.n	8019684 <_dtoa_r+0x22c>
 80196d8:	2401      	movs	r4, #1
 80196da:	2300      	movs	r3, #0
 80196dc:	9307      	str	r3, [sp, #28]
 80196de:	9409      	str	r4, [sp, #36]	@ 0x24
 80196e0:	f04f 3bff 	mov.w	fp, #4294967295
 80196e4:	2200      	movs	r2, #0
 80196e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80196ea:	2312      	movs	r3, #18
 80196ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80196ee:	e7db      	b.n	80196a8 <_dtoa_r+0x250>
 80196f0:	2301      	movs	r3, #1
 80196f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80196f4:	e7f4      	b.n	80196e0 <_dtoa_r+0x288>
 80196f6:	f04f 0b01 	mov.w	fp, #1
 80196fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80196fe:	465b      	mov	r3, fp
 8019700:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019704:	e7d0      	b.n	80196a8 <_dtoa_r+0x250>
 8019706:	3101      	adds	r1, #1
 8019708:	0052      	lsls	r2, r2, #1
 801970a:	e7d1      	b.n	80196b0 <_dtoa_r+0x258>
 801970c:	f3af 8000 	nop.w
 8019710:	636f4361 	.word	0x636f4361
 8019714:	3fd287a7 	.word	0x3fd287a7
 8019718:	8b60c8b3 	.word	0x8b60c8b3
 801971c:	3fc68a28 	.word	0x3fc68a28
 8019720:	509f79fb 	.word	0x509f79fb
 8019724:	3fd34413 	.word	0x3fd34413
 8019728:	0801d875 	.word	0x0801d875
 801972c:	0801d88c 	.word	0x0801d88c
 8019730:	7ff00000 	.word	0x7ff00000
 8019734:	0801d845 	.word	0x0801d845
 8019738:	3ff80000 	.word	0x3ff80000
 801973c:	0801d9e0 	.word	0x0801d9e0
 8019740:	0801d8e4 	.word	0x0801d8e4
 8019744:	0801d871 	.word	0x0801d871
 8019748:	0801d844 	.word	0x0801d844
 801974c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019750:	6018      	str	r0, [r3, #0]
 8019752:	9b03      	ldr	r3, [sp, #12]
 8019754:	2b0e      	cmp	r3, #14
 8019756:	f200 80a1 	bhi.w	801989c <_dtoa_r+0x444>
 801975a:	2c00      	cmp	r4, #0
 801975c:	f000 809e 	beq.w	801989c <_dtoa_r+0x444>
 8019760:	2f00      	cmp	r7, #0
 8019762:	dd33      	ble.n	80197cc <_dtoa_r+0x374>
 8019764:	4b9c      	ldr	r3, [pc, #624]	@ (80199d8 <_dtoa_r+0x580>)
 8019766:	f007 020f 	and.w	r2, r7, #15
 801976a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801976e:	ed93 7b00 	vldr	d7, [r3]
 8019772:	05f8      	lsls	r0, r7, #23
 8019774:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019778:	ea4f 1427 	mov.w	r4, r7, asr #4
 801977c:	d516      	bpl.n	80197ac <_dtoa_r+0x354>
 801977e:	4b97      	ldr	r3, [pc, #604]	@ (80199dc <_dtoa_r+0x584>)
 8019780:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019784:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019788:	f7e7 f888 	bl	800089c <__aeabi_ddiv>
 801978c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019790:	f004 040f 	and.w	r4, r4, #15
 8019794:	2603      	movs	r6, #3
 8019796:	4d91      	ldr	r5, [pc, #580]	@ (80199dc <_dtoa_r+0x584>)
 8019798:	b954      	cbnz	r4, 80197b0 <_dtoa_r+0x358>
 801979a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801979e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80197a2:	f7e7 f87b 	bl	800089c <__aeabi_ddiv>
 80197a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80197aa:	e028      	b.n	80197fe <_dtoa_r+0x3a6>
 80197ac:	2602      	movs	r6, #2
 80197ae:	e7f2      	b.n	8019796 <_dtoa_r+0x33e>
 80197b0:	07e1      	lsls	r1, r4, #31
 80197b2:	d508      	bpl.n	80197c6 <_dtoa_r+0x36e>
 80197b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80197b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80197bc:	f7e6 ff44 	bl	8000648 <__aeabi_dmul>
 80197c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80197c4:	3601      	adds	r6, #1
 80197c6:	1064      	asrs	r4, r4, #1
 80197c8:	3508      	adds	r5, #8
 80197ca:	e7e5      	b.n	8019798 <_dtoa_r+0x340>
 80197cc:	f000 80af 	beq.w	801992e <_dtoa_r+0x4d6>
 80197d0:	427c      	negs	r4, r7
 80197d2:	4b81      	ldr	r3, [pc, #516]	@ (80199d8 <_dtoa_r+0x580>)
 80197d4:	4d81      	ldr	r5, [pc, #516]	@ (80199dc <_dtoa_r+0x584>)
 80197d6:	f004 020f 	and.w	r2, r4, #15
 80197da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80197de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80197e6:	f7e6 ff2f 	bl	8000648 <__aeabi_dmul>
 80197ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80197ee:	1124      	asrs	r4, r4, #4
 80197f0:	2300      	movs	r3, #0
 80197f2:	2602      	movs	r6, #2
 80197f4:	2c00      	cmp	r4, #0
 80197f6:	f040 808f 	bne.w	8019918 <_dtoa_r+0x4c0>
 80197fa:	2b00      	cmp	r3, #0
 80197fc:	d1d3      	bne.n	80197a6 <_dtoa_r+0x34e>
 80197fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019800:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019804:	2b00      	cmp	r3, #0
 8019806:	f000 8094 	beq.w	8019932 <_dtoa_r+0x4da>
 801980a:	4b75      	ldr	r3, [pc, #468]	@ (80199e0 <_dtoa_r+0x588>)
 801980c:	2200      	movs	r2, #0
 801980e:	4620      	mov	r0, r4
 8019810:	4629      	mov	r1, r5
 8019812:	f7e7 f98b 	bl	8000b2c <__aeabi_dcmplt>
 8019816:	2800      	cmp	r0, #0
 8019818:	f000 808b 	beq.w	8019932 <_dtoa_r+0x4da>
 801981c:	9b03      	ldr	r3, [sp, #12]
 801981e:	2b00      	cmp	r3, #0
 8019820:	f000 8087 	beq.w	8019932 <_dtoa_r+0x4da>
 8019824:	f1bb 0f00 	cmp.w	fp, #0
 8019828:	dd34      	ble.n	8019894 <_dtoa_r+0x43c>
 801982a:	4620      	mov	r0, r4
 801982c:	4b6d      	ldr	r3, [pc, #436]	@ (80199e4 <_dtoa_r+0x58c>)
 801982e:	2200      	movs	r2, #0
 8019830:	4629      	mov	r1, r5
 8019832:	f7e6 ff09 	bl	8000648 <__aeabi_dmul>
 8019836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801983a:	f107 38ff 	add.w	r8, r7, #4294967295
 801983e:	3601      	adds	r6, #1
 8019840:	465c      	mov	r4, fp
 8019842:	4630      	mov	r0, r6
 8019844:	f7e6 fe96 	bl	8000574 <__aeabi_i2d>
 8019848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801984c:	f7e6 fefc 	bl	8000648 <__aeabi_dmul>
 8019850:	4b65      	ldr	r3, [pc, #404]	@ (80199e8 <_dtoa_r+0x590>)
 8019852:	2200      	movs	r2, #0
 8019854:	f7e6 fd42 	bl	80002dc <__adddf3>
 8019858:	4605      	mov	r5, r0
 801985a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801985e:	2c00      	cmp	r4, #0
 8019860:	d16a      	bne.n	8019938 <_dtoa_r+0x4e0>
 8019862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019866:	4b61      	ldr	r3, [pc, #388]	@ (80199ec <_dtoa_r+0x594>)
 8019868:	2200      	movs	r2, #0
 801986a:	f7e6 fd35 	bl	80002d8 <__aeabi_dsub>
 801986e:	4602      	mov	r2, r0
 8019870:	460b      	mov	r3, r1
 8019872:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019876:	462a      	mov	r2, r5
 8019878:	4633      	mov	r3, r6
 801987a:	f7e7 f975 	bl	8000b68 <__aeabi_dcmpgt>
 801987e:	2800      	cmp	r0, #0
 8019880:	f040 8298 	bne.w	8019db4 <_dtoa_r+0x95c>
 8019884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019888:	462a      	mov	r2, r5
 801988a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801988e:	f7e7 f94d 	bl	8000b2c <__aeabi_dcmplt>
 8019892:	bb38      	cbnz	r0, 80198e4 <_dtoa_r+0x48c>
 8019894:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019898:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801989c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801989e:	2b00      	cmp	r3, #0
 80198a0:	f2c0 8157 	blt.w	8019b52 <_dtoa_r+0x6fa>
 80198a4:	2f0e      	cmp	r7, #14
 80198a6:	f300 8154 	bgt.w	8019b52 <_dtoa_r+0x6fa>
 80198aa:	4b4b      	ldr	r3, [pc, #300]	@ (80199d8 <_dtoa_r+0x580>)
 80198ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80198b0:	ed93 7b00 	vldr	d7, [r3]
 80198b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80198b6:	2b00      	cmp	r3, #0
 80198b8:	ed8d 7b00 	vstr	d7, [sp]
 80198bc:	f280 80e5 	bge.w	8019a8a <_dtoa_r+0x632>
 80198c0:	9b03      	ldr	r3, [sp, #12]
 80198c2:	2b00      	cmp	r3, #0
 80198c4:	f300 80e1 	bgt.w	8019a8a <_dtoa_r+0x632>
 80198c8:	d10c      	bne.n	80198e4 <_dtoa_r+0x48c>
 80198ca:	4b48      	ldr	r3, [pc, #288]	@ (80199ec <_dtoa_r+0x594>)
 80198cc:	2200      	movs	r2, #0
 80198ce:	ec51 0b17 	vmov	r0, r1, d7
 80198d2:	f7e6 feb9 	bl	8000648 <__aeabi_dmul>
 80198d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80198da:	f7e7 f93b 	bl	8000b54 <__aeabi_dcmpge>
 80198de:	2800      	cmp	r0, #0
 80198e0:	f000 8266 	beq.w	8019db0 <_dtoa_r+0x958>
 80198e4:	2400      	movs	r4, #0
 80198e6:	4625      	mov	r5, r4
 80198e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80198ea:	4656      	mov	r6, sl
 80198ec:	ea6f 0803 	mvn.w	r8, r3
 80198f0:	2700      	movs	r7, #0
 80198f2:	4621      	mov	r1, r4
 80198f4:	4648      	mov	r0, r9
 80198f6:	f000 fcbf 	bl	801a278 <_Bfree>
 80198fa:	2d00      	cmp	r5, #0
 80198fc:	f000 80bd 	beq.w	8019a7a <_dtoa_r+0x622>
 8019900:	b12f      	cbz	r7, 801990e <_dtoa_r+0x4b6>
 8019902:	42af      	cmp	r7, r5
 8019904:	d003      	beq.n	801990e <_dtoa_r+0x4b6>
 8019906:	4639      	mov	r1, r7
 8019908:	4648      	mov	r0, r9
 801990a:	f000 fcb5 	bl	801a278 <_Bfree>
 801990e:	4629      	mov	r1, r5
 8019910:	4648      	mov	r0, r9
 8019912:	f000 fcb1 	bl	801a278 <_Bfree>
 8019916:	e0b0      	b.n	8019a7a <_dtoa_r+0x622>
 8019918:	07e2      	lsls	r2, r4, #31
 801991a:	d505      	bpl.n	8019928 <_dtoa_r+0x4d0>
 801991c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019920:	f7e6 fe92 	bl	8000648 <__aeabi_dmul>
 8019924:	3601      	adds	r6, #1
 8019926:	2301      	movs	r3, #1
 8019928:	1064      	asrs	r4, r4, #1
 801992a:	3508      	adds	r5, #8
 801992c:	e762      	b.n	80197f4 <_dtoa_r+0x39c>
 801992e:	2602      	movs	r6, #2
 8019930:	e765      	b.n	80197fe <_dtoa_r+0x3a6>
 8019932:	9c03      	ldr	r4, [sp, #12]
 8019934:	46b8      	mov	r8, r7
 8019936:	e784      	b.n	8019842 <_dtoa_r+0x3ea>
 8019938:	4b27      	ldr	r3, [pc, #156]	@ (80199d8 <_dtoa_r+0x580>)
 801993a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801993c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019940:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019944:	4454      	add	r4, sl
 8019946:	2900      	cmp	r1, #0
 8019948:	d054      	beq.n	80199f4 <_dtoa_r+0x59c>
 801994a:	4929      	ldr	r1, [pc, #164]	@ (80199f0 <_dtoa_r+0x598>)
 801994c:	2000      	movs	r0, #0
 801994e:	f7e6 ffa5 	bl	800089c <__aeabi_ddiv>
 8019952:	4633      	mov	r3, r6
 8019954:	462a      	mov	r2, r5
 8019956:	f7e6 fcbf 	bl	80002d8 <__aeabi_dsub>
 801995a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801995e:	4656      	mov	r6, sl
 8019960:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019964:	f7e7 f920 	bl	8000ba8 <__aeabi_d2iz>
 8019968:	4605      	mov	r5, r0
 801996a:	f7e6 fe03 	bl	8000574 <__aeabi_i2d>
 801996e:	4602      	mov	r2, r0
 8019970:	460b      	mov	r3, r1
 8019972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019976:	f7e6 fcaf 	bl	80002d8 <__aeabi_dsub>
 801997a:	3530      	adds	r5, #48	@ 0x30
 801997c:	4602      	mov	r2, r0
 801997e:	460b      	mov	r3, r1
 8019980:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019984:	f806 5b01 	strb.w	r5, [r6], #1
 8019988:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801998c:	f7e7 f8ce 	bl	8000b2c <__aeabi_dcmplt>
 8019990:	2800      	cmp	r0, #0
 8019992:	d172      	bne.n	8019a7a <_dtoa_r+0x622>
 8019994:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019998:	4911      	ldr	r1, [pc, #68]	@ (80199e0 <_dtoa_r+0x588>)
 801999a:	2000      	movs	r0, #0
 801999c:	f7e6 fc9c 	bl	80002d8 <__aeabi_dsub>
 80199a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80199a4:	f7e7 f8c2 	bl	8000b2c <__aeabi_dcmplt>
 80199a8:	2800      	cmp	r0, #0
 80199aa:	f040 80b4 	bne.w	8019b16 <_dtoa_r+0x6be>
 80199ae:	42a6      	cmp	r6, r4
 80199b0:	f43f af70 	beq.w	8019894 <_dtoa_r+0x43c>
 80199b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80199b8:	4b0a      	ldr	r3, [pc, #40]	@ (80199e4 <_dtoa_r+0x58c>)
 80199ba:	2200      	movs	r2, #0
 80199bc:	f7e6 fe44 	bl	8000648 <__aeabi_dmul>
 80199c0:	4b08      	ldr	r3, [pc, #32]	@ (80199e4 <_dtoa_r+0x58c>)
 80199c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80199c6:	2200      	movs	r2, #0
 80199c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80199cc:	f7e6 fe3c 	bl	8000648 <__aeabi_dmul>
 80199d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80199d4:	e7c4      	b.n	8019960 <_dtoa_r+0x508>
 80199d6:	bf00      	nop
 80199d8:	0801d9e0 	.word	0x0801d9e0
 80199dc:	0801d9b8 	.word	0x0801d9b8
 80199e0:	3ff00000 	.word	0x3ff00000
 80199e4:	40240000 	.word	0x40240000
 80199e8:	401c0000 	.word	0x401c0000
 80199ec:	40140000 	.word	0x40140000
 80199f0:	3fe00000 	.word	0x3fe00000
 80199f4:	4631      	mov	r1, r6
 80199f6:	4628      	mov	r0, r5
 80199f8:	f7e6 fe26 	bl	8000648 <__aeabi_dmul>
 80199fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019a00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8019a02:	4656      	mov	r6, sl
 8019a04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a08:	f7e7 f8ce 	bl	8000ba8 <__aeabi_d2iz>
 8019a0c:	4605      	mov	r5, r0
 8019a0e:	f7e6 fdb1 	bl	8000574 <__aeabi_i2d>
 8019a12:	4602      	mov	r2, r0
 8019a14:	460b      	mov	r3, r1
 8019a16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a1a:	f7e6 fc5d 	bl	80002d8 <__aeabi_dsub>
 8019a1e:	3530      	adds	r5, #48	@ 0x30
 8019a20:	f806 5b01 	strb.w	r5, [r6], #1
 8019a24:	4602      	mov	r2, r0
 8019a26:	460b      	mov	r3, r1
 8019a28:	42a6      	cmp	r6, r4
 8019a2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019a2e:	f04f 0200 	mov.w	r2, #0
 8019a32:	d124      	bne.n	8019a7e <_dtoa_r+0x626>
 8019a34:	4baf      	ldr	r3, [pc, #700]	@ (8019cf4 <_dtoa_r+0x89c>)
 8019a36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019a3a:	f7e6 fc4f 	bl	80002dc <__adddf3>
 8019a3e:	4602      	mov	r2, r0
 8019a40:	460b      	mov	r3, r1
 8019a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a46:	f7e7 f88f 	bl	8000b68 <__aeabi_dcmpgt>
 8019a4a:	2800      	cmp	r0, #0
 8019a4c:	d163      	bne.n	8019b16 <_dtoa_r+0x6be>
 8019a4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019a52:	49a8      	ldr	r1, [pc, #672]	@ (8019cf4 <_dtoa_r+0x89c>)
 8019a54:	2000      	movs	r0, #0
 8019a56:	f7e6 fc3f 	bl	80002d8 <__aeabi_dsub>
 8019a5a:	4602      	mov	r2, r0
 8019a5c:	460b      	mov	r3, r1
 8019a5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019a62:	f7e7 f863 	bl	8000b2c <__aeabi_dcmplt>
 8019a66:	2800      	cmp	r0, #0
 8019a68:	f43f af14 	beq.w	8019894 <_dtoa_r+0x43c>
 8019a6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019a6e:	1e73      	subs	r3, r6, #1
 8019a70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019a72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019a76:	2b30      	cmp	r3, #48	@ 0x30
 8019a78:	d0f8      	beq.n	8019a6c <_dtoa_r+0x614>
 8019a7a:	4647      	mov	r7, r8
 8019a7c:	e03b      	b.n	8019af6 <_dtoa_r+0x69e>
 8019a7e:	4b9e      	ldr	r3, [pc, #632]	@ (8019cf8 <_dtoa_r+0x8a0>)
 8019a80:	f7e6 fde2 	bl	8000648 <__aeabi_dmul>
 8019a84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019a88:	e7bc      	b.n	8019a04 <_dtoa_r+0x5ac>
 8019a8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019a8e:	4656      	mov	r6, sl
 8019a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019a94:	4620      	mov	r0, r4
 8019a96:	4629      	mov	r1, r5
 8019a98:	f7e6 ff00 	bl	800089c <__aeabi_ddiv>
 8019a9c:	f7e7 f884 	bl	8000ba8 <__aeabi_d2iz>
 8019aa0:	4680      	mov	r8, r0
 8019aa2:	f7e6 fd67 	bl	8000574 <__aeabi_i2d>
 8019aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019aaa:	f7e6 fdcd 	bl	8000648 <__aeabi_dmul>
 8019aae:	4602      	mov	r2, r0
 8019ab0:	460b      	mov	r3, r1
 8019ab2:	4620      	mov	r0, r4
 8019ab4:	4629      	mov	r1, r5
 8019ab6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8019aba:	f7e6 fc0d 	bl	80002d8 <__aeabi_dsub>
 8019abe:	f806 4b01 	strb.w	r4, [r6], #1
 8019ac2:	9d03      	ldr	r5, [sp, #12]
 8019ac4:	eba6 040a 	sub.w	r4, r6, sl
 8019ac8:	42a5      	cmp	r5, r4
 8019aca:	4602      	mov	r2, r0
 8019acc:	460b      	mov	r3, r1
 8019ace:	d133      	bne.n	8019b38 <_dtoa_r+0x6e0>
 8019ad0:	f7e6 fc04 	bl	80002dc <__adddf3>
 8019ad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ad8:	4604      	mov	r4, r0
 8019ada:	460d      	mov	r5, r1
 8019adc:	f7e7 f844 	bl	8000b68 <__aeabi_dcmpgt>
 8019ae0:	b9c0      	cbnz	r0, 8019b14 <_dtoa_r+0x6bc>
 8019ae2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ae6:	4620      	mov	r0, r4
 8019ae8:	4629      	mov	r1, r5
 8019aea:	f7e7 f815 	bl	8000b18 <__aeabi_dcmpeq>
 8019aee:	b110      	cbz	r0, 8019af6 <_dtoa_r+0x69e>
 8019af0:	f018 0f01 	tst.w	r8, #1
 8019af4:	d10e      	bne.n	8019b14 <_dtoa_r+0x6bc>
 8019af6:	9902      	ldr	r1, [sp, #8]
 8019af8:	4648      	mov	r0, r9
 8019afa:	f000 fbbd 	bl	801a278 <_Bfree>
 8019afe:	2300      	movs	r3, #0
 8019b00:	7033      	strb	r3, [r6, #0]
 8019b02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019b04:	3701      	adds	r7, #1
 8019b06:	601f      	str	r7, [r3, #0]
 8019b08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019b0a:	2b00      	cmp	r3, #0
 8019b0c:	f000 824b 	beq.w	8019fa6 <_dtoa_r+0xb4e>
 8019b10:	601e      	str	r6, [r3, #0]
 8019b12:	e248      	b.n	8019fa6 <_dtoa_r+0xb4e>
 8019b14:	46b8      	mov	r8, r7
 8019b16:	4633      	mov	r3, r6
 8019b18:	461e      	mov	r6, r3
 8019b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019b1e:	2a39      	cmp	r2, #57	@ 0x39
 8019b20:	d106      	bne.n	8019b30 <_dtoa_r+0x6d8>
 8019b22:	459a      	cmp	sl, r3
 8019b24:	d1f8      	bne.n	8019b18 <_dtoa_r+0x6c0>
 8019b26:	2230      	movs	r2, #48	@ 0x30
 8019b28:	f108 0801 	add.w	r8, r8, #1
 8019b2c:	f88a 2000 	strb.w	r2, [sl]
 8019b30:	781a      	ldrb	r2, [r3, #0]
 8019b32:	3201      	adds	r2, #1
 8019b34:	701a      	strb	r2, [r3, #0]
 8019b36:	e7a0      	b.n	8019a7a <_dtoa_r+0x622>
 8019b38:	4b6f      	ldr	r3, [pc, #444]	@ (8019cf8 <_dtoa_r+0x8a0>)
 8019b3a:	2200      	movs	r2, #0
 8019b3c:	f7e6 fd84 	bl	8000648 <__aeabi_dmul>
 8019b40:	2200      	movs	r2, #0
 8019b42:	2300      	movs	r3, #0
 8019b44:	4604      	mov	r4, r0
 8019b46:	460d      	mov	r5, r1
 8019b48:	f7e6 ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 8019b4c:	2800      	cmp	r0, #0
 8019b4e:	d09f      	beq.n	8019a90 <_dtoa_r+0x638>
 8019b50:	e7d1      	b.n	8019af6 <_dtoa_r+0x69e>
 8019b52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019b54:	2a00      	cmp	r2, #0
 8019b56:	f000 80ea 	beq.w	8019d2e <_dtoa_r+0x8d6>
 8019b5a:	9a07      	ldr	r2, [sp, #28]
 8019b5c:	2a01      	cmp	r2, #1
 8019b5e:	f300 80cd 	bgt.w	8019cfc <_dtoa_r+0x8a4>
 8019b62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019b64:	2a00      	cmp	r2, #0
 8019b66:	f000 80c1 	beq.w	8019cec <_dtoa_r+0x894>
 8019b6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019b6e:	9c08      	ldr	r4, [sp, #32]
 8019b70:	9e00      	ldr	r6, [sp, #0]
 8019b72:	9a00      	ldr	r2, [sp, #0]
 8019b74:	441a      	add	r2, r3
 8019b76:	9200      	str	r2, [sp, #0]
 8019b78:	9a06      	ldr	r2, [sp, #24]
 8019b7a:	2101      	movs	r1, #1
 8019b7c:	441a      	add	r2, r3
 8019b7e:	4648      	mov	r0, r9
 8019b80:	9206      	str	r2, [sp, #24]
 8019b82:	f000 fc2d 	bl	801a3e0 <__i2b>
 8019b86:	4605      	mov	r5, r0
 8019b88:	b166      	cbz	r6, 8019ba4 <_dtoa_r+0x74c>
 8019b8a:	9b06      	ldr	r3, [sp, #24]
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	dd09      	ble.n	8019ba4 <_dtoa_r+0x74c>
 8019b90:	42b3      	cmp	r3, r6
 8019b92:	9a00      	ldr	r2, [sp, #0]
 8019b94:	bfa8      	it	ge
 8019b96:	4633      	movge	r3, r6
 8019b98:	1ad2      	subs	r2, r2, r3
 8019b9a:	9200      	str	r2, [sp, #0]
 8019b9c:	9a06      	ldr	r2, [sp, #24]
 8019b9e:	1af6      	subs	r6, r6, r3
 8019ba0:	1ad3      	subs	r3, r2, r3
 8019ba2:	9306      	str	r3, [sp, #24]
 8019ba4:	9b08      	ldr	r3, [sp, #32]
 8019ba6:	b30b      	cbz	r3, 8019bec <_dtoa_r+0x794>
 8019ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	f000 80c6 	beq.w	8019d3c <_dtoa_r+0x8e4>
 8019bb0:	2c00      	cmp	r4, #0
 8019bb2:	f000 80c0 	beq.w	8019d36 <_dtoa_r+0x8de>
 8019bb6:	4629      	mov	r1, r5
 8019bb8:	4622      	mov	r2, r4
 8019bba:	4648      	mov	r0, r9
 8019bbc:	f000 fcc8 	bl	801a550 <__pow5mult>
 8019bc0:	9a02      	ldr	r2, [sp, #8]
 8019bc2:	4601      	mov	r1, r0
 8019bc4:	4605      	mov	r5, r0
 8019bc6:	4648      	mov	r0, r9
 8019bc8:	f000 fc20 	bl	801a40c <__multiply>
 8019bcc:	9902      	ldr	r1, [sp, #8]
 8019bce:	4680      	mov	r8, r0
 8019bd0:	4648      	mov	r0, r9
 8019bd2:	f000 fb51 	bl	801a278 <_Bfree>
 8019bd6:	9b08      	ldr	r3, [sp, #32]
 8019bd8:	1b1b      	subs	r3, r3, r4
 8019bda:	9308      	str	r3, [sp, #32]
 8019bdc:	f000 80b1 	beq.w	8019d42 <_dtoa_r+0x8ea>
 8019be0:	9a08      	ldr	r2, [sp, #32]
 8019be2:	4641      	mov	r1, r8
 8019be4:	4648      	mov	r0, r9
 8019be6:	f000 fcb3 	bl	801a550 <__pow5mult>
 8019bea:	9002      	str	r0, [sp, #8]
 8019bec:	2101      	movs	r1, #1
 8019bee:	4648      	mov	r0, r9
 8019bf0:	f000 fbf6 	bl	801a3e0 <__i2b>
 8019bf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019bf6:	4604      	mov	r4, r0
 8019bf8:	2b00      	cmp	r3, #0
 8019bfa:	f000 81d8 	beq.w	8019fae <_dtoa_r+0xb56>
 8019bfe:	461a      	mov	r2, r3
 8019c00:	4601      	mov	r1, r0
 8019c02:	4648      	mov	r0, r9
 8019c04:	f000 fca4 	bl	801a550 <__pow5mult>
 8019c08:	9b07      	ldr	r3, [sp, #28]
 8019c0a:	2b01      	cmp	r3, #1
 8019c0c:	4604      	mov	r4, r0
 8019c0e:	f300 809f 	bgt.w	8019d50 <_dtoa_r+0x8f8>
 8019c12:	9b04      	ldr	r3, [sp, #16]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	f040 8097 	bne.w	8019d48 <_dtoa_r+0x8f0>
 8019c1a:	9b05      	ldr	r3, [sp, #20]
 8019c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	f040 8093 	bne.w	8019d4c <_dtoa_r+0x8f4>
 8019c26:	9b05      	ldr	r3, [sp, #20]
 8019c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019c2c:	0d1b      	lsrs	r3, r3, #20
 8019c2e:	051b      	lsls	r3, r3, #20
 8019c30:	b133      	cbz	r3, 8019c40 <_dtoa_r+0x7e8>
 8019c32:	9b00      	ldr	r3, [sp, #0]
 8019c34:	3301      	adds	r3, #1
 8019c36:	9300      	str	r3, [sp, #0]
 8019c38:	9b06      	ldr	r3, [sp, #24]
 8019c3a:	3301      	adds	r3, #1
 8019c3c:	9306      	str	r3, [sp, #24]
 8019c3e:	2301      	movs	r3, #1
 8019c40:	9308      	str	r3, [sp, #32]
 8019c42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	f000 81b8 	beq.w	8019fba <_dtoa_r+0xb62>
 8019c4a:	6923      	ldr	r3, [r4, #16]
 8019c4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019c50:	6918      	ldr	r0, [r3, #16]
 8019c52:	f000 fb79 	bl	801a348 <__hi0bits>
 8019c56:	f1c0 0020 	rsb	r0, r0, #32
 8019c5a:	9b06      	ldr	r3, [sp, #24]
 8019c5c:	4418      	add	r0, r3
 8019c5e:	f010 001f 	ands.w	r0, r0, #31
 8019c62:	f000 8082 	beq.w	8019d6a <_dtoa_r+0x912>
 8019c66:	f1c0 0320 	rsb	r3, r0, #32
 8019c6a:	2b04      	cmp	r3, #4
 8019c6c:	dd73      	ble.n	8019d56 <_dtoa_r+0x8fe>
 8019c6e:	9b00      	ldr	r3, [sp, #0]
 8019c70:	f1c0 001c 	rsb	r0, r0, #28
 8019c74:	4403      	add	r3, r0
 8019c76:	9300      	str	r3, [sp, #0]
 8019c78:	9b06      	ldr	r3, [sp, #24]
 8019c7a:	4403      	add	r3, r0
 8019c7c:	4406      	add	r6, r0
 8019c7e:	9306      	str	r3, [sp, #24]
 8019c80:	9b00      	ldr	r3, [sp, #0]
 8019c82:	2b00      	cmp	r3, #0
 8019c84:	dd05      	ble.n	8019c92 <_dtoa_r+0x83a>
 8019c86:	9902      	ldr	r1, [sp, #8]
 8019c88:	461a      	mov	r2, r3
 8019c8a:	4648      	mov	r0, r9
 8019c8c:	f000 fcba 	bl	801a604 <__lshift>
 8019c90:	9002      	str	r0, [sp, #8]
 8019c92:	9b06      	ldr	r3, [sp, #24]
 8019c94:	2b00      	cmp	r3, #0
 8019c96:	dd05      	ble.n	8019ca4 <_dtoa_r+0x84c>
 8019c98:	4621      	mov	r1, r4
 8019c9a:	461a      	mov	r2, r3
 8019c9c:	4648      	mov	r0, r9
 8019c9e:	f000 fcb1 	bl	801a604 <__lshift>
 8019ca2:	4604      	mov	r4, r0
 8019ca4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019ca6:	2b00      	cmp	r3, #0
 8019ca8:	d061      	beq.n	8019d6e <_dtoa_r+0x916>
 8019caa:	9802      	ldr	r0, [sp, #8]
 8019cac:	4621      	mov	r1, r4
 8019cae:	f000 fd15 	bl	801a6dc <__mcmp>
 8019cb2:	2800      	cmp	r0, #0
 8019cb4:	da5b      	bge.n	8019d6e <_dtoa_r+0x916>
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	9902      	ldr	r1, [sp, #8]
 8019cba:	220a      	movs	r2, #10
 8019cbc:	4648      	mov	r0, r9
 8019cbe:	f000 fafd 	bl	801a2bc <__multadd>
 8019cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019cc4:	9002      	str	r0, [sp, #8]
 8019cc6:	f107 38ff 	add.w	r8, r7, #4294967295
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	f000 8177 	beq.w	8019fbe <_dtoa_r+0xb66>
 8019cd0:	4629      	mov	r1, r5
 8019cd2:	2300      	movs	r3, #0
 8019cd4:	220a      	movs	r2, #10
 8019cd6:	4648      	mov	r0, r9
 8019cd8:	f000 faf0 	bl	801a2bc <__multadd>
 8019cdc:	f1bb 0f00 	cmp.w	fp, #0
 8019ce0:	4605      	mov	r5, r0
 8019ce2:	dc6f      	bgt.n	8019dc4 <_dtoa_r+0x96c>
 8019ce4:	9b07      	ldr	r3, [sp, #28]
 8019ce6:	2b02      	cmp	r3, #2
 8019ce8:	dc49      	bgt.n	8019d7e <_dtoa_r+0x926>
 8019cea:	e06b      	b.n	8019dc4 <_dtoa_r+0x96c>
 8019cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019cee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019cf2:	e73c      	b.n	8019b6e <_dtoa_r+0x716>
 8019cf4:	3fe00000 	.word	0x3fe00000
 8019cf8:	40240000 	.word	0x40240000
 8019cfc:	9b03      	ldr	r3, [sp, #12]
 8019cfe:	1e5c      	subs	r4, r3, #1
 8019d00:	9b08      	ldr	r3, [sp, #32]
 8019d02:	42a3      	cmp	r3, r4
 8019d04:	db09      	blt.n	8019d1a <_dtoa_r+0x8c2>
 8019d06:	1b1c      	subs	r4, r3, r4
 8019d08:	9b03      	ldr	r3, [sp, #12]
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	f6bf af30 	bge.w	8019b70 <_dtoa_r+0x718>
 8019d10:	9b00      	ldr	r3, [sp, #0]
 8019d12:	9a03      	ldr	r2, [sp, #12]
 8019d14:	1a9e      	subs	r6, r3, r2
 8019d16:	2300      	movs	r3, #0
 8019d18:	e72b      	b.n	8019b72 <_dtoa_r+0x71a>
 8019d1a:	9b08      	ldr	r3, [sp, #32]
 8019d1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019d1e:	9408      	str	r4, [sp, #32]
 8019d20:	1ae3      	subs	r3, r4, r3
 8019d22:	441a      	add	r2, r3
 8019d24:	9e00      	ldr	r6, [sp, #0]
 8019d26:	9b03      	ldr	r3, [sp, #12]
 8019d28:	920d      	str	r2, [sp, #52]	@ 0x34
 8019d2a:	2400      	movs	r4, #0
 8019d2c:	e721      	b.n	8019b72 <_dtoa_r+0x71a>
 8019d2e:	9c08      	ldr	r4, [sp, #32]
 8019d30:	9e00      	ldr	r6, [sp, #0]
 8019d32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019d34:	e728      	b.n	8019b88 <_dtoa_r+0x730>
 8019d36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019d3a:	e751      	b.n	8019be0 <_dtoa_r+0x788>
 8019d3c:	9a08      	ldr	r2, [sp, #32]
 8019d3e:	9902      	ldr	r1, [sp, #8]
 8019d40:	e750      	b.n	8019be4 <_dtoa_r+0x78c>
 8019d42:	f8cd 8008 	str.w	r8, [sp, #8]
 8019d46:	e751      	b.n	8019bec <_dtoa_r+0x794>
 8019d48:	2300      	movs	r3, #0
 8019d4a:	e779      	b.n	8019c40 <_dtoa_r+0x7e8>
 8019d4c:	9b04      	ldr	r3, [sp, #16]
 8019d4e:	e777      	b.n	8019c40 <_dtoa_r+0x7e8>
 8019d50:	2300      	movs	r3, #0
 8019d52:	9308      	str	r3, [sp, #32]
 8019d54:	e779      	b.n	8019c4a <_dtoa_r+0x7f2>
 8019d56:	d093      	beq.n	8019c80 <_dtoa_r+0x828>
 8019d58:	9a00      	ldr	r2, [sp, #0]
 8019d5a:	331c      	adds	r3, #28
 8019d5c:	441a      	add	r2, r3
 8019d5e:	9200      	str	r2, [sp, #0]
 8019d60:	9a06      	ldr	r2, [sp, #24]
 8019d62:	441a      	add	r2, r3
 8019d64:	441e      	add	r6, r3
 8019d66:	9206      	str	r2, [sp, #24]
 8019d68:	e78a      	b.n	8019c80 <_dtoa_r+0x828>
 8019d6a:	4603      	mov	r3, r0
 8019d6c:	e7f4      	b.n	8019d58 <_dtoa_r+0x900>
 8019d6e:	9b03      	ldr	r3, [sp, #12]
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	46b8      	mov	r8, r7
 8019d74:	dc20      	bgt.n	8019db8 <_dtoa_r+0x960>
 8019d76:	469b      	mov	fp, r3
 8019d78:	9b07      	ldr	r3, [sp, #28]
 8019d7a:	2b02      	cmp	r3, #2
 8019d7c:	dd1e      	ble.n	8019dbc <_dtoa_r+0x964>
 8019d7e:	f1bb 0f00 	cmp.w	fp, #0
 8019d82:	f47f adb1 	bne.w	80198e8 <_dtoa_r+0x490>
 8019d86:	4621      	mov	r1, r4
 8019d88:	465b      	mov	r3, fp
 8019d8a:	2205      	movs	r2, #5
 8019d8c:	4648      	mov	r0, r9
 8019d8e:	f000 fa95 	bl	801a2bc <__multadd>
 8019d92:	4601      	mov	r1, r0
 8019d94:	4604      	mov	r4, r0
 8019d96:	9802      	ldr	r0, [sp, #8]
 8019d98:	f000 fca0 	bl	801a6dc <__mcmp>
 8019d9c:	2800      	cmp	r0, #0
 8019d9e:	f77f ada3 	ble.w	80198e8 <_dtoa_r+0x490>
 8019da2:	4656      	mov	r6, sl
 8019da4:	2331      	movs	r3, #49	@ 0x31
 8019da6:	f806 3b01 	strb.w	r3, [r6], #1
 8019daa:	f108 0801 	add.w	r8, r8, #1
 8019dae:	e59f      	b.n	80198f0 <_dtoa_r+0x498>
 8019db0:	9c03      	ldr	r4, [sp, #12]
 8019db2:	46b8      	mov	r8, r7
 8019db4:	4625      	mov	r5, r4
 8019db6:	e7f4      	b.n	8019da2 <_dtoa_r+0x94a>
 8019db8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	f000 8101 	beq.w	8019fc6 <_dtoa_r+0xb6e>
 8019dc4:	2e00      	cmp	r6, #0
 8019dc6:	dd05      	ble.n	8019dd4 <_dtoa_r+0x97c>
 8019dc8:	4629      	mov	r1, r5
 8019dca:	4632      	mov	r2, r6
 8019dcc:	4648      	mov	r0, r9
 8019dce:	f000 fc19 	bl	801a604 <__lshift>
 8019dd2:	4605      	mov	r5, r0
 8019dd4:	9b08      	ldr	r3, [sp, #32]
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	d05c      	beq.n	8019e94 <_dtoa_r+0xa3c>
 8019dda:	6869      	ldr	r1, [r5, #4]
 8019ddc:	4648      	mov	r0, r9
 8019dde:	f000 fa0b 	bl	801a1f8 <_Balloc>
 8019de2:	4606      	mov	r6, r0
 8019de4:	b928      	cbnz	r0, 8019df2 <_dtoa_r+0x99a>
 8019de6:	4b82      	ldr	r3, [pc, #520]	@ (8019ff0 <_dtoa_r+0xb98>)
 8019de8:	4602      	mov	r2, r0
 8019dea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019dee:	f7ff bb4a 	b.w	8019486 <_dtoa_r+0x2e>
 8019df2:	692a      	ldr	r2, [r5, #16]
 8019df4:	3202      	adds	r2, #2
 8019df6:	0092      	lsls	r2, r2, #2
 8019df8:	f105 010c 	add.w	r1, r5, #12
 8019dfc:	300c      	adds	r0, #12
 8019dfe:	f7ff fa94 	bl	801932a <memcpy>
 8019e02:	2201      	movs	r2, #1
 8019e04:	4631      	mov	r1, r6
 8019e06:	4648      	mov	r0, r9
 8019e08:	f000 fbfc 	bl	801a604 <__lshift>
 8019e0c:	f10a 0301 	add.w	r3, sl, #1
 8019e10:	9300      	str	r3, [sp, #0]
 8019e12:	eb0a 030b 	add.w	r3, sl, fp
 8019e16:	9308      	str	r3, [sp, #32]
 8019e18:	9b04      	ldr	r3, [sp, #16]
 8019e1a:	f003 0301 	and.w	r3, r3, #1
 8019e1e:	462f      	mov	r7, r5
 8019e20:	9306      	str	r3, [sp, #24]
 8019e22:	4605      	mov	r5, r0
 8019e24:	9b00      	ldr	r3, [sp, #0]
 8019e26:	9802      	ldr	r0, [sp, #8]
 8019e28:	4621      	mov	r1, r4
 8019e2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8019e2e:	f7ff fa8a 	bl	8019346 <quorem>
 8019e32:	4603      	mov	r3, r0
 8019e34:	3330      	adds	r3, #48	@ 0x30
 8019e36:	9003      	str	r0, [sp, #12]
 8019e38:	4639      	mov	r1, r7
 8019e3a:	9802      	ldr	r0, [sp, #8]
 8019e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e3e:	f000 fc4d 	bl	801a6dc <__mcmp>
 8019e42:	462a      	mov	r2, r5
 8019e44:	9004      	str	r0, [sp, #16]
 8019e46:	4621      	mov	r1, r4
 8019e48:	4648      	mov	r0, r9
 8019e4a:	f000 fc63 	bl	801a714 <__mdiff>
 8019e4e:	68c2      	ldr	r2, [r0, #12]
 8019e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e52:	4606      	mov	r6, r0
 8019e54:	bb02      	cbnz	r2, 8019e98 <_dtoa_r+0xa40>
 8019e56:	4601      	mov	r1, r0
 8019e58:	9802      	ldr	r0, [sp, #8]
 8019e5a:	f000 fc3f 	bl	801a6dc <__mcmp>
 8019e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e60:	4602      	mov	r2, r0
 8019e62:	4631      	mov	r1, r6
 8019e64:	4648      	mov	r0, r9
 8019e66:	920c      	str	r2, [sp, #48]	@ 0x30
 8019e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e6a:	f000 fa05 	bl	801a278 <_Bfree>
 8019e6e:	9b07      	ldr	r3, [sp, #28]
 8019e70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019e72:	9e00      	ldr	r6, [sp, #0]
 8019e74:	ea42 0103 	orr.w	r1, r2, r3
 8019e78:	9b06      	ldr	r3, [sp, #24]
 8019e7a:	4319      	orrs	r1, r3
 8019e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e7e:	d10d      	bne.n	8019e9c <_dtoa_r+0xa44>
 8019e80:	2b39      	cmp	r3, #57	@ 0x39
 8019e82:	d027      	beq.n	8019ed4 <_dtoa_r+0xa7c>
 8019e84:	9a04      	ldr	r2, [sp, #16]
 8019e86:	2a00      	cmp	r2, #0
 8019e88:	dd01      	ble.n	8019e8e <_dtoa_r+0xa36>
 8019e8a:	9b03      	ldr	r3, [sp, #12]
 8019e8c:	3331      	adds	r3, #49	@ 0x31
 8019e8e:	f88b 3000 	strb.w	r3, [fp]
 8019e92:	e52e      	b.n	80198f2 <_dtoa_r+0x49a>
 8019e94:	4628      	mov	r0, r5
 8019e96:	e7b9      	b.n	8019e0c <_dtoa_r+0x9b4>
 8019e98:	2201      	movs	r2, #1
 8019e9a:	e7e2      	b.n	8019e62 <_dtoa_r+0xa0a>
 8019e9c:	9904      	ldr	r1, [sp, #16]
 8019e9e:	2900      	cmp	r1, #0
 8019ea0:	db04      	blt.n	8019eac <_dtoa_r+0xa54>
 8019ea2:	9807      	ldr	r0, [sp, #28]
 8019ea4:	4301      	orrs	r1, r0
 8019ea6:	9806      	ldr	r0, [sp, #24]
 8019ea8:	4301      	orrs	r1, r0
 8019eaa:	d120      	bne.n	8019eee <_dtoa_r+0xa96>
 8019eac:	2a00      	cmp	r2, #0
 8019eae:	ddee      	ble.n	8019e8e <_dtoa_r+0xa36>
 8019eb0:	9902      	ldr	r1, [sp, #8]
 8019eb2:	9300      	str	r3, [sp, #0]
 8019eb4:	2201      	movs	r2, #1
 8019eb6:	4648      	mov	r0, r9
 8019eb8:	f000 fba4 	bl	801a604 <__lshift>
 8019ebc:	4621      	mov	r1, r4
 8019ebe:	9002      	str	r0, [sp, #8]
 8019ec0:	f000 fc0c 	bl	801a6dc <__mcmp>
 8019ec4:	2800      	cmp	r0, #0
 8019ec6:	9b00      	ldr	r3, [sp, #0]
 8019ec8:	dc02      	bgt.n	8019ed0 <_dtoa_r+0xa78>
 8019eca:	d1e0      	bne.n	8019e8e <_dtoa_r+0xa36>
 8019ecc:	07da      	lsls	r2, r3, #31
 8019ece:	d5de      	bpl.n	8019e8e <_dtoa_r+0xa36>
 8019ed0:	2b39      	cmp	r3, #57	@ 0x39
 8019ed2:	d1da      	bne.n	8019e8a <_dtoa_r+0xa32>
 8019ed4:	2339      	movs	r3, #57	@ 0x39
 8019ed6:	f88b 3000 	strb.w	r3, [fp]
 8019eda:	4633      	mov	r3, r6
 8019edc:	461e      	mov	r6, r3
 8019ede:	3b01      	subs	r3, #1
 8019ee0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019ee4:	2a39      	cmp	r2, #57	@ 0x39
 8019ee6:	d04e      	beq.n	8019f86 <_dtoa_r+0xb2e>
 8019ee8:	3201      	adds	r2, #1
 8019eea:	701a      	strb	r2, [r3, #0]
 8019eec:	e501      	b.n	80198f2 <_dtoa_r+0x49a>
 8019eee:	2a00      	cmp	r2, #0
 8019ef0:	dd03      	ble.n	8019efa <_dtoa_r+0xaa2>
 8019ef2:	2b39      	cmp	r3, #57	@ 0x39
 8019ef4:	d0ee      	beq.n	8019ed4 <_dtoa_r+0xa7c>
 8019ef6:	3301      	adds	r3, #1
 8019ef8:	e7c9      	b.n	8019e8e <_dtoa_r+0xa36>
 8019efa:	9a00      	ldr	r2, [sp, #0]
 8019efc:	9908      	ldr	r1, [sp, #32]
 8019efe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019f02:	428a      	cmp	r2, r1
 8019f04:	d028      	beq.n	8019f58 <_dtoa_r+0xb00>
 8019f06:	9902      	ldr	r1, [sp, #8]
 8019f08:	2300      	movs	r3, #0
 8019f0a:	220a      	movs	r2, #10
 8019f0c:	4648      	mov	r0, r9
 8019f0e:	f000 f9d5 	bl	801a2bc <__multadd>
 8019f12:	42af      	cmp	r7, r5
 8019f14:	9002      	str	r0, [sp, #8]
 8019f16:	f04f 0300 	mov.w	r3, #0
 8019f1a:	f04f 020a 	mov.w	r2, #10
 8019f1e:	4639      	mov	r1, r7
 8019f20:	4648      	mov	r0, r9
 8019f22:	d107      	bne.n	8019f34 <_dtoa_r+0xadc>
 8019f24:	f000 f9ca 	bl	801a2bc <__multadd>
 8019f28:	4607      	mov	r7, r0
 8019f2a:	4605      	mov	r5, r0
 8019f2c:	9b00      	ldr	r3, [sp, #0]
 8019f2e:	3301      	adds	r3, #1
 8019f30:	9300      	str	r3, [sp, #0]
 8019f32:	e777      	b.n	8019e24 <_dtoa_r+0x9cc>
 8019f34:	f000 f9c2 	bl	801a2bc <__multadd>
 8019f38:	4629      	mov	r1, r5
 8019f3a:	4607      	mov	r7, r0
 8019f3c:	2300      	movs	r3, #0
 8019f3e:	220a      	movs	r2, #10
 8019f40:	4648      	mov	r0, r9
 8019f42:	f000 f9bb 	bl	801a2bc <__multadd>
 8019f46:	4605      	mov	r5, r0
 8019f48:	e7f0      	b.n	8019f2c <_dtoa_r+0xad4>
 8019f4a:	f1bb 0f00 	cmp.w	fp, #0
 8019f4e:	bfcc      	ite	gt
 8019f50:	465e      	movgt	r6, fp
 8019f52:	2601      	movle	r6, #1
 8019f54:	4456      	add	r6, sl
 8019f56:	2700      	movs	r7, #0
 8019f58:	9902      	ldr	r1, [sp, #8]
 8019f5a:	9300      	str	r3, [sp, #0]
 8019f5c:	2201      	movs	r2, #1
 8019f5e:	4648      	mov	r0, r9
 8019f60:	f000 fb50 	bl	801a604 <__lshift>
 8019f64:	4621      	mov	r1, r4
 8019f66:	9002      	str	r0, [sp, #8]
 8019f68:	f000 fbb8 	bl	801a6dc <__mcmp>
 8019f6c:	2800      	cmp	r0, #0
 8019f6e:	dcb4      	bgt.n	8019eda <_dtoa_r+0xa82>
 8019f70:	d102      	bne.n	8019f78 <_dtoa_r+0xb20>
 8019f72:	9b00      	ldr	r3, [sp, #0]
 8019f74:	07db      	lsls	r3, r3, #31
 8019f76:	d4b0      	bmi.n	8019eda <_dtoa_r+0xa82>
 8019f78:	4633      	mov	r3, r6
 8019f7a:	461e      	mov	r6, r3
 8019f7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019f80:	2a30      	cmp	r2, #48	@ 0x30
 8019f82:	d0fa      	beq.n	8019f7a <_dtoa_r+0xb22>
 8019f84:	e4b5      	b.n	80198f2 <_dtoa_r+0x49a>
 8019f86:	459a      	cmp	sl, r3
 8019f88:	d1a8      	bne.n	8019edc <_dtoa_r+0xa84>
 8019f8a:	2331      	movs	r3, #49	@ 0x31
 8019f8c:	f108 0801 	add.w	r8, r8, #1
 8019f90:	f88a 3000 	strb.w	r3, [sl]
 8019f94:	e4ad      	b.n	80198f2 <_dtoa_r+0x49a>
 8019f96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019f98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019ff4 <_dtoa_r+0xb9c>
 8019f9c:	b11b      	cbz	r3, 8019fa6 <_dtoa_r+0xb4e>
 8019f9e:	f10a 0308 	add.w	r3, sl, #8
 8019fa2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019fa4:	6013      	str	r3, [r2, #0]
 8019fa6:	4650      	mov	r0, sl
 8019fa8:	b017      	add	sp, #92	@ 0x5c
 8019faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fae:	9b07      	ldr	r3, [sp, #28]
 8019fb0:	2b01      	cmp	r3, #1
 8019fb2:	f77f ae2e 	ble.w	8019c12 <_dtoa_r+0x7ba>
 8019fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019fb8:	9308      	str	r3, [sp, #32]
 8019fba:	2001      	movs	r0, #1
 8019fbc:	e64d      	b.n	8019c5a <_dtoa_r+0x802>
 8019fbe:	f1bb 0f00 	cmp.w	fp, #0
 8019fc2:	f77f aed9 	ble.w	8019d78 <_dtoa_r+0x920>
 8019fc6:	4656      	mov	r6, sl
 8019fc8:	9802      	ldr	r0, [sp, #8]
 8019fca:	4621      	mov	r1, r4
 8019fcc:	f7ff f9bb 	bl	8019346 <quorem>
 8019fd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8019fd8:	eba6 020a 	sub.w	r2, r6, sl
 8019fdc:	4593      	cmp	fp, r2
 8019fde:	ddb4      	ble.n	8019f4a <_dtoa_r+0xaf2>
 8019fe0:	9902      	ldr	r1, [sp, #8]
 8019fe2:	2300      	movs	r3, #0
 8019fe4:	220a      	movs	r2, #10
 8019fe6:	4648      	mov	r0, r9
 8019fe8:	f000 f968 	bl	801a2bc <__multadd>
 8019fec:	9002      	str	r0, [sp, #8]
 8019fee:	e7eb      	b.n	8019fc8 <_dtoa_r+0xb70>
 8019ff0:	0801d8e4 	.word	0x0801d8e4
 8019ff4:	0801d868 	.word	0x0801d868

08019ff8 <_free_r>:
 8019ff8:	b538      	push	{r3, r4, r5, lr}
 8019ffa:	4605      	mov	r5, r0
 8019ffc:	2900      	cmp	r1, #0
 8019ffe:	d041      	beq.n	801a084 <_free_r+0x8c>
 801a000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a004:	1f0c      	subs	r4, r1, #4
 801a006:	2b00      	cmp	r3, #0
 801a008:	bfb8      	it	lt
 801a00a:	18e4      	addlt	r4, r4, r3
 801a00c:	f000 f8e8 	bl	801a1e0 <__malloc_lock>
 801a010:	4a1d      	ldr	r2, [pc, #116]	@ (801a088 <_free_r+0x90>)
 801a012:	6813      	ldr	r3, [r2, #0]
 801a014:	b933      	cbnz	r3, 801a024 <_free_r+0x2c>
 801a016:	6063      	str	r3, [r4, #4]
 801a018:	6014      	str	r4, [r2, #0]
 801a01a:	4628      	mov	r0, r5
 801a01c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a020:	f000 b8e4 	b.w	801a1ec <__malloc_unlock>
 801a024:	42a3      	cmp	r3, r4
 801a026:	d908      	bls.n	801a03a <_free_r+0x42>
 801a028:	6820      	ldr	r0, [r4, #0]
 801a02a:	1821      	adds	r1, r4, r0
 801a02c:	428b      	cmp	r3, r1
 801a02e:	bf01      	itttt	eq
 801a030:	6819      	ldreq	r1, [r3, #0]
 801a032:	685b      	ldreq	r3, [r3, #4]
 801a034:	1809      	addeq	r1, r1, r0
 801a036:	6021      	streq	r1, [r4, #0]
 801a038:	e7ed      	b.n	801a016 <_free_r+0x1e>
 801a03a:	461a      	mov	r2, r3
 801a03c:	685b      	ldr	r3, [r3, #4]
 801a03e:	b10b      	cbz	r3, 801a044 <_free_r+0x4c>
 801a040:	42a3      	cmp	r3, r4
 801a042:	d9fa      	bls.n	801a03a <_free_r+0x42>
 801a044:	6811      	ldr	r1, [r2, #0]
 801a046:	1850      	adds	r0, r2, r1
 801a048:	42a0      	cmp	r0, r4
 801a04a:	d10b      	bne.n	801a064 <_free_r+0x6c>
 801a04c:	6820      	ldr	r0, [r4, #0]
 801a04e:	4401      	add	r1, r0
 801a050:	1850      	adds	r0, r2, r1
 801a052:	4283      	cmp	r3, r0
 801a054:	6011      	str	r1, [r2, #0]
 801a056:	d1e0      	bne.n	801a01a <_free_r+0x22>
 801a058:	6818      	ldr	r0, [r3, #0]
 801a05a:	685b      	ldr	r3, [r3, #4]
 801a05c:	6053      	str	r3, [r2, #4]
 801a05e:	4408      	add	r0, r1
 801a060:	6010      	str	r0, [r2, #0]
 801a062:	e7da      	b.n	801a01a <_free_r+0x22>
 801a064:	d902      	bls.n	801a06c <_free_r+0x74>
 801a066:	230c      	movs	r3, #12
 801a068:	602b      	str	r3, [r5, #0]
 801a06a:	e7d6      	b.n	801a01a <_free_r+0x22>
 801a06c:	6820      	ldr	r0, [r4, #0]
 801a06e:	1821      	adds	r1, r4, r0
 801a070:	428b      	cmp	r3, r1
 801a072:	bf04      	itt	eq
 801a074:	6819      	ldreq	r1, [r3, #0]
 801a076:	685b      	ldreq	r3, [r3, #4]
 801a078:	6063      	str	r3, [r4, #4]
 801a07a:	bf04      	itt	eq
 801a07c:	1809      	addeq	r1, r1, r0
 801a07e:	6021      	streq	r1, [r4, #0]
 801a080:	6054      	str	r4, [r2, #4]
 801a082:	e7ca      	b.n	801a01a <_free_r+0x22>
 801a084:	bd38      	pop	{r3, r4, r5, pc}
 801a086:	bf00      	nop
 801a088:	20003edc 	.word	0x20003edc

0801a08c <malloc>:
 801a08c:	4b02      	ldr	r3, [pc, #8]	@ (801a098 <malloc+0xc>)
 801a08e:	4601      	mov	r1, r0
 801a090:	6818      	ldr	r0, [r3, #0]
 801a092:	f000 b825 	b.w	801a0e0 <_malloc_r>
 801a096:	bf00      	nop
 801a098:	200001ac 	.word	0x200001ac

0801a09c <sbrk_aligned>:
 801a09c:	b570      	push	{r4, r5, r6, lr}
 801a09e:	4e0f      	ldr	r6, [pc, #60]	@ (801a0dc <sbrk_aligned+0x40>)
 801a0a0:	460c      	mov	r4, r1
 801a0a2:	6831      	ldr	r1, [r6, #0]
 801a0a4:	4605      	mov	r5, r0
 801a0a6:	b911      	cbnz	r1, 801a0ae <sbrk_aligned+0x12>
 801a0a8:	f000 fe24 	bl	801acf4 <_sbrk_r>
 801a0ac:	6030      	str	r0, [r6, #0]
 801a0ae:	4621      	mov	r1, r4
 801a0b0:	4628      	mov	r0, r5
 801a0b2:	f000 fe1f 	bl	801acf4 <_sbrk_r>
 801a0b6:	1c43      	adds	r3, r0, #1
 801a0b8:	d103      	bne.n	801a0c2 <sbrk_aligned+0x26>
 801a0ba:	f04f 34ff 	mov.w	r4, #4294967295
 801a0be:	4620      	mov	r0, r4
 801a0c0:	bd70      	pop	{r4, r5, r6, pc}
 801a0c2:	1cc4      	adds	r4, r0, #3
 801a0c4:	f024 0403 	bic.w	r4, r4, #3
 801a0c8:	42a0      	cmp	r0, r4
 801a0ca:	d0f8      	beq.n	801a0be <sbrk_aligned+0x22>
 801a0cc:	1a21      	subs	r1, r4, r0
 801a0ce:	4628      	mov	r0, r5
 801a0d0:	f000 fe10 	bl	801acf4 <_sbrk_r>
 801a0d4:	3001      	adds	r0, #1
 801a0d6:	d1f2      	bne.n	801a0be <sbrk_aligned+0x22>
 801a0d8:	e7ef      	b.n	801a0ba <sbrk_aligned+0x1e>
 801a0da:	bf00      	nop
 801a0dc:	20003ed8 	.word	0x20003ed8

0801a0e0 <_malloc_r>:
 801a0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a0e4:	1ccd      	adds	r5, r1, #3
 801a0e6:	f025 0503 	bic.w	r5, r5, #3
 801a0ea:	3508      	adds	r5, #8
 801a0ec:	2d0c      	cmp	r5, #12
 801a0ee:	bf38      	it	cc
 801a0f0:	250c      	movcc	r5, #12
 801a0f2:	2d00      	cmp	r5, #0
 801a0f4:	4606      	mov	r6, r0
 801a0f6:	db01      	blt.n	801a0fc <_malloc_r+0x1c>
 801a0f8:	42a9      	cmp	r1, r5
 801a0fa:	d904      	bls.n	801a106 <_malloc_r+0x26>
 801a0fc:	230c      	movs	r3, #12
 801a0fe:	6033      	str	r3, [r6, #0]
 801a100:	2000      	movs	r0, #0
 801a102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a106:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a1dc <_malloc_r+0xfc>
 801a10a:	f000 f869 	bl	801a1e0 <__malloc_lock>
 801a10e:	f8d8 3000 	ldr.w	r3, [r8]
 801a112:	461c      	mov	r4, r3
 801a114:	bb44      	cbnz	r4, 801a168 <_malloc_r+0x88>
 801a116:	4629      	mov	r1, r5
 801a118:	4630      	mov	r0, r6
 801a11a:	f7ff ffbf 	bl	801a09c <sbrk_aligned>
 801a11e:	1c43      	adds	r3, r0, #1
 801a120:	4604      	mov	r4, r0
 801a122:	d158      	bne.n	801a1d6 <_malloc_r+0xf6>
 801a124:	f8d8 4000 	ldr.w	r4, [r8]
 801a128:	4627      	mov	r7, r4
 801a12a:	2f00      	cmp	r7, #0
 801a12c:	d143      	bne.n	801a1b6 <_malloc_r+0xd6>
 801a12e:	2c00      	cmp	r4, #0
 801a130:	d04b      	beq.n	801a1ca <_malloc_r+0xea>
 801a132:	6823      	ldr	r3, [r4, #0]
 801a134:	4639      	mov	r1, r7
 801a136:	4630      	mov	r0, r6
 801a138:	eb04 0903 	add.w	r9, r4, r3
 801a13c:	f000 fdda 	bl	801acf4 <_sbrk_r>
 801a140:	4581      	cmp	r9, r0
 801a142:	d142      	bne.n	801a1ca <_malloc_r+0xea>
 801a144:	6821      	ldr	r1, [r4, #0]
 801a146:	1a6d      	subs	r5, r5, r1
 801a148:	4629      	mov	r1, r5
 801a14a:	4630      	mov	r0, r6
 801a14c:	f7ff ffa6 	bl	801a09c <sbrk_aligned>
 801a150:	3001      	adds	r0, #1
 801a152:	d03a      	beq.n	801a1ca <_malloc_r+0xea>
 801a154:	6823      	ldr	r3, [r4, #0]
 801a156:	442b      	add	r3, r5
 801a158:	6023      	str	r3, [r4, #0]
 801a15a:	f8d8 3000 	ldr.w	r3, [r8]
 801a15e:	685a      	ldr	r2, [r3, #4]
 801a160:	bb62      	cbnz	r2, 801a1bc <_malloc_r+0xdc>
 801a162:	f8c8 7000 	str.w	r7, [r8]
 801a166:	e00f      	b.n	801a188 <_malloc_r+0xa8>
 801a168:	6822      	ldr	r2, [r4, #0]
 801a16a:	1b52      	subs	r2, r2, r5
 801a16c:	d420      	bmi.n	801a1b0 <_malloc_r+0xd0>
 801a16e:	2a0b      	cmp	r2, #11
 801a170:	d917      	bls.n	801a1a2 <_malloc_r+0xc2>
 801a172:	1961      	adds	r1, r4, r5
 801a174:	42a3      	cmp	r3, r4
 801a176:	6025      	str	r5, [r4, #0]
 801a178:	bf18      	it	ne
 801a17a:	6059      	strne	r1, [r3, #4]
 801a17c:	6863      	ldr	r3, [r4, #4]
 801a17e:	bf08      	it	eq
 801a180:	f8c8 1000 	streq.w	r1, [r8]
 801a184:	5162      	str	r2, [r4, r5]
 801a186:	604b      	str	r3, [r1, #4]
 801a188:	4630      	mov	r0, r6
 801a18a:	f000 f82f 	bl	801a1ec <__malloc_unlock>
 801a18e:	f104 000b 	add.w	r0, r4, #11
 801a192:	1d23      	adds	r3, r4, #4
 801a194:	f020 0007 	bic.w	r0, r0, #7
 801a198:	1ac2      	subs	r2, r0, r3
 801a19a:	bf1c      	itt	ne
 801a19c:	1a1b      	subne	r3, r3, r0
 801a19e:	50a3      	strne	r3, [r4, r2]
 801a1a0:	e7af      	b.n	801a102 <_malloc_r+0x22>
 801a1a2:	6862      	ldr	r2, [r4, #4]
 801a1a4:	42a3      	cmp	r3, r4
 801a1a6:	bf0c      	ite	eq
 801a1a8:	f8c8 2000 	streq.w	r2, [r8]
 801a1ac:	605a      	strne	r2, [r3, #4]
 801a1ae:	e7eb      	b.n	801a188 <_malloc_r+0xa8>
 801a1b0:	4623      	mov	r3, r4
 801a1b2:	6864      	ldr	r4, [r4, #4]
 801a1b4:	e7ae      	b.n	801a114 <_malloc_r+0x34>
 801a1b6:	463c      	mov	r4, r7
 801a1b8:	687f      	ldr	r7, [r7, #4]
 801a1ba:	e7b6      	b.n	801a12a <_malloc_r+0x4a>
 801a1bc:	461a      	mov	r2, r3
 801a1be:	685b      	ldr	r3, [r3, #4]
 801a1c0:	42a3      	cmp	r3, r4
 801a1c2:	d1fb      	bne.n	801a1bc <_malloc_r+0xdc>
 801a1c4:	2300      	movs	r3, #0
 801a1c6:	6053      	str	r3, [r2, #4]
 801a1c8:	e7de      	b.n	801a188 <_malloc_r+0xa8>
 801a1ca:	230c      	movs	r3, #12
 801a1cc:	6033      	str	r3, [r6, #0]
 801a1ce:	4630      	mov	r0, r6
 801a1d0:	f000 f80c 	bl	801a1ec <__malloc_unlock>
 801a1d4:	e794      	b.n	801a100 <_malloc_r+0x20>
 801a1d6:	6005      	str	r5, [r0, #0]
 801a1d8:	e7d6      	b.n	801a188 <_malloc_r+0xa8>
 801a1da:	bf00      	nop
 801a1dc:	20003edc 	.word	0x20003edc

0801a1e0 <__malloc_lock>:
 801a1e0:	4801      	ldr	r0, [pc, #4]	@ (801a1e8 <__malloc_lock+0x8>)
 801a1e2:	f7ff b8a0 	b.w	8019326 <__retarget_lock_acquire_recursive>
 801a1e6:	bf00      	nop
 801a1e8:	20003ed4 	.word	0x20003ed4

0801a1ec <__malloc_unlock>:
 801a1ec:	4801      	ldr	r0, [pc, #4]	@ (801a1f4 <__malloc_unlock+0x8>)
 801a1ee:	f7ff b89b 	b.w	8019328 <__retarget_lock_release_recursive>
 801a1f2:	bf00      	nop
 801a1f4:	20003ed4 	.word	0x20003ed4

0801a1f8 <_Balloc>:
 801a1f8:	b570      	push	{r4, r5, r6, lr}
 801a1fa:	69c6      	ldr	r6, [r0, #28]
 801a1fc:	4604      	mov	r4, r0
 801a1fe:	460d      	mov	r5, r1
 801a200:	b976      	cbnz	r6, 801a220 <_Balloc+0x28>
 801a202:	2010      	movs	r0, #16
 801a204:	f7ff ff42 	bl	801a08c <malloc>
 801a208:	4602      	mov	r2, r0
 801a20a:	61e0      	str	r0, [r4, #28]
 801a20c:	b920      	cbnz	r0, 801a218 <_Balloc+0x20>
 801a20e:	4b18      	ldr	r3, [pc, #96]	@ (801a270 <_Balloc+0x78>)
 801a210:	4818      	ldr	r0, [pc, #96]	@ (801a274 <_Balloc+0x7c>)
 801a212:	216b      	movs	r1, #107	@ 0x6b
 801a214:	f000 fd7e 	bl	801ad14 <__assert_func>
 801a218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a21c:	6006      	str	r6, [r0, #0]
 801a21e:	60c6      	str	r6, [r0, #12]
 801a220:	69e6      	ldr	r6, [r4, #28]
 801a222:	68f3      	ldr	r3, [r6, #12]
 801a224:	b183      	cbz	r3, 801a248 <_Balloc+0x50>
 801a226:	69e3      	ldr	r3, [r4, #28]
 801a228:	68db      	ldr	r3, [r3, #12]
 801a22a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a22e:	b9b8      	cbnz	r0, 801a260 <_Balloc+0x68>
 801a230:	2101      	movs	r1, #1
 801a232:	fa01 f605 	lsl.w	r6, r1, r5
 801a236:	1d72      	adds	r2, r6, #5
 801a238:	0092      	lsls	r2, r2, #2
 801a23a:	4620      	mov	r0, r4
 801a23c:	f000 fd88 	bl	801ad50 <_calloc_r>
 801a240:	b160      	cbz	r0, 801a25c <_Balloc+0x64>
 801a242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a246:	e00e      	b.n	801a266 <_Balloc+0x6e>
 801a248:	2221      	movs	r2, #33	@ 0x21
 801a24a:	2104      	movs	r1, #4
 801a24c:	4620      	mov	r0, r4
 801a24e:	f000 fd7f 	bl	801ad50 <_calloc_r>
 801a252:	69e3      	ldr	r3, [r4, #28]
 801a254:	60f0      	str	r0, [r6, #12]
 801a256:	68db      	ldr	r3, [r3, #12]
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d1e4      	bne.n	801a226 <_Balloc+0x2e>
 801a25c:	2000      	movs	r0, #0
 801a25e:	bd70      	pop	{r4, r5, r6, pc}
 801a260:	6802      	ldr	r2, [r0, #0]
 801a262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a266:	2300      	movs	r3, #0
 801a268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a26c:	e7f7      	b.n	801a25e <_Balloc+0x66>
 801a26e:	bf00      	nop
 801a270:	0801d875 	.word	0x0801d875
 801a274:	0801d8f5 	.word	0x0801d8f5

0801a278 <_Bfree>:
 801a278:	b570      	push	{r4, r5, r6, lr}
 801a27a:	69c6      	ldr	r6, [r0, #28]
 801a27c:	4605      	mov	r5, r0
 801a27e:	460c      	mov	r4, r1
 801a280:	b976      	cbnz	r6, 801a2a0 <_Bfree+0x28>
 801a282:	2010      	movs	r0, #16
 801a284:	f7ff ff02 	bl	801a08c <malloc>
 801a288:	4602      	mov	r2, r0
 801a28a:	61e8      	str	r0, [r5, #28]
 801a28c:	b920      	cbnz	r0, 801a298 <_Bfree+0x20>
 801a28e:	4b09      	ldr	r3, [pc, #36]	@ (801a2b4 <_Bfree+0x3c>)
 801a290:	4809      	ldr	r0, [pc, #36]	@ (801a2b8 <_Bfree+0x40>)
 801a292:	218f      	movs	r1, #143	@ 0x8f
 801a294:	f000 fd3e 	bl	801ad14 <__assert_func>
 801a298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a29c:	6006      	str	r6, [r0, #0]
 801a29e:	60c6      	str	r6, [r0, #12]
 801a2a0:	b13c      	cbz	r4, 801a2b2 <_Bfree+0x3a>
 801a2a2:	69eb      	ldr	r3, [r5, #28]
 801a2a4:	6862      	ldr	r2, [r4, #4]
 801a2a6:	68db      	ldr	r3, [r3, #12]
 801a2a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a2ac:	6021      	str	r1, [r4, #0]
 801a2ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a2b2:	bd70      	pop	{r4, r5, r6, pc}
 801a2b4:	0801d875 	.word	0x0801d875
 801a2b8:	0801d8f5 	.word	0x0801d8f5

0801a2bc <__multadd>:
 801a2bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a2c0:	690d      	ldr	r5, [r1, #16]
 801a2c2:	4607      	mov	r7, r0
 801a2c4:	460c      	mov	r4, r1
 801a2c6:	461e      	mov	r6, r3
 801a2c8:	f101 0c14 	add.w	ip, r1, #20
 801a2cc:	2000      	movs	r0, #0
 801a2ce:	f8dc 3000 	ldr.w	r3, [ip]
 801a2d2:	b299      	uxth	r1, r3
 801a2d4:	fb02 6101 	mla	r1, r2, r1, r6
 801a2d8:	0c1e      	lsrs	r6, r3, #16
 801a2da:	0c0b      	lsrs	r3, r1, #16
 801a2dc:	fb02 3306 	mla	r3, r2, r6, r3
 801a2e0:	b289      	uxth	r1, r1
 801a2e2:	3001      	adds	r0, #1
 801a2e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a2e8:	4285      	cmp	r5, r0
 801a2ea:	f84c 1b04 	str.w	r1, [ip], #4
 801a2ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a2f2:	dcec      	bgt.n	801a2ce <__multadd+0x12>
 801a2f4:	b30e      	cbz	r6, 801a33a <__multadd+0x7e>
 801a2f6:	68a3      	ldr	r3, [r4, #8]
 801a2f8:	42ab      	cmp	r3, r5
 801a2fa:	dc19      	bgt.n	801a330 <__multadd+0x74>
 801a2fc:	6861      	ldr	r1, [r4, #4]
 801a2fe:	4638      	mov	r0, r7
 801a300:	3101      	adds	r1, #1
 801a302:	f7ff ff79 	bl	801a1f8 <_Balloc>
 801a306:	4680      	mov	r8, r0
 801a308:	b928      	cbnz	r0, 801a316 <__multadd+0x5a>
 801a30a:	4602      	mov	r2, r0
 801a30c:	4b0c      	ldr	r3, [pc, #48]	@ (801a340 <__multadd+0x84>)
 801a30e:	480d      	ldr	r0, [pc, #52]	@ (801a344 <__multadd+0x88>)
 801a310:	21ba      	movs	r1, #186	@ 0xba
 801a312:	f000 fcff 	bl	801ad14 <__assert_func>
 801a316:	6922      	ldr	r2, [r4, #16]
 801a318:	3202      	adds	r2, #2
 801a31a:	f104 010c 	add.w	r1, r4, #12
 801a31e:	0092      	lsls	r2, r2, #2
 801a320:	300c      	adds	r0, #12
 801a322:	f7ff f802 	bl	801932a <memcpy>
 801a326:	4621      	mov	r1, r4
 801a328:	4638      	mov	r0, r7
 801a32a:	f7ff ffa5 	bl	801a278 <_Bfree>
 801a32e:	4644      	mov	r4, r8
 801a330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a334:	3501      	adds	r5, #1
 801a336:	615e      	str	r6, [r3, #20]
 801a338:	6125      	str	r5, [r4, #16]
 801a33a:	4620      	mov	r0, r4
 801a33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a340:	0801d8e4 	.word	0x0801d8e4
 801a344:	0801d8f5 	.word	0x0801d8f5

0801a348 <__hi0bits>:
 801a348:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a34c:	4603      	mov	r3, r0
 801a34e:	bf36      	itet	cc
 801a350:	0403      	lslcc	r3, r0, #16
 801a352:	2000      	movcs	r0, #0
 801a354:	2010      	movcc	r0, #16
 801a356:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a35a:	bf3c      	itt	cc
 801a35c:	021b      	lslcc	r3, r3, #8
 801a35e:	3008      	addcc	r0, #8
 801a360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a364:	bf3c      	itt	cc
 801a366:	011b      	lslcc	r3, r3, #4
 801a368:	3004      	addcc	r0, #4
 801a36a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a36e:	bf3c      	itt	cc
 801a370:	009b      	lslcc	r3, r3, #2
 801a372:	3002      	addcc	r0, #2
 801a374:	2b00      	cmp	r3, #0
 801a376:	db05      	blt.n	801a384 <__hi0bits+0x3c>
 801a378:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a37c:	f100 0001 	add.w	r0, r0, #1
 801a380:	bf08      	it	eq
 801a382:	2020      	moveq	r0, #32
 801a384:	4770      	bx	lr

0801a386 <__lo0bits>:
 801a386:	6803      	ldr	r3, [r0, #0]
 801a388:	4602      	mov	r2, r0
 801a38a:	f013 0007 	ands.w	r0, r3, #7
 801a38e:	d00b      	beq.n	801a3a8 <__lo0bits+0x22>
 801a390:	07d9      	lsls	r1, r3, #31
 801a392:	d421      	bmi.n	801a3d8 <__lo0bits+0x52>
 801a394:	0798      	lsls	r0, r3, #30
 801a396:	bf49      	itett	mi
 801a398:	085b      	lsrmi	r3, r3, #1
 801a39a:	089b      	lsrpl	r3, r3, #2
 801a39c:	2001      	movmi	r0, #1
 801a39e:	6013      	strmi	r3, [r2, #0]
 801a3a0:	bf5c      	itt	pl
 801a3a2:	6013      	strpl	r3, [r2, #0]
 801a3a4:	2002      	movpl	r0, #2
 801a3a6:	4770      	bx	lr
 801a3a8:	b299      	uxth	r1, r3
 801a3aa:	b909      	cbnz	r1, 801a3b0 <__lo0bits+0x2a>
 801a3ac:	0c1b      	lsrs	r3, r3, #16
 801a3ae:	2010      	movs	r0, #16
 801a3b0:	b2d9      	uxtb	r1, r3
 801a3b2:	b909      	cbnz	r1, 801a3b8 <__lo0bits+0x32>
 801a3b4:	3008      	adds	r0, #8
 801a3b6:	0a1b      	lsrs	r3, r3, #8
 801a3b8:	0719      	lsls	r1, r3, #28
 801a3ba:	bf04      	itt	eq
 801a3bc:	091b      	lsreq	r3, r3, #4
 801a3be:	3004      	addeq	r0, #4
 801a3c0:	0799      	lsls	r1, r3, #30
 801a3c2:	bf04      	itt	eq
 801a3c4:	089b      	lsreq	r3, r3, #2
 801a3c6:	3002      	addeq	r0, #2
 801a3c8:	07d9      	lsls	r1, r3, #31
 801a3ca:	d403      	bmi.n	801a3d4 <__lo0bits+0x4e>
 801a3cc:	085b      	lsrs	r3, r3, #1
 801a3ce:	f100 0001 	add.w	r0, r0, #1
 801a3d2:	d003      	beq.n	801a3dc <__lo0bits+0x56>
 801a3d4:	6013      	str	r3, [r2, #0]
 801a3d6:	4770      	bx	lr
 801a3d8:	2000      	movs	r0, #0
 801a3da:	4770      	bx	lr
 801a3dc:	2020      	movs	r0, #32
 801a3de:	4770      	bx	lr

0801a3e0 <__i2b>:
 801a3e0:	b510      	push	{r4, lr}
 801a3e2:	460c      	mov	r4, r1
 801a3e4:	2101      	movs	r1, #1
 801a3e6:	f7ff ff07 	bl	801a1f8 <_Balloc>
 801a3ea:	4602      	mov	r2, r0
 801a3ec:	b928      	cbnz	r0, 801a3fa <__i2b+0x1a>
 801a3ee:	4b05      	ldr	r3, [pc, #20]	@ (801a404 <__i2b+0x24>)
 801a3f0:	4805      	ldr	r0, [pc, #20]	@ (801a408 <__i2b+0x28>)
 801a3f2:	f240 1145 	movw	r1, #325	@ 0x145
 801a3f6:	f000 fc8d 	bl	801ad14 <__assert_func>
 801a3fa:	2301      	movs	r3, #1
 801a3fc:	6144      	str	r4, [r0, #20]
 801a3fe:	6103      	str	r3, [r0, #16]
 801a400:	bd10      	pop	{r4, pc}
 801a402:	bf00      	nop
 801a404:	0801d8e4 	.word	0x0801d8e4
 801a408:	0801d8f5 	.word	0x0801d8f5

0801a40c <__multiply>:
 801a40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a410:	4617      	mov	r7, r2
 801a412:	690a      	ldr	r2, [r1, #16]
 801a414:	693b      	ldr	r3, [r7, #16]
 801a416:	429a      	cmp	r2, r3
 801a418:	bfa8      	it	ge
 801a41a:	463b      	movge	r3, r7
 801a41c:	4689      	mov	r9, r1
 801a41e:	bfa4      	itt	ge
 801a420:	460f      	movge	r7, r1
 801a422:	4699      	movge	r9, r3
 801a424:	693d      	ldr	r5, [r7, #16]
 801a426:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a42a:	68bb      	ldr	r3, [r7, #8]
 801a42c:	6879      	ldr	r1, [r7, #4]
 801a42e:	eb05 060a 	add.w	r6, r5, sl
 801a432:	42b3      	cmp	r3, r6
 801a434:	b085      	sub	sp, #20
 801a436:	bfb8      	it	lt
 801a438:	3101      	addlt	r1, #1
 801a43a:	f7ff fedd 	bl	801a1f8 <_Balloc>
 801a43e:	b930      	cbnz	r0, 801a44e <__multiply+0x42>
 801a440:	4602      	mov	r2, r0
 801a442:	4b41      	ldr	r3, [pc, #260]	@ (801a548 <__multiply+0x13c>)
 801a444:	4841      	ldr	r0, [pc, #260]	@ (801a54c <__multiply+0x140>)
 801a446:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a44a:	f000 fc63 	bl	801ad14 <__assert_func>
 801a44e:	f100 0414 	add.w	r4, r0, #20
 801a452:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a456:	4623      	mov	r3, r4
 801a458:	2200      	movs	r2, #0
 801a45a:	4573      	cmp	r3, lr
 801a45c:	d320      	bcc.n	801a4a0 <__multiply+0x94>
 801a45e:	f107 0814 	add.w	r8, r7, #20
 801a462:	f109 0114 	add.w	r1, r9, #20
 801a466:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a46a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a46e:	9302      	str	r3, [sp, #8]
 801a470:	1beb      	subs	r3, r5, r7
 801a472:	3b15      	subs	r3, #21
 801a474:	f023 0303 	bic.w	r3, r3, #3
 801a478:	3304      	adds	r3, #4
 801a47a:	3715      	adds	r7, #21
 801a47c:	42bd      	cmp	r5, r7
 801a47e:	bf38      	it	cc
 801a480:	2304      	movcc	r3, #4
 801a482:	9301      	str	r3, [sp, #4]
 801a484:	9b02      	ldr	r3, [sp, #8]
 801a486:	9103      	str	r1, [sp, #12]
 801a488:	428b      	cmp	r3, r1
 801a48a:	d80c      	bhi.n	801a4a6 <__multiply+0x9a>
 801a48c:	2e00      	cmp	r6, #0
 801a48e:	dd03      	ble.n	801a498 <__multiply+0x8c>
 801a490:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a494:	2b00      	cmp	r3, #0
 801a496:	d055      	beq.n	801a544 <__multiply+0x138>
 801a498:	6106      	str	r6, [r0, #16]
 801a49a:	b005      	add	sp, #20
 801a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4a0:	f843 2b04 	str.w	r2, [r3], #4
 801a4a4:	e7d9      	b.n	801a45a <__multiply+0x4e>
 801a4a6:	f8b1 a000 	ldrh.w	sl, [r1]
 801a4aa:	f1ba 0f00 	cmp.w	sl, #0
 801a4ae:	d01f      	beq.n	801a4f0 <__multiply+0xe4>
 801a4b0:	46c4      	mov	ip, r8
 801a4b2:	46a1      	mov	r9, r4
 801a4b4:	2700      	movs	r7, #0
 801a4b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a4ba:	f8d9 3000 	ldr.w	r3, [r9]
 801a4be:	fa1f fb82 	uxth.w	fp, r2
 801a4c2:	b29b      	uxth	r3, r3
 801a4c4:	fb0a 330b 	mla	r3, sl, fp, r3
 801a4c8:	443b      	add	r3, r7
 801a4ca:	f8d9 7000 	ldr.w	r7, [r9]
 801a4ce:	0c12      	lsrs	r2, r2, #16
 801a4d0:	0c3f      	lsrs	r7, r7, #16
 801a4d2:	fb0a 7202 	mla	r2, sl, r2, r7
 801a4d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a4da:	b29b      	uxth	r3, r3
 801a4dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a4e0:	4565      	cmp	r5, ip
 801a4e2:	f849 3b04 	str.w	r3, [r9], #4
 801a4e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a4ea:	d8e4      	bhi.n	801a4b6 <__multiply+0xaa>
 801a4ec:	9b01      	ldr	r3, [sp, #4]
 801a4ee:	50e7      	str	r7, [r4, r3]
 801a4f0:	9b03      	ldr	r3, [sp, #12]
 801a4f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a4f6:	3104      	adds	r1, #4
 801a4f8:	f1b9 0f00 	cmp.w	r9, #0
 801a4fc:	d020      	beq.n	801a540 <__multiply+0x134>
 801a4fe:	6823      	ldr	r3, [r4, #0]
 801a500:	4647      	mov	r7, r8
 801a502:	46a4      	mov	ip, r4
 801a504:	f04f 0a00 	mov.w	sl, #0
 801a508:	f8b7 b000 	ldrh.w	fp, [r7]
 801a50c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a510:	fb09 220b 	mla	r2, r9, fp, r2
 801a514:	4452      	add	r2, sl
 801a516:	b29b      	uxth	r3, r3
 801a518:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a51c:	f84c 3b04 	str.w	r3, [ip], #4
 801a520:	f857 3b04 	ldr.w	r3, [r7], #4
 801a524:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a528:	f8bc 3000 	ldrh.w	r3, [ip]
 801a52c:	fb09 330a 	mla	r3, r9, sl, r3
 801a530:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a534:	42bd      	cmp	r5, r7
 801a536:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a53a:	d8e5      	bhi.n	801a508 <__multiply+0xfc>
 801a53c:	9a01      	ldr	r2, [sp, #4]
 801a53e:	50a3      	str	r3, [r4, r2]
 801a540:	3404      	adds	r4, #4
 801a542:	e79f      	b.n	801a484 <__multiply+0x78>
 801a544:	3e01      	subs	r6, #1
 801a546:	e7a1      	b.n	801a48c <__multiply+0x80>
 801a548:	0801d8e4 	.word	0x0801d8e4
 801a54c:	0801d8f5 	.word	0x0801d8f5

0801a550 <__pow5mult>:
 801a550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a554:	4615      	mov	r5, r2
 801a556:	f012 0203 	ands.w	r2, r2, #3
 801a55a:	4607      	mov	r7, r0
 801a55c:	460e      	mov	r6, r1
 801a55e:	d007      	beq.n	801a570 <__pow5mult+0x20>
 801a560:	4c25      	ldr	r4, [pc, #148]	@ (801a5f8 <__pow5mult+0xa8>)
 801a562:	3a01      	subs	r2, #1
 801a564:	2300      	movs	r3, #0
 801a566:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a56a:	f7ff fea7 	bl	801a2bc <__multadd>
 801a56e:	4606      	mov	r6, r0
 801a570:	10ad      	asrs	r5, r5, #2
 801a572:	d03d      	beq.n	801a5f0 <__pow5mult+0xa0>
 801a574:	69fc      	ldr	r4, [r7, #28]
 801a576:	b97c      	cbnz	r4, 801a598 <__pow5mult+0x48>
 801a578:	2010      	movs	r0, #16
 801a57a:	f7ff fd87 	bl	801a08c <malloc>
 801a57e:	4602      	mov	r2, r0
 801a580:	61f8      	str	r0, [r7, #28]
 801a582:	b928      	cbnz	r0, 801a590 <__pow5mult+0x40>
 801a584:	4b1d      	ldr	r3, [pc, #116]	@ (801a5fc <__pow5mult+0xac>)
 801a586:	481e      	ldr	r0, [pc, #120]	@ (801a600 <__pow5mult+0xb0>)
 801a588:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a58c:	f000 fbc2 	bl	801ad14 <__assert_func>
 801a590:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a594:	6004      	str	r4, [r0, #0]
 801a596:	60c4      	str	r4, [r0, #12]
 801a598:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a59c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a5a0:	b94c      	cbnz	r4, 801a5b6 <__pow5mult+0x66>
 801a5a2:	f240 2171 	movw	r1, #625	@ 0x271
 801a5a6:	4638      	mov	r0, r7
 801a5a8:	f7ff ff1a 	bl	801a3e0 <__i2b>
 801a5ac:	2300      	movs	r3, #0
 801a5ae:	f8c8 0008 	str.w	r0, [r8, #8]
 801a5b2:	4604      	mov	r4, r0
 801a5b4:	6003      	str	r3, [r0, #0]
 801a5b6:	f04f 0900 	mov.w	r9, #0
 801a5ba:	07eb      	lsls	r3, r5, #31
 801a5bc:	d50a      	bpl.n	801a5d4 <__pow5mult+0x84>
 801a5be:	4631      	mov	r1, r6
 801a5c0:	4622      	mov	r2, r4
 801a5c2:	4638      	mov	r0, r7
 801a5c4:	f7ff ff22 	bl	801a40c <__multiply>
 801a5c8:	4631      	mov	r1, r6
 801a5ca:	4680      	mov	r8, r0
 801a5cc:	4638      	mov	r0, r7
 801a5ce:	f7ff fe53 	bl	801a278 <_Bfree>
 801a5d2:	4646      	mov	r6, r8
 801a5d4:	106d      	asrs	r5, r5, #1
 801a5d6:	d00b      	beq.n	801a5f0 <__pow5mult+0xa0>
 801a5d8:	6820      	ldr	r0, [r4, #0]
 801a5da:	b938      	cbnz	r0, 801a5ec <__pow5mult+0x9c>
 801a5dc:	4622      	mov	r2, r4
 801a5de:	4621      	mov	r1, r4
 801a5e0:	4638      	mov	r0, r7
 801a5e2:	f7ff ff13 	bl	801a40c <__multiply>
 801a5e6:	6020      	str	r0, [r4, #0]
 801a5e8:	f8c0 9000 	str.w	r9, [r0]
 801a5ec:	4604      	mov	r4, r0
 801a5ee:	e7e4      	b.n	801a5ba <__pow5mult+0x6a>
 801a5f0:	4630      	mov	r0, r6
 801a5f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a5f6:	bf00      	nop
 801a5f8:	0801d9a8 	.word	0x0801d9a8
 801a5fc:	0801d875 	.word	0x0801d875
 801a600:	0801d8f5 	.word	0x0801d8f5

0801a604 <__lshift>:
 801a604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a608:	460c      	mov	r4, r1
 801a60a:	6849      	ldr	r1, [r1, #4]
 801a60c:	6923      	ldr	r3, [r4, #16]
 801a60e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a612:	68a3      	ldr	r3, [r4, #8]
 801a614:	4607      	mov	r7, r0
 801a616:	4691      	mov	r9, r2
 801a618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a61c:	f108 0601 	add.w	r6, r8, #1
 801a620:	42b3      	cmp	r3, r6
 801a622:	db0b      	blt.n	801a63c <__lshift+0x38>
 801a624:	4638      	mov	r0, r7
 801a626:	f7ff fde7 	bl	801a1f8 <_Balloc>
 801a62a:	4605      	mov	r5, r0
 801a62c:	b948      	cbnz	r0, 801a642 <__lshift+0x3e>
 801a62e:	4602      	mov	r2, r0
 801a630:	4b28      	ldr	r3, [pc, #160]	@ (801a6d4 <__lshift+0xd0>)
 801a632:	4829      	ldr	r0, [pc, #164]	@ (801a6d8 <__lshift+0xd4>)
 801a634:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a638:	f000 fb6c 	bl	801ad14 <__assert_func>
 801a63c:	3101      	adds	r1, #1
 801a63e:	005b      	lsls	r3, r3, #1
 801a640:	e7ee      	b.n	801a620 <__lshift+0x1c>
 801a642:	2300      	movs	r3, #0
 801a644:	f100 0114 	add.w	r1, r0, #20
 801a648:	f100 0210 	add.w	r2, r0, #16
 801a64c:	4618      	mov	r0, r3
 801a64e:	4553      	cmp	r3, sl
 801a650:	db33      	blt.n	801a6ba <__lshift+0xb6>
 801a652:	6920      	ldr	r0, [r4, #16]
 801a654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a658:	f104 0314 	add.w	r3, r4, #20
 801a65c:	f019 091f 	ands.w	r9, r9, #31
 801a660:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a664:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a668:	d02b      	beq.n	801a6c2 <__lshift+0xbe>
 801a66a:	f1c9 0e20 	rsb	lr, r9, #32
 801a66e:	468a      	mov	sl, r1
 801a670:	2200      	movs	r2, #0
 801a672:	6818      	ldr	r0, [r3, #0]
 801a674:	fa00 f009 	lsl.w	r0, r0, r9
 801a678:	4310      	orrs	r0, r2
 801a67a:	f84a 0b04 	str.w	r0, [sl], #4
 801a67e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a682:	459c      	cmp	ip, r3
 801a684:	fa22 f20e 	lsr.w	r2, r2, lr
 801a688:	d8f3      	bhi.n	801a672 <__lshift+0x6e>
 801a68a:	ebac 0304 	sub.w	r3, ip, r4
 801a68e:	3b15      	subs	r3, #21
 801a690:	f023 0303 	bic.w	r3, r3, #3
 801a694:	3304      	adds	r3, #4
 801a696:	f104 0015 	add.w	r0, r4, #21
 801a69a:	4560      	cmp	r0, ip
 801a69c:	bf88      	it	hi
 801a69e:	2304      	movhi	r3, #4
 801a6a0:	50ca      	str	r2, [r1, r3]
 801a6a2:	b10a      	cbz	r2, 801a6a8 <__lshift+0xa4>
 801a6a4:	f108 0602 	add.w	r6, r8, #2
 801a6a8:	3e01      	subs	r6, #1
 801a6aa:	4638      	mov	r0, r7
 801a6ac:	612e      	str	r6, [r5, #16]
 801a6ae:	4621      	mov	r1, r4
 801a6b0:	f7ff fde2 	bl	801a278 <_Bfree>
 801a6b4:	4628      	mov	r0, r5
 801a6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6ba:	f842 0f04 	str.w	r0, [r2, #4]!
 801a6be:	3301      	adds	r3, #1
 801a6c0:	e7c5      	b.n	801a64e <__lshift+0x4a>
 801a6c2:	3904      	subs	r1, #4
 801a6c4:	f853 2b04 	ldr.w	r2, [r3], #4
 801a6c8:	f841 2f04 	str.w	r2, [r1, #4]!
 801a6cc:	459c      	cmp	ip, r3
 801a6ce:	d8f9      	bhi.n	801a6c4 <__lshift+0xc0>
 801a6d0:	e7ea      	b.n	801a6a8 <__lshift+0xa4>
 801a6d2:	bf00      	nop
 801a6d4:	0801d8e4 	.word	0x0801d8e4
 801a6d8:	0801d8f5 	.word	0x0801d8f5

0801a6dc <__mcmp>:
 801a6dc:	690a      	ldr	r2, [r1, #16]
 801a6de:	4603      	mov	r3, r0
 801a6e0:	6900      	ldr	r0, [r0, #16]
 801a6e2:	1a80      	subs	r0, r0, r2
 801a6e4:	b530      	push	{r4, r5, lr}
 801a6e6:	d10e      	bne.n	801a706 <__mcmp+0x2a>
 801a6e8:	3314      	adds	r3, #20
 801a6ea:	3114      	adds	r1, #20
 801a6ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a6f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a6f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a6f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a6fc:	4295      	cmp	r5, r2
 801a6fe:	d003      	beq.n	801a708 <__mcmp+0x2c>
 801a700:	d205      	bcs.n	801a70e <__mcmp+0x32>
 801a702:	f04f 30ff 	mov.w	r0, #4294967295
 801a706:	bd30      	pop	{r4, r5, pc}
 801a708:	42a3      	cmp	r3, r4
 801a70a:	d3f3      	bcc.n	801a6f4 <__mcmp+0x18>
 801a70c:	e7fb      	b.n	801a706 <__mcmp+0x2a>
 801a70e:	2001      	movs	r0, #1
 801a710:	e7f9      	b.n	801a706 <__mcmp+0x2a>
	...

0801a714 <__mdiff>:
 801a714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a718:	4689      	mov	r9, r1
 801a71a:	4606      	mov	r6, r0
 801a71c:	4611      	mov	r1, r2
 801a71e:	4648      	mov	r0, r9
 801a720:	4614      	mov	r4, r2
 801a722:	f7ff ffdb 	bl	801a6dc <__mcmp>
 801a726:	1e05      	subs	r5, r0, #0
 801a728:	d112      	bne.n	801a750 <__mdiff+0x3c>
 801a72a:	4629      	mov	r1, r5
 801a72c:	4630      	mov	r0, r6
 801a72e:	f7ff fd63 	bl	801a1f8 <_Balloc>
 801a732:	4602      	mov	r2, r0
 801a734:	b928      	cbnz	r0, 801a742 <__mdiff+0x2e>
 801a736:	4b3f      	ldr	r3, [pc, #252]	@ (801a834 <__mdiff+0x120>)
 801a738:	f240 2137 	movw	r1, #567	@ 0x237
 801a73c:	483e      	ldr	r0, [pc, #248]	@ (801a838 <__mdiff+0x124>)
 801a73e:	f000 fae9 	bl	801ad14 <__assert_func>
 801a742:	2301      	movs	r3, #1
 801a744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a748:	4610      	mov	r0, r2
 801a74a:	b003      	add	sp, #12
 801a74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a750:	bfbc      	itt	lt
 801a752:	464b      	movlt	r3, r9
 801a754:	46a1      	movlt	r9, r4
 801a756:	4630      	mov	r0, r6
 801a758:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a75c:	bfba      	itte	lt
 801a75e:	461c      	movlt	r4, r3
 801a760:	2501      	movlt	r5, #1
 801a762:	2500      	movge	r5, #0
 801a764:	f7ff fd48 	bl	801a1f8 <_Balloc>
 801a768:	4602      	mov	r2, r0
 801a76a:	b918      	cbnz	r0, 801a774 <__mdiff+0x60>
 801a76c:	4b31      	ldr	r3, [pc, #196]	@ (801a834 <__mdiff+0x120>)
 801a76e:	f240 2145 	movw	r1, #581	@ 0x245
 801a772:	e7e3      	b.n	801a73c <__mdiff+0x28>
 801a774:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a778:	6926      	ldr	r6, [r4, #16]
 801a77a:	60c5      	str	r5, [r0, #12]
 801a77c:	f109 0310 	add.w	r3, r9, #16
 801a780:	f109 0514 	add.w	r5, r9, #20
 801a784:	f104 0e14 	add.w	lr, r4, #20
 801a788:	f100 0b14 	add.w	fp, r0, #20
 801a78c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a790:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a794:	9301      	str	r3, [sp, #4]
 801a796:	46d9      	mov	r9, fp
 801a798:	f04f 0c00 	mov.w	ip, #0
 801a79c:	9b01      	ldr	r3, [sp, #4]
 801a79e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a7a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a7a6:	9301      	str	r3, [sp, #4]
 801a7a8:	fa1f f38a 	uxth.w	r3, sl
 801a7ac:	4619      	mov	r1, r3
 801a7ae:	b283      	uxth	r3, r0
 801a7b0:	1acb      	subs	r3, r1, r3
 801a7b2:	0c00      	lsrs	r0, r0, #16
 801a7b4:	4463      	add	r3, ip
 801a7b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a7ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a7be:	b29b      	uxth	r3, r3
 801a7c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a7c4:	4576      	cmp	r6, lr
 801a7c6:	f849 3b04 	str.w	r3, [r9], #4
 801a7ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a7ce:	d8e5      	bhi.n	801a79c <__mdiff+0x88>
 801a7d0:	1b33      	subs	r3, r6, r4
 801a7d2:	3b15      	subs	r3, #21
 801a7d4:	f023 0303 	bic.w	r3, r3, #3
 801a7d8:	3415      	adds	r4, #21
 801a7da:	3304      	adds	r3, #4
 801a7dc:	42a6      	cmp	r6, r4
 801a7de:	bf38      	it	cc
 801a7e0:	2304      	movcc	r3, #4
 801a7e2:	441d      	add	r5, r3
 801a7e4:	445b      	add	r3, fp
 801a7e6:	461e      	mov	r6, r3
 801a7e8:	462c      	mov	r4, r5
 801a7ea:	4544      	cmp	r4, r8
 801a7ec:	d30e      	bcc.n	801a80c <__mdiff+0xf8>
 801a7ee:	f108 0103 	add.w	r1, r8, #3
 801a7f2:	1b49      	subs	r1, r1, r5
 801a7f4:	f021 0103 	bic.w	r1, r1, #3
 801a7f8:	3d03      	subs	r5, #3
 801a7fa:	45a8      	cmp	r8, r5
 801a7fc:	bf38      	it	cc
 801a7fe:	2100      	movcc	r1, #0
 801a800:	440b      	add	r3, r1
 801a802:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a806:	b191      	cbz	r1, 801a82e <__mdiff+0x11a>
 801a808:	6117      	str	r7, [r2, #16]
 801a80a:	e79d      	b.n	801a748 <__mdiff+0x34>
 801a80c:	f854 1b04 	ldr.w	r1, [r4], #4
 801a810:	46e6      	mov	lr, ip
 801a812:	0c08      	lsrs	r0, r1, #16
 801a814:	fa1c fc81 	uxtah	ip, ip, r1
 801a818:	4471      	add	r1, lr
 801a81a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a81e:	b289      	uxth	r1, r1
 801a820:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a824:	f846 1b04 	str.w	r1, [r6], #4
 801a828:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a82c:	e7dd      	b.n	801a7ea <__mdiff+0xd6>
 801a82e:	3f01      	subs	r7, #1
 801a830:	e7e7      	b.n	801a802 <__mdiff+0xee>
 801a832:	bf00      	nop
 801a834:	0801d8e4 	.word	0x0801d8e4
 801a838:	0801d8f5 	.word	0x0801d8f5

0801a83c <__d2b>:
 801a83c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a840:	460f      	mov	r7, r1
 801a842:	2101      	movs	r1, #1
 801a844:	ec59 8b10 	vmov	r8, r9, d0
 801a848:	4616      	mov	r6, r2
 801a84a:	f7ff fcd5 	bl	801a1f8 <_Balloc>
 801a84e:	4604      	mov	r4, r0
 801a850:	b930      	cbnz	r0, 801a860 <__d2b+0x24>
 801a852:	4602      	mov	r2, r0
 801a854:	4b23      	ldr	r3, [pc, #140]	@ (801a8e4 <__d2b+0xa8>)
 801a856:	4824      	ldr	r0, [pc, #144]	@ (801a8e8 <__d2b+0xac>)
 801a858:	f240 310f 	movw	r1, #783	@ 0x30f
 801a85c:	f000 fa5a 	bl	801ad14 <__assert_func>
 801a860:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a868:	b10d      	cbz	r5, 801a86e <__d2b+0x32>
 801a86a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a86e:	9301      	str	r3, [sp, #4]
 801a870:	f1b8 0300 	subs.w	r3, r8, #0
 801a874:	d023      	beq.n	801a8be <__d2b+0x82>
 801a876:	4668      	mov	r0, sp
 801a878:	9300      	str	r3, [sp, #0]
 801a87a:	f7ff fd84 	bl	801a386 <__lo0bits>
 801a87e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a882:	b1d0      	cbz	r0, 801a8ba <__d2b+0x7e>
 801a884:	f1c0 0320 	rsb	r3, r0, #32
 801a888:	fa02 f303 	lsl.w	r3, r2, r3
 801a88c:	430b      	orrs	r3, r1
 801a88e:	40c2      	lsrs	r2, r0
 801a890:	6163      	str	r3, [r4, #20]
 801a892:	9201      	str	r2, [sp, #4]
 801a894:	9b01      	ldr	r3, [sp, #4]
 801a896:	61a3      	str	r3, [r4, #24]
 801a898:	2b00      	cmp	r3, #0
 801a89a:	bf0c      	ite	eq
 801a89c:	2201      	moveq	r2, #1
 801a89e:	2202      	movne	r2, #2
 801a8a0:	6122      	str	r2, [r4, #16]
 801a8a2:	b1a5      	cbz	r5, 801a8ce <__d2b+0x92>
 801a8a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a8a8:	4405      	add	r5, r0
 801a8aa:	603d      	str	r5, [r7, #0]
 801a8ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a8b0:	6030      	str	r0, [r6, #0]
 801a8b2:	4620      	mov	r0, r4
 801a8b4:	b003      	add	sp, #12
 801a8b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a8ba:	6161      	str	r1, [r4, #20]
 801a8bc:	e7ea      	b.n	801a894 <__d2b+0x58>
 801a8be:	a801      	add	r0, sp, #4
 801a8c0:	f7ff fd61 	bl	801a386 <__lo0bits>
 801a8c4:	9b01      	ldr	r3, [sp, #4]
 801a8c6:	6163      	str	r3, [r4, #20]
 801a8c8:	3020      	adds	r0, #32
 801a8ca:	2201      	movs	r2, #1
 801a8cc:	e7e8      	b.n	801a8a0 <__d2b+0x64>
 801a8ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a8d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a8d6:	6038      	str	r0, [r7, #0]
 801a8d8:	6918      	ldr	r0, [r3, #16]
 801a8da:	f7ff fd35 	bl	801a348 <__hi0bits>
 801a8de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a8e2:	e7e5      	b.n	801a8b0 <__d2b+0x74>
 801a8e4:	0801d8e4 	.word	0x0801d8e4
 801a8e8:	0801d8f5 	.word	0x0801d8f5

0801a8ec <__ssputs_r>:
 801a8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a8f0:	688e      	ldr	r6, [r1, #8]
 801a8f2:	461f      	mov	r7, r3
 801a8f4:	42be      	cmp	r6, r7
 801a8f6:	680b      	ldr	r3, [r1, #0]
 801a8f8:	4682      	mov	sl, r0
 801a8fa:	460c      	mov	r4, r1
 801a8fc:	4690      	mov	r8, r2
 801a8fe:	d82d      	bhi.n	801a95c <__ssputs_r+0x70>
 801a900:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a904:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a908:	d026      	beq.n	801a958 <__ssputs_r+0x6c>
 801a90a:	6965      	ldr	r5, [r4, #20]
 801a90c:	6909      	ldr	r1, [r1, #16]
 801a90e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a912:	eba3 0901 	sub.w	r9, r3, r1
 801a916:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a91a:	1c7b      	adds	r3, r7, #1
 801a91c:	444b      	add	r3, r9
 801a91e:	106d      	asrs	r5, r5, #1
 801a920:	429d      	cmp	r5, r3
 801a922:	bf38      	it	cc
 801a924:	461d      	movcc	r5, r3
 801a926:	0553      	lsls	r3, r2, #21
 801a928:	d527      	bpl.n	801a97a <__ssputs_r+0x8e>
 801a92a:	4629      	mov	r1, r5
 801a92c:	f7ff fbd8 	bl	801a0e0 <_malloc_r>
 801a930:	4606      	mov	r6, r0
 801a932:	b360      	cbz	r0, 801a98e <__ssputs_r+0xa2>
 801a934:	6921      	ldr	r1, [r4, #16]
 801a936:	464a      	mov	r2, r9
 801a938:	f7fe fcf7 	bl	801932a <memcpy>
 801a93c:	89a3      	ldrh	r3, [r4, #12]
 801a93e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a946:	81a3      	strh	r3, [r4, #12]
 801a948:	6126      	str	r6, [r4, #16]
 801a94a:	6165      	str	r5, [r4, #20]
 801a94c:	444e      	add	r6, r9
 801a94e:	eba5 0509 	sub.w	r5, r5, r9
 801a952:	6026      	str	r6, [r4, #0]
 801a954:	60a5      	str	r5, [r4, #8]
 801a956:	463e      	mov	r6, r7
 801a958:	42be      	cmp	r6, r7
 801a95a:	d900      	bls.n	801a95e <__ssputs_r+0x72>
 801a95c:	463e      	mov	r6, r7
 801a95e:	6820      	ldr	r0, [r4, #0]
 801a960:	4632      	mov	r2, r6
 801a962:	4641      	mov	r1, r8
 801a964:	f7fe fc47 	bl	80191f6 <memmove>
 801a968:	68a3      	ldr	r3, [r4, #8]
 801a96a:	1b9b      	subs	r3, r3, r6
 801a96c:	60a3      	str	r3, [r4, #8]
 801a96e:	6823      	ldr	r3, [r4, #0]
 801a970:	4433      	add	r3, r6
 801a972:	6023      	str	r3, [r4, #0]
 801a974:	2000      	movs	r0, #0
 801a976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a97a:	462a      	mov	r2, r5
 801a97c:	f000 fa0e 	bl	801ad9c <_realloc_r>
 801a980:	4606      	mov	r6, r0
 801a982:	2800      	cmp	r0, #0
 801a984:	d1e0      	bne.n	801a948 <__ssputs_r+0x5c>
 801a986:	6921      	ldr	r1, [r4, #16]
 801a988:	4650      	mov	r0, sl
 801a98a:	f7ff fb35 	bl	8019ff8 <_free_r>
 801a98e:	230c      	movs	r3, #12
 801a990:	f8ca 3000 	str.w	r3, [sl]
 801a994:	89a3      	ldrh	r3, [r4, #12]
 801a996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a99a:	81a3      	strh	r3, [r4, #12]
 801a99c:	f04f 30ff 	mov.w	r0, #4294967295
 801a9a0:	e7e9      	b.n	801a976 <__ssputs_r+0x8a>
	...

0801a9a4 <_svfiprintf_r>:
 801a9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9a8:	4698      	mov	r8, r3
 801a9aa:	898b      	ldrh	r3, [r1, #12]
 801a9ac:	061b      	lsls	r3, r3, #24
 801a9ae:	b09d      	sub	sp, #116	@ 0x74
 801a9b0:	4607      	mov	r7, r0
 801a9b2:	460d      	mov	r5, r1
 801a9b4:	4614      	mov	r4, r2
 801a9b6:	d510      	bpl.n	801a9da <_svfiprintf_r+0x36>
 801a9b8:	690b      	ldr	r3, [r1, #16]
 801a9ba:	b973      	cbnz	r3, 801a9da <_svfiprintf_r+0x36>
 801a9bc:	2140      	movs	r1, #64	@ 0x40
 801a9be:	f7ff fb8f 	bl	801a0e0 <_malloc_r>
 801a9c2:	6028      	str	r0, [r5, #0]
 801a9c4:	6128      	str	r0, [r5, #16]
 801a9c6:	b930      	cbnz	r0, 801a9d6 <_svfiprintf_r+0x32>
 801a9c8:	230c      	movs	r3, #12
 801a9ca:	603b      	str	r3, [r7, #0]
 801a9cc:	f04f 30ff 	mov.w	r0, #4294967295
 801a9d0:	b01d      	add	sp, #116	@ 0x74
 801a9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9d6:	2340      	movs	r3, #64	@ 0x40
 801a9d8:	616b      	str	r3, [r5, #20]
 801a9da:	2300      	movs	r3, #0
 801a9dc:	9309      	str	r3, [sp, #36]	@ 0x24
 801a9de:	2320      	movs	r3, #32
 801a9e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a9e4:	f8cd 800c 	str.w	r8, [sp, #12]
 801a9e8:	2330      	movs	r3, #48	@ 0x30
 801a9ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801ab88 <_svfiprintf_r+0x1e4>
 801a9ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a9f2:	f04f 0901 	mov.w	r9, #1
 801a9f6:	4623      	mov	r3, r4
 801a9f8:	469a      	mov	sl, r3
 801a9fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a9fe:	b10a      	cbz	r2, 801aa04 <_svfiprintf_r+0x60>
 801aa00:	2a25      	cmp	r2, #37	@ 0x25
 801aa02:	d1f9      	bne.n	801a9f8 <_svfiprintf_r+0x54>
 801aa04:	ebba 0b04 	subs.w	fp, sl, r4
 801aa08:	d00b      	beq.n	801aa22 <_svfiprintf_r+0x7e>
 801aa0a:	465b      	mov	r3, fp
 801aa0c:	4622      	mov	r2, r4
 801aa0e:	4629      	mov	r1, r5
 801aa10:	4638      	mov	r0, r7
 801aa12:	f7ff ff6b 	bl	801a8ec <__ssputs_r>
 801aa16:	3001      	adds	r0, #1
 801aa18:	f000 80a7 	beq.w	801ab6a <_svfiprintf_r+0x1c6>
 801aa1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aa1e:	445a      	add	r2, fp
 801aa20:	9209      	str	r2, [sp, #36]	@ 0x24
 801aa22:	f89a 3000 	ldrb.w	r3, [sl]
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	f000 809f 	beq.w	801ab6a <_svfiprintf_r+0x1c6>
 801aa2c:	2300      	movs	r3, #0
 801aa2e:	f04f 32ff 	mov.w	r2, #4294967295
 801aa32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801aa36:	f10a 0a01 	add.w	sl, sl, #1
 801aa3a:	9304      	str	r3, [sp, #16]
 801aa3c:	9307      	str	r3, [sp, #28]
 801aa3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801aa42:	931a      	str	r3, [sp, #104]	@ 0x68
 801aa44:	4654      	mov	r4, sl
 801aa46:	2205      	movs	r2, #5
 801aa48:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa4c:	484e      	ldr	r0, [pc, #312]	@ (801ab88 <_svfiprintf_r+0x1e4>)
 801aa4e:	f7e5 fbe7 	bl	8000220 <memchr>
 801aa52:	9a04      	ldr	r2, [sp, #16]
 801aa54:	b9d8      	cbnz	r0, 801aa8e <_svfiprintf_r+0xea>
 801aa56:	06d0      	lsls	r0, r2, #27
 801aa58:	bf44      	itt	mi
 801aa5a:	2320      	movmi	r3, #32
 801aa5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aa60:	0711      	lsls	r1, r2, #28
 801aa62:	bf44      	itt	mi
 801aa64:	232b      	movmi	r3, #43	@ 0x2b
 801aa66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aa6a:	f89a 3000 	ldrb.w	r3, [sl]
 801aa6e:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa70:	d015      	beq.n	801aa9e <_svfiprintf_r+0xfa>
 801aa72:	9a07      	ldr	r2, [sp, #28]
 801aa74:	4654      	mov	r4, sl
 801aa76:	2000      	movs	r0, #0
 801aa78:	f04f 0c0a 	mov.w	ip, #10
 801aa7c:	4621      	mov	r1, r4
 801aa7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aa82:	3b30      	subs	r3, #48	@ 0x30
 801aa84:	2b09      	cmp	r3, #9
 801aa86:	d94b      	bls.n	801ab20 <_svfiprintf_r+0x17c>
 801aa88:	b1b0      	cbz	r0, 801aab8 <_svfiprintf_r+0x114>
 801aa8a:	9207      	str	r2, [sp, #28]
 801aa8c:	e014      	b.n	801aab8 <_svfiprintf_r+0x114>
 801aa8e:	eba0 0308 	sub.w	r3, r0, r8
 801aa92:	fa09 f303 	lsl.w	r3, r9, r3
 801aa96:	4313      	orrs	r3, r2
 801aa98:	9304      	str	r3, [sp, #16]
 801aa9a:	46a2      	mov	sl, r4
 801aa9c:	e7d2      	b.n	801aa44 <_svfiprintf_r+0xa0>
 801aa9e:	9b03      	ldr	r3, [sp, #12]
 801aaa0:	1d19      	adds	r1, r3, #4
 801aaa2:	681b      	ldr	r3, [r3, #0]
 801aaa4:	9103      	str	r1, [sp, #12]
 801aaa6:	2b00      	cmp	r3, #0
 801aaa8:	bfbb      	ittet	lt
 801aaaa:	425b      	neglt	r3, r3
 801aaac:	f042 0202 	orrlt.w	r2, r2, #2
 801aab0:	9307      	strge	r3, [sp, #28]
 801aab2:	9307      	strlt	r3, [sp, #28]
 801aab4:	bfb8      	it	lt
 801aab6:	9204      	strlt	r2, [sp, #16]
 801aab8:	7823      	ldrb	r3, [r4, #0]
 801aaba:	2b2e      	cmp	r3, #46	@ 0x2e
 801aabc:	d10a      	bne.n	801aad4 <_svfiprintf_r+0x130>
 801aabe:	7863      	ldrb	r3, [r4, #1]
 801aac0:	2b2a      	cmp	r3, #42	@ 0x2a
 801aac2:	d132      	bne.n	801ab2a <_svfiprintf_r+0x186>
 801aac4:	9b03      	ldr	r3, [sp, #12]
 801aac6:	1d1a      	adds	r2, r3, #4
 801aac8:	681b      	ldr	r3, [r3, #0]
 801aaca:	9203      	str	r2, [sp, #12]
 801aacc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801aad0:	3402      	adds	r4, #2
 801aad2:	9305      	str	r3, [sp, #20]
 801aad4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801ab98 <_svfiprintf_r+0x1f4>
 801aad8:	7821      	ldrb	r1, [r4, #0]
 801aada:	2203      	movs	r2, #3
 801aadc:	4650      	mov	r0, sl
 801aade:	f7e5 fb9f 	bl	8000220 <memchr>
 801aae2:	b138      	cbz	r0, 801aaf4 <_svfiprintf_r+0x150>
 801aae4:	9b04      	ldr	r3, [sp, #16]
 801aae6:	eba0 000a 	sub.w	r0, r0, sl
 801aaea:	2240      	movs	r2, #64	@ 0x40
 801aaec:	4082      	lsls	r2, r0
 801aaee:	4313      	orrs	r3, r2
 801aaf0:	3401      	adds	r4, #1
 801aaf2:	9304      	str	r3, [sp, #16]
 801aaf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aaf8:	4824      	ldr	r0, [pc, #144]	@ (801ab8c <_svfiprintf_r+0x1e8>)
 801aafa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801aafe:	2206      	movs	r2, #6
 801ab00:	f7e5 fb8e 	bl	8000220 <memchr>
 801ab04:	2800      	cmp	r0, #0
 801ab06:	d036      	beq.n	801ab76 <_svfiprintf_r+0x1d2>
 801ab08:	4b21      	ldr	r3, [pc, #132]	@ (801ab90 <_svfiprintf_r+0x1ec>)
 801ab0a:	bb1b      	cbnz	r3, 801ab54 <_svfiprintf_r+0x1b0>
 801ab0c:	9b03      	ldr	r3, [sp, #12]
 801ab0e:	3307      	adds	r3, #7
 801ab10:	f023 0307 	bic.w	r3, r3, #7
 801ab14:	3308      	adds	r3, #8
 801ab16:	9303      	str	r3, [sp, #12]
 801ab18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ab1a:	4433      	add	r3, r6
 801ab1c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ab1e:	e76a      	b.n	801a9f6 <_svfiprintf_r+0x52>
 801ab20:	fb0c 3202 	mla	r2, ip, r2, r3
 801ab24:	460c      	mov	r4, r1
 801ab26:	2001      	movs	r0, #1
 801ab28:	e7a8      	b.n	801aa7c <_svfiprintf_r+0xd8>
 801ab2a:	2300      	movs	r3, #0
 801ab2c:	3401      	adds	r4, #1
 801ab2e:	9305      	str	r3, [sp, #20]
 801ab30:	4619      	mov	r1, r3
 801ab32:	f04f 0c0a 	mov.w	ip, #10
 801ab36:	4620      	mov	r0, r4
 801ab38:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ab3c:	3a30      	subs	r2, #48	@ 0x30
 801ab3e:	2a09      	cmp	r2, #9
 801ab40:	d903      	bls.n	801ab4a <_svfiprintf_r+0x1a6>
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	d0c6      	beq.n	801aad4 <_svfiprintf_r+0x130>
 801ab46:	9105      	str	r1, [sp, #20]
 801ab48:	e7c4      	b.n	801aad4 <_svfiprintf_r+0x130>
 801ab4a:	fb0c 2101 	mla	r1, ip, r1, r2
 801ab4e:	4604      	mov	r4, r0
 801ab50:	2301      	movs	r3, #1
 801ab52:	e7f0      	b.n	801ab36 <_svfiprintf_r+0x192>
 801ab54:	ab03      	add	r3, sp, #12
 801ab56:	9300      	str	r3, [sp, #0]
 801ab58:	462a      	mov	r2, r5
 801ab5a:	4b0e      	ldr	r3, [pc, #56]	@ (801ab94 <_svfiprintf_r+0x1f0>)
 801ab5c:	a904      	add	r1, sp, #16
 801ab5e:	4638      	mov	r0, r7
 801ab60:	f7fd fe36 	bl	80187d0 <_printf_float>
 801ab64:	1c42      	adds	r2, r0, #1
 801ab66:	4606      	mov	r6, r0
 801ab68:	d1d6      	bne.n	801ab18 <_svfiprintf_r+0x174>
 801ab6a:	89ab      	ldrh	r3, [r5, #12]
 801ab6c:	065b      	lsls	r3, r3, #25
 801ab6e:	f53f af2d 	bmi.w	801a9cc <_svfiprintf_r+0x28>
 801ab72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ab74:	e72c      	b.n	801a9d0 <_svfiprintf_r+0x2c>
 801ab76:	ab03      	add	r3, sp, #12
 801ab78:	9300      	str	r3, [sp, #0]
 801ab7a:	462a      	mov	r2, r5
 801ab7c:	4b05      	ldr	r3, [pc, #20]	@ (801ab94 <_svfiprintf_r+0x1f0>)
 801ab7e:	a904      	add	r1, sp, #16
 801ab80:	4638      	mov	r0, r7
 801ab82:	f7fe f8bd 	bl	8018d00 <_printf_i>
 801ab86:	e7ed      	b.n	801ab64 <_svfiprintf_r+0x1c0>
 801ab88:	0801d94e 	.word	0x0801d94e
 801ab8c:	0801d958 	.word	0x0801d958
 801ab90:	080187d1 	.word	0x080187d1
 801ab94:	0801a8ed 	.word	0x0801a8ed
 801ab98:	0801d954 	.word	0x0801d954

0801ab9c <__sflush_r>:
 801ab9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801aba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aba4:	0716      	lsls	r6, r2, #28
 801aba6:	4605      	mov	r5, r0
 801aba8:	460c      	mov	r4, r1
 801abaa:	d454      	bmi.n	801ac56 <__sflush_r+0xba>
 801abac:	684b      	ldr	r3, [r1, #4]
 801abae:	2b00      	cmp	r3, #0
 801abb0:	dc02      	bgt.n	801abb8 <__sflush_r+0x1c>
 801abb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	dd48      	ble.n	801ac4a <__sflush_r+0xae>
 801abb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801abba:	2e00      	cmp	r6, #0
 801abbc:	d045      	beq.n	801ac4a <__sflush_r+0xae>
 801abbe:	2300      	movs	r3, #0
 801abc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801abc4:	682f      	ldr	r7, [r5, #0]
 801abc6:	6a21      	ldr	r1, [r4, #32]
 801abc8:	602b      	str	r3, [r5, #0]
 801abca:	d030      	beq.n	801ac2e <__sflush_r+0x92>
 801abcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801abce:	89a3      	ldrh	r3, [r4, #12]
 801abd0:	0759      	lsls	r1, r3, #29
 801abd2:	d505      	bpl.n	801abe0 <__sflush_r+0x44>
 801abd4:	6863      	ldr	r3, [r4, #4]
 801abd6:	1ad2      	subs	r2, r2, r3
 801abd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801abda:	b10b      	cbz	r3, 801abe0 <__sflush_r+0x44>
 801abdc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801abde:	1ad2      	subs	r2, r2, r3
 801abe0:	2300      	movs	r3, #0
 801abe2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801abe4:	6a21      	ldr	r1, [r4, #32]
 801abe6:	4628      	mov	r0, r5
 801abe8:	47b0      	blx	r6
 801abea:	1c43      	adds	r3, r0, #1
 801abec:	89a3      	ldrh	r3, [r4, #12]
 801abee:	d106      	bne.n	801abfe <__sflush_r+0x62>
 801abf0:	6829      	ldr	r1, [r5, #0]
 801abf2:	291d      	cmp	r1, #29
 801abf4:	d82b      	bhi.n	801ac4e <__sflush_r+0xb2>
 801abf6:	4a2a      	ldr	r2, [pc, #168]	@ (801aca0 <__sflush_r+0x104>)
 801abf8:	40ca      	lsrs	r2, r1
 801abfa:	07d6      	lsls	r6, r2, #31
 801abfc:	d527      	bpl.n	801ac4e <__sflush_r+0xb2>
 801abfe:	2200      	movs	r2, #0
 801ac00:	6062      	str	r2, [r4, #4]
 801ac02:	04d9      	lsls	r1, r3, #19
 801ac04:	6922      	ldr	r2, [r4, #16]
 801ac06:	6022      	str	r2, [r4, #0]
 801ac08:	d504      	bpl.n	801ac14 <__sflush_r+0x78>
 801ac0a:	1c42      	adds	r2, r0, #1
 801ac0c:	d101      	bne.n	801ac12 <__sflush_r+0x76>
 801ac0e:	682b      	ldr	r3, [r5, #0]
 801ac10:	b903      	cbnz	r3, 801ac14 <__sflush_r+0x78>
 801ac12:	6560      	str	r0, [r4, #84]	@ 0x54
 801ac14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ac16:	602f      	str	r7, [r5, #0]
 801ac18:	b1b9      	cbz	r1, 801ac4a <__sflush_r+0xae>
 801ac1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac1e:	4299      	cmp	r1, r3
 801ac20:	d002      	beq.n	801ac28 <__sflush_r+0x8c>
 801ac22:	4628      	mov	r0, r5
 801ac24:	f7ff f9e8 	bl	8019ff8 <_free_r>
 801ac28:	2300      	movs	r3, #0
 801ac2a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac2c:	e00d      	b.n	801ac4a <__sflush_r+0xae>
 801ac2e:	2301      	movs	r3, #1
 801ac30:	4628      	mov	r0, r5
 801ac32:	47b0      	blx	r6
 801ac34:	4602      	mov	r2, r0
 801ac36:	1c50      	adds	r0, r2, #1
 801ac38:	d1c9      	bne.n	801abce <__sflush_r+0x32>
 801ac3a:	682b      	ldr	r3, [r5, #0]
 801ac3c:	2b00      	cmp	r3, #0
 801ac3e:	d0c6      	beq.n	801abce <__sflush_r+0x32>
 801ac40:	2b1d      	cmp	r3, #29
 801ac42:	d001      	beq.n	801ac48 <__sflush_r+0xac>
 801ac44:	2b16      	cmp	r3, #22
 801ac46:	d11e      	bne.n	801ac86 <__sflush_r+0xea>
 801ac48:	602f      	str	r7, [r5, #0]
 801ac4a:	2000      	movs	r0, #0
 801ac4c:	e022      	b.n	801ac94 <__sflush_r+0xf8>
 801ac4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac52:	b21b      	sxth	r3, r3
 801ac54:	e01b      	b.n	801ac8e <__sflush_r+0xf2>
 801ac56:	690f      	ldr	r7, [r1, #16]
 801ac58:	2f00      	cmp	r7, #0
 801ac5a:	d0f6      	beq.n	801ac4a <__sflush_r+0xae>
 801ac5c:	0793      	lsls	r3, r2, #30
 801ac5e:	680e      	ldr	r6, [r1, #0]
 801ac60:	bf08      	it	eq
 801ac62:	694b      	ldreq	r3, [r1, #20]
 801ac64:	600f      	str	r7, [r1, #0]
 801ac66:	bf18      	it	ne
 801ac68:	2300      	movne	r3, #0
 801ac6a:	eba6 0807 	sub.w	r8, r6, r7
 801ac6e:	608b      	str	r3, [r1, #8]
 801ac70:	f1b8 0f00 	cmp.w	r8, #0
 801ac74:	dde9      	ble.n	801ac4a <__sflush_r+0xae>
 801ac76:	6a21      	ldr	r1, [r4, #32]
 801ac78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ac7a:	4643      	mov	r3, r8
 801ac7c:	463a      	mov	r2, r7
 801ac7e:	4628      	mov	r0, r5
 801ac80:	47b0      	blx	r6
 801ac82:	2800      	cmp	r0, #0
 801ac84:	dc08      	bgt.n	801ac98 <__sflush_r+0xfc>
 801ac86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ac8e:	81a3      	strh	r3, [r4, #12]
 801ac90:	f04f 30ff 	mov.w	r0, #4294967295
 801ac94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac98:	4407      	add	r7, r0
 801ac9a:	eba8 0800 	sub.w	r8, r8, r0
 801ac9e:	e7e7      	b.n	801ac70 <__sflush_r+0xd4>
 801aca0:	20400001 	.word	0x20400001

0801aca4 <_fflush_r>:
 801aca4:	b538      	push	{r3, r4, r5, lr}
 801aca6:	690b      	ldr	r3, [r1, #16]
 801aca8:	4605      	mov	r5, r0
 801acaa:	460c      	mov	r4, r1
 801acac:	b913      	cbnz	r3, 801acb4 <_fflush_r+0x10>
 801acae:	2500      	movs	r5, #0
 801acb0:	4628      	mov	r0, r5
 801acb2:	bd38      	pop	{r3, r4, r5, pc}
 801acb4:	b118      	cbz	r0, 801acbe <_fflush_r+0x1a>
 801acb6:	6a03      	ldr	r3, [r0, #32]
 801acb8:	b90b      	cbnz	r3, 801acbe <_fflush_r+0x1a>
 801acba:	f7fe f9cb 	bl	8019054 <__sinit>
 801acbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acc2:	2b00      	cmp	r3, #0
 801acc4:	d0f3      	beq.n	801acae <_fflush_r+0xa>
 801acc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801acc8:	07d0      	lsls	r0, r2, #31
 801acca:	d404      	bmi.n	801acd6 <_fflush_r+0x32>
 801accc:	0599      	lsls	r1, r3, #22
 801acce:	d402      	bmi.n	801acd6 <_fflush_r+0x32>
 801acd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801acd2:	f7fe fb28 	bl	8019326 <__retarget_lock_acquire_recursive>
 801acd6:	4628      	mov	r0, r5
 801acd8:	4621      	mov	r1, r4
 801acda:	f7ff ff5f 	bl	801ab9c <__sflush_r>
 801acde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ace0:	07da      	lsls	r2, r3, #31
 801ace2:	4605      	mov	r5, r0
 801ace4:	d4e4      	bmi.n	801acb0 <_fflush_r+0xc>
 801ace6:	89a3      	ldrh	r3, [r4, #12]
 801ace8:	059b      	lsls	r3, r3, #22
 801acea:	d4e1      	bmi.n	801acb0 <_fflush_r+0xc>
 801acec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801acee:	f7fe fb1b 	bl	8019328 <__retarget_lock_release_recursive>
 801acf2:	e7dd      	b.n	801acb0 <_fflush_r+0xc>

0801acf4 <_sbrk_r>:
 801acf4:	b538      	push	{r3, r4, r5, lr}
 801acf6:	4d06      	ldr	r5, [pc, #24]	@ (801ad10 <_sbrk_r+0x1c>)
 801acf8:	2300      	movs	r3, #0
 801acfa:	4604      	mov	r4, r0
 801acfc:	4608      	mov	r0, r1
 801acfe:	602b      	str	r3, [r5, #0]
 801ad00:	f7ea fc7a 	bl	80055f8 <_sbrk>
 801ad04:	1c43      	adds	r3, r0, #1
 801ad06:	d102      	bne.n	801ad0e <_sbrk_r+0x1a>
 801ad08:	682b      	ldr	r3, [r5, #0]
 801ad0a:	b103      	cbz	r3, 801ad0e <_sbrk_r+0x1a>
 801ad0c:	6023      	str	r3, [r4, #0]
 801ad0e:	bd38      	pop	{r3, r4, r5, pc}
 801ad10:	20003ed0 	.word	0x20003ed0

0801ad14 <__assert_func>:
 801ad14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ad16:	4614      	mov	r4, r2
 801ad18:	461a      	mov	r2, r3
 801ad1a:	4b09      	ldr	r3, [pc, #36]	@ (801ad40 <__assert_func+0x2c>)
 801ad1c:	681b      	ldr	r3, [r3, #0]
 801ad1e:	4605      	mov	r5, r0
 801ad20:	68d8      	ldr	r0, [r3, #12]
 801ad22:	b14c      	cbz	r4, 801ad38 <__assert_func+0x24>
 801ad24:	4b07      	ldr	r3, [pc, #28]	@ (801ad44 <__assert_func+0x30>)
 801ad26:	9100      	str	r1, [sp, #0]
 801ad28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ad2c:	4906      	ldr	r1, [pc, #24]	@ (801ad48 <__assert_func+0x34>)
 801ad2e:	462b      	mov	r3, r5
 801ad30:	f000 f870 	bl	801ae14 <fiprintf>
 801ad34:	f000 f880 	bl	801ae38 <abort>
 801ad38:	4b04      	ldr	r3, [pc, #16]	@ (801ad4c <__assert_func+0x38>)
 801ad3a:	461c      	mov	r4, r3
 801ad3c:	e7f3      	b.n	801ad26 <__assert_func+0x12>
 801ad3e:	bf00      	nop
 801ad40:	200001ac 	.word	0x200001ac
 801ad44:	0801d969 	.word	0x0801d969
 801ad48:	0801d976 	.word	0x0801d976
 801ad4c:	0801d9a4 	.word	0x0801d9a4

0801ad50 <_calloc_r>:
 801ad50:	b570      	push	{r4, r5, r6, lr}
 801ad52:	fba1 5402 	umull	r5, r4, r1, r2
 801ad56:	b934      	cbnz	r4, 801ad66 <_calloc_r+0x16>
 801ad58:	4629      	mov	r1, r5
 801ad5a:	f7ff f9c1 	bl	801a0e0 <_malloc_r>
 801ad5e:	4606      	mov	r6, r0
 801ad60:	b928      	cbnz	r0, 801ad6e <_calloc_r+0x1e>
 801ad62:	4630      	mov	r0, r6
 801ad64:	bd70      	pop	{r4, r5, r6, pc}
 801ad66:	220c      	movs	r2, #12
 801ad68:	6002      	str	r2, [r0, #0]
 801ad6a:	2600      	movs	r6, #0
 801ad6c:	e7f9      	b.n	801ad62 <_calloc_r+0x12>
 801ad6e:	462a      	mov	r2, r5
 801ad70:	4621      	mov	r1, r4
 801ad72:	f7fe fa5a 	bl	801922a <memset>
 801ad76:	e7f4      	b.n	801ad62 <_calloc_r+0x12>

0801ad78 <__ascii_mbtowc>:
 801ad78:	b082      	sub	sp, #8
 801ad7a:	b901      	cbnz	r1, 801ad7e <__ascii_mbtowc+0x6>
 801ad7c:	a901      	add	r1, sp, #4
 801ad7e:	b142      	cbz	r2, 801ad92 <__ascii_mbtowc+0x1a>
 801ad80:	b14b      	cbz	r3, 801ad96 <__ascii_mbtowc+0x1e>
 801ad82:	7813      	ldrb	r3, [r2, #0]
 801ad84:	600b      	str	r3, [r1, #0]
 801ad86:	7812      	ldrb	r2, [r2, #0]
 801ad88:	1e10      	subs	r0, r2, #0
 801ad8a:	bf18      	it	ne
 801ad8c:	2001      	movne	r0, #1
 801ad8e:	b002      	add	sp, #8
 801ad90:	4770      	bx	lr
 801ad92:	4610      	mov	r0, r2
 801ad94:	e7fb      	b.n	801ad8e <__ascii_mbtowc+0x16>
 801ad96:	f06f 0001 	mvn.w	r0, #1
 801ad9a:	e7f8      	b.n	801ad8e <__ascii_mbtowc+0x16>

0801ad9c <_realloc_r>:
 801ad9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ada0:	4607      	mov	r7, r0
 801ada2:	4614      	mov	r4, r2
 801ada4:	460d      	mov	r5, r1
 801ada6:	b921      	cbnz	r1, 801adb2 <_realloc_r+0x16>
 801ada8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801adac:	4611      	mov	r1, r2
 801adae:	f7ff b997 	b.w	801a0e0 <_malloc_r>
 801adb2:	b92a      	cbnz	r2, 801adc0 <_realloc_r+0x24>
 801adb4:	f7ff f920 	bl	8019ff8 <_free_r>
 801adb8:	4625      	mov	r5, r4
 801adba:	4628      	mov	r0, r5
 801adbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801adc0:	f000 f841 	bl	801ae46 <_malloc_usable_size_r>
 801adc4:	4284      	cmp	r4, r0
 801adc6:	4606      	mov	r6, r0
 801adc8:	d802      	bhi.n	801add0 <_realloc_r+0x34>
 801adca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801adce:	d8f4      	bhi.n	801adba <_realloc_r+0x1e>
 801add0:	4621      	mov	r1, r4
 801add2:	4638      	mov	r0, r7
 801add4:	f7ff f984 	bl	801a0e0 <_malloc_r>
 801add8:	4680      	mov	r8, r0
 801adda:	b908      	cbnz	r0, 801ade0 <_realloc_r+0x44>
 801addc:	4645      	mov	r5, r8
 801adde:	e7ec      	b.n	801adba <_realloc_r+0x1e>
 801ade0:	42b4      	cmp	r4, r6
 801ade2:	4622      	mov	r2, r4
 801ade4:	4629      	mov	r1, r5
 801ade6:	bf28      	it	cs
 801ade8:	4632      	movcs	r2, r6
 801adea:	f7fe fa9e 	bl	801932a <memcpy>
 801adee:	4629      	mov	r1, r5
 801adf0:	4638      	mov	r0, r7
 801adf2:	f7ff f901 	bl	8019ff8 <_free_r>
 801adf6:	e7f1      	b.n	801addc <_realloc_r+0x40>

0801adf8 <__ascii_wctomb>:
 801adf8:	4603      	mov	r3, r0
 801adfa:	4608      	mov	r0, r1
 801adfc:	b141      	cbz	r1, 801ae10 <__ascii_wctomb+0x18>
 801adfe:	2aff      	cmp	r2, #255	@ 0xff
 801ae00:	d904      	bls.n	801ae0c <__ascii_wctomb+0x14>
 801ae02:	228a      	movs	r2, #138	@ 0x8a
 801ae04:	601a      	str	r2, [r3, #0]
 801ae06:	f04f 30ff 	mov.w	r0, #4294967295
 801ae0a:	4770      	bx	lr
 801ae0c:	700a      	strb	r2, [r1, #0]
 801ae0e:	2001      	movs	r0, #1
 801ae10:	4770      	bx	lr
	...

0801ae14 <fiprintf>:
 801ae14:	b40e      	push	{r1, r2, r3}
 801ae16:	b503      	push	{r0, r1, lr}
 801ae18:	4601      	mov	r1, r0
 801ae1a:	ab03      	add	r3, sp, #12
 801ae1c:	4805      	ldr	r0, [pc, #20]	@ (801ae34 <fiprintf+0x20>)
 801ae1e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ae22:	6800      	ldr	r0, [r0, #0]
 801ae24:	9301      	str	r3, [sp, #4]
 801ae26:	f000 f83f 	bl	801aea8 <_vfiprintf_r>
 801ae2a:	b002      	add	sp, #8
 801ae2c:	f85d eb04 	ldr.w	lr, [sp], #4
 801ae30:	b003      	add	sp, #12
 801ae32:	4770      	bx	lr
 801ae34:	200001ac 	.word	0x200001ac

0801ae38 <abort>:
 801ae38:	b508      	push	{r3, lr}
 801ae3a:	2006      	movs	r0, #6
 801ae3c:	f000 fa08 	bl	801b250 <raise>
 801ae40:	2001      	movs	r0, #1
 801ae42:	f7ea fb61 	bl	8005508 <_exit>

0801ae46 <_malloc_usable_size_r>:
 801ae46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ae4a:	1f18      	subs	r0, r3, #4
 801ae4c:	2b00      	cmp	r3, #0
 801ae4e:	bfbc      	itt	lt
 801ae50:	580b      	ldrlt	r3, [r1, r0]
 801ae52:	18c0      	addlt	r0, r0, r3
 801ae54:	4770      	bx	lr

0801ae56 <__sfputc_r>:
 801ae56:	6893      	ldr	r3, [r2, #8]
 801ae58:	3b01      	subs	r3, #1
 801ae5a:	2b00      	cmp	r3, #0
 801ae5c:	b410      	push	{r4}
 801ae5e:	6093      	str	r3, [r2, #8]
 801ae60:	da08      	bge.n	801ae74 <__sfputc_r+0x1e>
 801ae62:	6994      	ldr	r4, [r2, #24]
 801ae64:	42a3      	cmp	r3, r4
 801ae66:	db01      	blt.n	801ae6c <__sfputc_r+0x16>
 801ae68:	290a      	cmp	r1, #10
 801ae6a:	d103      	bne.n	801ae74 <__sfputc_r+0x1e>
 801ae6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ae70:	f000 b932 	b.w	801b0d8 <__swbuf_r>
 801ae74:	6813      	ldr	r3, [r2, #0]
 801ae76:	1c58      	adds	r0, r3, #1
 801ae78:	6010      	str	r0, [r2, #0]
 801ae7a:	7019      	strb	r1, [r3, #0]
 801ae7c:	4608      	mov	r0, r1
 801ae7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ae82:	4770      	bx	lr

0801ae84 <__sfputs_r>:
 801ae84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae86:	4606      	mov	r6, r0
 801ae88:	460f      	mov	r7, r1
 801ae8a:	4614      	mov	r4, r2
 801ae8c:	18d5      	adds	r5, r2, r3
 801ae8e:	42ac      	cmp	r4, r5
 801ae90:	d101      	bne.n	801ae96 <__sfputs_r+0x12>
 801ae92:	2000      	movs	r0, #0
 801ae94:	e007      	b.n	801aea6 <__sfputs_r+0x22>
 801ae96:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ae9a:	463a      	mov	r2, r7
 801ae9c:	4630      	mov	r0, r6
 801ae9e:	f7ff ffda 	bl	801ae56 <__sfputc_r>
 801aea2:	1c43      	adds	r3, r0, #1
 801aea4:	d1f3      	bne.n	801ae8e <__sfputs_r+0xa>
 801aea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801aea8 <_vfiprintf_r>:
 801aea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aeac:	460d      	mov	r5, r1
 801aeae:	b09d      	sub	sp, #116	@ 0x74
 801aeb0:	4614      	mov	r4, r2
 801aeb2:	4698      	mov	r8, r3
 801aeb4:	4606      	mov	r6, r0
 801aeb6:	b118      	cbz	r0, 801aec0 <_vfiprintf_r+0x18>
 801aeb8:	6a03      	ldr	r3, [r0, #32]
 801aeba:	b90b      	cbnz	r3, 801aec0 <_vfiprintf_r+0x18>
 801aebc:	f7fe f8ca 	bl	8019054 <__sinit>
 801aec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aec2:	07d9      	lsls	r1, r3, #31
 801aec4:	d405      	bmi.n	801aed2 <_vfiprintf_r+0x2a>
 801aec6:	89ab      	ldrh	r3, [r5, #12]
 801aec8:	059a      	lsls	r2, r3, #22
 801aeca:	d402      	bmi.n	801aed2 <_vfiprintf_r+0x2a>
 801aecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aece:	f7fe fa2a 	bl	8019326 <__retarget_lock_acquire_recursive>
 801aed2:	89ab      	ldrh	r3, [r5, #12]
 801aed4:	071b      	lsls	r3, r3, #28
 801aed6:	d501      	bpl.n	801aedc <_vfiprintf_r+0x34>
 801aed8:	692b      	ldr	r3, [r5, #16]
 801aeda:	b99b      	cbnz	r3, 801af04 <_vfiprintf_r+0x5c>
 801aedc:	4629      	mov	r1, r5
 801aede:	4630      	mov	r0, r6
 801aee0:	f000 f938 	bl	801b154 <__swsetup_r>
 801aee4:	b170      	cbz	r0, 801af04 <_vfiprintf_r+0x5c>
 801aee6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aee8:	07dc      	lsls	r4, r3, #31
 801aeea:	d504      	bpl.n	801aef6 <_vfiprintf_r+0x4e>
 801aeec:	f04f 30ff 	mov.w	r0, #4294967295
 801aef0:	b01d      	add	sp, #116	@ 0x74
 801aef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aef6:	89ab      	ldrh	r3, [r5, #12]
 801aef8:	0598      	lsls	r0, r3, #22
 801aefa:	d4f7      	bmi.n	801aeec <_vfiprintf_r+0x44>
 801aefc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aefe:	f7fe fa13 	bl	8019328 <__retarget_lock_release_recursive>
 801af02:	e7f3      	b.n	801aeec <_vfiprintf_r+0x44>
 801af04:	2300      	movs	r3, #0
 801af06:	9309      	str	r3, [sp, #36]	@ 0x24
 801af08:	2320      	movs	r3, #32
 801af0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801af0e:	f8cd 800c 	str.w	r8, [sp, #12]
 801af12:	2330      	movs	r3, #48	@ 0x30
 801af14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b0c4 <_vfiprintf_r+0x21c>
 801af18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801af1c:	f04f 0901 	mov.w	r9, #1
 801af20:	4623      	mov	r3, r4
 801af22:	469a      	mov	sl, r3
 801af24:	f813 2b01 	ldrb.w	r2, [r3], #1
 801af28:	b10a      	cbz	r2, 801af2e <_vfiprintf_r+0x86>
 801af2a:	2a25      	cmp	r2, #37	@ 0x25
 801af2c:	d1f9      	bne.n	801af22 <_vfiprintf_r+0x7a>
 801af2e:	ebba 0b04 	subs.w	fp, sl, r4
 801af32:	d00b      	beq.n	801af4c <_vfiprintf_r+0xa4>
 801af34:	465b      	mov	r3, fp
 801af36:	4622      	mov	r2, r4
 801af38:	4629      	mov	r1, r5
 801af3a:	4630      	mov	r0, r6
 801af3c:	f7ff ffa2 	bl	801ae84 <__sfputs_r>
 801af40:	3001      	adds	r0, #1
 801af42:	f000 80a7 	beq.w	801b094 <_vfiprintf_r+0x1ec>
 801af46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801af48:	445a      	add	r2, fp
 801af4a:	9209      	str	r2, [sp, #36]	@ 0x24
 801af4c:	f89a 3000 	ldrb.w	r3, [sl]
 801af50:	2b00      	cmp	r3, #0
 801af52:	f000 809f 	beq.w	801b094 <_vfiprintf_r+0x1ec>
 801af56:	2300      	movs	r3, #0
 801af58:	f04f 32ff 	mov.w	r2, #4294967295
 801af5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801af60:	f10a 0a01 	add.w	sl, sl, #1
 801af64:	9304      	str	r3, [sp, #16]
 801af66:	9307      	str	r3, [sp, #28]
 801af68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801af6c:	931a      	str	r3, [sp, #104]	@ 0x68
 801af6e:	4654      	mov	r4, sl
 801af70:	2205      	movs	r2, #5
 801af72:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af76:	4853      	ldr	r0, [pc, #332]	@ (801b0c4 <_vfiprintf_r+0x21c>)
 801af78:	f7e5 f952 	bl	8000220 <memchr>
 801af7c:	9a04      	ldr	r2, [sp, #16]
 801af7e:	b9d8      	cbnz	r0, 801afb8 <_vfiprintf_r+0x110>
 801af80:	06d1      	lsls	r1, r2, #27
 801af82:	bf44      	itt	mi
 801af84:	2320      	movmi	r3, #32
 801af86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801af8a:	0713      	lsls	r3, r2, #28
 801af8c:	bf44      	itt	mi
 801af8e:	232b      	movmi	r3, #43	@ 0x2b
 801af90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801af94:	f89a 3000 	ldrb.w	r3, [sl]
 801af98:	2b2a      	cmp	r3, #42	@ 0x2a
 801af9a:	d015      	beq.n	801afc8 <_vfiprintf_r+0x120>
 801af9c:	9a07      	ldr	r2, [sp, #28]
 801af9e:	4654      	mov	r4, sl
 801afa0:	2000      	movs	r0, #0
 801afa2:	f04f 0c0a 	mov.w	ip, #10
 801afa6:	4621      	mov	r1, r4
 801afa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801afac:	3b30      	subs	r3, #48	@ 0x30
 801afae:	2b09      	cmp	r3, #9
 801afb0:	d94b      	bls.n	801b04a <_vfiprintf_r+0x1a2>
 801afb2:	b1b0      	cbz	r0, 801afe2 <_vfiprintf_r+0x13a>
 801afb4:	9207      	str	r2, [sp, #28]
 801afb6:	e014      	b.n	801afe2 <_vfiprintf_r+0x13a>
 801afb8:	eba0 0308 	sub.w	r3, r0, r8
 801afbc:	fa09 f303 	lsl.w	r3, r9, r3
 801afc0:	4313      	orrs	r3, r2
 801afc2:	9304      	str	r3, [sp, #16]
 801afc4:	46a2      	mov	sl, r4
 801afc6:	e7d2      	b.n	801af6e <_vfiprintf_r+0xc6>
 801afc8:	9b03      	ldr	r3, [sp, #12]
 801afca:	1d19      	adds	r1, r3, #4
 801afcc:	681b      	ldr	r3, [r3, #0]
 801afce:	9103      	str	r1, [sp, #12]
 801afd0:	2b00      	cmp	r3, #0
 801afd2:	bfbb      	ittet	lt
 801afd4:	425b      	neglt	r3, r3
 801afd6:	f042 0202 	orrlt.w	r2, r2, #2
 801afda:	9307      	strge	r3, [sp, #28]
 801afdc:	9307      	strlt	r3, [sp, #28]
 801afde:	bfb8      	it	lt
 801afe0:	9204      	strlt	r2, [sp, #16]
 801afe2:	7823      	ldrb	r3, [r4, #0]
 801afe4:	2b2e      	cmp	r3, #46	@ 0x2e
 801afe6:	d10a      	bne.n	801affe <_vfiprintf_r+0x156>
 801afe8:	7863      	ldrb	r3, [r4, #1]
 801afea:	2b2a      	cmp	r3, #42	@ 0x2a
 801afec:	d132      	bne.n	801b054 <_vfiprintf_r+0x1ac>
 801afee:	9b03      	ldr	r3, [sp, #12]
 801aff0:	1d1a      	adds	r2, r3, #4
 801aff2:	681b      	ldr	r3, [r3, #0]
 801aff4:	9203      	str	r2, [sp, #12]
 801aff6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801affa:	3402      	adds	r4, #2
 801affc:	9305      	str	r3, [sp, #20]
 801affe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b0d4 <_vfiprintf_r+0x22c>
 801b002:	7821      	ldrb	r1, [r4, #0]
 801b004:	2203      	movs	r2, #3
 801b006:	4650      	mov	r0, sl
 801b008:	f7e5 f90a 	bl	8000220 <memchr>
 801b00c:	b138      	cbz	r0, 801b01e <_vfiprintf_r+0x176>
 801b00e:	9b04      	ldr	r3, [sp, #16]
 801b010:	eba0 000a 	sub.w	r0, r0, sl
 801b014:	2240      	movs	r2, #64	@ 0x40
 801b016:	4082      	lsls	r2, r0
 801b018:	4313      	orrs	r3, r2
 801b01a:	3401      	adds	r4, #1
 801b01c:	9304      	str	r3, [sp, #16]
 801b01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b022:	4829      	ldr	r0, [pc, #164]	@ (801b0c8 <_vfiprintf_r+0x220>)
 801b024:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b028:	2206      	movs	r2, #6
 801b02a:	f7e5 f8f9 	bl	8000220 <memchr>
 801b02e:	2800      	cmp	r0, #0
 801b030:	d03f      	beq.n	801b0b2 <_vfiprintf_r+0x20a>
 801b032:	4b26      	ldr	r3, [pc, #152]	@ (801b0cc <_vfiprintf_r+0x224>)
 801b034:	bb1b      	cbnz	r3, 801b07e <_vfiprintf_r+0x1d6>
 801b036:	9b03      	ldr	r3, [sp, #12]
 801b038:	3307      	adds	r3, #7
 801b03a:	f023 0307 	bic.w	r3, r3, #7
 801b03e:	3308      	adds	r3, #8
 801b040:	9303      	str	r3, [sp, #12]
 801b042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b044:	443b      	add	r3, r7
 801b046:	9309      	str	r3, [sp, #36]	@ 0x24
 801b048:	e76a      	b.n	801af20 <_vfiprintf_r+0x78>
 801b04a:	fb0c 3202 	mla	r2, ip, r2, r3
 801b04e:	460c      	mov	r4, r1
 801b050:	2001      	movs	r0, #1
 801b052:	e7a8      	b.n	801afa6 <_vfiprintf_r+0xfe>
 801b054:	2300      	movs	r3, #0
 801b056:	3401      	adds	r4, #1
 801b058:	9305      	str	r3, [sp, #20]
 801b05a:	4619      	mov	r1, r3
 801b05c:	f04f 0c0a 	mov.w	ip, #10
 801b060:	4620      	mov	r0, r4
 801b062:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b066:	3a30      	subs	r2, #48	@ 0x30
 801b068:	2a09      	cmp	r2, #9
 801b06a:	d903      	bls.n	801b074 <_vfiprintf_r+0x1cc>
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d0c6      	beq.n	801affe <_vfiprintf_r+0x156>
 801b070:	9105      	str	r1, [sp, #20]
 801b072:	e7c4      	b.n	801affe <_vfiprintf_r+0x156>
 801b074:	fb0c 2101 	mla	r1, ip, r1, r2
 801b078:	4604      	mov	r4, r0
 801b07a:	2301      	movs	r3, #1
 801b07c:	e7f0      	b.n	801b060 <_vfiprintf_r+0x1b8>
 801b07e:	ab03      	add	r3, sp, #12
 801b080:	9300      	str	r3, [sp, #0]
 801b082:	462a      	mov	r2, r5
 801b084:	4b12      	ldr	r3, [pc, #72]	@ (801b0d0 <_vfiprintf_r+0x228>)
 801b086:	a904      	add	r1, sp, #16
 801b088:	4630      	mov	r0, r6
 801b08a:	f7fd fba1 	bl	80187d0 <_printf_float>
 801b08e:	4607      	mov	r7, r0
 801b090:	1c78      	adds	r0, r7, #1
 801b092:	d1d6      	bne.n	801b042 <_vfiprintf_r+0x19a>
 801b094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b096:	07d9      	lsls	r1, r3, #31
 801b098:	d405      	bmi.n	801b0a6 <_vfiprintf_r+0x1fe>
 801b09a:	89ab      	ldrh	r3, [r5, #12]
 801b09c:	059a      	lsls	r2, r3, #22
 801b09e:	d402      	bmi.n	801b0a6 <_vfiprintf_r+0x1fe>
 801b0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b0a2:	f7fe f941 	bl	8019328 <__retarget_lock_release_recursive>
 801b0a6:	89ab      	ldrh	r3, [r5, #12]
 801b0a8:	065b      	lsls	r3, r3, #25
 801b0aa:	f53f af1f 	bmi.w	801aeec <_vfiprintf_r+0x44>
 801b0ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b0b0:	e71e      	b.n	801aef0 <_vfiprintf_r+0x48>
 801b0b2:	ab03      	add	r3, sp, #12
 801b0b4:	9300      	str	r3, [sp, #0]
 801b0b6:	462a      	mov	r2, r5
 801b0b8:	4b05      	ldr	r3, [pc, #20]	@ (801b0d0 <_vfiprintf_r+0x228>)
 801b0ba:	a904      	add	r1, sp, #16
 801b0bc:	4630      	mov	r0, r6
 801b0be:	f7fd fe1f 	bl	8018d00 <_printf_i>
 801b0c2:	e7e4      	b.n	801b08e <_vfiprintf_r+0x1e6>
 801b0c4:	0801d94e 	.word	0x0801d94e
 801b0c8:	0801d958 	.word	0x0801d958
 801b0cc:	080187d1 	.word	0x080187d1
 801b0d0:	0801ae85 	.word	0x0801ae85
 801b0d4:	0801d954 	.word	0x0801d954

0801b0d8 <__swbuf_r>:
 801b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0da:	460e      	mov	r6, r1
 801b0dc:	4614      	mov	r4, r2
 801b0de:	4605      	mov	r5, r0
 801b0e0:	b118      	cbz	r0, 801b0ea <__swbuf_r+0x12>
 801b0e2:	6a03      	ldr	r3, [r0, #32]
 801b0e4:	b90b      	cbnz	r3, 801b0ea <__swbuf_r+0x12>
 801b0e6:	f7fd ffb5 	bl	8019054 <__sinit>
 801b0ea:	69a3      	ldr	r3, [r4, #24]
 801b0ec:	60a3      	str	r3, [r4, #8]
 801b0ee:	89a3      	ldrh	r3, [r4, #12]
 801b0f0:	071a      	lsls	r2, r3, #28
 801b0f2:	d501      	bpl.n	801b0f8 <__swbuf_r+0x20>
 801b0f4:	6923      	ldr	r3, [r4, #16]
 801b0f6:	b943      	cbnz	r3, 801b10a <__swbuf_r+0x32>
 801b0f8:	4621      	mov	r1, r4
 801b0fa:	4628      	mov	r0, r5
 801b0fc:	f000 f82a 	bl	801b154 <__swsetup_r>
 801b100:	b118      	cbz	r0, 801b10a <__swbuf_r+0x32>
 801b102:	f04f 37ff 	mov.w	r7, #4294967295
 801b106:	4638      	mov	r0, r7
 801b108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b10a:	6823      	ldr	r3, [r4, #0]
 801b10c:	6922      	ldr	r2, [r4, #16]
 801b10e:	1a98      	subs	r0, r3, r2
 801b110:	6963      	ldr	r3, [r4, #20]
 801b112:	b2f6      	uxtb	r6, r6
 801b114:	4283      	cmp	r3, r0
 801b116:	4637      	mov	r7, r6
 801b118:	dc05      	bgt.n	801b126 <__swbuf_r+0x4e>
 801b11a:	4621      	mov	r1, r4
 801b11c:	4628      	mov	r0, r5
 801b11e:	f7ff fdc1 	bl	801aca4 <_fflush_r>
 801b122:	2800      	cmp	r0, #0
 801b124:	d1ed      	bne.n	801b102 <__swbuf_r+0x2a>
 801b126:	68a3      	ldr	r3, [r4, #8]
 801b128:	3b01      	subs	r3, #1
 801b12a:	60a3      	str	r3, [r4, #8]
 801b12c:	6823      	ldr	r3, [r4, #0]
 801b12e:	1c5a      	adds	r2, r3, #1
 801b130:	6022      	str	r2, [r4, #0]
 801b132:	701e      	strb	r6, [r3, #0]
 801b134:	6962      	ldr	r2, [r4, #20]
 801b136:	1c43      	adds	r3, r0, #1
 801b138:	429a      	cmp	r2, r3
 801b13a:	d004      	beq.n	801b146 <__swbuf_r+0x6e>
 801b13c:	89a3      	ldrh	r3, [r4, #12]
 801b13e:	07db      	lsls	r3, r3, #31
 801b140:	d5e1      	bpl.n	801b106 <__swbuf_r+0x2e>
 801b142:	2e0a      	cmp	r6, #10
 801b144:	d1df      	bne.n	801b106 <__swbuf_r+0x2e>
 801b146:	4621      	mov	r1, r4
 801b148:	4628      	mov	r0, r5
 801b14a:	f7ff fdab 	bl	801aca4 <_fflush_r>
 801b14e:	2800      	cmp	r0, #0
 801b150:	d0d9      	beq.n	801b106 <__swbuf_r+0x2e>
 801b152:	e7d6      	b.n	801b102 <__swbuf_r+0x2a>

0801b154 <__swsetup_r>:
 801b154:	b538      	push	{r3, r4, r5, lr}
 801b156:	4b29      	ldr	r3, [pc, #164]	@ (801b1fc <__swsetup_r+0xa8>)
 801b158:	4605      	mov	r5, r0
 801b15a:	6818      	ldr	r0, [r3, #0]
 801b15c:	460c      	mov	r4, r1
 801b15e:	b118      	cbz	r0, 801b168 <__swsetup_r+0x14>
 801b160:	6a03      	ldr	r3, [r0, #32]
 801b162:	b90b      	cbnz	r3, 801b168 <__swsetup_r+0x14>
 801b164:	f7fd ff76 	bl	8019054 <__sinit>
 801b168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b16c:	0719      	lsls	r1, r3, #28
 801b16e:	d422      	bmi.n	801b1b6 <__swsetup_r+0x62>
 801b170:	06da      	lsls	r2, r3, #27
 801b172:	d407      	bmi.n	801b184 <__swsetup_r+0x30>
 801b174:	2209      	movs	r2, #9
 801b176:	602a      	str	r2, [r5, #0]
 801b178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b17c:	81a3      	strh	r3, [r4, #12]
 801b17e:	f04f 30ff 	mov.w	r0, #4294967295
 801b182:	e033      	b.n	801b1ec <__swsetup_r+0x98>
 801b184:	0758      	lsls	r0, r3, #29
 801b186:	d512      	bpl.n	801b1ae <__swsetup_r+0x5a>
 801b188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b18a:	b141      	cbz	r1, 801b19e <__swsetup_r+0x4a>
 801b18c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b190:	4299      	cmp	r1, r3
 801b192:	d002      	beq.n	801b19a <__swsetup_r+0x46>
 801b194:	4628      	mov	r0, r5
 801b196:	f7fe ff2f 	bl	8019ff8 <_free_r>
 801b19a:	2300      	movs	r3, #0
 801b19c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b19e:	89a3      	ldrh	r3, [r4, #12]
 801b1a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b1a4:	81a3      	strh	r3, [r4, #12]
 801b1a6:	2300      	movs	r3, #0
 801b1a8:	6063      	str	r3, [r4, #4]
 801b1aa:	6923      	ldr	r3, [r4, #16]
 801b1ac:	6023      	str	r3, [r4, #0]
 801b1ae:	89a3      	ldrh	r3, [r4, #12]
 801b1b0:	f043 0308 	orr.w	r3, r3, #8
 801b1b4:	81a3      	strh	r3, [r4, #12]
 801b1b6:	6923      	ldr	r3, [r4, #16]
 801b1b8:	b94b      	cbnz	r3, 801b1ce <__swsetup_r+0x7a>
 801b1ba:	89a3      	ldrh	r3, [r4, #12]
 801b1bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b1c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b1c4:	d003      	beq.n	801b1ce <__swsetup_r+0x7a>
 801b1c6:	4621      	mov	r1, r4
 801b1c8:	4628      	mov	r0, r5
 801b1ca:	f000 f883 	bl	801b2d4 <__smakebuf_r>
 801b1ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b1d2:	f013 0201 	ands.w	r2, r3, #1
 801b1d6:	d00a      	beq.n	801b1ee <__swsetup_r+0x9a>
 801b1d8:	2200      	movs	r2, #0
 801b1da:	60a2      	str	r2, [r4, #8]
 801b1dc:	6962      	ldr	r2, [r4, #20]
 801b1de:	4252      	negs	r2, r2
 801b1e0:	61a2      	str	r2, [r4, #24]
 801b1e2:	6922      	ldr	r2, [r4, #16]
 801b1e4:	b942      	cbnz	r2, 801b1f8 <__swsetup_r+0xa4>
 801b1e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b1ea:	d1c5      	bne.n	801b178 <__swsetup_r+0x24>
 801b1ec:	bd38      	pop	{r3, r4, r5, pc}
 801b1ee:	0799      	lsls	r1, r3, #30
 801b1f0:	bf58      	it	pl
 801b1f2:	6962      	ldrpl	r2, [r4, #20]
 801b1f4:	60a2      	str	r2, [r4, #8]
 801b1f6:	e7f4      	b.n	801b1e2 <__swsetup_r+0x8e>
 801b1f8:	2000      	movs	r0, #0
 801b1fa:	e7f7      	b.n	801b1ec <__swsetup_r+0x98>
 801b1fc:	200001ac 	.word	0x200001ac

0801b200 <_raise_r>:
 801b200:	291f      	cmp	r1, #31
 801b202:	b538      	push	{r3, r4, r5, lr}
 801b204:	4605      	mov	r5, r0
 801b206:	460c      	mov	r4, r1
 801b208:	d904      	bls.n	801b214 <_raise_r+0x14>
 801b20a:	2316      	movs	r3, #22
 801b20c:	6003      	str	r3, [r0, #0]
 801b20e:	f04f 30ff 	mov.w	r0, #4294967295
 801b212:	bd38      	pop	{r3, r4, r5, pc}
 801b214:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b216:	b112      	cbz	r2, 801b21e <_raise_r+0x1e>
 801b218:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b21c:	b94b      	cbnz	r3, 801b232 <_raise_r+0x32>
 801b21e:	4628      	mov	r0, r5
 801b220:	f000 f830 	bl	801b284 <_getpid_r>
 801b224:	4622      	mov	r2, r4
 801b226:	4601      	mov	r1, r0
 801b228:	4628      	mov	r0, r5
 801b22a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b22e:	f000 b817 	b.w	801b260 <_kill_r>
 801b232:	2b01      	cmp	r3, #1
 801b234:	d00a      	beq.n	801b24c <_raise_r+0x4c>
 801b236:	1c59      	adds	r1, r3, #1
 801b238:	d103      	bne.n	801b242 <_raise_r+0x42>
 801b23a:	2316      	movs	r3, #22
 801b23c:	6003      	str	r3, [r0, #0]
 801b23e:	2001      	movs	r0, #1
 801b240:	e7e7      	b.n	801b212 <_raise_r+0x12>
 801b242:	2100      	movs	r1, #0
 801b244:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b248:	4620      	mov	r0, r4
 801b24a:	4798      	blx	r3
 801b24c:	2000      	movs	r0, #0
 801b24e:	e7e0      	b.n	801b212 <_raise_r+0x12>

0801b250 <raise>:
 801b250:	4b02      	ldr	r3, [pc, #8]	@ (801b25c <raise+0xc>)
 801b252:	4601      	mov	r1, r0
 801b254:	6818      	ldr	r0, [r3, #0]
 801b256:	f7ff bfd3 	b.w	801b200 <_raise_r>
 801b25a:	bf00      	nop
 801b25c:	200001ac 	.word	0x200001ac

0801b260 <_kill_r>:
 801b260:	b538      	push	{r3, r4, r5, lr}
 801b262:	4d07      	ldr	r5, [pc, #28]	@ (801b280 <_kill_r+0x20>)
 801b264:	2300      	movs	r3, #0
 801b266:	4604      	mov	r4, r0
 801b268:	4608      	mov	r0, r1
 801b26a:	4611      	mov	r1, r2
 801b26c:	602b      	str	r3, [r5, #0]
 801b26e:	f7ea f93b 	bl	80054e8 <_kill>
 801b272:	1c43      	adds	r3, r0, #1
 801b274:	d102      	bne.n	801b27c <_kill_r+0x1c>
 801b276:	682b      	ldr	r3, [r5, #0]
 801b278:	b103      	cbz	r3, 801b27c <_kill_r+0x1c>
 801b27a:	6023      	str	r3, [r4, #0]
 801b27c:	bd38      	pop	{r3, r4, r5, pc}
 801b27e:	bf00      	nop
 801b280:	20003ed0 	.word	0x20003ed0

0801b284 <_getpid_r>:
 801b284:	f7ea b928 	b.w	80054d8 <_getpid>

0801b288 <__swhatbuf_r>:
 801b288:	b570      	push	{r4, r5, r6, lr}
 801b28a:	460c      	mov	r4, r1
 801b28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b290:	2900      	cmp	r1, #0
 801b292:	b096      	sub	sp, #88	@ 0x58
 801b294:	4615      	mov	r5, r2
 801b296:	461e      	mov	r6, r3
 801b298:	da0d      	bge.n	801b2b6 <__swhatbuf_r+0x2e>
 801b29a:	89a3      	ldrh	r3, [r4, #12]
 801b29c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b2a0:	f04f 0100 	mov.w	r1, #0
 801b2a4:	bf14      	ite	ne
 801b2a6:	2340      	movne	r3, #64	@ 0x40
 801b2a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b2ac:	2000      	movs	r0, #0
 801b2ae:	6031      	str	r1, [r6, #0]
 801b2b0:	602b      	str	r3, [r5, #0]
 801b2b2:	b016      	add	sp, #88	@ 0x58
 801b2b4:	bd70      	pop	{r4, r5, r6, pc}
 801b2b6:	466a      	mov	r2, sp
 801b2b8:	f000 f848 	bl	801b34c <_fstat_r>
 801b2bc:	2800      	cmp	r0, #0
 801b2be:	dbec      	blt.n	801b29a <__swhatbuf_r+0x12>
 801b2c0:	9901      	ldr	r1, [sp, #4]
 801b2c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b2c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b2ca:	4259      	negs	r1, r3
 801b2cc:	4159      	adcs	r1, r3
 801b2ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b2d2:	e7eb      	b.n	801b2ac <__swhatbuf_r+0x24>

0801b2d4 <__smakebuf_r>:
 801b2d4:	898b      	ldrh	r3, [r1, #12]
 801b2d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b2d8:	079d      	lsls	r5, r3, #30
 801b2da:	4606      	mov	r6, r0
 801b2dc:	460c      	mov	r4, r1
 801b2de:	d507      	bpl.n	801b2f0 <__smakebuf_r+0x1c>
 801b2e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b2e4:	6023      	str	r3, [r4, #0]
 801b2e6:	6123      	str	r3, [r4, #16]
 801b2e8:	2301      	movs	r3, #1
 801b2ea:	6163      	str	r3, [r4, #20]
 801b2ec:	b003      	add	sp, #12
 801b2ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b2f0:	ab01      	add	r3, sp, #4
 801b2f2:	466a      	mov	r2, sp
 801b2f4:	f7ff ffc8 	bl	801b288 <__swhatbuf_r>
 801b2f8:	9f00      	ldr	r7, [sp, #0]
 801b2fa:	4605      	mov	r5, r0
 801b2fc:	4639      	mov	r1, r7
 801b2fe:	4630      	mov	r0, r6
 801b300:	f7fe feee 	bl	801a0e0 <_malloc_r>
 801b304:	b948      	cbnz	r0, 801b31a <__smakebuf_r+0x46>
 801b306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b30a:	059a      	lsls	r2, r3, #22
 801b30c:	d4ee      	bmi.n	801b2ec <__smakebuf_r+0x18>
 801b30e:	f023 0303 	bic.w	r3, r3, #3
 801b312:	f043 0302 	orr.w	r3, r3, #2
 801b316:	81a3      	strh	r3, [r4, #12]
 801b318:	e7e2      	b.n	801b2e0 <__smakebuf_r+0xc>
 801b31a:	89a3      	ldrh	r3, [r4, #12]
 801b31c:	6020      	str	r0, [r4, #0]
 801b31e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b322:	81a3      	strh	r3, [r4, #12]
 801b324:	9b01      	ldr	r3, [sp, #4]
 801b326:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b32a:	b15b      	cbz	r3, 801b344 <__smakebuf_r+0x70>
 801b32c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b330:	4630      	mov	r0, r6
 801b332:	f000 f81d 	bl	801b370 <_isatty_r>
 801b336:	b128      	cbz	r0, 801b344 <__smakebuf_r+0x70>
 801b338:	89a3      	ldrh	r3, [r4, #12]
 801b33a:	f023 0303 	bic.w	r3, r3, #3
 801b33e:	f043 0301 	orr.w	r3, r3, #1
 801b342:	81a3      	strh	r3, [r4, #12]
 801b344:	89a3      	ldrh	r3, [r4, #12]
 801b346:	431d      	orrs	r5, r3
 801b348:	81a5      	strh	r5, [r4, #12]
 801b34a:	e7cf      	b.n	801b2ec <__smakebuf_r+0x18>

0801b34c <_fstat_r>:
 801b34c:	b538      	push	{r3, r4, r5, lr}
 801b34e:	4d07      	ldr	r5, [pc, #28]	@ (801b36c <_fstat_r+0x20>)
 801b350:	2300      	movs	r3, #0
 801b352:	4604      	mov	r4, r0
 801b354:	4608      	mov	r0, r1
 801b356:	4611      	mov	r1, r2
 801b358:	602b      	str	r3, [r5, #0]
 801b35a:	f7ea f925 	bl	80055a8 <_fstat>
 801b35e:	1c43      	adds	r3, r0, #1
 801b360:	d102      	bne.n	801b368 <_fstat_r+0x1c>
 801b362:	682b      	ldr	r3, [r5, #0]
 801b364:	b103      	cbz	r3, 801b368 <_fstat_r+0x1c>
 801b366:	6023      	str	r3, [r4, #0]
 801b368:	bd38      	pop	{r3, r4, r5, pc}
 801b36a:	bf00      	nop
 801b36c:	20003ed0 	.word	0x20003ed0

0801b370 <_isatty_r>:
 801b370:	b538      	push	{r3, r4, r5, lr}
 801b372:	4d06      	ldr	r5, [pc, #24]	@ (801b38c <_isatty_r+0x1c>)
 801b374:	2300      	movs	r3, #0
 801b376:	4604      	mov	r4, r0
 801b378:	4608      	mov	r0, r1
 801b37a:	602b      	str	r3, [r5, #0]
 801b37c:	f7ea f924 	bl	80055c8 <_isatty>
 801b380:	1c43      	adds	r3, r0, #1
 801b382:	d102      	bne.n	801b38a <_isatty_r+0x1a>
 801b384:	682b      	ldr	r3, [r5, #0]
 801b386:	b103      	cbz	r3, 801b38a <_isatty_r+0x1a>
 801b388:	6023      	str	r3, [r4, #0]
 801b38a:	bd38      	pop	{r3, r4, r5, pc}
 801b38c:	20003ed0 	.word	0x20003ed0

0801b390 <_init>:
 801b390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b392:	bf00      	nop
 801b394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b396:	bc08      	pop	{r3}
 801b398:	469e      	mov	lr, r3
 801b39a:	4770      	bx	lr

0801b39c <_fini>:
 801b39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b39e:	bf00      	nop
 801b3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b3a2:	bc08      	pop	{r3}
 801b3a4:	469e      	mov	lr, r3
 801b3a6:	4770      	bx	lr
