# Reading C:/intelFPGA/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/ELEC374_CPU {C:/Users/20dds5/Desktop/ELEC374_CPU/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:39 on Feb 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/ELEC374_CPU" C:/Users/20dds5/Desktop/ELEC374_CPU/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 15:05:39 on Feb 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/ELEC374_CPU {C:/Users/20dds5/Desktop/ELEC374_CPU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:39 on Feb 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/ELEC374_CPU" C:/Users/20dds5/Desktop/ELEC374_CPU/datapath.v 
# -- Compiling module datapath
# ** Error (suppressible): C:/Users/20dds5/Desktop/ELEC374_CPU/datapath.v(96): (vlog-2388) 'ALUout' already declared in this scope (datapath).
# End time: 15:05:39 on Feb 11,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ae/win32aloem/vlog failed.
# Error in macro ./ALU_run_msim_rtl_verilog.do line 9
# C:/intelFPGA/18.1/modelsim_ae/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/ELEC374_CPU {C:/Users/20dds5/Desktop/ELEC374_CPU/datapath.v}"
