

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Wed Nov  1 03:33:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2533841069|  2533971629|  25.338 sec|  25.340 sec|  2533841070|  2533971630|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_226  |srcnn_Pipeline_1  |     4161602|     4161602|   41.616 ms|   41.616 ms|     4161602|     4161602|       no|
        |grp_srcnn_Pipeline_2_fu_233  |srcnn_Pipeline_2  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_3_fu_240  |srcnn_Pipeline_3  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_247             |conv1             |  1532463233|  1532593793|  15.325 sec|  15.326 sec|  1532463233|  1532593793|       no|
        |grp_conv2_fu_282             |conv2             |   691303951|   691303951|   6.913 sec|   6.913 sec|   691303951|   691303951|       no|
        |grp_conv3_fu_315             |conv3             |   303766426|   303766426|   3.038 sec|   3.038 sec|   303766426|   303766426|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      139|   21|   42999|  54472|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    798|    -|
|Register         |        -|    -|     701|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      139|   21|   43700|  55270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       32|    5|      30|     78|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    526|    936|    0|
    |grp_conv1_fu_247                     |conv1                           |       80|  10|   5555|   8818|    0|
    |grp_conv2_fu_282                     |conv2                           |       38|   4|  31310|  37593|    0|
    |grp_conv3_fu_315                     |conv3                           |        9|   2|   2695|   4387|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U259  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U261     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U260   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |input_r_m_axi_U                      |input_r_m_axi                   |        4|   0|    830|    694|    0|
    |output_r_m_axi_U                     |output_r_m_axi                  |        4|   0|    830|    694|    0|
    |params_m_axi_U                       |params_m_axi                    |        4|   0|    830|    694|    0|
    |grp_srcnn_Pipeline_1_fu_226          |srcnn_Pipeline_1                |        0|   0|     25|    107|    0|
    |grp_srcnn_Pipeline_2_fu_233          |srcnn_Pipeline_2                |        0|   0|     24|    105|    0|
    |grp_srcnn_Pipeline_3_fu_240          |srcnn_Pipeline_3                |        0|   0|     19|     95|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |      139|  21|  42999|  54472|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  145|         30|    1|         30|
    |grp_fu_471_ce      |   20|          4|    1|          4|
    |grp_fu_471_p0      |   20|          4|   32|        128|
    |grp_fu_471_p1      |   20|          4|   32|        128|
    |grp_fu_475_ce      |   20|          4|    1|          4|
    |grp_fu_475_p0      |   20|          4|   32|        128|
    |grp_fu_475_p1      |   20|          4|   32|        128|
    |grp_fu_479_ce      |   14|          3|    1|          3|
    |grp_fu_479_opcode  |   14|          3|    5|         15|
    |grp_fu_479_p0      |   14|          3|   32|         96|
    |grp_fu_479_p1      |   14|          3|   32|         96|
    |input_r_ARVALID    |    9|          2|    1|          2|
    |input_r_RREADY     |    9|          2|    1|          2|
    |output_r_ARADDR    |   14|          3|   64|        192|
    |output_r_ARLEN     |   14|          3|   32|         96|
    |output_r_ARVALID   |   14|          3|    1|          3|
    |output_r_AWADDR    |   54|         10|   64|        640|
    |output_r_AWLEN     |   54|         10|   32|        320|
    |output_r_AWVALID   |   43|          8|    1|          8|
    |output_r_BREADY    |   43|          8|    1|          8|
    |output_r_RREADY    |   14|          3|    1|          3|
    |output_r_WDATA     |   37|          7|   32|        224|
    |output_r_WSTRB     |   37|          7|    4|         28|
    |output_r_WVALID    |   37|          7|    1|          7|
    |output_r_blk_n_AW  |    9|          2|    1|          2|
    |output_r_blk_n_B   |    9|          2|    1|          2|
    |params_ARADDR      |   20|          4|   64|        256|
    |params_ARLEN       |   20|          4|   32|        128|
    |params_ARVALID     |   20|          4|    1|          4|
    |params_RREADY      |   20|          4|    1|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  798|        159|  536|       2689|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  29|   0|   29|          0|
    |conv1_output_ftmap_read_reg_417           |  64|   0|   64|          0|
    |conv1_weights_read_reg_423                |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_406           |  64|   0|   64|          0|
    |conv2_weights_read_reg_412                |  64|   0|   64|          0|
    |conv3_weights_read_reg_401                |  64|   0|   64|          0|
    |empty_78_reg_466                          |  32|   0|   32|          0|
    |grp_conv1_fu_247_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_fu_282_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_fu_315_ap_start_reg             |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_1_fu_226_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_2_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_3_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |input_ftmap_read_reg_428                  |  64|   0|   64|          0|
    |output_ftmap_read_reg_396                 |  64|   0|   64|          0|
    |trunc_ln1_reg_439                         |  62|   0|   62|          0|
    |trunc_ln2_reg_445                         |  62|   0|   62|          0|
    |trunc_ln_reg_433                          |  62|   0|   62|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 701|   0|  701|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_params_AWVALID     |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_AWREADY     |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_AWADDR      |  out|   64|       m_axi|        params|       pointer|
|m_axi_params_AWID        |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_AWLEN       |  out|    8|       m_axi|        params|       pointer|
|m_axi_params_AWSIZE      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_AWBURST     |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_AWLOCK      |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_AWCACHE     |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWPROT      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_AWQOS       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWREGION    |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWUSER      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WVALID      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WREADY      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_WDATA       |  out|   32|       m_axi|        params|       pointer|
|m_axi_params_WSTRB       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_WLAST       |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WID         |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WUSER       |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARVALID     |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARREADY     |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_ARADDR      |  out|   64|       m_axi|        params|       pointer|
|m_axi_params_ARID        |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARLEN       |  out|    8|       m_axi|        params|       pointer|
|m_axi_params_ARSIZE      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_ARBURST     |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_ARLOCK      |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_ARCACHE     |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARPROT      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_ARQOS       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARREGION    |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARUSER      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_RVALID      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RREADY      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_RDATA       |   in|   32|       m_axi|        params|       pointer|
|m_axi_params_RLAST       |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RID         |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RUSER       |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RRESP       |   in|    2|       m_axi|        params|       pointer|
|m_axi_params_BVALID      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_BREADY      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_BRESP       |   in|    2|       m_axi|        params|       pointer|
|m_axi_params_BID         |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_BUSER       |   in|    1|       m_axi|        params|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|      output_r|       pointer|
|conv1_biases_address0    |  out|    6|   ap_memory|  conv1_biases|         array|
|conv1_biases_ce0         |  out|    1|   ap_memory|  conv1_biases|         array|
|conv1_biases_q0          |   in|   32|   ap_memory|  conv1_biases|         array|
|conv2_biases_address0    |  out|    5|   ap_memory|  conv2_biases|         array|
|conv2_biases_ce0         |  out|    1|   ap_memory|  conv2_biases|         array|
|conv2_biases_q0          |   in|   32|   ap_memory|  conv2_biases|         array|
|conv3_biases             |   in|   32|     ap_none|  conv3_biases|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

