// RUN: bishengir-opt -analyze-vector-layout \
// RUN: -remove-vector-layout-attr -ave-normalize-ops -convert-hivmave-to-ave-intrin -cse -split-input-file %s | FileCheck %s
// CHECK-LABEL: @test_ext_user_is_call
#map = affine_map<()[s0, s1, s2] -> (s0 * 256 + s1 * 64 + s2 * 8)>
#map1 = affine_map<(d0)[s0] -> (d0 + s0)>
module attributes {dlti.target_system_spec = #dlti.target_system_spec<"NPU" : #hacc.target_device_spec<#dlti.dl_entry<"AI_CORE_COUNT", 32 : i32>, #dlti.dl_entry<"CUBE_CORE_COUNT", 32 : i32>, #dlti.dl_entry<"VECTOR_CORE_COUNT", 64 : i32>, #dlti.dl_entry<"UB_SIZE", 2031616 : i32>, #dlti.dl_entry<"L1_SIZE", 4194304 : i32>, #dlti.dl_entry<"L0A_SIZE", 524288 : i32>, #dlti.dl_entry<"L0B_SIZE", 524288 : i32>, #dlti.dl_entry<"L0C_SIZE", 2097152 : i32>, #dlti.dl_entry<"UB_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L1_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L0C_ALIGN_SIZE", 4096 : i32>, #dlti.dl_entry<"MINIMAL_D_CACHE_SIZE", 262144 : i32>, #dlti.dl_entry<"MAXIMUM_D_CACHE_SIZE", 983040 : i32>, #dlti.dl_entry<"ARCH", "dav-c310">>>, hacc.target = #hacc.target<"Ascend910_9589">, hivm.module_core_type = #hivm.module_core_type<AIV>} {
  func.func @test_ext_user_is_call(%arg0: memref<8x4x8x8xi8, #hivm.address_space<ub>>, %arg1: memref<8x4x8x8xi64, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c0_i64 = arith.constant 0 : i64
    %0 = llvm.mlir.constant(1 : i64) : i64
    %c4 = arith.constant 4 : index
    %c1 = arith.constant 1 : index
    %c8 = arith.constant 8 : index
    %c0 = arith.constant 0 : index
    scf.for %arg2 = %c0 to %c8 step %c1 {
      scf.for %arg3 = %c0 to %c4 step %c1 {
        scf.for %arg4 = %c0 to %c8 step %c1 {
          %1 = ave.hir.pge <VL8> {mask_op_idx = 0 : i32} : vector<64xi1>
          %base_buffer, %offset, %sizes:4, %strides:4 = memref.extract_strided_metadata %arg0 : memref<8x4x8x8xi8, #hivm.address_space<ub>> -> memref<i8, #hivm.address_space<ub>>, index, index, index, index, index, index, index, index, index
          %2 = affine.apply #map()[%arg2, %arg3, %arg4]
          %reinterpret_cast = memref.reinterpret_cast %base_buffer to offset: [%2], sizes: [8], strides: [1] : memref<i8, #hivm.address_space<ub>> to memref<8xi8, #map1, #hivm.address_space<ub>>
          %res = ave.hir.vload <NORM> %reinterpret_cast[%c0] {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<8xi8, #map1, #hivm.address_space<ub>> into vector<64xi8>
          %3 = ave.hir.vextui %res, %1 {pp = #ave.vcvt_pp_type<pp0>} : vector<64xi8>, vector<64xi32>, vector<64xi1>
          // CHECK: "hivm_regbaseintrins.intr.hivm.vldas"
          // CHECK: "hivm_regbaseintrins.intr.hivm.vldus.post.s8"
          // CHECK: "hivm_regbaseintrins.intr.hivm.vintlv"
          // CHECK: "hivm_regbaseintrins.intr.hivm.vintlv"
          // CHECK: "hivm_regbaseintrins.intr.hivm.vcvtii.u82u32.x"
          %4 = ave.hir.pge <ALL> : vector<64xi1>
          %5 = llvm.alloca %0 x !llvm.struct<"vector_2xvl_s64", (array<2 x vector<64xi32>>)> : (i64) -> !llvm.ptr
          %6 = builtin.unrealized_conversion_cast %4 : vector<64xi1> to vector<256xi1>
          func.call @_mlir_ciface_cast_uint32_t_to_int64_t(%5, %3, %6) : (!llvm.ptr, vector<64xi32>, vector<256xi1>) -> ()
          %base_buffer_0, %offset_1, %sizes_2:4, %strides_3:4 = memref.extract_strided_metadata %arg1 : memref<8x4x8x8xi64, #hivm.address_space<ub>> -> memref<i64, #hivm.address_space<ub>>, index, index, index, index, index, index, index, index, index
          %7 = affine.apply #map()[%arg2, %arg3, %arg4]
          %reinterpret_cast_4 = memref.reinterpret_cast %base_buffer_0 to offset: [%7], sizes: [8], strides: [1] : memref<i64, #hivm.address_space<ub>> to memref<8xi64, #map1, #hivm.address_space<ub>>
          %cast = memref.cast %reinterpret_cast_4 : memref<8xi64, #map1, #hivm.address_space<ub>> to memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>
          %8 = builtin.unrealized_conversion_cast %1 : vector<64xi1> to vector<256xi1>
          func.call @masked_store_NORM_B64_int64_t_rank1(%cast, %c0_i64, %8, %5) : (memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>, i64, vector<256xi1>, !llvm.ptr) -> ()
        }
      }
    }
    return
  }
  func.func private @_mlir_ciface_cast_uint32_t_to_int64_t(!llvm.ptr, vector<64xi32>, vector<256xi1>) attributes {hacc.always_inline, hivm.func_core_type = #hivm.func_core_type<AIV>, llvm.emit_c_interface}
  func.func private @masked_store_NORM_B64_int64_t_rank1(memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>, i64, vector<256xi1>, !llvm.ptr) attributes {hacc.always_inline, hivm.func_core_type = #hivm.func_core_type<AIV>, llvm.emit_c_interface} 
}

// -----

// CHECK-LABEL: @test_vgather_mask
#map1 = affine_map<(d0)[s0] -> (d0 + s0)>
#map6 = affine_map<()[s0, s1] -> (s0 * 256 + s1)>
#map8 = affine_map<()[s0, s1] -> (s0 * 16 + s1)>
module attributes {dlti.target_system_spec = #dlti.target_system_spec<"NPU" : #hacc.target_device_spec<#dlti.dl_entry<"AI_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"CUBE_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"VECTOR_CORE_COUNT", 56 : i32>, #dlti.dl_entry<"UB_SIZE", 2031616 : i32>, #dlti.dl_entry<"L1_SIZE", 4194304 : i32>, #dlti.dl_entry<"L0A_SIZE", 524288 : i32>, #dlti.dl_entry<"L0B_SIZE", 524288 : i32>, #dlti.dl_entry<"L0C_SIZE", 2097152 : i32>, #dlti.dl_entry<"UB_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L1_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L0C_ALIGN_SIZE", 4096 : i32>, #dlti.dl_entry<"MINIMAL_D_CACHE_SIZE", 262144 : i32>, #dlti.dl_entry<"MAXIMUM_D_CACHE_SIZE", 983040 : i32>, #dlti.dl_entry<"ARCH", "dav-c310">>>, hacc.target = #hacc.target<"Ascend950PR_957c">, hivm.module_core_type = #hivm.module_core_type<AIV>} {
  func.func @test_vgather_mask(%arg0: memref<256x16xf16, #hivm.address_space<ub>>, %arg1: memref<16x256xf16, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c0 = arith.constant 0 : index
    %c256 = arith.constant 256 : index
    %c64 = arith.constant 64 : index
    %c16 = arith.constant 16 : index
    %c1 = arith.constant 1 : index
    %c16_i16 = arith.constant 16 : i16
    %c0_i16 = arith.constant 0 : i16
    %cst = arith.constant -1.000000e+00 : f16
    %cst_0 = arith.constant 1.000000e+00 : f16
    %0 = ave.hir.vci %c0_i16, <INCREASE> : i16, vector<64xi16>
    %1 = ave.hir.pge <ALL> : vector<64xi1>
    // CHECK: "hivm_regbaseintrins.intr.hivm.vci"
    // CHECK: "hivm_regbaseintrins.intr.hivm.pge.b16"
    // CHECK: "hivm_regbaseintrins.intr.hivm.vmuls.s.x"
    %2 = ave.hir.vmuls %0, %c16_i16, %1 : vector<64xi16>, i16, vector<64xi1>
    scf.for %arg2 = %c0 to %c16 step %c1 {
      scf.for %arg3 = %c0 to %c256 step %c64 {
        %base_buffer, %offset, %sizes:2, %strides:2 = memref.extract_strided_metadata %arg0 : memref<256x16xf16, #hivm.address_space<ub>> -> memref<f16, #hivm.address_space<ub>>, index, index, index, index, index
        %3 = affine.apply #map8()[%arg3, %arg2]
        %reinterpret_cast = memref.reinterpret_cast %base_buffer to offset: [%3], sizes: [64, 1], strides: [16, 1] : memref<f16, #hivm.address_space<ub>> to memref<64x1xf16, strided<[16, 1], offset: ?>, #hivm.address_space<ub>>
        %4 = ave.hir.pge <ALL> : vector<64xi1>
        // CHECK: "hivm_regbaseintrins.intr.hivm.pge.b16"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vgather2_v300.v128f16"
        %5 = ave.hir.vgather %reinterpret_cast[%c0, %c0] [%2], %4 : memref<64x1xf16, strided<[16, 1], offset: ?>, #hivm.address_space<ub>>, vector<64xi16>, vector<64xi1> into vector<64xf16>
        // CHECK: "hivm_regbaseintrins.intr.hivm.vintlv"
        %6 = ave.hir.pge <ALL> : vector<64xi1>
        %7 = ave.hir.vmuls %5, %cst, %6 : vector<64xf16>, f16, vector<64xi1>
        %8 = ave.hir.pge <ALL> : vector<64xi1>
        %9 = ave.hir.vexp %7, %8 : vector<64xf16>, vector<64xi1>
        %10 = ave.hir.pge <ALL> : vector<64xi1>
        %11 = ave.hir.vadds %9, %cst_0, %10 : vector<64xf16>, f16, vector<64xi1>
        %12 = ave.hir.pge <ALL> : vector<64xi1>
        %13 = ave.hir.vextf %11, <part_even>, %12 : vector<64xf16>, vector<64xf32>, vector<64xi1>
        %14 = ave.hir.pge <ALL> : vector<64xi1>
        %15 = ave.hir.vextf %5, <part_even>, %14 : vector<64xf16>, vector<64xf32>, vector<64xi1>
        %16 = ave.hir.pge <ALL> : vector<64xi1>
        %17 = ave.hir.vdiv %15, %13, %16 : vector<64xf32>, vector<64xi1>
        %18 = ave.hir.pge <ALL> : vector<64xi1>
        %19 = ave.hir.vtruncf %17, <rint>, false, <part_even>, %18 : vector<64xf32>, vector<64xf16>, vector<64xi1>
        %base_buffer_1, %offset_2, %sizes_3:2, %strides_4:2 = memref.extract_strided_metadata %arg1 : memref<16x256xf16, #hivm.address_space<ub>> -> memref<f16, #hivm.address_space<ub>>, index, index, index, index, index
        %20 = affine.apply #map6()[%arg2, %arg3]
        %reinterpret_cast_5 = memref.reinterpret_cast %base_buffer_1 to offset: [%20], sizes: [64], strides: [1] : memref<f16, #hivm.address_space<ub>> to memref<64xf16, #map1, #hivm.address_space<ub>>
        %21 = ave.hir.pge <ALL> : vector<64xi1>
        ave.hir.masked_store <NORM_B16> %reinterpret_cast_5[%c0], %21, %19 {hivm.is_continuous} : memref<64xf16, #map1, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf16>
      }
    }
    return
  }
}

// -----
// CHECK-LABEL: @test_vgahter_with_plt_mask
module attributes {dlti.target_system_spec = #dlti.target_system_spec<"NPU" : #hacc.target_device_spec<#dlti.dl_entry<"AI_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"CUBE_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"VECTOR_CORE_COUNT", 56 : i32>, #dlti.dl_entry<"UB_SIZE", 2031616 : i32>, #dlti.dl_entry<"L1_SIZE", 4194304 : i32>, #dlti.dl_entry<"L0A_SIZE", 524288 : i32>, #dlti.dl_entry<"L0B_SIZE", 524288 : i32>, #dlti.dl_entry<"L0C_SIZE", 2097152 : i32>, #dlti.dl_entry<"UB_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L1_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L0C_ALIGN_SIZE", 4096 : i32>, #dlti.dl_entry<"MINIMAL_D_CACHE_SIZE", 262144 : i32>, #dlti.dl_entry<"MAXIMUM_D_CACHE_SIZE", 983040 : i32>, #dlti.dl_entry<"ARCH", "dav-c310">>>, hacc.target = #hacc.target<"Ascend950PR_9579">, hivm.module_core_type = #hivm.module_core_type<AIV>} {
  func.func @test_vgahter_with_plt_mask(%arg0: memref<23xi64, #hivm.address_space<ub>>, %arg1: memref<21xf16, #hivm.address_space<ub>>, %arg2: memref<23xf16, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function, no_inline} {
    %c0_i64 = arith.constant 0 : i64
    %0 = llvm.mlir.constant(1 : i64) : i64
    %c23 = arith.constant 23 : index
    %c0 = arith.constant 0 : index
    %res, %new_true_shape = ave.hir.plt %c23 {mask_op_idx = 0 : i32} : vector<64xi1>, index
    // CHECK: "hivm_regbaseintrins.intr.hivm.plt.b32.v300"
    %1 = llvm.alloca %0 x !llvm.struct<"vector_2xvl_s64", (array<2 x vector<64xi32>>)> : (i64) -> !llvm.ptr
    %cast = memref.cast %arg0 : memref<23xi64, #hivm.address_space<ub>> to memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>
    call @vload_NORM_int64_t_rank1(%1, %cast, %c0_i64) : (!llvm.ptr, memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>, i64) -> ()
    %2 = builtin.unrealized_conversion_cast %res : vector<64xi1> to vector<256xi1>
    %3 = call @_mlir_ciface_cast_int64_t_to_int32_t(%1, %2) : (!llvm.ptr, vector<256xi1>) -> vector<64xi32>
    %4 = ave.hir.vgather %arg1[%c0] [%3], %res : memref<21xf16, #hivm.address_space<ub>>, vector<64xi32>, vector<64xi1> into vector<64xf16>
    // CHECK: "hivm_regbaseintrins.intr.hivm.vgather2_v300.v128f16"
    // CHECK: builtin.unrealized_conversion_cast
    // CHECK: builtin.unrealized_conversion_cast
    // CHECK: llvm.extractvalue
    // CHECK: llvm.getelementptr
    // CHECK: llvm.mlir.constant(0 : i32)
    // CHECK: llvm.mlir.constant(7 : i32)
    // CHECK: "hivm_regbaseintrins.intr.hivm.vstsx1.v64f32"
    ave.hir.masked_store <NORM_B16> %arg2[%c0], %res, %4 : memref<23xf16, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf16>
    return
  }
  func.func private @vload_NORM_int64_t_rank1(!llvm.ptr, memref<?xi64, strided<[?], offset: ?>, #hivm.address_space<ub>>, i64) attributes {hacc.always_inline, hivm.func_core_type = #hivm.func_core_type<AIV>, llvm.emit_c_interface}
  func.func private @_mlir_ciface_cast_int64_t_to_int32_t(!llvm.ptr, vector<256xi1>) -> vector<64xi32> attributes {hacc.always_inline, hivm.func_core_type = #hivm.func_core_type<AIV>, llvm.emit_c_interface}
}

// -----
// CHECK-LABEL: @test_dintlv_two_loads
module attributes {dlti.target_system_spec = #dlti.target_system_spec<"NPU" : #hacc.target_device_spec<#dlti.dl_entry<"AI_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"CUBE_CORE_COUNT", 28 : i32>, #dlti.dl_entry<"VECTOR_CORE_COUNT", 56 : i32>, #dlti.dl_entry<"UB_SIZE", 2031616 : i32>, #dlti.dl_entry<"L1_SIZE", 4194304 : i32>, #dlti.dl_entry<"L0A_SIZE", 524288 : i32>, #dlti.dl_entry<"L0B_SIZE", 524288 : i32>, #dlti.dl_entry<"L0C_SIZE", 2097152 : i32>, #dlti.dl_entry<"UB_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L1_ALIGN_SIZE", 256 : i32>, #dlti.dl_entry<"L0C_ALIGN_SIZE", 4096 : i32>, #dlti.dl_entry<"MINIMAL_D_CACHE_SIZE", 262144 : i32>, #dlti.dl_entry<"MAXIMUM_D_CACHE_SIZE", 983040 : i32>, #dlti.dl_entry<"ARCH", "dav-c310">>>, hacc.target = #hacc.target<"Ascend950PR_9579">, hivm.module_core_type = #hivm.module_core_type<AIV>} {
  func.func @test_dintlv_two_loads(%arg0: memref<64xf32, #hivm.address_space<ub>>, %arg1: memref<64x16xf32, #hivm.address_space<ub>>, %arg2: memref<64x16xbf16, #hivm.address_space<ub>>, %arg3: memref<64x8x2xbf16, #hivm.address_space<ub>>, %arg4: memref<64x8x1xf32, #hivm.address_space<ub>>, %arg5: memref<64x8x1xf32, #hivm.address_space<ub>>) attributes {hivm.func_core_type = #hivm.func_core_type<AIV>, hivm.vector_function} {
    %c8 = arith.constant 8 : index
    %c1 = arith.constant 1 : index
    %c64 = arith.constant 64 : index
    %c0 = arith.constant 0 : index
    scf.for %arg6 = %c0 to %c64 step %c1 {
      scf.for %arg7 = %c0 to %c8 step %c1 {
        %subview = memref.subview %arg4[%arg6, %arg7, 0] [1, 1, 1] [1, 1, 1] : memref<64x8x1xf32, #hivm.address_space<ub>> to memref<1x1x1xf32, strided<[8, 1, 1], offset: ?>, #hivm.address_space<ub>>
        %subview_0 = memref.subview %arg3[%arg6, %arg7, 0] [1, 1, 2] [1, 1, 1] : memref<64x8x2xbf16, #hivm.address_space<ub>> to memref<1x1x2xbf16, strided<[16, 2, 1], offset: ?>, #hivm.address_space<ub>>
        %res = ave.hir.vload <NORM> %subview_0[%c0, %c0, %c0] {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<1x1x2xbf16, strided<[16, 2, 1], offset: ?>, #hivm.address_space<ub>> into vector<128xbf16>
        %res_1 = ave.hir.vload <NORM> %subview_0[%c0, %c0, %c0] {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<1x1x2xbf16, strided<[16, 2, 1], offset: ?>, #hivm.address_space<ub>> into vector<128xbf16>
        %res1, %res2 = ave.hir.vdintlv %res, %res_1 : vector<128xbf16>, vector<128xbf16>
        %0 = builtin.unrealized_conversion_cast %res1 : vector<128xbf16> to vector<1x1x128xbf16>
        %1 = ave.hir.pge <VL1> : vector<64xi1>
        %2 = builtin.unrealized_conversion_cast %0 : vector<1x1x128xbf16> to vector<1x1x64xbf16>
        %3 = builtin.unrealized_conversion_cast %2 : vector<1x1x64xbf16> to vector<64xbf16>
        %4 = ave.hir.pge <ALL> : vector<64xi1>
        %5 = ave.hir.vextf %3, <part_even>, %4 : vector<64xbf16>, vector<64xf32>, vector<64xi1>
        ave.hir.masked_store <ONEPT_B32> %subview[%c0, %c0, %c0], %1, %5 {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<1x1x1xf32, strided<[8, 1, 1], offset: ?>, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf32>
        // CHECK: "hivm_regbaseintrins.intr.hivm.vldus.post.bf16"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vldus.post.bf16"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vdintlv"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vintlv"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vintlv"
        // CHECK: "hivm_regbaseintrins.intr.hivm.pge.b32"
        // CHECK: "hivm_regbaseintrins.intr.hivm.pge.b32"
        // CHECK: "hivm_regbaseintrins.intr.hivm.vcvtff.bf162f32.x"
        // CHECK: llvm.mlir.constant(5 : i32) : i32
        // CHECK: "hivm_regbaseintrins.intr.hivm.vstsx1.v64f32"
        %subview_2 = memref.subview %arg5[%arg6, %arg7, 0] [1, 1, 1] [1, 1, 1] : memref<64x8x1xf32, #hivm.address_space<ub>> to memref<1x1x1xf32, strided<[8, 1, 1], offset: ?>, #hivm.address_space<ub>>
        %6 = builtin.unrealized_conversion_cast %res2 : vector<128xbf16> to vector<1x1x128xbf16>
        %7 = builtin.unrealized_conversion_cast %6 : vector<1x1x128xbf16> to vector<1x1x64xbf16>
        %8 = builtin.unrealized_conversion_cast %7 : vector<1x1x64xbf16> to vector<64xbf16>
        %9 = ave.hir.pge <ALL> : vector<64xi1>
        %10 = ave.hir.vextf %8, <part_even>, %9 : vector<64xbf16>, vector<64xf32>, vector<64xi1>
        ave.hir.masked_store <ONEPT_B32> %subview_2[%c0, %c0, %c0], %1, %10 {ave.unaligned_ub_access = #ave.unaligned_ub_access} : memref<1x1x1xf32, strided<[8, 1, 1], offset: ?>, #hivm.address_space<ub>>, vector<64xi1>, vector<64xf32>
      }
    }
    return
  }
}