
---------- Begin Simulation Statistics ----------
final_tick                               2541826941500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210588                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   210586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.92                       # Real time elapsed on the host
host_tick_rate                              593368075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193882                       # Number of instructions simulated
sim_ops                                       4193882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011817                       # Number of seconds simulated
sim_ticks                                 11817096500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.604662                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377016                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845239                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2430                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74487                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52918                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278539                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225621                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63766                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193882                       # Number of instructions committed
system.cpu.committedOps                       4193882                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632137                       # CPI: cycles per instruction
system.cpu.discardedOps                        188490                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606126                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450616                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404950                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848253                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201176                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602363                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18035                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371274                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025696                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657983                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16733680                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177552                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952496                       # ITB accesses
system.cpu.itb.fetch_acv                          883                       # ITB acv
system.cpu.itb.fetch_hits                      946082                       # ITB hits
system.cpu.itb.fetch_misses                      6414                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10908056000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9112500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17506500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886700000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11821375000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7989849500     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3831525500     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23620520                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540254     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838817     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592278     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193882                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886840                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312772                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22781458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22781458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22781458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22781458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116827.989744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116827.989744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116827.989744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116827.989744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13019491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13019491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13019491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13019491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66766.620513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66766.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66766.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66766.620513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22431961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22431961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116833.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116833.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12819994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12819994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66770.802083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66770.802083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266536                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413303000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266536                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204158                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204158                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128095                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86543                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29013                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40855                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157417                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052855                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156976     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157417                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820486036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375820000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461954750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471555428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378375179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849930607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471555428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471555428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188700160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188700160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188700160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471555428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378375179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038630767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121164                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2192                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009980000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756986250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13719.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32469.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.796765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.262728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.644964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34478     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24148     29.68%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9938     12.22%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4672      5.74%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2340      2.88%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1403      1.72%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          967      1.19%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      0.73%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.004779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.376327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.837888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1296     17.70%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5548     75.76%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.89%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.32%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      0.19%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6540     89.31%     89.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              461      6.30%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.17%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9376448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11817091500                       # Total gap between requests
system.mem_ctrls.avgGap                      42492.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4937920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417862374.230421125889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375602247.134056985378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644181250.445064902306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121164                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516028250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240958000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290488841750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28896.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32076.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397484.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313795860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166759890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559104840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308627280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5166807180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186769920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7634273850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.036347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433478250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10989198250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267135960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141959565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486955140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312255180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116774290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        228902880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7486391895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.522109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    544012250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10878664250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11809896500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625629                       # number of overall hits
system.cpu.icache.overall_hits::total         1625629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87134                       # number of overall misses
system.cpu.icache.overall_misses::total         87134                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366371500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366371500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366371500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366371500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050873                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050873                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050873                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050873                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61587.572016                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61587.572016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61587.572016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61587.572016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86543                       # number of writebacks
system.cpu.icache.writebacks::total             86543                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279238500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279238500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60587.583492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60587.583492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60587.583492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60587.583492                       # average overall mshr miss latency
system.cpu.icache.replacements                  86543                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87134                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366371500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366371500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050873                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61587.572016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61587.572016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60587.583492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60587.583492                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86621                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.033133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512659                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311468                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105680                       # number of overall misses
system.cpu.dcache.overall_misses::total        105680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772223500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772223500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772223500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772223500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417148                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417148                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417148                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417148                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.357116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.357116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.357116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.357116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387572500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387572500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63603.677718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63603.677718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63603.677718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63603.677718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3288445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3288445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66865.504270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66865.504270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39955                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2662495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2662495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66637.342010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66637.342010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483778000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483778000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61659.787611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61659.787611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59428.052225                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59428.052225                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71859.844271                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71859.844271                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63703000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63703000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70859.844271                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70859.844271                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541826941500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.445471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373040                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.945381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.445471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948756                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739216290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280208                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   280208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   319.06                       # Real time elapsed on the host
host_tick_rate                              611607570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89401974                       # Number of instructions simulated
sim_ops                                      89401974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195137                       # Number of seconds simulated
sim_ticks                                195137266000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.117281                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6022080                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9248052                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3805                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            194853                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8998798                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             383303                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2239042                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1855739                       # Number of indirect misses.
system.cpu.branchPred.lookups                10012511                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  428500                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84430                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84466861                       # Number of instructions committed
system.cpu.committedOps                      84466861                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.614005                       # CPI: cycles per instruction
system.cpu.discardedOps                        638566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049124                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32050947                       # DTB hits
system.cpu.dtb.data_misses                      34968                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632519                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8632975                       # DTB read hits
system.cpu.dtb.read_misses                       8832                       # DTB read misses
system.cpu.dtb.write_accesses                13416605                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417972                       # DTB write hits
system.cpu.dtb.write_misses                     26136                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4122                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47624652                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8998949                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23802437                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286525780                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216731                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12123833                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                    12121171                       # ITB hits
system.cpu.itb.fetch_misses                      2662                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54450     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8041     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63787                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88741                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29522     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32968     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62816                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28229     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28230     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56785                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179490065500     91.98%     91.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               226725000      0.12%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               212906000      0.11%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15210247000      7.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195139943500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956202                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856285                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6511                      
system.cpu.kern.mode_good::user                  6511                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8170                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6511                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796940                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886997                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116514332000     59.71%     59.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78625611500     40.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389730561                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026399      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674492     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61173      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707947     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428162     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564036      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84466861                       # Class of committed instruction
system.cpu.quiesceCycles                       543971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103204781                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2874335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5747955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20973748476                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20973748476                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20973748476                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20973748476                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117975.860479                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117975.860479                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117975.860479                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117975.860479                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1187                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   47                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    25.255319                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12074809462                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12074809462                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12074809462                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12074809462                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67919.954224                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67919.954224                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67919.954224                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67919.954224                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43718380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43718380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117522.526882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117522.526882                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25118380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25118380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67522.526882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67522.526882                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20930030096                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20930030096                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117976.811057                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117976.811057                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12049691082                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12049691082                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67920.787574                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67920.787574                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1015277                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893618                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411425                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568572                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682449                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602334                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1234277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1234277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8450880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52662464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52662464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256038656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256047339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320064427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2877541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2876728     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2877541                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7414500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15476407602                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982880                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12071800250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2165703500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26331264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146201216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172532992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26331264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26331264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121191552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121191552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2695828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893618                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893618                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         134937137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         749222427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             884162188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    134937137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134937137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621057958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621057958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621057958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        134937137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        749222427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505220146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2301855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    322760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000163598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7227410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2166183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2695828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2304864                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2695828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2304864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150935                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25518615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13000475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74270396250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9814.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28564.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       694                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271642                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2001793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2695828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2304864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2549656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       628507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.158393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.639352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.285130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       147940     23.54%     23.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115435     18.37%     41.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56818      9.04%     50.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38834      6.18%     57.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22857      3.64%     60.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18218      2.90%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14654      2.33%     65.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12295      1.96%     67.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201456     32.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       628507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.243699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.211343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129005     90.52%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11044      7.75%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1189      0.83%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          655      0.46%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          548      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           42      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.676493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           132417     92.91%     92.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3559      2.50%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3350      2.35%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2173      1.52%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              864      0.61%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166406080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6126912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147318336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172532992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147511296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    884.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195137266000                       # Total gap between requests
system.mem_ctrls.avgGap                      39022.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20656640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145748928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147318336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 105856971.471558898687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746904632.762457609177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2623.794062995635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754947217.514054894447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2304864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11061693500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63207896750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       806000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4849942441500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26886.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27669.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    100750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2104220.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2258696160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1200495120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9242444400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5901027300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15404107680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76638361050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10397753280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121042884990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.296100                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25851613500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6516120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162776330000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2229350760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1184901465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9322940760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6115146480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15404107680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77367766680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9783567360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121407781185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.166046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24188549000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6516120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164439526000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365771                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1145500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5413000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926430476                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5587500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197103749000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24193592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24193592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24193592                       # number of overall hits
system.cpu.icache.overall_hits::total        24193592                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411426                       # number of overall misses
system.cpu.icache.overall_misses::total        411426                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24132965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24132965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24132965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24132965000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24605018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24605018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24605018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24605018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016721                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016721                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58656.878758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58656.878758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58656.878758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58656.878758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411425                       # number of writebacks
system.cpu.icache.writebacks::total            411425                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411426                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23721539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23721539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23721539000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23721539000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016721                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016721                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016721                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016721                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57656.878758                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57656.878758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57656.878758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57656.878758                       # average overall mshr miss latency
system.cpu.icache.replacements                 411425                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24193592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24193592                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411426                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24132965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24132965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24605018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24605018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58656.878758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58656.878758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23721539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23721539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016721                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57656.878758                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57656.878758                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24417739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.349186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49621462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49621462                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27589597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27589597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27589597                       # number of overall hits
system.cpu.dcache.overall_hits::total        27589597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144979                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144979                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144979                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144979                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254791419000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254791419000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254791419000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254791419000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31734576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31734576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31734576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31734576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61469.893816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61469.893816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61469.893816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61469.893816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716210                       # number of writebacks
system.cpu.dcache.writebacks::total           1716210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865772                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3895                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134761893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134761893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134761893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134761893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255074500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255074500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59126.658088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59126.658088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59126.658088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59126.658088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65487.676508                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65487.676508                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7655023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7655023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48603082000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48603082000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8453668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8453668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60856.928923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60856.928923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35593839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35593839000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255074500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255074500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59647.947487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59647.947487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168033.267457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168033.267457                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206188337000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206188337000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61616.185653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61616.185653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99168054000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99168054000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58941.769714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58941.769714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103249                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103249                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5244                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5244                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396739000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396739000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048335                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048335                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75655.797101                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75655.797101                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5233                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5233                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390893500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390893500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048234                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74697.783298                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74697.783298                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197389349000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29691845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.997599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66187338                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66187338                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3084500397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 524788                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746112                       # Number of bytes of host memory used
host_op_rate                                   524788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1455.27                       # Real time elapsed on the host
host_tick_rate                              237265187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   763706330                       # Number of instructions simulated
sim_ops                                     763706330                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.345284                       # Number of seconds simulated
sim_ticks                                345284107000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.177469                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19274673                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             24655023                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21999                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2367357                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38908944                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             258245                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1355660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1097415                       # Number of indirect misses.
system.cpu.branchPred.lookups                41688786                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  686055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        72593                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   674304356                       # Number of instructions committed
system.cpu.committedOps                     674304356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.024119                       # CPI: cycles per instruction
system.cpu.discardedOps                       6437682                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                118882542                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    122092205                       # DTB hits
system.cpu.dtb.data_misses                      39384                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94863435                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     95877219                       # DTB read hits
system.cpu.dtb.read_misses                      31417                       # DTB read misses
system.cpu.dtb.write_accesses                24019107                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    26214986                       # DTB write hits
system.cpu.dtb.write_misses                      7967                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              171175                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          548479918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         100280130                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         27385167                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       189997542                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.976449                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                96227475                       # ITB accesses
system.cpu.itb.fetch_acv                         4423                       # ITB acv
system.cpu.itb.fetch_hits                    96203937                       # ITB hits
system.cpu.itb.fetch_misses                     23538                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   990      2.06%      2.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      2.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17813     37.06%     39.13% # number of callpals executed
system.cpu.kern.callpal::rdps                    1418      2.95%     42.08% # number of callpals executed
system.cpu.kern.callpal::rti                     3048      6.34%     48.42% # number of callpals executed
system.cpu.kern.callpal::callsys                 1145      2.38%     50.80% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     50.81% # number of callpals executed
system.cpu.kern.callpal::rdunique               23644     49.19%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  48070                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88846                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8647     40.76%     40.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     354      1.67%     42.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12214     57.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21215                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8647     49.00%     49.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      354      2.01%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8647     49.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17648                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             336376681500     97.56%     97.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               497908000      0.14%     97.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7909110000      2.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         344783699500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.707958                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.831864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3022                      
system.cpu.kern.mode_good::user                  3022                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4038                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3022                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.748390                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.856091                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33380483000      9.68%      9.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         311403113500     90.32%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      990                       # number of times the context was actually changed
system.cpu.numCycles                        690568214                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24313430      3.61%      3.61% # Class of committed instruction
system.cpu.op_class_0::IntAlu               528527236     78.38%     81.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                  83934      0.01%     82.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 79330      0.01%     82.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 20913      0.00%     82.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  6971      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.02% # Class of committed instruction
system.cpu.op_class_0::MemRead               94525947     14.02%     96.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26174373      3.88%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             30219      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            29961      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               512042      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                674304356                       # Class of committed instruction
system.cpu.tickCycles                       500570672                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1780353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3560706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1327075                       # Transaction distribution
system.membus.trans_dist::WriteReq                354                       # Transaction distribution
system.membus.trans_dist::WriteResp               354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711031                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588966                       # Transaction distribution
system.membus.trans_dist::CleanEvict           480356                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453278                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        738109                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1766898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1766898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3574161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3574869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5341767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    121754752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    121757584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197145232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1780707                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1780654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1780707                       # Request fanout histogram
system.membus.reqLayer0.occupancy              885000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9114863000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6346768750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3117489000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37693824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76248768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113942592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37693824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37693824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45505984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45505984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1191387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1780353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         109167562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         220829069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             329996631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    109167562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109167562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131792872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131792872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131792872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        109167562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        220829069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            461789503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1283123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    520383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1159389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000413128750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        77264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        77264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4655135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1207022                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1780353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1299976                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1780353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1299976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100581                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             98787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            120592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            72162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            98352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             78464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            102476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            102313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            102602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            84567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71599                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19436414250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8398860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50932139250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11570.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30320.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1262628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  978665                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1780353                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1299976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1581373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  78849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  78054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       721626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.777938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.346033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.291689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       259000     35.89%     35.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       200804     27.83%     63.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94819     13.14%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46733      6.48%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29043      4.02%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19499      2.70%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19585      2.71%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13080      1.81%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39063      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       721626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.740811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.871621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.769904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10199     13.20%     13.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         58898     76.23%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4940      6.39%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1702      2.20%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           793      1.03%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           327      0.42%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          161      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          117      0.15%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           80      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           24      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.607191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.579570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54527     70.57%     70.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1340      1.73%     72.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19366     25.06%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1429      1.85%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              472      0.61%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              118      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107505408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6437184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82120832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113942592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83198464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       311.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  345283973000                       # Total gap between requests
system.mem_ctrls.avgGap                     112093.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33304512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74200896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     82120832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 96455386.520295292139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214898092.601754188538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 237835539.879048049450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1191387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1299976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16636883000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34295256250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8270969257750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28247.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28785.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6362401.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2769755940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1472171580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6069328440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3205596780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27256825440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120247512360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31328033760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       192349224300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.075233                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80322142750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11529960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 253432004250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2382589440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1266399090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5924243640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3492383580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27256825440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     118676174550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32651265600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       191649881340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.049820                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83788420750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11529960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 249965726250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 354                       # Transaction distribution
system.iobus.trans_dist::WriteResp                354                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               885000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    345284107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     97634597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97634597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97634597                       # number of overall hits
system.cpu.icache.overall_hits::total        97634597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588965                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588965                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588965                       # number of overall misses
system.cpu.icache.overall_misses::total        588965                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35948362500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35948362500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35948362500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35948362500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     98223562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     98223562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     98223562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     98223562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005996                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61036.500471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61036.500471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61036.500471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61036.500471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588966                       # number of writebacks
system.cpu.icache.writebacks::total            588966                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588965                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588965                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588965                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588965                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35359396500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35359396500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35359396500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35359396500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60036.498773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60036.498773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60036.498773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60036.498773                       # average overall mshr miss latency
system.cpu.icache.replacements                 588966                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     97634597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97634597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588965                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588965                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35948362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35948362500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     98223562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     98223562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61036.500471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61036.500471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35359396500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35359396500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60036.498773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60036.498773                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            98439743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            589478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            166.994770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         197036090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        197036090                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    119355087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119355087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    119355087                       # number of overall hits
system.cpu.dcache.overall_hits::total       119355087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1728487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1728487                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1728487                       # number of overall misses
system.cpu.dcache.overall_misses::total       1728487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 105610054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105610054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 105610054000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105610054000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    121083574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    121083574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    121083574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    121083574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61099.709746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61099.709746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61099.709746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61099.709746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       711031                       # number of writebacks
system.cpu.dcache.writebacks::total            711031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       542640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       542640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       542640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       542640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1185847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1185847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1185847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1185847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          354                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          354                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71292542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71292542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71292542500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71292542500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60119.511623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60119.511623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60119.511623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60119.511623                       # average overall mshr miss latency
system.cpu.dcache.replacements                1191387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94134300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94134300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       838396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        838396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  52225042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52225042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94972696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94972696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62291.616372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62291.616372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       105817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       105817                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       732579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       732579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  45035159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  45035159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61474.816368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61474.816368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25220787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25220787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       890091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       890091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53385012000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53385012000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26110878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26110878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59977.027068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59977.027068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       436823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       436823                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       453268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       453268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          354                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26257383000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26257383000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57929.046392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57929.046392                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        75277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        75277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5540                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5540                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394056500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394056500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        80817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        80817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71129.332130                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71129.332130                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5540                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5540                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388516500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70129.332130                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70129.332130                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80726                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80726                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80726                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80726                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 345284107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121125322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1192411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.580178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         243681621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        243681621                       # Number of data accesses

---------- End Simulation Statistics   ----------
