# Digital Logic design Labs
# Seven segment display
![1](https://user-images.githubusercontent.com/71166016/158554161-e8604b1b-ef93-44e4-be86-7d818906df78.jpg)
# RAM
![2](https://user-images.githubusercontent.com/71166016/158554309-3add396b-ee04-47a9-9b63-ffad033bafa5.jpg)

# Full adder
# Full subtractor
# 4 by 1 mux
# Decoder
# Half Subtractor
# Single bit comparator
# RS Latch
