# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Top_Sub_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3 {C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:20 on Mar 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3" C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv 
# -- Compiling module Top_Sub
# 
# Top level modules:
# 	Top_Sub
# End time: 13:52:20 on Mar 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3 {C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:20 on Mar 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3" C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv 
# -- Compiling module TopDecoder
# 
# Top level modules:
# 	TopDecoder
# End time: 13:52:20 on Mar 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3 {C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/tb_Top_Sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:20 on Mar 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3" C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/tb_Top_Sub.sv 
# -- Compiling module tb_Top_Sub
# 
# Top level modules:
# 	tb_Top_Sub
# End time: 13:52:20 on Mar 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Top_Sub
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Top_Sub 
# Start time: 13:52:20 on Mar 08,2025
# Loading sv_std.std
# Loading work.tb_Top_Sub
# Loading work.Top_Sub
# Loading work.TopDecoder
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ayudapls  Hostname: DESKTOP-TEQ9DGO  ProcessID: 14628
#           Attempting to use alternate WLF file "./wlfty57aqy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty57aqy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0 | value:  x | a: 15 | reset: 1 | dec_btn: 1 | seg0: 255 | seg1: 255
# Time: 10000 | value: 15 | a: 15 | reset: 0 | dec_btn: 1 | seg0: 146 | seg1: 249
# Time: 20000 | value: 15 | a: 15 | reset: 1 | dec_btn: 1 | seg0: 146 | seg1: 249
# Valor inicial de 'value' correcto: 15
# Time: 30000 | value: 14 | a: 15 | reset: 1 | dec_btn: 0 | seg0: 153 | seg1: 249
# Time: 40000 | value: 14 | a: 15 | reset: 1 | dec_btn: 1 | seg0: 153 | seg1: 249
# Time: 50000 | value: 13 | a: 15 | reset: 1 | dec_btn: 0 | seg0: 176 | seg1: 249
# Time: 60000 | value: 13 | a: 15 | reset: 1 | dec_btn: 1 | seg0: 176 | seg1: 249
# Time: 70000 | value: 12 | a: 15 | reset: 1 | dec_btn: 0 | seg0: 164 | seg1: 249
# Time: 80000 | value: 12 | a: 15 | reset: 1 | dec_btn: 1 | seg0: 164 | seg1: 249
# Time: 90000 | value: 15 | a: 15 | reset: 0 | dec_btn: 1 | seg0: 146 | seg1: 249
# Time: 100000 | value: 15 | a: 15 | reset: 1 | dec_btn: 1 | seg0: 146 | seg1: 249
# Valor restaurado correctamente después del reset: 15
# Test completado con éxito.
# End time: 13:52:52 on Mar 08,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
