
build/uart_interupt.elf:     file format elf32-littleriscv


Disassembly of section .text.startup:

80000000 <_start>:
    .section ".startup.entry","ax",@progbits

    ## Entry point
_start:
    ## reset mstatus
    csrw  mstatus, zero
80000000:	30001073          	csrw	mstatus,zero
li x31, 0
#endif // !__riscv_32e
#endif // PLF_INIT_REGS

    ## setup gp
    load_addrword_abs gp, __global_pointer$
80000004:	400001b7          	lui	gp,0x40000
80000008:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## setup MTVEC
    load_addrword_abs t0, trap_entry
8000000c:	800002b7          	lui	t0,0x80000
80000010:	14028293          	addi	t0,t0,320 # 80000140 <__data_source_start+0xffff9bc4>
    csrw  mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
    ## setup MIE, MIP


    csrw  mie, zero
80000018:	30401073          	csrw	mie,zero
    csrw  mip, zero
8000001c:	34401073          	csrw	mip,zero
    load_const_int32 t1, __TEXT_INIT_SIZE__
    cache_flush t0, t1
#endif // PLF_CACHE_CFG

    ## init FPU (if supported)
    csrr  a0, misa
80000020:	30102573          	csrr	a0,misa
    andi  a0, a0, (1 << ('F' - 'A')) | (1 << ('D' - 'A'))
80000024:	02857513          	andi	a0,a0,40
    beqz  a0, 1f
80000028:	00050863          	beqz	a0,80000038 <_start+0x38>
    li    a0, (1 << 13) // mstatus.FS = 1 (initial)
8000002c:	00002537          	lui	a0,0x2
    csrs  mstatus, a0
80000030:	30052073          	csrs	mstatus,a0
    csrw  fcsr, zero
80000034:	00301073          	fscsr	zero
#else
#define slave_hart_start _hart_halt
#endif // PLF_SMP_SUPPORT

    ## park/prep SMP slaves
    csrr  a0, mhartid
80000038:	f1402573          	csrr	a0,mhartid
#if PLF_SMP_MASTER_HARTID > 0
    li    t0, PLF_SMP_MASTER_HARTID
    bne   a0, t0, slave_hart_start
#endif // PLF_SMP_MASTER_HARTID > 0
#else // PLF_SMP_MASTER_HARTID
    bnez  a0, slave_hart_start
8000003c:	04051463          	bnez	a0,80000084 <_hart_halt>
#endif // PLF_SMP_MASTER_HARTID

    ## init HART#0 sp, tp
    load_addrword_abs sp, __TLS0_BASE__
80000040:	40040137          	lui	sp,0x40040
80000044:	00010113          	mv	sp,sp
    mv    tp, sp
80000048:	00010213          	mv	tp,sp
    csrw  mscratch, sp
8000004c:	34011073          	csrw	mscratch,sp
    // reserve trap stack space
    li    t0, PLF_TRAP_STACK
    sub   sp, sp, t0
#endif // PLF_TRAP_STACK
    ## platform init
    load_addrword t0, plf_init
80000050:	800002b7          	lui	t0,0x80000
80000054:	0ae28293          	addi	t0,t0,174 # 800000ae <__data_source_start+0xffff9b32>
    jalr  t0
80000058:	000280e7          	jalr	t0
    ## jal  plf_init
    ## application-specific initialization hook
    load_addrword t0, app_init
8000005c:	800002b7          	lui	t0,0x80000
80000060:	09c28293          	addi	t0,t0,156 # 8000009c <__data_source_start+0xffff9b20>
    jalr  t0
80000064:	000280e7          	jalr	t0
    ## jal  app_init
    ## main() args
    li    a0, 0
80000068:	00000513          	li	a0,0
    li    a1, 0
8000006c:	00000593          	li	a1,0
#if PLF_SMP_NON_COHERENT
    clflush t1
#endif // PLF_SMP_NON_COHERENT
#endif // PLF_SMP_SUPPORT
    ## start main
    load_addrword t0, main
80000070:	800022b7          	lui	t0,0x80002
80000074:	9d228293          	addi	t0,t0,-1582 # 800019d2 <__data_source_start+0xffffb456>
    load_addrword ra, exit
80000078:	800000b7          	lui	ra,0x80000
8000007c:	09408093          	addi	ra,ra,148 # 80000094 <__data_source_start+0xffff9b18>
    jr    t0
80000080:	00028067          	jr	t0

80000084 <_hart_halt>:
1:  wfi
    j     1b
#endif // PLF_SMP_SUPPORT
#else // PLF_HTIF_BASE
    ## disable interrupts
    csrci mstatus, 0xf
80000084:	3007f073          	csrci	mstatus,15
    csrw  mie, zero
80000088:	30401073          	csrw	mie,zero
1:  wfi
8000008c:	10500073          	wfi
    j     1b
80000090:	ffdff06f          	j	8000008c <_hart_halt+0x8>

80000094 <exit>:
#endif // PLF_HTIF_BASE

exit:
    nop
80000094:	00000013          	nop

80000098 <abort>:
abort:
    j     _hart_halt
80000098:	fedff06f          	j	80000084 <_hart_halt>

8000009c <app_init>:
    jr    t0
#endif // PLF_SMP_SUPPORT

    ## stubs
app_init:
    ret
8000009c:	00008067          	ret

800000a0 <plf_init_noreloc>:
extern void plf_init_relocate(void) __attribute__((weak));

extern char __bss_start[], __bss_end[];

void __init plf_init_noreloc(void)
{
800000a0:	1141                	addi	sp,sp,-16 # 4003fff0 <__STACK_START__+0x7f0>
800000a2:	c622                	sw	s0,12(sp)
800000a4:	0800                	addi	s0,sp,16
    // do nothing
}
800000a6:	0001                	nop
800000a8:	4432                	lw	s0,12(sp)
800000aa:	0141                	addi	sp,sp,16
800000ac:	8082                	ret

800000ae <plf_init_generic>:

void __init plf_init_generic(void)
{
800000ae:	1141                	addi	sp,sp,-16
800000b0:	c606                	sw	ra,12(sp)
800000b2:	c422                	sw	s0,8(sp)
800000b4:	0800                	addi	s0,sp,16
    // init BSS
    memset(__bss_start, 0, (size_t)(__bss_end - __bss_start));
800000b6:	fd818713          	addi	a4,gp,-40 # 40000758 <__BSS_END__>
800000ba:	e1018793          	addi	a5,gp,-496 # 40000590 <SystemCoreClock>
800000be:	40f707b3          	sub	a5,a4,a5
800000c2:	863e                	mv	a2,a5
800000c4:	4581                	li	a1,0
800000c6:	e1018513          	addi	a0,gp,-496 # 40000590 <SystemCoreClock>
800000ca:	128060ef          	jal	ra,800061f2 <memset>

    memcpy((void*)&__data_target_start,
           (const void*)&__data_source_start,
           (&__data_target_end - &__data_target_start));
800000ce:	e1018713          	addi	a4,gp,-496 # 40000590 <SystemCoreClock>
800000d2:	88818793          	addi	a5,gp,-1912 # 40000008 <mach_plic_handler>
800000d6:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__data_target_start,
800000da:	863e                	mv	a2,a5
800000dc:	800067b7          	lui	a5,0x80006
800000e0:	57c78593          	addi	a1,a5,1404 # 8000657c <__data_source_start+0x0>
800000e4:	88818513          	addi	a0,gp,-1912 # 40000008 <mach_plic_handler>
800000e8:	0f4060ef          	jal	ra,800061dc <memcpy>

    memcpy((void*)&__sdata_target_start,
              (const void*)&__sdata_source_start,
              (&__sdata_target_end - &__sdata_target_start));
800000ec:	88818713          	addi	a4,gp,-1912 # 40000008 <mach_plic_handler>
800000f0:	88018793          	addi	a5,gp,-1920 # 40000000 <prev_btn_state>
800000f4:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__sdata_target_start,
800000f8:	863e                	mv	a2,a5
800000fa:	800067b7          	lui	a5,0x80006
800000fe:	57478593          	addi	a1,a5,1396 # 80006574 <__data_source_start+0xfffffff8>
80000102:	88018513          	addi	a0,gp,-1920 # 40000000 <prev_btn_state>
80000106:	0d6060ef          	jal	ra,800061dc <memcpy>
}
8000010a:	0001                	nop
8000010c:	40b2                	lw	ra,12(sp)
8000010e:	4422                	lw	s0,8(sp)
80000110:	0141                	addi	sp,sp,16
80000112:	8082                	ret

Disassembly of section .text.crt:

80000140 <trap_entry>:
    .section ".text.crt.trap_entry","ax",@progbits
    .align 6
    .type trap_entry, @function
trap_entry:
    ## save context
    context_save
80000140:	fe512e23          	sw	t0,-4(sp)
80000144:	00010293          	mv	t0,sp
80000148:	f8010113          	addi	sp,sp,-128
8000014c:	ff017113          	andi	sp,sp,-16
80000150:	00112223          	sw	ra,4(sp)
80000154:	00512423          	sw	t0,8(sp)
80000158:	ffc2a283          	lw	t0,-4(t0)
8000015c:	00312623          	sw	gp,12(sp)
80000160:	00412823          	sw	tp,16(sp)
80000164:	00512a23          	sw	t0,20(sp)
80000168:	00612c23          	sw	t1,24(sp)
8000016c:	00712e23          	sw	t2,28(sp)
80000170:	02812023          	sw	s0,32(sp)
80000174:	02912223          	sw	s1,36(sp)
80000178:	02a12423          	sw	a0,40(sp)
8000017c:	02b12623          	sw	a1,44(sp)
80000180:	02c12823          	sw	a2,48(sp)
80000184:	02d12a23          	sw	a3,52(sp)
80000188:	02e12c23          	sw	a4,56(sp)
8000018c:	02f12e23          	sw	a5,60(sp)
80000190:	05012023          	sw	a6,64(sp)
80000194:	05112223          	sw	a7,68(sp)
80000198:	05212423          	sw	s2,72(sp)
8000019c:	05312623          	sw	s3,76(sp)
800001a0:	05412823          	sw	s4,80(sp)
800001a4:	05512a23          	sw	s5,84(sp)
800001a8:	05612c23          	sw	s6,88(sp)
800001ac:	05712e23          	sw	s7,92(sp)
800001b0:	07812023          	sw	s8,96(sp)
800001b4:	07912223          	sw	s9,100(sp)
800001b8:	07a12423          	sw	s10,104(sp)
800001bc:	07b12623          	sw	s11,108(sp)
800001c0:	07c12823          	sw	t3,112(sp)
800001c4:	07d12a23          	sw	t4,116(sp)
800001c8:	07e12c23          	sw	t5,120(sp)
800001cc:	07f12e23          	sw	t6,124(sp)
800001d0:	34002273          	csrr	tp,mscratch
800001d4:	34102373          	csrr	t1,mepc
800001d8:	00612023          	sw	t1,0(sp)
    ## save mstatus priv stack
    csrr s0, mstatus
800001dc:	30002473          	csrr	s0,mstatus
    ## load trap handler args
    csrr a0, mcause
800001e0:	34202573          	csrr	a0,mcause
    csrr a1, mepc
800001e4:	341025f3          	csrr	a1,mepc
    mv   a2, sp
800001e8:	00010613          	mv	a2,sp

    ## setup gp
    load_addrword_abs gp, __global_pointer$
800001ec:	400001b7          	lui	gp,0x40000
800001f0:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## call trap handler
    load_addrword t0, trap_handler
800001f4:	800002b7          	lui	t0,0x80000
800001f8:	55028293          	addi	t0,t0,1360 # 80000550 <__data_source_start+0xffff9fd4>
    jalr t0
800001fc:	000280e7          	jalr	t0

    ## restore mstatus priv stack
    csrw mstatus, s0
80000200:	30041073          	csrw	mstatus,s0
    ## restore context
    context_restore
80000204:	00012303          	lw	t1,0(sp)
80000208:	34131073          	csrw	mepc,t1
8000020c:	00c12183          	lw	gp,12(sp)
80000210:	01012203          	lw	tp,16(sp)
80000214:	01412283          	lw	t0,20(sp)
80000218:	01812303          	lw	t1,24(sp)
8000021c:	01c12383          	lw	t2,28(sp)
80000220:	02012403          	lw	s0,32(sp)
80000224:	02412483          	lw	s1,36(sp)
80000228:	02812503          	lw	a0,40(sp)
8000022c:	02c12583          	lw	a1,44(sp)
80000230:	03012603          	lw	a2,48(sp)
80000234:	03412683          	lw	a3,52(sp)
80000238:	03812703          	lw	a4,56(sp)
8000023c:	03c12783          	lw	a5,60(sp)
80000240:	04012803          	lw	a6,64(sp)
80000244:	04412883          	lw	a7,68(sp)
80000248:	04812903          	lw	s2,72(sp)
8000024c:	04c12983          	lw	s3,76(sp)
80000250:	05012a03          	lw	s4,80(sp)
80000254:	05412a83          	lw	s5,84(sp)
80000258:	05812b03          	lw	s6,88(sp)
8000025c:	05c12b83          	lw	s7,92(sp)
80000260:	06012c03          	lw	s8,96(sp)
80000264:	06412c83          	lw	s9,100(sp)
80000268:	06812d03          	lw	s10,104(sp)
8000026c:	06c12d83          	lw	s11,108(sp)
80000270:	07012e03          	lw	t3,112(sp)
80000274:	07412e83          	lw	t4,116(sp)
80000278:	07812f03          	lw	t5,120(sp)
8000027c:	07c12f83          	lw	t6,124(sp)
80000280:	00412083          	lw	ra,4(sp)
80000284:	00812103          	lw	sp,8(sp)
    mret
80000288:	30200073          	mret
	...

Disassembly of section .text:

800002c4 <PLIC_SetIrqHandler>:
/*
 * Set PLIC handler function for isr num
 */

void PLIC_SetIrqHandler (uint8_t target, uint32_t isr_num, irqfunc* func)
{
800002c4:	1101                	addi	sp,sp,-32
800002c6:	ce22                	sw	s0,28(sp)
800002c8:	1000                	addi	s0,sp,32
800002ca:	87aa                	mv	a5,a0
800002cc:	feb42423          	sw	a1,-24(s0)
800002d0:	fec42223          	sw	a2,-28(s0)
800002d4:	fef407a3          	sb	a5,-17(s0)
    if(target == Plic_Mach_Target) {
800002d8:	fef44783          	lbu	a5,-17(s0)
800002dc:	ef89                	bnez	a5,800002f6 <PLIC_SetIrqHandler+0x32>
        mach_plic_handler[isr_num] = func;
800002de:	400007b7          	lui	a5,0x40000
800002e2:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
800002e6:	fe842783          	lw	a5,-24(s0)
800002ea:	078a                	slli	a5,a5,0x2
800002ec:	97ba                	add	a5,a5,a4
800002ee:	fe442703          	lw	a4,-28(s0)
800002f2:	c398                	sw	a4,0(a5)
    } else {
        supervisor_plic_handler[isr_num] = func;
    }
}
800002f4:	a811                	j	80000308 <PLIC_SetIrqHandler+0x44>
        supervisor_plic_handler[isr_num] = func;
800002f6:	90818713          	addi	a4,gp,-1784 # 40000088 <supervisor_plic_handler>
800002fa:	fe842783          	lw	a5,-24(s0)
800002fe:	078a                	slli	a5,a5,0x2
80000300:	97ba                	add	a5,a5,a4
80000302:	fe442703          	lw	a4,-28(s0)
80000306:	c398                	sw	a4,0(a5)
}
80000308:	0001                	nop
8000030a:	4472                	lw	s0,28(sp)
8000030c:	6105                	addi	sp,sp,32
8000030e:	8082                	ret

80000310 <PLIC_SetPriority>:
/*
 * Set PLIC irq priority
 */

void PLIC_SetPriority (uint32_t isr_num, uint8_t pri)
{
80000310:	1101                	addi	sp,sp,-32
80000312:	ce22                	sw	s0,28(sp)
80000314:	1000                	addi	s0,sp,32
80000316:	fea42623          	sw	a0,-20(s0)
8000031a:	87ae                	mv	a5,a1
8000031c:	fef405a3          	sb	a5,-21(s0)
    PLIC->PRI[isr_num] = pri;
80000320:	0c0006b7          	lui	a3,0xc000
80000324:	feb44703          	lbu	a4,-21(s0)
80000328:	fec42783          	lw	a5,-20(s0)
8000032c:	078a                	slli	a5,a5,0x2
8000032e:	97b6                	add	a5,a5,a3
80000330:	c398                	sw	a4,0(a5)
}
80000332:	0001                	nop
80000334:	4472                	lw	s0,28(sp)
80000336:	6105                	addi	sp,sp,32
80000338:	8082                	ret

8000033a <PLIC_IntEnable>:
/*
 * Enable PLIC irq
 */

void PLIC_IntEnable (uint8_t target, uint32_t isr_num)
{
8000033a:	7179                	addi	sp,sp,-48
8000033c:	d622                	sw	s0,44(sp)
8000033e:	1800                	addi	s0,sp,48
80000340:	87aa                	mv	a5,a0
80000342:	fcb42c23          	sw	a1,-40(s0)
80000346:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

    if(target == Plic_Mach_Target) {
8000034a:	fdf44783          	lbu	a5,-33(s0)
8000034e:	eb9d                	bnez	a5,80000384 <PLIC_IntEnable+0x4a>
    	value  = PLIC->MIEM0;
80000350:	0c000737          	lui	a4,0xc000
80000354:	6789                	lui	a5,0x2
80000356:	97ba                	add	a5,a5,a4
80000358:	439c                	lw	a5,0(a5)
8000035a:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
8000035e:	fd842783          	lw	a5,-40(s0)
80000362:	4705                	li	a4,1
80000364:	00f717b3          	sll	a5,a4,a5
80000368:	873e                	mv	a4,a5
8000036a:	fec42783          	lw	a5,-20(s0)
8000036e:	8fd9                	or	a5,a5,a4
80000370:	fef42623          	sw	a5,-20(s0)
    	PLIC->MIEM0 = value;
80000374:	0c000737          	lui	a4,0xc000
80000378:	6789                	lui	a5,0x2
8000037a:	97ba                	add	a5,a5,a4
8000037c:	fec42703          	lw	a4,-20(s0)
80000380:	c398                	sw	a4,0(a5)
    } else {
    	value = PLIC->UIEM0;
    	value |= (1<<isr_num);
    	PLIC->UIEM0 = value;
    }
}
80000382:	a825                	j	800003ba <PLIC_IntEnable+0x80>
    	value = PLIC->UIEM0;
80000384:	0c000737          	lui	a4,0xc000
80000388:	6789                	lui	a5,0x2
8000038a:	97ba                	add	a5,a5,a4
8000038c:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
80000390:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
80000394:	fd842783          	lw	a5,-40(s0)
80000398:	4705                	li	a4,1
8000039a:	00f717b3          	sll	a5,a4,a5
8000039e:	873e                	mv	a4,a5
800003a0:	fec42783          	lw	a5,-20(s0)
800003a4:	8fd9                	or	a5,a5,a4
800003a6:	fef42623          	sw	a5,-20(s0)
    	PLIC->UIEM0 = value;
800003aa:	0c000737          	lui	a4,0xc000
800003ae:	6789                	lui	a5,0x2
800003b0:	97ba                	add	a5,a5,a4
800003b2:	fec42703          	lw	a4,-20(s0)
800003b6:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
800003ba:	0001                	nop
800003bc:	5432                	lw	s0,44(sp)
800003be:	6145                	addi	sp,sp,48
800003c0:	8082                	ret

800003c2 <PLIC_IntDisable>:
/*
 * Disable PLIC irq
 */

void PLIC_IntDisable (uint8_t target, uint32_t isr_num)
{
800003c2:	7179                	addi	sp,sp,-48
800003c4:	d622                	sw	s0,44(sp)
800003c6:	1800                	addi	s0,sp,48
800003c8:	87aa                	mv	a5,a0
800003ca:	fcb42c23          	sw	a1,-40(s0)
800003ce:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

	if(target == Plic_Mach_Target) {
800003d2:	fdf44783          	lbu	a5,-33(s0)
800003d6:	ef8d                	bnez	a5,80000410 <PLIC_IntDisable+0x4e>
		value  = PLIC->MIEM0;
800003d8:	0c000737          	lui	a4,0xc000
800003dc:	6789                	lui	a5,0x2
800003de:	97ba                	add	a5,a5,a4
800003e0:	439c                	lw	a5,0(a5)
800003e2:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
800003e6:	fd842783          	lw	a5,-40(s0)
800003ea:	4705                	li	a4,1
800003ec:	00f717b3          	sll	a5,a4,a5
800003f0:	fff7c793          	not	a5,a5
800003f4:	873e                	mv	a4,a5
800003f6:	fec42783          	lw	a5,-20(s0)
800003fa:	8ff9                	and	a5,a5,a4
800003fc:	fef42623          	sw	a5,-20(s0)
		PLIC->MIEM0 = value;
80000400:	0c000737          	lui	a4,0xc000
80000404:	6789                	lui	a5,0x2
80000406:	97ba                	add	a5,a5,a4
80000408:	fec42703          	lw	a4,-20(s0)
8000040c:	c398                	sw	a4,0(a5)
	} else {
		value  = PLIC->UIEM0;
		value &= ~(1<<isr_num);
		PLIC->UIEM0 = value;
	}
}
8000040e:	a835                	j	8000044a <PLIC_IntDisable+0x88>
		value  = PLIC->UIEM0;
80000410:	0c000737          	lui	a4,0xc000
80000414:	6789                	lui	a5,0x2
80000416:	97ba                	add	a5,a5,a4
80000418:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
8000041c:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
80000420:	fd842783          	lw	a5,-40(s0)
80000424:	4705                	li	a4,1
80000426:	00f717b3          	sll	a5,a4,a5
8000042a:	fff7c793          	not	a5,a5
8000042e:	873e                	mv	a4,a5
80000430:	fec42783          	lw	a5,-20(s0)
80000434:	8ff9                	and	a5,a5,a4
80000436:	fef42623          	sw	a5,-20(s0)
		PLIC->UIEM0 = value;
8000043a:	0c000737          	lui	a4,0xc000
8000043e:	6789                	lui	a5,0x2
80000440:	97ba                	add	a5,a5,a4
80000442:	fec42703          	lw	a4,-20(s0)
80000446:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
8000044a:	0001                	nop
8000044c:	5432                	lw	s0,44(sp)
8000044e:	6145                	addi	sp,sp,48
80000450:	8082                	ret

80000452 <PLIC_ClaimIrq>:
/*
 * Get current isr number
 */

uint32_t PLIC_ClaimIrq (uint8_t target)
{
80000452:	1101                	addi	sp,sp,-32
80000454:	ce22                	sw	s0,28(sp)
80000456:	1000                	addi	s0,sp,32
80000458:	87aa                	mv	a5,a0
8000045a:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
8000045e:	fef44783          	lbu	a5,-17(s0)
80000462:	eb81                	bnez	a5,80000472 <PLIC_ClaimIrq+0x20>
		return (uint32_t)(PLIC->MICC);
80000464:	0c000737          	lui	a4,0xc000
80000468:	002007b7          	lui	a5,0x200
8000046c:	97ba                	add	a5,a5,a4
8000046e:	43dc                	lw	a5,4(a5)
80000470:	a039                	j	8000047e <PLIC_ClaimIrq+0x2c>
	} else {
		return (uint32_t)(PLIC->UICC);
80000472:	0c000737          	lui	a4,0xc000
80000476:	002017b7          	lui	a5,0x201
8000047a:	97ba                	add	a5,a5,a4
8000047c:	43dc                	lw	a5,4(a5)
	}
}
8000047e:	853e                	mv	a0,a5
80000480:	4472                	lw	s0,28(sp)
80000482:	6105                	addi	sp,sp,32
80000484:	8082                	ret

80000486 <PLIC_ClaimComplete>:
/*
 * Set current isr as completed
 */

void PLIC_ClaimComplete (uint8_t target, uint32_t isrnum)
{
80000486:	1101                	addi	sp,sp,-32
80000488:	ce22                	sw	s0,28(sp)
8000048a:	1000                	addi	s0,sp,32
8000048c:	87aa                	mv	a5,a0
8000048e:	feb42423          	sw	a1,-24(s0)
80000492:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
80000496:	fef44783          	lbu	a5,-17(s0)
8000049a:	eb91                	bnez	a5,800004ae <PLIC_ClaimComplete+0x28>
		PLIC->MICC = isrnum;
8000049c:	0c000737          	lui	a4,0xc000
800004a0:	002007b7          	lui	a5,0x200
800004a4:	97ba                	add	a5,a5,a4
800004a6:	fe842703          	lw	a4,-24(s0)
800004aa:	c3d8                	sw	a4,4(a5)
	} else {
		PLIC->UICC = isrnum;
	}
}
800004ac:	a809                	j	800004be <PLIC_ClaimComplete+0x38>
		PLIC->UICC = isrnum;
800004ae:	0c000737          	lui	a4,0xc000
800004b2:	002017b7          	lui	a5,0x201
800004b6:	97ba                	add	a5,a5,a4
800004b8:	fe842703          	lw	a4,-24(s0)
800004bc:	c3d8                	sw	a4,4(a5)
}
800004be:	0001                	nop
800004c0:	4472                	lw	s0,28(sp)
800004c2:	6105                	addi	sp,sp,32
800004c4:	8082                	ret

800004c6 <PLIC_SetThreshold>:

/*
 * Set threshold for irqs
 */

void PLIC_SetThreshold(uint8_t target, uint32_t value) {
800004c6:	1101                	addi	sp,sp,-32
800004c8:	ce22                	sw	s0,28(sp)
800004ca:	1000                	addi	s0,sp,32
800004cc:	87aa                	mv	a5,a0
800004ce:	feb42423          	sw	a1,-24(s0)
800004d2:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
800004d6:	fef44783          	lbu	a5,-17(s0)
800004da:	eb91                	bnez	a5,800004ee <PLIC_SetThreshold+0x28>
		PLIC->MTHR = value;
800004dc:	0c000737          	lui	a4,0xc000
800004e0:	002007b7          	lui	a5,0x200
800004e4:	97ba                	add	a5,a5,a4
800004e6:	fe842703          	lw	a4,-24(s0)
800004ea:	c398                	sw	a4,0(a5)
	} else {
		PLIC->UTHR = value;
	}
}
800004ec:	a809                	j	800004fe <PLIC_SetThreshold+0x38>
		PLIC->UTHR = value;
800004ee:	0c000737          	lui	a4,0xc000
800004f2:	002017b7          	lui	a5,0x201
800004f6:	97ba                	add	a5,a5,a4
800004f8:	fe842703          	lw	a4,-24(s0)
800004fc:	c398                	sw	a4,0(a5)
}
800004fe:	0001                	nop
80000500:	4472                	lw	s0,28(sp)
80000502:	6105                	addi	sp,sp,32
80000504:	8082                	ret

80000506 <PLIC_MachHandler>:


void PLIC_MachHandler(void) {
80000506:	1101                	addi	sp,sp,-32
80000508:	ce06                	sw	ra,28(sp)
8000050a:	cc22                	sw	s0,24(sp)
8000050c:	1000                	addi	s0,sp,32

	// handle interrupt
	uint32_t isr_num = PLIC_ClaimIrq(Plic_Mach_Target);
8000050e:	4501                	li	a0,0
80000510:	3789                	jal	80000452 <PLIC_ClaimIrq>
80000512:	fea42623          	sw	a0,-20(s0)
	// check if handler exist
	if(mach_plic_handler[isr_num] != NULL_IRQ) {
80000516:	400007b7          	lui	a5,0x40000
8000051a:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
8000051e:	fec42783          	lw	a5,-20(s0)
80000522:	078a                	slli	a5,a5,0x2
80000524:	97ba                	add	a5,a5,a4
80000526:	439c                	lw	a5,0(a5)
80000528:	cf99                	beqz	a5,80000546 <PLIC_MachHandler+0x40>
		// call isr handler
		mach_plic_handler[isr_num]();
8000052a:	400007b7          	lui	a5,0x40000
8000052e:	00878713          	addi	a4,a5,8 # 40000008 <mach_plic_handler>
80000532:	fec42783          	lw	a5,-20(s0)
80000536:	078a                	slli	a5,a5,0x2
80000538:	97ba                	add	a5,a5,a4
8000053a:	439c                	lw	a5,0(a5)
8000053c:	9782                	jalr	a5
		// set isr completes
		PLIC_ClaimComplete(Plic_Mach_Target, isr_num);
8000053e:	fec42583          	lw	a1,-20(s0)
80000542:	4501                	li	a0,0
80000544:	3789                	jal	80000486 <PLIC_ClaimComplete>
	}
}
80000546:	0001                	nop
80000548:	40f2                	lw	ra,28(sp)
8000054a:	4462                	lw	s0,24(sp)
8000054c:	6105                	addi	sp,sp,32
8000054e:	8082                	ret

80000550 <trap_handler>:
#define MCAUSE_EXCEPT_STAMOADDRMISALGN  0x6
#define MCAUSE_EXCEPT_STAMOACCSFAULT    0x7
#define MCAUSE_EXCEPT_ECALLFRM_M_MODE   0xB

void trap_handler (void)
{
80000550:	1101                	addi	sp,sp,-32
80000552:	ce06                	sw	ra,28(sp)
80000554:	cc22                	sw	s0,24(sp)
80000556:	1000                	addi	s0,sp,32
	uint32_t mcause_val = read_csr(mcause);
80000558:	342027f3          	csrr	a5,mcause
8000055c:	fef42623          	sw	a5,-20(s0)
80000560:	fec42783          	lw	a5,-20(s0)
80000564:	fef42423          	sw	a5,-24(s0)

	if((mcause_val & MCAUSE_INTERRUPT_FLAG) == 0) {
80000568:	fe842783          	lw	a5,-24(s0)
8000056c:	0207c463          	bltz	a5,80000594 <trap_handler+0x44>
		// handle exception
		switch (mcause_val & MCAUSE_EXCEPT_MASK)
80000570:	fe842783          	lw	a5,-24(s0)
80000574:	8bbd                	andi	a5,a5,15
80000576:	472d                	li	a4,11
80000578:	00f76b63          	bltu	a4,a5,8000058e <trap_handler+0x3e>
8000057c:	00279713          	slli	a4,a5,0x2
80000580:	800067b7          	lui	a5,0x80006
80000584:	21c78793          	addi	a5,a5,540 # 8000621c <__data_source_start+0xfffffca0>
80000588:	97ba                	add	a5,a5,a4
8000058a:	439c                	lw	a5,0(a5)
8000058c:	8782                	jr	a5
			case MCAUSE_EXCEPT_ECALLFRM_M_MODE:
				break;

			default: // MCAUSE_EXCEPT UNKNOWN

				break;
8000058e:	0001                	nop
		}

		while(1) {}; //TRAP
80000590:	0001                	nop
80000592:	bffd                	j	80000590 <trap_handler+0x40>
	} else {
		// handle interrupt
		PLIC_MachHandler();
80000594:	3f8d                	jal	80000506 <PLIC_MachHandler>
	}
}
80000596:	0001                	nop
80000598:	40f2                	lw	ra,28(sp)
8000059a:	4462                	lw	s0,24(sp)
8000059c:	6105                	addi	sp,sp,32
8000059e:	8082                	ret

800005a0 <PrintChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
void PrintChar(char c)
{
800005a0:	1101                	addi	sp,sp,-32
800005a2:	ce06                	sw	ra,28(sp)
800005a4:	cc22                	sw	s0,24(sp)
800005a6:	1000                	addi	s0,sp,32
800005a8:	87aa                	mv	a5,a0
800005aa:	fef407a3          	sb	a5,-17(s0)
	retarget_put_char(c);
800005ae:	fef44783          	lbu	a5,-17(s0)
800005b2:	853e                	mv	a0,a5
800005b4:	32d000ef          	jal	ra,800010e0 <retarget_put_char>
}
800005b8:	0001                	nop
800005ba:	40f2                	lw	ra,28(sp)
800005bc:	4462                	lw	s0,24(sp)
800005be:	6105                	addi	sp,sp,32
800005c0:	8082                	ret

800005c2 <PutChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
signed int PutChar(char *pStr, char c)
{
800005c2:	1101                	addi	sp,sp,-32
800005c4:	ce22                	sw	s0,28(sp)
800005c6:	1000                	addi	s0,sp,32
800005c8:	fea42623          	sw	a0,-20(s0)
800005cc:	87ae                	mv	a5,a1
800005ce:	fef405a3          	sb	a5,-21(s0)
    *pStr = c;
800005d2:	fec42783          	lw	a5,-20(s0)
800005d6:	feb44703          	lbu	a4,-21(s0)
800005da:	00e78023          	sb	a4,0(a5)
    return 1;
800005de:	4785                	li	a5,1
}
800005e0:	853e                	mv	a0,a5
800005e2:	4472                	lw	s0,28(sp)
800005e4:	6105                	addi	sp,sp,32
800005e6:	8082                	ret

800005e8 <PutString>:
 * @param  pStr     Storage string.
 * @param  pSource  Source string.
 * @return  The size of the written
 */
signed int PutString(char *pStr, const char *pSource)
{
800005e8:	7179                	addi	sp,sp,-48
800005ea:	d622                	sw	s0,44(sp)
800005ec:	1800                	addi	s0,sp,48
800005ee:	fca42e23          	sw	a0,-36(s0)
800005f2:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
800005f6:	fe042623          	sw	zero,-20(s0)

    while (*pSource != 0) {
800005fa:	a035                	j	80000626 <PutString+0x3e>

        *pStr++ = *pSource++;
800005fc:	fd842703          	lw	a4,-40(s0)
80000600:	00170793          	addi	a5,a4,1 # c000001 <STACK_SIZE+0xbfff801>
80000604:	fcf42c23          	sw	a5,-40(s0)
80000608:	fdc42783          	lw	a5,-36(s0)
8000060c:	00178693          	addi	a3,a5,1
80000610:	fcd42e23          	sw	a3,-36(s0)
80000614:	00074703          	lbu	a4,0(a4)
80000618:	00e78023          	sb	a4,0(a5)
        num++;
8000061c:	fec42783          	lw	a5,-20(s0)
80000620:	0785                	addi	a5,a5,1
80000622:	fef42623          	sw	a5,-20(s0)
    while (*pSource != 0) {
80000626:	fd842783          	lw	a5,-40(s0)
8000062a:	0007c783          	lbu	a5,0(a5)
8000062e:	f7f9                	bnez	a5,800005fc <PutString+0x14>
    }

    return num;
80000630:	fec42783          	lw	a5,-20(s0)
}
80000634:	853e                	mv	a0,a5
80000636:	5432                	lw	s0,44(sp)
80000638:	6145                	addi	sp,sp,48
8000063a:	8082                	ret

8000063c <PutUnsignedInt>:
signed int PutUnsignedInt(
    char *pStr,
    char fill,
    signed int width,
    unsigned int value)
{
8000063c:	7179                	addi	sp,sp,-48
8000063e:	d606                	sw	ra,44(sp)
80000640:	d422                	sw	s0,40(sp)
80000642:	1800                	addi	s0,sp,48
80000644:	fca42e23          	sw	a0,-36(s0)
80000648:	87ae                	mv	a5,a1
8000064a:	fcc42a23          	sw	a2,-44(s0)
8000064e:	fcd42823          	sw	a3,-48(s0)
80000652:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000656:	fe042623          	sw	zero,-20(s0)

    /* Take current digit into account when calculating width */
    width--;
8000065a:	fd442783          	lw	a5,-44(s0)
8000065e:	17fd                	addi	a5,a5,-1
80000660:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((value / 10) > 0) {
80000664:	fd042703          	lw	a4,-48(s0)
80000668:	47a5                	li	a5,9
8000066a:	04e7ff63          	bgeu	a5,a4,800006c8 <PutUnsignedInt+0x8c>

        num = PutUnsignedInt(pStr, fill, width, value / 10);
8000066e:	fd042703          	lw	a4,-48(s0)
80000672:	47a9                	li	a5,10
80000674:	02f75733          	divu	a4,a4,a5
80000678:	fdb44783          	lbu	a5,-37(s0)
8000067c:	86ba                	mv	a3,a4
8000067e:	fd442603          	lw	a2,-44(s0)
80000682:	85be                	mv	a1,a5
80000684:	fdc42503          	lw	a0,-36(s0)
80000688:	3f55                	jal	8000063c <PutUnsignedInt>
8000068a:	fea42623          	sw	a0,-20(s0)
        pStr += num;
8000068e:	fec42783          	lw	a5,-20(s0)
80000692:	fdc42703          	lw	a4,-36(s0)
80000696:	97ba                	add	a5,a5,a4
80000698:	fcf42e23          	sw	a5,-36(s0)
8000069c:	a815                	j	800006d0 <PutUnsignedInt+0x94>
    /* Write filler characters */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
8000069e:	fdb44783          	lbu	a5,-37(s0)
800006a2:	85be                	mv	a1,a5
800006a4:	fdc42503          	lw	a0,-36(s0)
800006a8:	3f29                	jal	800005c2 <PutChar>
            pStr++;
800006aa:	fdc42783          	lw	a5,-36(s0)
800006ae:	0785                	addi	a5,a5,1
800006b0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800006b4:	fec42783          	lw	a5,-20(s0)
800006b8:	0785                	addi	a5,a5,1
800006ba:	fef42623          	sw	a5,-20(s0)
            width--;
800006be:	fd442783          	lw	a5,-44(s0)
800006c2:	17fd                	addi	a5,a5,-1
800006c4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800006c8:	fd442783          	lw	a5,-44(s0)
800006cc:	fcf049e3          	bgtz	a5,8000069e <PutUnsignedInt+0x62>
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (value % 10) + '0');
800006d0:	fd042703          	lw	a4,-48(s0)
800006d4:	47a9                	li	a5,10
800006d6:	02f777b3          	remu	a5,a4,a5
800006da:	0ff7f793          	zext.b	a5,a5
800006de:	03078793          	addi	a5,a5,48
800006e2:	0ff7f793          	zext.b	a5,a5
800006e6:	85be                	mv	a1,a5
800006e8:	fdc42503          	lw	a0,-36(s0)
800006ec:	3dd9                	jal	800005c2 <PutChar>
800006ee:	872a                	mv	a4,a0
800006f0:	fec42783          	lw	a5,-20(s0)
800006f4:	97ba                	add	a5,a5,a4
800006f6:	fef42623          	sw	a5,-20(s0)

    return num;
800006fa:	fec42783          	lw	a5,-20(s0)
}
800006fe:	853e                	mv	a0,a5
80000700:	50b2                	lw	ra,44(sp)
80000702:	5422                	lw	s0,40(sp)
80000704:	6145                	addi	sp,sp,48
80000706:	8082                	ret

80000708 <PutSignedInt>:
signed int PutSignedInt(
    char *pStr,
    char fill,
    signed int width,
    signed int value)
{
80000708:	7179                	addi	sp,sp,-48
8000070a:	d606                	sw	ra,44(sp)
8000070c:	d422                	sw	s0,40(sp)
8000070e:	1800                	addi	s0,sp,48
80000710:	fca42e23          	sw	a0,-36(s0)
80000714:	87ae                	mv	a5,a1
80000716:	fcc42a23          	sw	a2,-44(s0)
8000071a:	fcd42823          	sw	a3,-48(s0)
8000071e:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000722:	fe042623          	sw	zero,-20(s0)
    unsigned int absolute;

    /* Compute absolute value */
    if (value < 0) {
80000726:	fd042783          	lw	a5,-48(s0)
8000072a:	0007d963          	bgez	a5,8000073c <PutSignedInt+0x34>

        absolute = -value;
8000072e:	fd042783          	lw	a5,-48(s0)
80000732:	40f007b3          	neg	a5,a5
80000736:	fef42423          	sw	a5,-24(s0)
8000073a:	a029                	j	80000744 <PutSignedInt+0x3c>
    }
    else {

        absolute = value;
8000073c:	fd042783          	lw	a5,-48(s0)
80000740:	fef42423          	sw	a5,-24(s0)
    }

    /* Take current digit into account when calculating width */
    width--;
80000744:	fd442783          	lw	a5,-44(s0)
80000748:	17fd                	addi	a5,a5,-1
8000074a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((absolute / 10) > 0) {
8000074e:	fe842703          	lw	a4,-24(s0)
80000752:	47a5                	li	a5,9
80000754:	06e7f363          	bgeu	a5,a4,800007ba <PutSignedInt+0xb2>

        if (value < 0) {
80000758:	fd042783          	lw	a5,-48(s0)
8000075c:	0207d663          	bgez	a5,80000788 <PutSignedInt+0x80>

            num = PutSignedInt(pStr, fill, width, -(absolute / 10));
80000760:	fe842703          	lw	a4,-24(s0)
80000764:	47a9                	li	a5,10
80000766:	02f757b3          	divu	a5,a4,a5
8000076a:	40f007b3          	neg	a5,a5
8000076e:	873e                	mv	a4,a5
80000770:	fdb44783          	lbu	a5,-37(s0)
80000774:	86ba                	mv	a3,a4
80000776:	fd442603          	lw	a2,-44(s0)
8000077a:	85be                	mv	a1,a5
8000077c:	fdc42503          	lw	a0,-36(s0)
80000780:	3761                	jal	80000708 <PutSignedInt>
80000782:	fea42623          	sw	a0,-20(s0)
80000786:	a015                	j	800007aa <PutSignedInt+0xa2>
        }
        else {

            num = PutSignedInt(pStr, fill, width, absolute / 10);
80000788:	fe842703          	lw	a4,-24(s0)
8000078c:	47a9                	li	a5,10
8000078e:	02f757b3          	divu	a5,a4,a5
80000792:	873e                	mv	a4,a5
80000794:	fdb44783          	lbu	a5,-37(s0)
80000798:	86ba                	mv	a3,a4
8000079a:	fd442603          	lw	a2,-44(s0)
8000079e:	85be                	mv	a1,a5
800007a0:	fdc42503          	lw	a0,-36(s0)
800007a4:	3795                	jal	80000708 <PutSignedInt>
800007a6:	fea42623          	sw	a0,-20(s0)
        }
        pStr += num;
800007aa:	fec42783          	lw	a5,-20(s0)
800007ae:	fdc42703          	lw	a4,-36(s0)
800007b2:	97ba                	add	a5,a5,a4
800007b4:	fcf42e23          	sw	a5,-36(s0)
800007b8:	a885                	j	80000828 <PutSignedInt+0x120>
    }
    else {

        /* Reserve space for sign */
        if (value < 0) {
800007ba:	fd042783          	lw	a5,-48(s0)
800007be:	0207dd63          	bgez	a5,800007f8 <PutSignedInt+0xf0>

            width--;
800007c2:	fd442783          	lw	a5,-44(s0)
800007c6:	17fd                	addi	a5,a5,-1
800007c8:	fcf42a23          	sw	a5,-44(s0)
        }

        /* Write filler characters */
        while (width > 0) {
800007cc:	a035                	j	800007f8 <PutSignedInt+0xf0>

            PutChar(pStr, fill);
800007ce:	fdb44783          	lbu	a5,-37(s0)
800007d2:	85be                	mv	a1,a5
800007d4:	fdc42503          	lw	a0,-36(s0)
800007d8:	33ed                	jal	800005c2 <PutChar>
            pStr++;
800007da:	fdc42783          	lw	a5,-36(s0)
800007de:	0785                	addi	a5,a5,1
800007e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800007e4:	fec42783          	lw	a5,-20(s0)
800007e8:	0785                	addi	a5,a5,1
800007ea:	fef42623          	sw	a5,-20(s0)
            width--;
800007ee:	fd442783          	lw	a5,-44(s0)
800007f2:	17fd                	addi	a5,a5,-1
800007f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800007f8:	fd442783          	lw	a5,-44(s0)
800007fc:	fcf049e3          	bgtz	a5,800007ce <PutSignedInt+0xc6>
        }

        /* Write sign */
        if (value < 0) {
80000800:	fd042783          	lw	a5,-48(s0)
80000804:	0207d263          	bgez	a5,80000828 <PutSignedInt+0x120>

            num += PutChar(pStr, '-');
80000808:	02d00593          	li	a1,45
8000080c:	fdc42503          	lw	a0,-36(s0)
80000810:	3b4d                	jal	800005c2 <PutChar>
80000812:	872a                	mv	a4,a0
80000814:	fec42783          	lw	a5,-20(s0)
80000818:	97ba                	add	a5,a5,a4
8000081a:	fef42623          	sw	a5,-20(s0)
            pStr++;
8000081e:	fdc42783          	lw	a5,-36(s0)
80000822:	0785                	addi	a5,a5,1
80000824:	fcf42e23          	sw	a5,-36(s0)
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (absolute % 10) + '0');
80000828:	fe842703          	lw	a4,-24(s0)
8000082c:	47a9                	li	a5,10
8000082e:	02f777b3          	remu	a5,a4,a5
80000832:	0ff7f793          	zext.b	a5,a5
80000836:	03078793          	addi	a5,a5,48
8000083a:	0ff7f793          	zext.b	a5,a5
8000083e:	85be                	mv	a1,a5
80000840:	fdc42503          	lw	a0,-36(s0)
80000844:	3bbd                	jal	800005c2 <PutChar>
80000846:	872a                	mv	a4,a0
80000848:	fec42783          	lw	a5,-20(s0)
8000084c:	97ba                	add	a5,a5,a4
8000084e:	fef42623          	sw	a5,-20(s0)

    return num;
80000852:	fec42783          	lw	a5,-20(s0)
}
80000856:	853e                	mv	a0,a5
80000858:	50b2                	lw	ra,44(sp)
8000085a:	5422                	lw	s0,40(sp)
8000085c:	6145                	addi	sp,sp,48
8000085e:	8082                	ret

80000860 <PutHexa>:
    char *pStr,
    char fill,
    signed int width,
    unsigned char maj,
    unsigned int value)
{
80000860:	7179                	addi	sp,sp,-48
80000862:	d606                	sw	ra,44(sp)
80000864:	d422                	sw	s0,40(sp)
80000866:	1800                	addi	s0,sp,48
80000868:	fca42e23          	sw	a0,-36(s0)
8000086c:	87ae                	mv	a5,a1
8000086e:	fcc42a23          	sw	a2,-44(s0)
80000872:	fce42823          	sw	a4,-48(s0)
80000876:	fcf40da3          	sb	a5,-37(s0)
8000087a:	87b6                	mv	a5,a3
8000087c:	fcf40d23          	sb	a5,-38(s0)
    signed int num = 0;
80000880:	fe042623          	sw	zero,-20(s0)

    /* Decrement width */
    width--;
80000884:	fd442783          	lw	a5,-44(s0)
80000888:	17fd                	addi	a5,a5,-1
8000088a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively output upper digits */
    if ((value >> 4) > 0) {
8000088e:	fd042783          	lw	a5,-48(s0)
80000892:	8391                	srli	a5,a5,0x4
80000894:	c3b5                	beqz	a5,800008f8 <PutHexa+0x98>

        num += PutHexa(pStr, fill, width, maj, value >> 4);
80000896:	fd042783          	lw	a5,-48(s0)
8000089a:	0047d713          	srli	a4,a5,0x4
8000089e:	fda44683          	lbu	a3,-38(s0)
800008a2:	fdb44783          	lbu	a5,-37(s0)
800008a6:	fd442603          	lw	a2,-44(s0)
800008aa:	85be                	mv	a1,a5
800008ac:	fdc42503          	lw	a0,-36(s0)
800008b0:	3f45                	jal	80000860 <PutHexa>
800008b2:	872a                	mv	a4,a0
800008b4:	fec42783          	lw	a5,-20(s0)
800008b8:	97ba                	add	a5,a5,a4
800008ba:	fef42623          	sw	a5,-20(s0)
        pStr += num;
800008be:	fec42783          	lw	a5,-20(s0)
800008c2:	fdc42703          	lw	a4,-36(s0)
800008c6:	97ba                	add	a5,a5,a4
800008c8:	fcf42e23          	sw	a5,-36(s0)
800008cc:	a815                	j	80000900 <PutHexa+0xa0>
    /* Write filler chars */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
800008ce:	fdb44783          	lbu	a5,-37(s0)
800008d2:	85be                	mv	a1,a5
800008d4:	fdc42503          	lw	a0,-36(s0)
800008d8:	31ed                	jal	800005c2 <PutChar>
            pStr++;
800008da:	fdc42783          	lw	a5,-36(s0)
800008de:	0785                	addi	a5,a5,1
800008e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800008e4:	fec42783          	lw	a5,-20(s0)
800008e8:	0785                	addi	a5,a5,1
800008ea:	fef42623          	sw	a5,-20(s0)
            width--;
800008ee:	fd442783          	lw	a5,-44(s0)
800008f2:	17fd                	addi	a5,a5,-1
800008f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800008f8:	fd442783          	lw	a5,-44(s0)
800008fc:	fcf049e3          	bgtz	a5,800008ce <PutHexa+0x6e>
        }
    }

    /* Write current digit */
    if ((value & 0xF) < 10) {
80000900:	fd042783          	lw	a5,-48(s0)
80000904:	00f7f713          	andi	a4,a5,15
80000908:	47a5                	li	a5,9
8000090a:	02e7e263          	bltu	a5,a4,8000092e <PutHexa+0xce>

        PutChar(pStr, (value & 0xF) + '0');
8000090e:	fd042783          	lw	a5,-48(s0)
80000912:	0ff7f793          	zext.b	a5,a5
80000916:	8bbd                	andi	a5,a5,15
80000918:	0ff7f793          	zext.b	a5,a5
8000091c:	03078793          	addi	a5,a5,48
80000920:	0ff7f793          	zext.b	a5,a5
80000924:	85be                	mv	a1,a5
80000926:	fdc42503          	lw	a0,-36(s0)
8000092a:	3961                	jal	800005c2 <PutChar>
8000092c:	a099                	j	80000972 <PutHexa+0x112>
    }
    else if (maj) {
8000092e:	fda44783          	lbu	a5,-38(s0)
80000932:	c38d                	beqz	a5,80000954 <PutHexa+0xf4>

        PutChar(pStr, (value & 0xF) - 10 + 'A');
80000934:	fd042783          	lw	a5,-48(s0)
80000938:	0ff7f793          	zext.b	a5,a5
8000093c:	8bbd                	andi	a5,a5,15
8000093e:	0ff7f793          	zext.b	a5,a5
80000942:	03778793          	addi	a5,a5,55
80000946:	0ff7f793          	zext.b	a5,a5
8000094a:	85be                	mv	a1,a5
8000094c:	fdc42503          	lw	a0,-36(s0)
80000950:	398d                	jal	800005c2 <PutChar>
80000952:	a005                	j	80000972 <PutHexa+0x112>
    }
    else {

        PutChar(pStr, (value & 0xF) - 10 + 'a');
80000954:	fd042783          	lw	a5,-48(s0)
80000958:	0ff7f793          	zext.b	a5,a5
8000095c:	8bbd                	andi	a5,a5,15
8000095e:	0ff7f793          	zext.b	a5,a5
80000962:	05778793          	addi	a5,a5,87
80000966:	0ff7f793          	zext.b	a5,a5
8000096a:	85be                	mv	a1,a5
8000096c:	fdc42503          	lw	a0,-36(s0)
80000970:	3989                	jal	800005c2 <PutChar>
    }
    num++;
80000972:	fec42783          	lw	a5,-20(s0)
80000976:	0785                	addi	a5,a5,1
80000978:	fef42623          	sw	a5,-20(s0)

    return num;
8000097c:	fec42783          	lw	a5,-20(s0)
}
80000980:	853e                	mv	a0,a5
80000982:	50b2                	lw	ra,44(sp)
80000984:	5422                	lw	s0,40(sp)
80000986:	6145                	addi	sp,sp,48
80000988:	8082                	ret

8000098a <vsnprintf>:
 * @param ap      Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsnprintf(char *pStr, size_t length, const char *pFormat, va_list ap)
{
8000098a:	7179                	addi	sp,sp,-48
8000098c:	d606                	sw	ra,44(sp)
8000098e:	d422                	sw	s0,40(sp)
80000990:	1800                	addi	s0,sp,48
80000992:	fca42e23          	sw	a0,-36(s0)
80000996:	fcb42c23          	sw	a1,-40(s0)
8000099a:	fcc42a23          	sw	a2,-44(s0)
8000099e:	fcd42823          	sw	a3,-48(s0)
    char          fill;
    unsigned char width;
    signed int    num = 0;
800009a2:	fe042423          	sw	zero,-24(s0)
    signed int    size = 0;
800009a6:	fe042223          	sw	zero,-28(s0)

    /* Clear the string */
    if (pStr) {
800009aa:	fdc42783          	lw	a5,-36(s0)
800009ae:	26078163          	beqz	a5,80000c10 <vsnprintf+0x286>

        *pStr = 0;
800009b2:	fdc42783          	lw	a5,-36(s0)
800009b6:	00078023          	sb	zero,0(a5)
    }

    /* Phase string */
    while (*pFormat != 0 && size < length) {
800009ba:	ac99                	j	80000c10 <vsnprintf+0x286>

        /* Normal character */
        if (*pFormat != '%') {
800009bc:	fd442783          	lw	a5,-44(s0)
800009c0:	0007c703          	lbu	a4,0(a5)
800009c4:	02500793          	li	a5,37
800009c8:	02f70863          	beq	a4,a5,800009f8 <vsnprintf+0x6e>

            *pStr++ = *pFormat++;
800009cc:	fd442703          	lw	a4,-44(s0)
800009d0:	00170793          	addi	a5,a4,1
800009d4:	fcf42a23          	sw	a5,-44(s0)
800009d8:	fdc42783          	lw	a5,-36(s0)
800009dc:	00178693          	addi	a3,a5,1
800009e0:	fcd42e23          	sw	a3,-36(s0)
800009e4:	00074703          	lbu	a4,0(a4)
800009e8:	00e78023          	sb	a4,0(a5)
            size++;
800009ec:	fe442783          	lw	a5,-28(s0)
800009f0:	0785                	addi	a5,a5,1
800009f2:	fef42223          	sw	a5,-28(s0)
800009f6:	ac29                	j	80000c10 <vsnprintf+0x286>
        }
        /* Escaped '%' */
        else if (*(pFormat+1) == '%') {
800009f8:	fd442783          	lw	a5,-44(s0)
800009fc:	0785                	addi	a5,a5,1
800009fe:	0007c703          	lbu	a4,0(a5)
80000a02:	02500793          	li	a5,37
80000a06:	02f71763          	bne	a4,a5,80000a34 <vsnprintf+0xaa>

            *pStr++ = '%';
80000a0a:	fdc42783          	lw	a5,-36(s0)
80000a0e:	00178713          	addi	a4,a5,1
80000a12:	fce42e23          	sw	a4,-36(s0)
80000a16:	02500713          	li	a4,37
80000a1a:	00e78023          	sb	a4,0(a5)
            pFormat += 2;
80000a1e:	fd442783          	lw	a5,-44(s0)
80000a22:	0789                	addi	a5,a5,2
80000a24:	fcf42a23          	sw	a5,-44(s0)
            size++;
80000a28:	fe442783          	lw	a5,-28(s0)
80000a2c:	0785                	addi	a5,a5,1
80000a2e:	fef42223          	sw	a5,-28(s0)
80000a32:	aaf9                	j	80000c10 <vsnprintf+0x286>
        }
        /* Token delimiter */
        else {

            fill = ' ';
80000a34:	02000793          	li	a5,32
80000a38:	fef407a3          	sb	a5,-17(s0)
            width = 0;
80000a3c:	fe040723          	sb	zero,-18(s0)
            pFormat++;
80000a40:	fd442783          	lw	a5,-44(s0)
80000a44:	0785                	addi	a5,a5,1
80000a46:	fcf42a23          	sw	a5,-44(s0)

            /* Parse filler */
            if (*pFormat == '0') {
80000a4a:	fd442783          	lw	a5,-44(s0)
80000a4e:	0007c703          	lbu	a4,0(a5)
80000a52:	03000793          	li	a5,48
80000a56:	04f71563          	bne	a4,a5,80000aa0 <vsnprintf+0x116>

                fill = '0';
80000a5a:	03000793          	li	a5,48
80000a5e:	fef407a3          	sb	a5,-17(s0)
                pFormat++;
80000a62:	fd442783          	lw	a5,-44(s0)
80000a66:	0785                	addi	a5,a5,1
80000a68:	fcf42a23          	sw	a5,-44(s0)
            }

            /* Parse width */
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000a6c:	a815                	j	80000aa0 <vsnprintf+0x116>

                width = (width*10) + *pFormat-'0';
80000a6e:	fee44783          	lbu	a5,-18(s0)
80000a72:	873e                	mv	a4,a5
80000a74:	87ba                	mv	a5,a4
80000a76:	078a                	slli	a5,a5,0x2
80000a78:	97ba                	add	a5,a5,a4
80000a7a:	0786                	slli	a5,a5,0x1
80000a7c:	0ff7f713          	zext.b	a4,a5
80000a80:	fd442783          	lw	a5,-44(s0)
80000a84:	0007c783          	lbu	a5,0(a5)
80000a88:	97ba                	add	a5,a5,a4
80000a8a:	0ff7f793          	zext.b	a5,a5
80000a8e:	fd078793          	addi	a5,a5,-48
80000a92:	fef40723          	sb	a5,-18(s0)
                pFormat++;
80000a96:	fd442783          	lw	a5,-44(s0)
80000a9a:	0785                	addi	a5,a5,1
80000a9c:	fcf42a23          	sw	a5,-44(s0)
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000aa0:	fd442783          	lw	a5,-44(s0)
80000aa4:	0007c703          	lbu	a4,0(a5)
80000aa8:	02f00793          	li	a5,47
80000aac:	00e7fa63          	bgeu	a5,a4,80000ac0 <vsnprintf+0x136>
80000ab0:	fd442783          	lw	a5,-44(s0)
80000ab4:	0007c703          	lbu	a4,0(a5)
80000ab8:	03900793          	li	a5,57
80000abc:	fae7f9e3          	bgeu	a5,a4,80000a6e <vsnprintf+0xe4>
            }

            /* Check if there is enough space */
            if (size + width > length) {
80000ac0:	fee44703          	lbu	a4,-18(s0)
80000ac4:	fe442783          	lw	a5,-28(s0)
80000ac8:	97ba                	add	a5,a5,a4
80000aca:	873e                	mv	a4,a5
80000acc:	fd842783          	lw	a5,-40(s0)
80000ad0:	00e7fe63          	bgeu	a5,a4,80000aec <vsnprintf+0x162>

                width = length - size;
80000ad4:	fd842783          	lw	a5,-40(s0)
80000ad8:	0ff7f713          	zext.b	a4,a5
80000adc:	fe442783          	lw	a5,-28(s0)
80000ae0:	0ff7f793          	zext.b	a5,a5
80000ae4:	40f707b3          	sub	a5,a4,a5
80000ae8:	fef40723          	sb	a5,-18(s0)
            }

            /* Parse type */
            switch (*pFormat) {
80000aec:	fd442783          	lw	a5,-44(s0)
80000af0:	0007c783          	lbu	a5,0(a5)
80000af4:	fa878793          	addi	a5,a5,-88
80000af8:	02000713          	li	a4,32
80000afc:	0ef76563          	bltu	a4,a5,80000be6 <vsnprintf+0x25c>
80000b00:	00279713          	slli	a4,a5,0x2
80000b04:	800067b7          	lui	a5,0x80006
80000b08:	24c78793          	addi	a5,a5,588 # 8000624c <__data_source_start+0xfffffcd0>
80000b0c:	97ba                	add	a5,a5,a4
80000b0e:	439c                	lw	a5,0(a5)
80000b10:	8782                	jr	a5
            case 'd':
            case 'i': num = PutSignedInt(pStr, fill, width, va_arg(ap, signed int)); break;
80000b12:	fee44603          	lbu	a2,-18(s0)
80000b16:	fd042783          	lw	a5,-48(s0)
80000b1a:	00478713          	addi	a4,a5,4
80000b1e:	fce42823          	sw	a4,-48(s0)
80000b22:	4398                	lw	a4,0(a5)
80000b24:	fef44783          	lbu	a5,-17(s0)
80000b28:	86ba                	mv	a3,a4
80000b2a:	85be                	mv	a1,a5
80000b2c:	fdc42503          	lw	a0,-36(s0)
80000b30:	3ee1                	jal	80000708 <PutSignedInt>
80000b32:	fea42423          	sw	a0,-24(s0)
80000b36:	a855                	j	80000bea <vsnprintf+0x260>
            case 'u': num = PutUnsignedInt(pStr, fill, width, va_arg(ap, unsigned int)); break;
80000b38:	fee44603          	lbu	a2,-18(s0)
80000b3c:	fd042783          	lw	a5,-48(s0)
80000b40:	00478713          	addi	a4,a5,4
80000b44:	fce42823          	sw	a4,-48(s0)
80000b48:	4398                	lw	a4,0(a5)
80000b4a:	fef44783          	lbu	a5,-17(s0)
80000b4e:	86ba                	mv	a3,a4
80000b50:	85be                	mv	a1,a5
80000b52:	fdc42503          	lw	a0,-36(s0)
80000b56:	34dd                	jal	8000063c <PutUnsignedInt>
80000b58:	fea42423          	sw	a0,-24(s0)
80000b5c:	a079                	j	80000bea <vsnprintf+0x260>
            case 'x': num = PutHexa(pStr, fill, width, 0, va_arg(ap, unsigned int)); break;
80000b5e:	fee44603          	lbu	a2,-18(s0)
80000b62:	fd042783          	lw	a5,-48(s0)
80000b66:	00478713          	addi	a4,a5,4
80000b6a:	fce42823          	sw	a4,-48(s0)
80000b6e:	4398                	lw	a4,0(a5)
80000b70:	fef44783          	lbu	a5,-17(s0)
80000b74:	4681                	li	a3,0
80000b76:	85be                	mv	a1,a5
80000b78:	fdc42503          	lw	a0,-36(s0)
80000b7c:	31d5                	jal	80000860 <PutHexa>
80000b7e:	fea42423          	sw	a0,-24(s0)
80000b82:	a0a5                	j	80000bea <vsnprintf+0x260>
            case 'X': num = PutHexa(pStr, fill, width, 1, va_arg(ap, unsigned int)); break;
80000b84:	fee44603          	lbu	a2,-18(s0)
80000b88:	fd042783          	lw	a5,-48(s0)
80000b8c:	00478713          	addi	a4,a5,4
80000b90:	fce42823          	sw	a4,-48(s0)
80000b94:	4398                	lw	a4,0(a5)
80000b96:	fef44783          	lbu	a5,-17(s0)
80000b9a:	4685                	li	a3,1
80000b9c:	85be                	mv	a1,a5
80000b9e:	fdc42503          	lw	a0,-36(s0)
80000ba2:	397d                	jal	80000860 <PutHexa>
80000ba4:	fea42423          	sw	a0,-24(s0)
80000ba8:	a089                	j	80000bea <vsnprintf+0x260>
            case 's': num = PutString(pStr, va_arg(ap, char *)); break;
80000baa:	fd042783          	lw	a5,-48(s0)
80000bae:	00478713          	addi	a4,a5,4
80000bb2:	fce42823          	sw	a4,-48(s0)
80000bb6:	439c                	lw	a5,0(a5)
80000bb8:	85be                	mv	a1,a5
80000bba:	fdc42503          	lw	a0,-36(s0)
80000bbe:	342d                	jal	800005e8 <PutString>
80000bc0:	fea42423          	sw	a0,-24(s0)
80000bc4:	a01d                	j	80000bea <vsnprintf+0x260>
            case 'c': num = PutChar(pStr, va_arg(ap, unsigned int)); break;
80000bc6:	fd042783          	lw	a5,-48(s0)
80000bca:	00478713          	addi	a4,a5,4
80000bce:	fce42823          	sw	a4,-48(s0)
80000bd2:	439c                	lw	a5,0(a5)
80000bd4:	0ff7f793          	zext.b	a5,a5
80000bd8:	85be                	mv	a1,a5
80000bda:	fdc42503          	lw	a0,-36(s0)
80000bde:	32d5                	jal	800005c2 <PutChar>
80000be0:	fea42423          	sw	a0,-24(s0)
80000be4:	a019                	j	80000bea <vsnprintf+0x260>
            default:
                return EOF;
80000be6:	57fd                	li	a5,-1
80000be8:	a895                	j	80000c5c <vsnprintf+0x2d2>
            }

            pFormat++;
80000bea:	fd442783          	lw	a5,-44(s0)
80000bee:	0785                	addi	a5,a5,1
80000bf0:	fcf42a23          	sw	a5,-44(s0)
            pStr += num;
80000bf4:	fe842783          	lw	a5,-24(s0)
80000bf8:	fdc42703          	lw	a4,-36(s0)
80000bfc:	97ba                	add	a5,a5,a4
80000bfe:	fcf42e23          	sw	a5,-36(s0)
            size += num;
80000c02:	fe442703          	lw	a4,-28(s0)
80000c06:	fe842783          	lw	a5,-24(s0)
80000c0a:	97ba                	add	a5,a5,a4
80000c0c:	fef42223          	sw	a5,-28(s0)
    while (*pFormat != 0 && size < length) {
80000c10:	fd442783          	lw	a5,-44(s0)
80000c14:	0007c783          	lbu	a5,0(a5)
80000c18:	c799                	beqz	a5,80000c26 <vsnprintf+0x29c>
80000c1a:	fe442783          	lw	a5,-28(s0)
80000c1e:	fd842703          	lw	a4,-40(s0)
80000c22:	d8e7ede3          	bltu	a5,a4,800009bc <vsnprintf+0x32>
        }
    }

    /* NULL-terminated (final \0 is not counted) */
    if (size < length) {
80000c26:	fe442783          	lw	a5,-28(s0)
80000c2a:	fd842703          	lw	a4,-40(s0)
80000c2e:	00e7f763          	bgeu	a5,a4,80000c3c <vsnprintf+0x2b2>

        *pStr = 0;
80000c32:	fdc42783          	lw	a5,-36(s0)
80000c36:	00078023          	sb	zero,0(a5)
80000c3a:	a839                	j	80000c58 <vsnprintf+0x2ce>
    }
    else {

        *(--pStr) = 0;
80000c3c:	fdc42783          	lw	a5,-36(s0)
80000c40:	17fd                	addi	a5,a5,-1
80000c42:	fcf42e23          	sw	a5,-36(s0)
80000c46:	fdc42783          	lw	a5,-36(s0)
80000c4a:	00078023          	sb	zero,0(a5)
        size--;
80000c4e:	fe442783          	lw	a5,-28(s0)
80000c52:	17fd                	addi	a5,a5,-1
80000c54:	fef42223          	sw	a5,-28(s0)
    }

    return size;
80000c58:	fe442783          	lw	a5,-28(s0)
}
80000c5c:	853e                	mv	a0,a5
80000c5e:	50b2                	lw	ra,44(sp)
80000c60:	5422                	lw	s0,40(sp)
80000c62:	6145                	addi	sp,sp,48
80000c64:	8082                	ret

80000c66 <snprintf>:
 * @param ...     Other arguments
 *
 * @return  The number of characters written.
 */
signed int snprintf(char *pString, size_t length, const char *pFormat, ...)
{
80000c66:	715d                	addi	sp,sp,-80
80000c68:	d606                	sw	ra,44(sp)
80000c6a:	d422                	sw	s0,40(sp)
80000c6c:	1800                	addi	s0,sp,48
80000c6e:	fca42e23          	sw	a0,-36(s0)
80000c72:	fcb42c23          	sw	a1,-40(s0)
80000c76:	fcc42a23          	sw	a2,-44(s0)
80000c7a:	c454                	sw	a3,12(s0)
80000c7c:	c818                	sw	a4,16(s0)
80000c7e:	c85c                	sw	a5,20(s0)
80000c80:	01042c23          	sw	a6,24(s0)
80000c84:	01142e23          	sw	a7,28(s0)
    va_list    ap;
    signed int rc;

    va_start(ap, pFormat);
80000c88:	02040793          	addi	a5,s0,32
80000c8c:	fcf42823          	sw	a5,-48(s0)
80000c90:	fd042783          	lw	a5,-48(s0)
80000c94:	17b1                	addi	a5,a5,-20
80000c96:	fef42423          	sw	a5,-24(s0)
    rc = vsnprintf(pString, length, pFormat, ap);
80000c9a:	fe842783          	lw	a5,-24(s0)
80000c9e:	86be                	mv	a3,a5
80000ca0:	fd442603          	lw	a2,-44(s0)
80000ca4:	fd842583          	lw	a1,-40(s0)
80000ca8:	fdc42503          	lw	a0,-36(s0)
80000cac:	39f9                	jal	8000098a <vsnprintf>
80000cae:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return rc;
80000cb2:	fec42783          	lw	a5,-20(s0)
}
80000cb6:	853e                	mv	a0,a5
80000cb8:	50b2                	lw	ra,44(sp)
80000cba:	5422                	lw	s0,40(sp)
80000cbc:	6161                	addi	sp,sp,80
80000cbe:	8082                	ret

80000cc0 <vsprintf>:
 * @param ap       Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsprintf(char *pString, const char *pFormat, va_list ap)
{
80000cc0:	1101                	addi	sp,sp,-32
80000cc2:	ce06                	sw	ra,28(sp)
80000cc4:	cc22                	sw	s0,24(sp)
80000cc6:	1000                	addi	s0,sp,32
80000cc8:	fea42623          	sw	a0,-20(s0)
80000ccc:	feb42423          	sw	a1,-24(s0)
80000cd0:	fec42223          	sw	a2,-28(s0)
   return vsnprintf(pString, MAX_STRING_SIZE, pFormat, ap);
80000cd4:	fe442683          	lw	a3,-28(s0)
80000cd8:	fe842603          	lw	a2,-24(s0)
80000cdc:	15e00593          	li	a1,350
80000ce0:	fec42503          	lw	a0,-20(s0)
80000ce4:	315d                	jal	8000098a <vsnprintf>
80000ce6:	87aa                	mv	a5,a0
}
80000ce8:	853e                	mv	a0,a5
80000cea:	40f2                	lw	ra,28(sp)
80000cec:	4462                	lw	s0,24(sp)
80000cee:	6105                	addi	sp,sp,32
80000cf0:	8082                	ret

80000cf2 <vfprintf>:
 * @param pStream  Output stream.
 * @param pFormat  Format string
 * @param ap       Argument list.
 */
signed int vfprintf(FILE *pStream, const char *pFormat, va_list ap)
{
80000cf2:	7161                	addi	sp,sp,-432
80000cf4:	1a112623          	sw	ra,428(sp)
80000cf8:	1a812423          	sw	s0,424(sp)
80000cfc:	1b00                	addi	s0,sp,432
80000cfe:	e4a42e23          	sw	a0,-420(s0)
80000d02:	e4b42c23          	sw	a1,-424(s0)
80000d06:	e4c42a23          	sw	a2,-428(s0)
    char pStr[MAX_STRING_SIZE];
    char pError[] = "stdio.c: increase MAX_STRING_SIZE\n\r";
80000d0a:	800067b7          	lui	a5,0x80006
80000d0e:	2d078793          	addi	a5,a5,720 # 800062d0 <__data_source_start+0xfffffd54>
80000d12:	0007a303          	lw	t1,0(a5)
80000d16:	0047a883          	lw	a7,4(a5)
80000d1a:	0087a803          	lw	a6,8(a5)
80000d1e:	47c8                	lw	a0,12(a5)
80000d20:	4b8c                	lw	a1,16(a5)
80000d22:	4bd0                	lw	a2,20(a5)
80000d24:	4f94                	lw	a3,24(a5)
80000d26:	4fd8                	lw	a4,28(a5)
80000d28:	539c                	lw	a5,32(a5)
80000d2a:	e6642623          	sw	t1,-404(s0)
80000d2e:	e7142823          	sw	a7,-400(s0)
80000d32:	e7042a23          	sw	a6,-396(s0)
80000d36:	e6a42c23          	sw	a0,-392(s0)
80000d3a:	e6b42e23          	sw	a1,-388(s0)
80000d3e:	e8c42023          	sw	a2,-384(s0)
80000d42:	e8d42223          	sw	a3,-380(s0)
80000d46:	e8e42423          	sw	a4,-376(s0)
80000d4a:	e8f42623          	sw	a5,-372(s0)

    /* Write formatted string in buffer */
    if (vsprintf(pStr, pFormat, ap) >= MAX_STRING_SIZE) {
80000d4e:	e9040793          	addi	a5,s0,-368
80000d52:	e5442603          	lw	a2,-428(s0)
80000d56:	e5842583          	lw	a1,-424(s0)
80000d5a:	853e                	mv	a0,a5
80000d5c:	3795                	jal	80000cc0 <vsprintf>
80000d5e:	872a                	mv	a4,a0
80000d60:	15d00793          	li	a5,349
80000d64:	00e7dc63          	bge	a5,a4,80000d7c <vfprintf+0x8a>

        fputs(pError, stderr);
80000d68:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000d6c:	47d8                	lw	a4,12(a5)
80000d6e:	e6c40793          	addi	a5,s0,-404
80000d72:	85ba                	mv	a1,a4
80000d74:	853e                	mv	a0,a5
80000d76:	22f1                	jal	80000f42 <fputs>
        while (1); /* Increase MAX_STRING_SIZE */
80000d78:	0001                	nop
80000d7a:	bffd                	j	80000d78 <vfprintf+0x86>
    }

    /* Display string */
    return fputs(pStr, pStream);
80000d7c:	e9040793          	addi	a5,s0,-368
80000d80:	e5c42583          	lw	a1,-420(s0)
80000d84:	853e                	mv	a0,a5
80000d86:	2a75                	jal	80000f42 <fputs>
80000d88:	87aa                	mv	a5,a0
}
80000d8a:	853e                	mv	a0,a5
80000d8c:	1ac12083          	lw	ra,428(sp)
80000d90:	1a812403          	lw	s0,424(sp)
80000d94:	615d                	addi	sp,sp,432
80000d96:	8082                	ret

80000d98 <vprintf>:
 *
 * @param pFormat  Format string.
 * @param ap  Argument list.
 */
signed int vprintf(const char *pFormat, va_list ap)
{
80000d98:	1101                	addi	sp,sp,-32
80000d9a:	ce06                	sw	ra,28(sp)
80000d9c:	cc22                	sw	s0,24(sp)
80000d9e:	1000                	addi	s0,sp,32
80000da0:	fea42623          	sw	a0,-20(s0)
80000da4:	feb42423          	sw	a1,-24(s0)
    return vfprintf(stdout, pFormat, ap);
80000da8:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000dac:	479c                	lw	a5,8(a5)
80000dae:	fe842603          	lw	a2,-24(s0)
80000db2:	fec42583          	lw	a1,-20(s0)
80000db6:	853e                	mv	a0,a5
80000db8:	3f2d                	jal	80000cf2 <vfprintf>
80000dba:	87aa                	mv	a5,a0
}
80000dbc:	853e                	mv	a0,a5
80000dbe:	40f2                	lw	ra,28(sp)
80000dc0:	4462                	lw	s0,24(sp)
80000dc2:	6105                	addi	sp,sp,32
80000dc4:	8082                	ret

80000dc6 <fprintf>:
 *
 * @param pStream  Output stream.
 * @param pFormat  Format string.
 */
signed int fprintf(FILE *pStream, const char *pFormat, ...)
{
80000dc6:	715d                	addi	sp,sp,-80
80000dc8:	d606                	sw	ra,44(sp)
80000dca:	d422                	sw	s0,40(sp)
80000dcc:	1800                	addi	s0,sp,48
80000dce:	fca42e23          	sw	a0,-36(s0)
80000dd2:	fcb42c23          	sw	a1,-40(s0)
80000dd6:	c410                	sw	a2,8(s0)
80000dd8:	c454                	sw	a3,12(s0)
80000dda:	c818                	sw	a4,16(s0)
80000ddc:	c85c                	sw	a5,20(s0)
80000dde:	01042c23          	sw	a6,24(s0)
80000de2:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vfprintf */
    va_start(ap, pFormat);
80000de6:	02040793          	addi	a5,s0,32
80000dea:	fcf42a23          	sw	a5,-44(s0)
80000dee:	fd442783          	lw	a5,-44(s0)
80000df2:	17a1                	addi	a5,a5,-24
80000df4:	fef42423          	sw	a5,-24(s0)
    result = vfprintf(pStream, pFormat, ap);
80000df8:	fe842783          	lw	a5,-24(s0)
80000dfc:	863e                	mv	a2,a5
80000dfe:	fd842583          	lw	a1,-40(s0)
80000e02:	fdc42503          	lw	a0,-36(s0)
80000e06:	35f5                	jal	80000cf2 <vfprintf>
80000e08:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e0c:	fec42783          	lw	a5,-20(s0)
}
80000e10:	853e                	mv	a0,a5
80000e12:	50b2                	lw	ra,44(sp)
80000e14:	5422                	lw	s0,40(sp)
80000e16:	6161                	addi	sp,sp,80
80000e18:	8082                	ret

80000e1a <printf>:
 *         arguments.
 *
 * @param  pFormat  Format string.
 */
signed int printf(const char *pFormat, ...)
{
80000e1a:	715d                	addi	sp,sp,-80
80000e1c:	d606                	sw	ra,44(sp)
80000e1e:	d422                	sw	s0,40(sp)
80000e20:	1800                	addi	s0,sp,48
80000e22:	fca42e23          	sw	a0,-36(s0)
80000e26:	c04c                	sw	a1,4(s0)
80000e28:	c410                	sw	a2,8(s0)
80000e2a:	c454                	sw	a3,12(s0)
80000e2c:	c818                	sw	a4,16(s0)
80000e2e:	c85c                	sw	a5,20(s0)
80000e30:	01042c23          	sw	a6,24(s0)
80000e34:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vprintf */
    va_start(ap, pFormat);
80000e38:	02040793          	addi	a5,s0,32
80000e3c:	fcf42c23          	sw	a5,-40(s0)
80000e40:	fd842783          	lw	a5,-40(s0)
80000e44:	1791                	addi	a5,a5,-28
80000e46:	fef42423          	sw	a5,-24(s0)
    result = vprintf(pFormat, ap);
80000e4a:	fe842783          	lw	a5,-24(s0)
80000e4e:	85be                	mv	a1,a5
80000e50:	fdc42503          	lw	a0,-36(s0)
80000e54:	3791                	jal	80000d98 <vprintf>
80000e56:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e5a:	fec42783          	lw	a5,-20(s0)
}
80000e5e:	853e                	mv	a0,a5
80000e60:	50b2                	lw	ra,44(sp)
80000e62:	5422                	lw	s0,40(sp)
80000e64:	6161                	addi	sp,sp,80
80000e66:	8082                	ret

80000e68 <sprintf>:
 *
 * @param pStr     torage string.
 * @param pFormat  Format string.
 */
signed int sprintf(char *pStr, const char *pFormat, ...)
{
80000e68:	715d                	addi	sp,sp,-80
80000e6a:	d606                	sw	ra,44(sp)
80000e6c:	d422                	sw	s0,40(sp)
80000e6e:	1800                	addi	s0,sp,48
80000e70:	fca42e23          	sw	a0,-36(s0)
80000e74:	fcb42c23          	sw	a1,-40(s0)
80000e78:	c410                	sw	a2,8(s0)
80000e7a:	c454                	sw	a3,12(s0)
80000e7c:	c818                	sw	a4,16(s0)
80000e7e:	c85c                	sw	a5,20(s0)
80000e80:	01042c23          	sw	a6,24(s0)
80000e84:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    // Forward call to vsprintf
    va_start(ap, pFormat);
80000e88:	02040793          	addi	a5,s0,32
80000e8c:	fcf42a23          	sw	a5,-44(s0)
80000e90:	fd442783          	lw	a5,-44(s0)
80000e94:	17a1                	addi	a5,a5,-24
80000e96:	fef42423          	sw	a5,-24(s0)
    result = vsprintf(pStr, pFormat, ap);
80000e9a:	fe842783          	lw	a5,-24(s0)
80000e9e:	863e                	mv	a2,a5
80000ea0:	fd842583          	lw	a1,-40(s0)
80000ea4:	fdc42503          	lw	a0,-36(s0)
80000ea8:	3d21                	jal	80000cc0 <vsprintf>
80000eaa:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000eae:	fec42783          	lw	a5,-20(s0)
}
80000eb2:	853e                	mv	a0,a5
80000eb4:	50b2                	lw	ra,44(sp)
80000eb6:	5422                	lw	s0,40(sp)
80000eb8:	6161                	addi	sp,sp,80
80000eba:	8082                	ret

80000ebc <puts>:
 * @brief  Outputs a string on stdout.
 *
 * @param pStr  String to output.
 */
signed int puts(const char *pStr)
{
80000ebc:	7179                	addi	sp,sp,-48
80000ebe:	d606                	sw	ra,44(sp)
80000ec0:	d422                	sw	s0,40(sp)
80000ec2:	1800                	addi	s0,sp,48
80000ec4:	fca42e23          	sw	a0,-36(s0)
    signed int i = fputs(pStr, stdout);
80000ec8:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000ecc:	479c                	lw	a5,8(a5)
80000ece:	85be                	mv	a1,a5
80000ed0:	fdc42503          	lw	a0,-36(s0)
80000ed4:	20bd                	jal	80000f42 <fputs>
80000ed6:	fea42623          	sw	a0,-20(s0)
    fputc('\n', stdout);
80000eda:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000ede:	479c                	lw	a5,8(a5)
80000ee0:	85be                	mv	a1,a5
80000ee2:	4529                	li	a0,10
80000ee4:	2809                	jal	80000ef6 <fputc>

    return i+1;
80000ee6:	fec42783          	lw	a5,-20(s0)
80000eea:	0785                	addi	a5,a5,1
}
80000eec:	853e                	mv	a0,a5
80000eee:	50b2                	lw	ra,44(sp)
80000ef0:	5422                	lw	s0,40(sp)
80000ef2:	6145                	addi	sp,sp,48
80000ef4:	8082                	ret

80000ef6 <fputc>:
 * @param pStream  Output stream.
 * @param The character written if successful, or -1 if the output stream is
 *        not stdout or stderr.
 */
signed int fputc(signed int c, FILE *pStream)
{
80000ef6:	1101                	addi	sp,sp,-32
80000ef8:	ce06                	sw	ra,28(sp)
80000efa:	cc22                	sw	s0,24(sp)
80000efc:	1000                	addi	s0,sp,32
80000efe:	fea42623          	sw	a0,-20(s0)
80000f02:	feb42423          	sw	a1,-24(s0)
    if ((pStream == stdout) || (pStream == stderr)) {
80000f06:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000f0a:	479c                	lw	a5,8(a5)
80000f0c:	fe842703          	lw	a4,-24(s0)
80000f10:	00f70963          	beq	a4,a5,80000f22 <fputc+0x2c>
80000f14:	8841a783          	lw	a5,-1916(gp) # 40000004 <_impure_ptr>
80000f18:	47dc                	lw	a5,12(a5)
80000f1a:	fe842703          	lw	a4,-24(s0)
80000f1e:	00f71c63          	bne	a4,a5,80000f36 <fputc+0x40>

    	PrintChar(c);
80000f22:	fec42783          	lw	a5,-20(s0)
80000f26:	0ff7f793          	zext.b	a5,a5
80000f2a:	853e                	mv	a0,a5
80000f2c:	e74ff0ef          	jal	ra,800005a0 <PrintChar>

        return c;
80000f30:	fec42783          	lw	a5,-20(s0)
80000f34:	a011                	j	80000f38 <fputc+0x42>
    }
    else {

        return EOF;
80000f36:	57fd                	li	a5,-1
    }
}
80000f38:	853e                	mv	a0,a5
80000f3a:	40f2                	lw	ra,28(sp)
80000f3c:	4462                	lw	s0,24(sp)
80000f3e:	6105                	addi	sp,sp,32
80000f40:	8082                	ret

80000f42 <fputs>:
 *
 * @return  Number of characters written if successful, or -1 if the output
 *          stream is not stdout or stderr.
 */
signed int fputs(const char *pStr, FILE *pStream)
{
80000f42:	7179                	addi	sp,sp,-48
80000f44:	d606                	sw	ra,44(sp)
80000f46:	d422                	sw	s0,40(sp)
80000f48:	1800                	addi	s0,sp,48
80000f4a:	fca42e23          	sw	a0,-36(s0)
80000f4e:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
80000f52:	fe042623          	sw	zero,-20(s0)

    while (*pStr != 0) {
80000f56:	a80d                	j	80000f88 <fputs+0x46>

        if (fputc(*pStr, pStream) == -1) {
80000f58:	fdc42783          	lw	a5,-36(s0)
80000f5c:	0007c783          	lbu	a5,0(a5)
80000f60:	fd842583          	lw	a1,-40(s0)
80000f64:	853e                	mv	a0,a5
80000f66:	3f41                	jal	80000ef6 <fputc>
80000f68:	872a                	mv	a4,a0
80000f6a:	57fd                	li	a5,-1
80000f6c:	00f71463          	bne	a4,a5,80000f74 <fputs+0x32>

            return -1;
80000f70:	57fd                	li	a5,-1
80000f72:	a015                	j	80000f96 <fputs+0x54>
        }
        num++;
80000f74:	fec42783          	lw	a5,-20(s0)
80000f78:	0785                	addi	a5,a5,1
80000f7a:	fef42623          	sw	a5,-20(s0)
        pStr++;
80000f7e:	fdc42783          	lw	a5,-36(s0)
80000f82:	0785                	addi	a5,a5,1
80000f84:	fcf42e23          	sw	a5,-36(s0)
    while (*pStr != 0) {
80000f88:	fdc42783          	lw	a5,-36(s0)
80000f8c:	0007c783          	lbu	a5,0(a5)
80000f90:	f7e1                	bnez	a5,80000f58 <fputs+0x16>
    }

    return num;
80000f92:	fec42783          	lw	a5,-20(s0)
}
80000f96:	853e                	mv	a0,a5
80000f98:	50b2                	lw	ra,44(sp)
80000f9a:	5422                	lw	s0,40(sp)
80000f9c:	6145                	addi	sp,sp,48
80000f9e:	8082                	ret

80000fa0 <retarget_init>:
#include "../Include/retarget.h"
// #include "../Include/system_k1921vg015.h"
#define SystemCoreClock_uart	SystemCoreClock
//-- Functions -----------------------------------------------------------------
void retarget_init()
{
80000fa0:	1101                	addi	sp,sp,-32
80000fa2:	ce22                	sw	s0,28(sp)
80000fa4:	1000                	addi	s0,sp,32
#if defined RETARGET
    uint32_t baud_icoef = HSECLK_VAL / (16 * RETARGET_UART_BAUD);
80000fa6:	47a1                	li	a5,8
80000fa8:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * RETARGET_UART_BAUD) - baud_icoef) * 64 + 0.5f);
80000fac:	fec42783          	lw	a5,-20(s0)
80000fb0:	d017f7d3          	fcvt.s.wu	fa5,a5
80000fb4:	800067b7          	lui	a5,0x80006
80000fb8:	2f47a707          	flw	fa4,756(a5) # 800062f4 <__data_source_start+0xfffffd78>
80000fbc:	08f77753          	fsub.s	fa4,fa4,fa5
80000fc0:	800067b7          	lui	a5,0x80006
80000fc4:	2f87a787          	flw	fa5,760(a5) # 800062f8 <__data_source_start+0xfffffd7c>
80000fc8:	10f77753          	fmul.s	fa4,fa4,fa5
80000fcc:	800067b7          	lui	a5,0x80006
80000fd0:	2fc7a787          	flw	fa5,764(a5) # 800062fc <__data_source_start+0xfffffd80>
80000fd4:	00f777d3          	fadd.s	fa5,fa4,fa5
80000fd8:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80000fdc:	fef42423          	sw	a5,-24(s0)

    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
80000fe0:	3000e7b7          	lui	a5,0x3000e
80000fe4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80000fe8:	10076713          	ori	a4,a4,256
80000fec:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
80000ff0:	3000e7b7          	lui	a5,0x3000e
80000ff4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80000ff8:	10076713          	ori	a4,a4,256
80000ffc:	00e79823          	sh	a4,16(a5)
    #if (RETARGET_UART_NUM == 0)
    RCU->CGCFGAPB_bit.UART0EN = 1;
    RCU->RSTDISAPB_bit.UART0EN = 1;
    #elif (RETARGET_UART_NUM == 1)
    RCU->CGCFGAPB_bit.UART1EN = 1;
80001000:	3000e7b7          	lui	a5,0x3000e
80001004:	4798                	lw	a4,8(a5)
80001006:	08076713          	ori	a4,a4,128
8000100a:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
8000100c:	3000e7b7          	lui	a5,0x3000e
80001010:	4f98                	lw	a4,24(a5)
80001012:	08076713          	ori	a4,a4,128
80001016:	cf98                	sw	a4,24(a5)
    #elif (RETARGET_UART_NUM == 3)
    RCU->CGCFGAPB_bit.UART3EN = 1;
    RCU->RSTDISAPB_bit.UART3EN = 1;
    #endif

    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN2 = 1;
80001018:	280007b7          	lui	a5,0x28000
8000101c:	5fd8                	lw	a4,60(a5)
8000101e:	fcf77713          	andi	a4,a4,-49
80001022:	01076713          	ori	a4,a4,16
80001026:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN3 = 1;
80001028:	280007b7          	lui	a5,0x28000
8000102c:	5fd8                	lw	a4,60(a5)
8000102e:	f3f77713          	andi	a4,a4,-193
80001032:	04076713          	ori	a4,a4,64
80001036:	dfd8                	sw	a4,60(a5)
    RETARGET_UART_PORT->ALTFUNCSET = (1 << RETARGET_UART_PIN_TX_POS) | (1 << RETARGET_UART_PIN_RX_POS);
80001038:	280007b7          	lui	a5,0x28000
8000103c:	4731                	li	a4,12
8000103e:	dbd8                	sw	a4,52(a5)

    //  UART0    
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
80001040:	3000e7b7          	lui	a5,0x3000e
80001044:	5bf4                	lw	a3,116(a5)
80001046:	fffd0737          	lui	a4,0xfffd0
8000104a:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc9a83>
8000104c:	8ef9                	and	a3,a3,a4
8000104e:	6741                	lui	a4,0x10
80001050:	8f55                	or	a4,a4,a3
80001052:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.DIVEN = 0;
80001054:	3000e7b7          	lui	a5,0x3000e
80001058:	5bf4                	lw	a3,116(a5)
8000105a:	fff00737          	lui	a4,0xfff00
8000105e:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fef9a83>
80001060:	8f75                	and	a4,a4,a3
80001062:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.RSTDIS = 1;
80001064:	3000e7b7          	lui	a5,0x3000e
80001068:	5bf8                	lw	a4,116(a5)
8000106a:	10076713          	ori	a4,a4,256
8000106e:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKEN = 1;
80001070:	3000e7b7          	lui	a5,0x3000e
80001074:	5bf8                	lw	a4,116(a5)
80001076:	00176713          	ori	a4,a4,1
8000107a:	dbf8                	sw	a4,116(a5)

    RETARGET_UART->IBRD = baud_icoef;
8000107c:	300077b7          	lui	a5,0x30007
80001080:	fec42703          	lw	a4,-20(s0)
80001084:	d3d8                	sw	a4,36(a5)
    RETARGET_UART->FBRD = baud_fcoef;
80001086:	300077b7          	lui	a5,0x30007
8000108a:	fe842703          	lw	a4,-24(s0)
8000108e:	d798                	sw	a4,40(a5)
    RETARGET_UART->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
80001090:	300077b7          	lui	a5,0x30007
80001094:	07000713          	li	a4,112
80001098:	d7d8                	sw	a4,44(a5)
    RETARGET_UART->IFLS = 0;  //   
8000109a:	300077b7          	lui	a5,0x30007
8000109e:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    RETARGET_UART->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
800010a2:	300077b7          	lui	a5,0x30007
800010a6:	30100713          	li	a4,769
800010aa:	db98                	sw	a4,48(a5)
#endif //RETARGET
}
800010ac:	0001                	nop
800010ae:	4472                	lw	s0,28(sp)
800010b0:	6105                	addi	sp,sp,32
800010b2:	8082                	ret

800010b4 <retarget_get_char>:

int retarget_get_char()
{
800010b4:	1141                	addi	sp,sp,-16
800010b6:	c622                	sw	s0,12(sp)
800010b8:	0800                	addi	s0,sp,16
#if defined RETARGET
    while (RETARGET_UART->FR_bit.RXFE) {
800010ba:	0001                	nop
800010bc:	300077b7          	lui	a5,0x30007
800010c0:	4f9c                	lw	a5,24(a5)
800010c2:	8391                	srli	a5,a5,0x4
800010c4:	8b85                	andi	a5,a5,1
800010c6:	0ff7f793          	zext.b	a5,a5
800010ca:	fbed                	bnez	a5,800010bc <retarget_get_char+0x8>
    };
    return (int)RETARGET_UART->DR_bit.DATA;
800010cc:	300077b7          	lui	a5,0x30007
800010d0:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
800010d4:	0ff7f793          	zext.b	a5,a5
#endif //RETARGET
    return -1;
}
800010d8:	853e                	mv	a0,a5
800010da:	4432                	lw	s0,12(sp)
800010dc:	0141                	addi	sp,sp,16
800010de:	8082                	ret

800010e0 <retarget_put_char>:

int retarget_put_char(int ch)
{
800010e0:	1101                	addi	sp,sp,-32
800010e2:	ce22                	sw	s0,28(sp)
800010e4:	1000                	addi	s0,sp,32
800010e6:	fea42623          	sw	a0,-20(s0)
#if defined RETARGET
    while (RETARGET_UART->FR_bit.BUSY) {
800010ea:	0001                	nop
800010ec:	300077b7          	lui	a5,0x30007
800010f0:	4f9c                	lw	a5,24(a5)
800010f2:	838d                	srli	a5,a5,0x3
800010f4:	8b85                	andi	a5,a5,1
800010f6:	0ff7f793          	zext.b	a5,a5
800010fa:	fbed                	bnez	a5,800010ec <retarget_put_char+0xc>
    };
    RETARGET_UART->DR = ch;
800010fc:	300077b7          	lui	a5,0x30007
80001100:	fec42703          	lw	a4,-20(s0)
80001104:	c398                	sw	a4,0(a5)
#endif //RETARGET
    return 0;
80001106:	4781                	li	a5,0
}
80001108:	853e                	mv	a0,a5
8000110a:	4472                	lw	s0,28(sp)
8000110c:	6105                	addi	sp,sp,32
8000110e:	8082                	ret

80001110 <SystemCoreClockUpdate>:
uint32_t SystemPll1Clock; // System PLL1Clock Frequency
uint32_t USBClock; 		  // USB Clock Frequency (USB PLL Clock)

//-- Functions -----------------------------------------------------------------
void SystemCoreClockUpdate(void)
{
80001110:	7139                	addi	sp,sp,-64
80001112:	de22                	sw	s0,60(sp)
80001114:	0080                	addi	s0,sp,64
    uint32_t current_sysclk;
    uint32_t pll_refclk, pll_refdiv, pll_frac, pll_fbdiv, pll_pd0a, pll_pd0b, pll_pd1a, pll_pd1b = 1;
80001116:	4785                	li	a5,1
80001118:	fef42423          	sw	a5,-24(s0)
    current_sysclk = RCU->CLKSTAT_bit.SRC;
8000111c:	3000e7b7          	lui	a5,0x3000e
80001120:	5fdc                	lw	a5,60(a5)
80001122:	8b8d                	andi	a5,a5,3
80001124:	0ff7f793          	zext.b	a5,a5
80001128:	fef42223          	sw	a5,-28(s0)
  	pll_refclk = HSECLK_VAL;
8000112c:	00f427b7          	lui	a5,0xf42
80001130:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
80001134:	fef42023          	sw	a5,-32(s0)
   	pll_fbdiv = RCU->PLLSYSCFG2_bit.FBDIV;
80001138:	3000e7b7          	lui	a5,0x3000e
8000113c:	4fbc                	lw	a5,88(a5)
8000113e:	873e                	mv	a4,a5
80001140:	6785                	lui	a5,0x1
80001142:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001144:	8ff9                	and	a5,a5,a4
80001146:	07c2                	slli	a5,a5,0x10
80001148:	83c1                	srli	a5,a5,0x10
8000114a:	fcf42e23          	sw	a5,-36(s0)
   	pll_refdiv = RCU->PLLSYSCFG0_bit.REFDIV;
8000114e:	3000e7b7          	lui	a5,0x3000e
80001152:	4bbc                	lw	a5,80(a5)
80001154:	839d                	srli	a5,a5,0x7
80001156:	03f7f793          	andi	a5,a5,63
8000115a:	0ff7f793          	zext.b	a5,a5
8000115e:	fcf42c23          	sw	a5,-40(s0)
   	pll_pd0a = RCU->PLLSYSCFG0_bit.PD0A;
80001162:	3000e7b7          	lui	a5,0x3000e
80001166:	4bbc                	lw	a5,80(a5)
80001168:	83b5                	srli	a5,a5,0xd
8000116a:	8b9d                	andi	a5,a5,7
8000116c:	0ff7f793          	zext.b	a5,a5
80001170:	fcf42a23          	sw	a5,-44(s0)
   	pll_pd0b = RCU->PLLSYSCFG0_bit.PD0B;
80001174:	3000e7b7          	lui	a5,0x3000e
80001178:	4bbc                	lw	a5,80(a5)
8000117a:	83c1                	srli	a5,a5,0x10
8000117c:	03f7f793          	andi	a5,a5,63
80001180:	0ff7f793          	zext.b	a5,a5
80001184:	fcf42823          	sw	a5,-48(s0)
   	pll_pd1a = RCU->PLLSYSCFG0_bit.PD1A;
80001188:	3000e7b7          	lui	a5,0x3000e
8000118c:	4bbc                	lw	a5,80(a5)
8000118e:	83d9                	srli	a5,a5,0x16
80001190:	8b9d                	andi	a5,a5,7
80001192:	0ff7f793          	zext.b	a5,a5
80001196:	fcf42623          	sw	a5,-52(s0)
   	pll_pd1b = RCU->PLLSYSCFG0_bit.PD1B;
8000119a:	3000e7b7          	lui	a5,0x3000e
8000119e:	4bbc                	lw	a5,80(a5)
800011a0:	83e5                	srli	a5,a5,0x19
800011a2:	03f7f793          	andi	a5,a5,63
800011a6:	0ff7f793          	zext.b	a5,a5
800011aa:	fef42423          	sw	a5,-24(s0)
   	if (RCU->PLLSYSCFG0_bit.DSMEN) pll_frac = RCU->PLLSYSCFG1_bit.FRAC;
800011ae:	3000e7b7          	lui	a5,0x3000e
800011b2:	4bbc                	lw	a5,80(a5)
800011b4:	8391                	srli	a5,a5,0x4
800011b6:	8b85                	andi	a5,a5,1
800011b8:	0ff7f793          	zext.b	a5,a5
800011bc:	cb99                	beqz	a5,800011d2 <SystemCoreClockUpdate+0xc2>
800011be:	3000e7b7          	lui	a5,0x3000e
800011c2:	4bf8                	lw	a4,84(a5)
800011c4:	010007b7          	lui	a5,0x1000
800011c8:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
800011ca:	8ff9                	and	a5,a5,a4
800011cc:	fef42623          	sw	a5,-20(s0)
800011d0:	a019                	j	800011d6 <SystemCoreClockUpdate+0xc6>
   	else pll_frac = 0;
800011d2:	fe042623          	sw	zero,-20(s0)

   	SystemPll0Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd0a) * (1+pll_pd0b));
800011d6:	fec42783          	lw	a5,-20(s0)
800011da:	0187d713          	srli	a4,a5,0x18
800011de:	fdc42783          	lw	a5,-36(s0)
800011e2:	973e                	add	a4,a4,a5
800011e4:	fe042783          	lw	a5,-32(s0)
800011e8:	02f70733          	mul	a4,a4,a5
800011ec:	fd442783          	lw	a5,-44(s0)
800011f0:	00178693          	addi	a3,a5,1
800011f4:	fd842783          	lw	a5,-40(s0)
800011f8:	02f686b3          	mul	a3,a3,a5
800011fc:	fd042783          	lw	a5,-48(s0)
80001200:	0785                	addi	a5,a5,1
80001202:	02f687b3          	mul	a5,a3,a5
80001206:	02f75733          	divu	a4,a4,a5
8000120a:	e0e1aa23          	sw	a4,-492(gp) # 40000594 <SystemPll0Clock>
   	SystemPll1Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd1a) * (1+pll_pd1b));
8000120e:	fec42783          	lw	a5,-20(s0)
80001212:	0187d713          	srli	a4,a5,0x18
80001216:	fdc42783          	lw	a5,-36(s0)
8000121a:	973e                	add	a4,a4,a5
8000121c:	fe042783          	lw	a5,-32(s0)
80001220:	02f70733          	mul	a4,a4,a5
80001224:	fcc42783          	lw	a5,-52(s0)
80001228:	00178693          	addi	a3,a5,1
8000122c:	fd842783          	lw	a5,-40(s0)
80001230:	02f686b3          	mul	a3,a3,a5
80001234:	fe842783          	lw	a5,-24(s0)
80001238:	0785                	addi	a5,a5,1
8000123a:	02f687b3          	mul	a5,a3,a5
8000123e:	02f75733          	divu	a4,a4,a5
80001242:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemPll1Clock>
    switch (current_sysclk) {
80001246:	fe442703          	lw	a4,-28(s0)
8000124a:	478d                	li	a5,3
8000124c:	04f70d63          	beq	a4,a5,800012a6 <SystemCoreClockUpdate+0x196>
80001250:	fe442703          	lw	a4,-28(s0)
80001254:	478d                	li	a5,3
80001256:	04e7ec63          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000125a:	fe442703          	lw	a4,-28(s0)
8000125e:	4789                	li	a5,2
80001260:	02f70e63          	beq	a4,a5,8000129c <SystemCoreClockUpdate+0x18c>
80001264:	fe442703          	lw	a4,-28(s0)
80001268:	4789                	li	a5,2
8000126a:	04e7e263          	bltu	a5,a4,800012ae <SystemCoreClockUpdate+0x19e>
8000126e:	fe442783          	lw	a5,-28(s0)
80001272:	c799                	beqz	a5,80001280 <SystemCoreClockUpdate+0x170>
80001274:	fe442703          	lw	a4,-28(s0)
80001278:	4785                	li	a5,1
8000127a:	00f70a63          	beq	a4,a5,8000128e <SystemCoreClockUpdate+0x17e>
    case RCU_CLKSTAT_SRC_LSICLK:
    	SystemCoreClock = LSICLK_VAL;
        break;
    }

}
8000127e:	a805                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSICLK_VAL;
80001280:	000f4737          	lui	a4,0xf4
80001284:	24070713          	addi	a4,a4,576 # f4240 <STACK_SIZE+0xf3a40>
80001288:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000128c:	a00d                	j	800012ae <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSECLK_VAL;
8000128e:	00f42737          	lui	a4,0xf42
80001292:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
80001296:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
8000129a:	a811                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = SystemPll0Clock;
8000129c:	e141a703          	lw	a4,-492(gp) # 40000594 <SystemPll0Clock>
800012a0:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
    	break;
800012a4:	a029                	j	800012ae <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = LSICLK_VAL;
800012a6:	6721                	lui	a4,0x8
800012a8:	e0e1a823          	sw	a4,-496(gp) # 40000590 <SystemCoreClock>
        break;
800012ac:	0001                	nop
}
800012ae:	0001                	nop
800012b0:	5472                	lw	s0,60(sp)
800012b2:	6121                	addi	sp,sp,64
800012b4:	8082                	ret

800012b6 <ClkInit>:

void ClkInit()
{
800012b6:	1101                	addi	sp,sp,-32
800012b8:	ce22                	sw	s0,28(sp)
800012ba:	1000                	addi	s0,sp,32
    uint32_t timeout_counter = 0;
800012bc:	fe042623          	sw	zero,-20(s0)
    uint32_t sysclk_source;

    //clockout control
    #ifndef CKO_NONE
        //C7 clockout
        RCU->CGCFGAHB_bit.GPIOCEN = 1;
800012c0:	3000e7b7          	lui	a5,0x3000e
800012c4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800012c8:	40076713          	ori	a4,a4,1024
800012cc:	00e79023          	sh	a4,0(a5)
        RCU->RSTDISAHB_bit.GPIOCEN = 1;
800012d0:	3000e7b7          	lui	a5,0x3000e
800012d4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800012d8:	40076713          	ori	a4,a4,1024
800012dc:	00e79823          	sh	a4,16(a5)
        GPIOC->ALTFUNCNUM_bit.PIN7 = 3;
800012e0:	280027b7          	lui	a5,0x28002
800012e4:	5fd4                	lw	a3,60(a5)
800012e6:	6731                	lui	a4,0xc
800012e8:	8f55                	or	a4,a4,a3
800012ea:	dfd8                	sw	a4,60(a5)
        GPIOC->ALTFUNCSET_bit.PIN7 = 1;
800012ec:	280027b7          	lui	a5,0x28002
800012f0:	0347d703          	lhu	a4,52(a5) # 28002034 <STACK_SIZE+0x28001834>
800012f4:	08076713          	ori	a4,a4,128
800012f8:	02e79a23          	sh	a4,52(a5)
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_HSE << RCU_CLKOUTCFG_CLKSEL_Pos) |
				  	  	  (1 << RCU_CLKOUTCFG_DIVN_Pos) |
						  (0 << RCU_CLKOUTCFG_DIVEN_Pos) |
						  RCU_CLKOUTCFG_RSTDIS_Msk | RCU_CLKOUTCFG_CLKEN_Msk; //CKO = HSECLK
    #elif defined CKO_PLL0
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_PLL0 << RCU_CLKOUTCFG_CLKSEL_Pos) |
800012fc:	3000e7b7          	lui	a5,0x3000e
80001300:	6745                	lui	a4,0x11
80001302:	12170713          	addi	a4,a4,289 # 11121 <STACK_SIZE+0x10921>
80001306:	0ae7ae23          	sw	a4,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 100;         //FBDIV
#elif (HSECLK_VAL == 16000000)
// Fout0 = 50 000 000 Hz
// Fout1 = 12 500 000 Hz
	RCU->PLLSYSCFG0 =( 7 << RCU_PLLSYSCFG0_PD1B_Pos) |  //PD1B
8000130a:	3000e7b7          	lui	a5,0x3000e
8000130e:	0fc16737          	lui	a4,0xfc16
80001312:	10770713          	addi	a4,a4,263 # fc16107 <STACK_SIZE+0xfc15907>
80001316:	cbb8                	sw	a4,80(a5)
					 ( 0 << RCU_PLLSYSCFG0_FOUTEN_Pos)    |  //fouten
					 ( 0 << RCU_PLLSYSCFG0_DSMEN_Pos)     |  //dsmen
					 ( 0 << RCU_PLLSYSCFG0_DACEN_Pos)     |  //dacen
					 ( 3 << RCU_PLLSYSCFG0_BYP_Pos)       |  //bypass
					 ( 1 << RCU_PLLSYSCFG0_PLLEN_Pos);       //en
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
80001318:	3000e7b7          	lui	a5,0x3000e
8000131c:	0407aa23          	sw	zero,84(a5) # 3000e054 <STACK_SIZE+0x3000d854>
	RCU->PLLSYSCFG2 = 50;         //FBDIV
80001320:	3000e7b7          	lui	a5,0x3000e
80001324:	03200713          	li	a4,50
80001328:	cfb8                	sw	a4,88(a5)
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 65;         //FBDIV
#else
#error "Please define HSECLK_VAL with correct values!"
#endif
	RCU->PLLSYSCFG0_bit.FOUTEN = 1; 	// Fout0 Enable
8000132a:	3000e7b7          	lui	a5,0x3000e
8000132e:	4bb8                	lw	a4,80(a5)
80001330:	f9f77713          	andi	a4,a4,-97
80001334:	02076713          	ori	a4,a4,32
80001338:	cbb8                	sw	a4,80(a5)
	timeout_counter = 1000;
8000133a:	3e800793          	li	a5,1000
8000133e:	fef42623          	sw	a5,-20(s0)
	while(timeout_counter) timeout_counter--;
80001342:	a031                	j	8000134e <ClkInit+0x98>
80001344:	fec42783          	lw	a5,-20(s0)
80001348:	17fd                	addi	a5,a5,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
8000134a:	fef42623          	sw	a5,-20(s0)
8000134e:	fec42783          	lw	a5,-20(s0)
80001352:	fbed                	bnez	a5,80001344 <ClkInit+0x8e>
	while((RCU->PLLSYSSTAT_bit.LOCK) != 1)
80001354:	0001                	nop
80001356:	3000e7b7          	lui	a5,0x3000e
8000135a:	53bc                	lw	a5,96(a5)
8000135c:	8b85                	andi	a5,a5,1
8000135e:	0ff7f713          	zext.b	a4,a5
80001362:	4785                	li	a5,1
80001364:	fef719e3          	bne	a4,a5,80001356 <ClkInit+0xa0>
	{}; 								// wait lock signal
	RCU->PLLSYSCFG0_bit.BYP = 2; 		// Bypass for Fout1
80001368:	3000e7b7          	lui	a5,0x3000e
8000136c:	4bb8                	lw	a4,80(a5)
8000136e:	9b65                	andi	a4,a4,-7
80001370:	00476713          	ori	a4,a4,4
80001374:	cbb8                	sw	a4,80(a5)
	//select PLL as source system clock
	sysclk_source = RCU_SYSCLKCFG_SRC_SYSPLL0CLK;
80001376:	4789                	li	a5,2
80001378:	fef42423          	sw	a5,-24(s0)
    // FLASH control settings
    FLASH->CTRL_bit.LAT = 3;
8000137c:	3000d7b7          	lui	a5,0x3000d
80001380:	47f4                	lw	a3,76(a5)
80001382:	fff10737          	lui	a4,0xfff10
80001386:	177d                	addi	a4,a4,-1 # fff0ffff <__data_source_start+0x7ff09a83>
80001388:	8ef9                	and	a3,a3,a4
8000138a:	00030737          	lui	a4,0x30
8000138e:	8f55                	or	a4,a4,a3
80001390:	c7f8                	sw	a4,76(a5)
    FLASH->CTRL_bit.CEN = 1;
80001392:	3000d7b7          	lui	a5,0x3000d
80001396:	47f8                	lw	a4,76(a5)
80001398:	00276713          	ori	a4,a4,2
8000139c:	c7f8                	sw	a4,76(a5)
#else
#error "Please define SYSCLK source (SYSCLK_PLL | SYSCLK_HSE | SYSCLK_HSI | SYSCLK_LSI)!"
#endif

    //switch sysclk
    RCU->SYSCLKCFG = (sysclk_source << RCU_SYSCLKCFG_SRC_Pos);
8000139e:	3000e7b7          	lui	a5,0x3000e
800013a2:	fe842703          	lw	a4,-24(s0)
800013a6:	db98                	sw	a4,48(a5)
    // Wait switching done
    timeout_counter = 0;
800013a8:	fe042623          	sw	zero,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013ac:	a031                	j	800013b8 <ClkInit+0x102>
        timeout_counter++;
800013ae:	fec42783          	lw	a5,-20(s0)
800013b2:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800013b4:	fef42623          	sw	a5,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013b8:	3000e7b7          	lui	a5,0x3000e
800013bc:	5fdc                	lw	a5,60(a5)
800013be:	8b8d                	andi	a5,a5,3
800013c0:	0ff7f713          	zext.b	a4,a5
800013c4:	3000e7b7          	lui	a5,0x3000e
800013c8:	5b9c                	lw	a5,48(a5)
800013ca:	8b8d                	andi	a5,a5,3
800013cc:	0ff7f793          	zext.b	a5,a5
800013d0:	00f70863          	beq	a4,a5,800013e0 <ClkInit+0x12a>
800013d4:	fec42703          	lw	a4,-20(s0)
800013d8:	06300793          	li	a5,99
800013dc:	fce7f9e3          	bgeu	a5,a4,800013ae <ClkInit+0xf8>
/*    if (timeout_counter == SYSCLK_SWITCH_TIMEOUT) //SYSCLK failed to switch
        while (1) {
        };*/

}
800013e0:	0001                	nop
800013e2:	4472                	lw	s0,28(sp)
800013e4:	6105                	addi	sp,sp,32
800013e6:	8082                	ret

800013e8 <InterruptEnable>:

void InterruptEnable()
{
800013e8:	1101                	addi	sp,sp,-32
800013ea:	ce06                	sw	ra,28(sp)
800013ec:	cc22                	sw	s0,24(sp)
800013ee:	1000                	addi	s0,sp,32
	//allow all interrupts in machine mode
	PLIC_SetThreshold (Plic_Mach_Target, 0); //allow all interrupts in machine mode
800013f0:	4581                	li	a1,0
800013f2:	4501                	li	a0,0
800013f4:	8d2ff0ef          	jal	ra,800004c6 <PLIC_SetThreshold>
    // disable timer interrupt
//    clear_csr(mie, MIE_MTIMER);
    // enable machine external interrupt
    set_csr(mie, MIE_MEXTERNAL);
800013f8:	6785                	lui	a5,0x1
800013fa:	80078793          	addi	a5,a5,-2048 # 800 <STACK_SIZE>
800013fe:	fef42623          	sw	a5,-20(s0)
80001402:	fec42783          	lw	a5,-20(s0)
80001406:	3047a7f3          	csrrs	a5,mie,a5
8000140a:	fef42623          	sw	a5,-20(s0)
    // enable global interrupts
    set_csr(mstatus, MSTATUS_MIE);
8000140e:	47a1                	li	a5,8
80001410:	fef42423          	sw	a5,-24(s0)
80001414:	fe842783          	lw	a5,-24(s0)
80001418:	3007a7f3          	csrrs	a5,mstatus,a5
8000141c:	fef42423          	sw	a5,-24(s0)
}
80001420:	0001                	nop
80001422:	40f2                	lw	ra,28(sp)
80001424:	4462                	lw	s0,24(sp)
80001426:	6105                	addi	sp,sp,32
80001428:	8082                	ret

8000142a <SystemInit>:

void SystemInit(void)
{
8000142a:	1141                	addi	sp,sp,-16
8000142c:	c606                	sw	ra,12(sp)
8000142e:	c422                	sw	s0,8(sp)
80001430:	0800                	addi	s0,sp,16
//	clear_csr(mie, MIE_MTIMER);
	// enable machine external interrupt
//	set_csr(mie, MIE_MEXTERNAL);
	// enable global interrupts
//	set_csr(mstatus, MSTATUS_MIE);
	ClkInit();
80001432:	3551                	jal	800012b6 <ClkInit>
}
80001434:	0001                	nop
80001436:	40b2                	lw	ra,12(sp)
80001438:	4422                	lw	s0,8(sp)
8000143a:	0141                	addi	sp,sp,16
8000143c:	8082                	ret

8000143e <TMR32_SetMode>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetMode(TMR32_Mode_TypeDef mode)
{
8000143e:	1101                	addi	sp,sp,-32
80001440:	ce22                	sw	s0,28(sp)
80001442:	1000                	addi	s0,sp,32
80001444:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_MODE(mode));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_MODE_Msk, (uint32_t) mode << TMR32_CTRL_MODE_Pos);
80001448:	300007b7          	lui	a5,0x30000
8000144c:	439c                	lw	a5,0(a5)
8000144e:	fcf7f693          	andi	a3,a5,-49
80001452:	fec42783          	lw	a5,-20(s0)
80001456:	00479713          	slli	a4,a5,0x4
8000145a:	300007b7          	lui	a5,0x30000
8000145e:	8f55                	or	a4,a4,a3
80001460:	c398                	sw	a4,0(a5)
}
80001462:	0001                	nop
80001464:	4472                	lw	s0,28(sp)
80001466:	6105                	addi	sp,sp,32
80001468:	8082                	ret

8000146a <TMR32_SetDivider>:
  * @brief       
  * @param   div  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetDivider(TMR32_Div_TypeDef div)
{
8000146a:	1101                	addi	sp,sp,-32
8000146c:	ce22                	sw	s0,28(sp)
8000146e:	1000                	addi	s0,sp,32
80001470:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_DIV(div));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_DIV_Msk, (uint32_t) div << TMR32_CTRL_DIV_Pos);
80001474:	300007b7          	lui	a5,0x30000
80001478:	439c                	lw	a5,0(a5)
8000147a:	f3f7f693          	andi	a3,a5,-193
8000147e:	fec42783          	lw	a5,-20(s0)
80001482:	00679713          	slli	a4,a5,0x6
80001486:	300007b7          	lui	a5,0x30000
8000148a:	8f55                	or	a4,a4,a3
8000148c:	c398                	sw	a4,0(a5)
}
8000148e:	0001                	nop
80001490:	4472                	lw	s0,28(sp)
80001492:	6105                	addi	sp,sp,32
80001494:	8082                	ret

80001496 <TMR32_SetClksel>:
  * @brief      
  * @param   sel  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetClksel(TMR32_Clksel_TypeDef sel)
{
80001496:	1101                	addi	sp,sp,-32
80001498:	ce22                	sw	s0,28(sp)
8000149a:	1000                	addi	s0,sp,32
8000149c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_CLKSEL(sel));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_CLKSEL_Msk, (uint32_t) sel << TMR32_CTRL_CLKSEL_Pos);
800014a0:	300007b7          	lui	a5,0x30000
800014a4:	439c                	lw	a5,0(a5)
800014a6:	eff7f693          	andi	a3,a5,-257
800014aa:	fec42783          	lw	a5,-20(s0)
800014ae:	00879713          	slli	a4,a5,0x8
800014b2:	300007b7          	lui	a5,0x30000
800014b6:	8f55                	or	a4,a4,a3
800014b8:	c398                	sw	a4,0(a5)
}
800014ba:	0001                	nop
800014bc:	4472                	lw	s0,28(sp)
800014be:	6105                	addi	sp,sp,32
800014c0:	8082                	ret

800014c2 <TMR32_SetCounter>:
  * @brief     
  * @param   CountVal   
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetCounter(uint32_t CountVal)
{
800014c2:	1101                	addi	sp,sp,-32
800014c4:	ce22                	sw	s0,28(sp)
800014c6:	1000                	addi	s0,sp,32
800014c8:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(TMR32->COUNT, CountVal);
800014cc:	300007b7          	lui	a5,0x30000
800014d0:	fec42703          	lw	a4,-20(s0)
800014d4:	c3d8                	sw	a4,4(a5)
}
800014d6:	0001                	nop
800014d8:	4472                	lw	s0,28(sp)
800014da:	6105                	addi	sp,sp,32
800014dc:	8082                	ret

800014de <TMR32_ITCmd>:
  * @param   it     @ref TMR32_IT_TypeDef
  * @param   state     
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITCmd(TMR32_IT_TypeDef it, FunctionalState state)
{
800014de:	1101                	addi	sp,sp,-32
800014e0:	ce22                	sw	s0,28(sp)
800014e2:	1000                	addi	s0,sp,32
800014e4:	fea42623          	sw	a0,-20(s0)
800014e8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_IT(it));
    assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(TMR32->IM, it, (uint32_t) state * (uint32_t) it);
800014ec:	300007b7          	lui	a5,0x30000
800014f0:	4798                	lw	a4,8(a5)
800014f2:	fec42783          	lw	a5,-20(s0)
800014f6:	fff7c793          	not	a5,a5
800014fa:	00f776b3          	and	a3,a4,a5
800014fe:	fe842703          	lw	a4,-24(s0)
80001502:	fec42783          	lw	a5,-20(s0)
80001506:	02f70733          	mul	a4,a4,a5
8000150a:	300007b7          	lui	a5,0x30000
8000150e:	8f55                	or	a4,a4,a3
80001510:	c798                	sw	a4,8(a5)
}
80001512:	0001                	nop
80001514:	4472                	lw	s0,28(sp)
80001516:	6105                	addi	sp,sp,32
80001518:	8082                	ret

8000151a <TMR32_ITClear>:
  * @brief    
  * @param   it     @ref TMR32_IT_TypeDef
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITClear(TMR32_IT_TypeDef it)
{
8000151a:	1101                	addi	sp,sp,-32
8000151c:	ce22                	sw	s0,28(sp)
8000151e:	1000                	addi	s0,sp,32
80001520:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_TMR32_IT(it));

    SET_BIT(TMR32->IC, it);
80001524:	300007b7          	lui	a5,0x30000
80001528:	4bd4                	lw	a3,20(a5)
8000152a:	300007b7          	lui	a5,0x30000
8000152e:	fec42703          	lw	a4,-20(s0)
80001532:	8f55                	or	a4,a4,a3
80001534:	cbd8                	sw	a4,20(a5)
}
80001536:	0001                	nop
80001538:	4472                	lw	s0,28(sp)
8000153a:	6105                	addi	sp,sp,32
8000153c:	8082                	ret

8000153e <TMR32_CAPCOM_SetComparator>:
  * @param   capcomx   capcom @ref TMR32_CAPCOM_Num_TypeDef.
  * @param   CapComVal    
  * @retval  void
  */
__STATIC_INLINE void TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_Num_TypeDef capcomx, uint32_t capcomVal)
{
8000153e:	1101                	addi	sp,sp,-32
80001540:	ce22                	sw	s0,28(sp)
80001542:	1000                	addi	s0,sp,32
80001544:	fea42623          	sw	a0,-20(s0)
80001548:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_CAPCOM(capcomx));

    WRITE_REG(TMR32->CAPCOM[capcomx].VAL, capcomVal);
8000154c:	30000737          	lui	a4,0x30000
80001550:	fec42783          	lw	a5,-20(s0)
80001554:	0789                	addi	a5,a5,2 # 30000002 <STACK_SIZE+0x2ffff802>
80001556:	078e                	slli	a5,a5,0x3
80001558:	97ba                	add	a5,a5,a4
8000155a:	fe842703          	lw	a4,-24(s0)
8000155e:	c7d8                	sw	a4,12(a5)
}
80001560:	0001                	nop
80001562:	4472                	lw	s0,28(sp)
80001564:	6105                	addi	sp,sp,32
80001566:	8082                	ret

80001568 <GPIO_ReadBit>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  State      ,       .
  */
__STATIC_INLINE BitState GPIO_ReadBit(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001568:	1101                	addi	sp,sp,-32
8000156a:	ce22                	sw	s0,28(sp)
8000156c:	1000                	addi	s0,sp,32
8000156e:	fea42623          	sw	a0,-20(s0)
80001572:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GET_GPIO_PIN(Pin));

    return (BitState)READ_BIT(GPIOx->DATA, (uint32_t)Pin);
80001576:	fec42783          	lw	a5,-20(s0)
8000157a:	4398                	lw	a4,0(a5)
8000157c:	fe842783          	lw	a5,-24(s0)
80001580:	8ff9                	and	a5,a5,a4
80001582:	c399                	beqz	a5,80001588 <GPIO_ReadBit+0x20>
80001584:	4785                	li	a5,1
80001586:	a011                	j	8000158a <GPIO_ReadBit+0x22>
80001588:	4781                	li	a5,0
}
8000158a:	853e                	mv	a0,a5
8000158c:	4472                	lw	s0,28(sp)
8000158e:	6105                	addi	sp,sp,32
80001590:	8082                	ret

80001592 <GPIO_SetBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001592:	1101                	addi	sp,sp,-32
80001594:	ce22                	sw	s0,28(sp)
80001596:	1000                	addi	s0,sp,32
80001598:	fea42623          	sw	a0,-20(s0)
8000159c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTSET, Pin);
800015a0:	fec42783          	lw	a5,-20(s0)
800015a4:	fe842703          	lw	a4,-24(s0)
800015a8:	c798                	sw	a4,8(a5)
}
800015aa:	0001                	nop
800015ac:	4472                	lw	s0,28(sp)
800015ae:	6105                	addi	sp,sp,32
800015b0:	8082                	ret

800015b2 <GPIO_ClearBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ClearBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
800015b2:	1101                	addi	sp,sp,-32
800015b4:	ce22                	sw	s0,28(sp)
800015b6:	1000                	addi	s0,sp,32
800015b8:	fea42623          	sw	a0,-20(s0)
800015bc:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTCLR, Pin);
800015c0:	fec42783          	lw	a5,-20(s0)
800015c4:	fe842703          	lw	a4,-24(s0)
800015c8:	c7d8                	sw	a4,12(a5)
}
800015ca:	0001                	nop
800015cc:	4472                	lw	s0,28(sp)
800015ce:	6105                	addi	sp,sp,32
800015d0:	8082                	ret

800015d2 <GPIO_QualModeConfig>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_QualMode_TypeDef Mode)
{
800015d2:	1101                	addi	sp,sp,-32
800015d4:	ce22                	sw	s0,28(sp)
800015d6:	1000                	addi	s0,sp,32
800015d8:	fea42623          	sw	a0,-20(s0)
800015dc:	feb42423          	sw	a1,-24(s0)
800015e0:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_QUAL_MODE(Mode));

    if (Mode == GPIO_QualMode_6Sample)
800015e4:	fe442703          	lw	a4,-28(s0)
800015e8:	4785                	li	a5,1
800015ea:	00f71863          	bne	a4,a5,800015fa <GPIO_QualModeConfig+0x28>
        WRITE_REG(GPIOx->QUALMODESET, Pin);
800015ee:	fec42783          	lw	a5,-20(s0)
800015f2:	fe842703          	lw	a4,-24(s0)
800015f6:	cbf8                	sw	a4,84(a5)
    else
        WRITE_REG(GPIOx->QUALMODECLR, Pin);
}
800015f8:	a031                	j	80001604 <GPIO_QualModeConfig+0x32>
        WRITE_REG(GPIOx->QUALMODECLR, Pin);
800015fa:	fec42783          	lw	a5,-20(s0)
800015fe:	fe842703          	lw	a4,-24(s0)
80001602:	cfb8                	sw	a4,88(a5)
}
80001604:	0001                	nop
80001606:	4472                	lw	s0,28(sp)
80001608:	6105                	addi	sp,sp,32
8000160a:	8082                	ret

8000160c <GPIO_QualSampleConfig>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   SamplePerod        
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualSampleConfig(GPIO_TypeDef* GPIOx, uint32_t SamplePerod)
{
8000160c:	1101                	addi	sp,sp,-32
8000160e:	ce22                	sw	s0,28(sp)
80001610:	1000                	addi	s0,sp,32
80001612:	fea42623          	sw	a0,-20(s0)
80001616:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_QUAL_PERIOD(SamplePerod));

    WRITE_REG(GPIOx->QUALSAMPLE, SamplePerod);
8000161a:	fec42783          	lw	a5,-20(s0)
8000161e:	fe842703          	lw	a4,-24(s0)
80001622:	cff8                	sw	a4,92(a5)
}
80001624:	0001                	nop
80001626:	4472                	lw	s0,28(sp)
80001628:	6105                	addi	sp,sp,32
8000162a:	8082                	ret

8000162c <GPIO_QualCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
8000162c:	1101                	addi	sp,sp,-32
8000162e:	ce22                	sw	s0,28(sp)
80001630:	1000                	addi	s0,sp,32
80001632:	fea42623          	sw	a0,-20(s0)
80001636:	feb42423          	sw	a1,-24(s0)
8000163a:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000163e:	fe442703          	lw	a4,-28(s0)
80001642:	4785                	li	a5,1
80001644:	00f71863          	bne	a4,a5,80001654 <GPIO_QualCmd+0x28>
        WRITE_REG(GPIOx->QUALSET, Pin);
80001648:	fec42783          	lw	a5,-20(s0)
8000164c:	fe842703          	lw	a4,-24(s0)
80001650:	c7f8                	sw	a4,76(a5)
    else
        WRITE_REG(GPIOx->QUALCLR, Pin);
}
80001652:	a031                	j	8000165e <GPIO_QualCmd+0x32>
        WRITE_REG(GPIOx->QUALCLR, Pin);
80001654:	fec42783          	lw	a5,-20(s0)
80001658:	fe842703          	lw	a4,-24(s0)
8000165c:	cbb8                	sw	a4,80(a5)
}
8000165e:	0001                	nop
80001660:	4472                	lw	s0,28(sp)
80001662:	6105                	addi	sp,sp,32
80001664:	8082                	ret

80001666 <GPIO_SyncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SyncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80001666:	1101                	addi	sp,sp,-32
80001668:	ce22                	sw	s0,28(sp)
8000166a:	1000                	addi	s0,sp,32
8000166c:	fea42623          	sw	a0,-20(s0)
80001670:	feb42423          	sw	a1,-24(s0)
80001674:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80001678:	fe442703          	lw	a4,-28(s0)
8000167c:	4785                	li	a5,1
8000167e:	00f71863          	bne	a4,a5,8000168e <GPIO_SyncCmd+0x28>
        WRITE_REG(GPIOx->SYNCSET, Pin);
80001682:	fec42783          	lw	a5,-20(s0)
80001686:	fe842703          	lw	a4,-24(s0)
8000168a:	c3f8                	sw	a4,68(a5)
    else
        WRITE_REG(GPIOx->SYNCCLR, Pin);
}
8000168c:	a031                	j	80001698 <GPIO_SyncCmd+0x32>
        WRITE_REG(GPIOx->SYNCCLR, Pin);
8000168e:	fec42783          	lw	a5,-20(s0)
80001692:	fe842703          	lw	a4,-24(s0)
80001696:	c7b8                	sw	a4,72(a5)
}
80001698:	0001                	nop
8000169a:	4472                	lw	s0,28(sp)
8000169c:	6105                	addi	sp,sp,32
8000169e:	8082                	ret

800016a0 <UART1_init>:
static void tmr32_init(void);
static void tmr32_irq_handler(void);
 

void UART1_init()
{
800016a0:	1101                	addi	sp,sp,-32
800016a2:	ce22                	sw	s0,28(sp)
800016a4:	1000                	addi	s0,sp,32
    uint32_t baud_icoef = HSECLK_VAL / (16 * UART1_BAUD);
800016a6:	06800793          	li	a5,104
800016aa:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * UART1_BAUD) - baud_icoef) * 64 + 0.5f);
800016ae:	fec42783          	lw	a5,-20(s0)
800016b2:	d017f7d3          	fcvt.s.wu	fa5,a5
800016b6:	800067b7          	lui	a5,0x80006
800016ba:	3347a707          	flw	fa4,820(a5) # 80006334 <__data_source_start+0xfffffdb8>
800016be:	08f77753          	fsub.s	fa4,fa4,fa5
800016c2:	800067b7          	lui	a5,0x80006
800016c6:	3387a787          	flw	fa5,824(a5) # 80006338 <__data_source_start+0xfffffdbc>
800016ca:	10f77753          	fmul.s	fa4,fa4,fa5
800016ce:	800067b7          	lui	a5,0x80006
800016d2:	33c7a787          	flw	fa5,828(a5) # 8000633c <__data_source_start+0xfffffdc0>
800016d6:	00f777d3          	fadd.s	fa5,fa4,fa5
800016da:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
800016de:	fef42423          	sw	a5,-24(s0)
    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
800016e2:	3000e7b7          	lui	a5,0x3000e
800016e6:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800016ea:	10076713          	ori	a4,a4,256
800016ee:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
800016f2:	3000e7b7          	lui	a5,0x3000e
800016f6:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800016fa:	10076713          	ori	a4,a4,256
800016fe:	00e79823          	sh	a4,16(a5)
    RCU->CGCFGAPB_bit.UART1EN = 1;
80001702:	3000e7b7          	lui	a5,0x3000e
80001706:	4798                	lw	a4,8(a5)
80001708:	08076713          	ori	a4,a4,128
8000170c:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART1EN = 1;
8000170e:	3000e7b7          	lui	a5,0x3000e
80001712:	4f98                	lw	a4,24(a5)
80001714:	08076713          	ori	a4,a4,128
80001718:	cf98                	sw	a4,24(a5)

    GPIOA->ALTFUNCNUM_bit.PIN2 = 1;
8000171a:	280007b7          	lui	a5,0x28000
8000171e:	5fd8                	lw	a4,60(a5)
80001720:	fcf77713          	andi	a4,a4,-49
80001724:	01076713          	ori	a4,a4,16
80001728:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCNUM_bit.PIN3 = 1;
8000172a:	280007b7          	lui	a5,0x28000
8000172e:	5fd8                	lw	a4,60(a5)
80001730:	f3f77713          	andi	a4,a4,-193
80001734:	04076713          	ori	a4,a4,64
80001738:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCSET = GPIO_ALTFUNCSET_PIN2_Msk | GPIO_ALTFUNCSET_PIN3_Msk;
8000173a:	280007b7          	lui	a5,0x28000
8000173e:	4731                	li	a4,12
80001740:	dbd8                	sw	a4,52(a5)

    //  UART1
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
80001742:	3000e7b7          	lui	a5,0x3000e
80001746:	5bf4                	lw	a3,116(a5)
80001748:	fffd0737          	lui	a4,0xfffd0
8000174c:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc9a83>
8000174e:	8ef9                	and	a3,a3,a4
80001750:	6741                	lui	a4,0x10
80001752:	8f55                	or	a4,a4,a3
80001754:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.DIVEN = 0;
80001756:	3000e7b7          	lui	a5,0x3000e
8000175a:	5bf4                	lw	a3,116(a5)
8000175c:	fff00737          	lui	a4,0xfff00
80001760:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fef9a83>
80001762:	8f75                	and	a4,a4,a3
80001764:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.RSTDIS = 1;
80001766:	3000e7b7          	lui	a5,0x3000e
8000176a:	5bf8                	lw	a4,116(a5)
8000176c:	10076713          	ori	a4,a4,256
80001770:	dbf8                	sw	a4,116(a5)
    RCU->UARTCLKCFG[1].UARTCLKCFG_bit.CLKEN = 1;
80001772:	3000e7b7          	lui	a5,0x3000e
80001776:	5bf8                	lw	a4,116(a5)
80001778:	00176713          	ori	a4,a4,1
8000177c:	dbf8                	sw	a4,116(a5)

    UART1->IBRD = baud_icoef;
8000177e:	300077b7          	lui	a5,0x30007
80001782:	fec42703          	lw	a4,-20(s0)
80001786:	d3d8                	sw	a4,36(a5)
    UART1->FBRD = baud_fcoef;
80001788:	300077b7          	lui	a5,0x30007
8000178c:	fe842703          	lw	a4,-24(s0)
80001790:	d798                	sw	a4,40(a5)
    UART1->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
80001792:	300077b7          	lui	a5,0x30007
80001796:	07000713          	li	a4,112
8000179a:	d7d8                	sw	a4,44(a5)
    UART1->IFLS = 0;
8000179c:	300077b7          	lui	a5,0x30007
800017a0:	0207aa23          	sw	zero,52(a5) # 30007034 <STACK_SIZE+0x30006834>
    UART1->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
800017a4:	300077b7          	lui	a5,0x30007
800017a8:	30100713          	li	a4,769
800017ac:	db98                	sw	a4,48(a5)
}
800017ae:	0001                	nop
800017b0:	4472                	lw	s0,28(sp)
800017b2:	6105                	addi	sp,sp,32
800017b4:	8082                	ret

800017b6 <periph_init>:



//-- Peripheral init functions -------------------------------------------------
void periph_init()
{
800017b6:	1141                	addi	sp,sp,-16
800017b8:	c606                	sw	ra,12(sp)
800017ba:	c422                	sw	s0,8(sp)
800017bc:	0800                	addi	s0,sp,16
  SystemInit();
800017be:	31b5                	jal	8000142a <SystemInit>
  SystemCoreClockUpdate();
800017c0:	3a81                	jal	80001110 <SystemCoreClockUpdate>
  retarget_init();
800017c2:	fdeff0ef          	jal	ra,80000fa0 <retarget_init>
  UART1_init();
800017c6:	3de9                	jal	800016a0 <UART1_init>
  //  OSDP   PD = 0x01
  osdp_init(0x01);
800017c8:	4505                	li	a0,1
800017ca:	08f000ef          	jal	ra,80002058 <osdp_init>
  gpio_init();
800017ce:	207d                	jal	8000187c <gpio_init>
  tmr32_init();
800017d0:	2aa9                	jal	8000192a <tmr32_init>
  uart_irq_init();
800017d2:	2829                	jal	800017ec <uart_irq_init>
  InterruptEnable();
800017d4:	3911                	jal	800013e8 <InterruptEnable>
  printf("Hello World!\r\n");
800017d6:	800067b7          	lui	a5,0x80006
800017da:	30078513          	addi	a0,a5,768 # 80006300 <__data_source_start+0xfffffd84>
800017de:	edeff0ef          	jal	ra,80000ebc <puts>
}
800017e2:	0001                	nop
800017e4:	40b2                	lw	ra,12(sp)
800017e6:	4422                	lw	s0,8(sp)
800017e8:	0141                	addi	sp,sp,16
800017ea:	8082                	ret

800017ec <uart_irq_init>:

//--- USER FUNCTIONS ----------------------------------------------------------------------

//   UART1     PLIC
static void uart_irq_init(void)
{
800017ec:	1141                	addi	sp,sp,-16
800017ee:	c606                	sw	ra,12(sp)
800017f0:	c422                	sw	s0,8(sp)
800017f2:	0800                	addi	s0,sp,16
  //     
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
800017f4:	300077b7          	lui	a5,0x30007
800017f8:	7d000713          	li	a4,2000
800017fc:	c3f8                	sw	a4,68(a5)
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;

  //       
  RETARGET_UART->IMSC |= (UART_IMSC_RXIM_Msk |
800017fe:	300077b7          	lui	a5,0x30007
80001802:	5f98                	lw	a4,56(a5)
80001804:	300077b7          	lui	a5,0x30007
80001808:	7d076713          	ori	a4,a4,2000
8000180c:	df98                	sw	a4,56(a5)
                          UART_IMSC_FERIM_Msk |
                          UART_IMSC_PERIM_Msk |
                          UART_IMSC_BERIM_Msk);

  //    PLIC     UART1
  PLIC_SetPriority(PLIC_UART1_VECTNUM, 1);
8000180e:	4585                	li	a1,1
80001810:	455d                	li	a0,23
80001812:	afffe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_UART1_VECTNUM, uart1_irq_handler);
80001816:	800027b7          	lui	a5,0x80002
8000181a:	83878613          	addi	a2,a5,-1992 # 80001838 <__data_source_start+0xffffb2bc>
8000181e:	45dd                	li	a1,23
80001820:	4501                	li	a0,0
80001822:	aa3fe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_UART1_VECTNUM);
80001826:	45dd                	li	a1,23
80001828:	4501                	li	a0,0
8000182a:	b11fe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
8000182e:	0001                	nop
80001830:	40b2                	lw	ra,12(sp)
80001832:	4422                	lw	s0,8(sp)
80001834:	0141                	addi	sp,sp,16
80001836:	8082                	ret

80001838 <uart1_irq_handler>:

//   UART1 ( PLIC)
static void uart1_irq_handler(void)
{
80001838:	1101                	addi	sp,sp,-32
8000183a:	ce06                	sw	ra,28(sp)
8000183c:	cc22                	sw	s0,24(sp)
8000183e:	1000                	addi	s0,sp,32
  while (!RETARGET_UART->FR_bit.RXFE) {
80001840:	a821                	j	80001858 <uart1_irq_handler+0x20>
    uint8_t ch = (uint8_t)RETARGET_UART->DR_bit.DATA;
80001842:	300077b7          	lui	a5,0x30007
80001846:	0007c783          	lbu	a5,0(a5) # 30007000 <STACK_SIZE+0x30006800>
8000184a:	fef407a3          	sb	a5,-17(s0)
    osdp_on_rx_byte(ch);
8000184e:	fef44783          	lbu	a5,-17(s0)
80001852:	853e                	mv	a0,a5
80001854:	035000ef          	jal	ra,80002088 <osdp_on_rx_byte>
  while (!RETARGET_UART->FR_bit.RXFE) {
80001858:	300077b7          	lui	a5,0x30007
8000185c:	4f9c                	lw	a5,24(a5)
8000185e:	8391                	srli	a5,a5,0x4
80001860:	8b85                	andi	a5,a5,1
80001862:	0ff7f793          	zext.b	a5,a5
80001866:	dff1                	beqz	a5,80001842 <uart1_irq_handler+0xa>
  }

  //    
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
80001868:	300077b7          	lui	a5,0x30007
8000186c:	7d000713          	li	a4,2000
80001870:	c3f8                	sw	a4,68(a5)
                       UART_ICR_RTIC_Msk |
                       UART_ICR_OEIC_Msk |
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;
}
80001872:	0001                	nop
80001874:	40f2                	lw	ra,28(sp)
80001876:	4462                	lw	s0,24(sp)
80001878:	6105                	addi	sp,sp,32
8000187a:	8082                	ret

8000187c <gpio_init>:

 

static void gpio_init(void)
{
8000187c:	7179                	addi	sp,sp,-48
8000187e:	d606                	sw	ra,44(sp)
80001880:	d422                	sw	s0,40(sp)
80001882:	1800                	addi	s0,sp,48
  //  GPIOA    UART1_init()

  GPIO_Init_TypeDef gpio;

  // LED  PA0
  GPIO_StructInit(&gpio);
80001884:	fd040793          	addi	a5,s0,-48
80001888:	853e                	mv	a0,a5
8000188a:	00e030ef          	jal	ra,80004898 <GPIO_StructInit>
  gpio.Pin = GPIO_Pin_0;
8000188e:	4785                	li	a5,1
80001890:	fcf42823          	sw	a5,-48(s0)
  gpio.Out = ENABLE;                //  
80001894:	4785                	li	a5,1
80001896:	fcf42a23          	sw	a5,-44(s0)
  gpio.AltFunc = DISABLE;           //  GPIO
8000189a:	fc042c23          	sw	zero,-40(s0)
  gpio.AltFuncNum = GPIO_AltFuncNum_None;
8000189e:	fc042e23          	sw	zero,-36(s0)
  gpio.OutMode = GPIO_OutMode_PP;   // push-pull
800018a2:	fe042223          	sw	zero,-28(s0)
  gpio.InMode = GPIO_InMode_Schmitt;
800018a6:	fe042423          	sw	zero,-24(s0)
  gpio.PullMode = GPIO_PullMode_Disable;
800018aa:	fe042623          	sw	zero,-20(s0)
  GPIO_Init(GPIOA, &gpio);
800018ae:	fd040793          	addi	a5,s0,-48
800018b2:	85be                	mv	a1,a5
800018b4:	28000537          	lui	a0,0x28000
800018b8:	743020ef          	jal	ra,800047fa <GPIO_Init>
  GPIO_ClearBits(GPIOA, GPIO_Pin_0); // LED 
800018bc:	4585                	li	a1,1
800018be:	28000537          	lui	a0,0x28000
800018c2:	39c5                	jal	800015b2 <GPIO_ClearBits>

  //   PA1 (,    )
  GPIO_StructInit(&gpio);
800018c4:	fd040793          	addi	a5,s0,-48
800018c8:	853e                	mv	a0,a5
800018ca:	7cf020ef          	jal	ra,80004898 <GPIO_StructInit>
  gpio.Pin = GPIO_Pin_1;
800018ce:	4789                	li	a5,2
800018d0:	fcf42823          	sw	a5,-48(s0)
  gpio.Out = DISABLE;               // 
800018d4:	fc042a23          	sw	zero,-44(s0)
  gpio.AltFunc = DISABLE;
800018d8:	fc042c23          	sw	zero,-40(s0)
  gpio.AltFuncNum = GPIO_AltFuncNum_None;
800018dc:	fc042e23          	sw	zero,-36(s0)
  gpio.InMode = GPIO_InMode_Schmitt;
800018e0:	fe042423          	sw	zero,-24(s0)
  gpio.PullMode = GPIO_PullMode_PU; //   VDD
800018e4:	4785                	li	a5,1
800018e6:	fef42623          	sw	a5,-20(s0)
  GPIO_Init(GPIOA, &gpio);
800018ea:	fd040793          	addi	a5,s0,-48
800018ee:	85be                	mv	a1,a5
800018f0:	28000537          	lui	a0,0x28000
800018f4:	707020ef          	jal	ra,800047fa <GPIO_Init>

  //   :  +  
  GPIO_SyncCmd(GPIOA, GPIO_Pin_1, ENABLE);
800018f8:	4605                	li	a2,1
800018fa:	4589                	li	a1,2
800018fc:	28000537          	lui	a0,0x28000
80001900:	339d                	jal	80001666 <GPIO_SyncCmd>
  GPIO_QualSampleConfig(GPIOA, 1000); //    ( HCLK)
80001902:	3e800593          	li	a1,1000
80001906:	28000537          	lui	a0,0x28000
8000190a:	3309                	jal	8000160c <GPIO_QualSampleConfig>
  GPIO_QualModeConfig(GPIOA, GPIO_Pin_1, GPIO_QualMode_6Sample); //   
8000190c:	4605                	li	a2,1
8000190e:	4589                	li	a1,2
80001910:	28000537          	lui	a0,0x28000
80001914:	397d                	jal	800015d2 <GPIO_QualModeConfig>
  GPIO_QualCmd(GPIOA, GPIO_Pin_1, ENABLE);
80001916:	4605                	li	a2,1
80001918:	4589                	li	a1,2
8000191a:	28000537          	lui	a0,0x28000
8000191e:	3339                	jal	8000162c <GPIO_QualCmd>
}
80001920:	0001                	nop
80001922:	50b2                	lw	ra,44(sp)
80001924:	5422                	lw	s0,40(sp)
80001926:	6145                	addi	sp,sp,48
80001928:	8082                	ret

8000192a <tmr32_init>:

//  1   TMR32: 
static volatile uint32_t ms_ticks = 0;

static void tmr32_init(void)
{
8000192a:	1101                	addi	sp,sp,-32
8000192c:	ce06                	sw	ra,28(sp)
8000192e:	cc22                	sw	s0,24(sp)
80001930:	1000                	addi	s0,sp,32
  //  TMR32
  RCU->CGCFGAPB_bit.TMR32EN = 1;
80001932:	3000e7b7          	lui	a5,0x3000e
80001936:	4798                	lw	a4,8(a5)
80001938:	00176713          	ori	a4,a4,1
8000193c:	c798                	sw	a4,8(a5)
  RCU->RSTDISAPB_bit.TMR32EN = 1;
8000193e:	3000e7b7          	lui	a5,0x3000e
80001942:	4f98                	lw	a4,24(a5)
80001944:	00176713          	ori	a4,a4,1
80001948:	cf98                	sw	a4,24(a5)

  //  : SYSCLK / 8,  Up  CAPCOM0,  ~1 
  TMR32_SetClksel(TMR32_Clksel_SysClk);
8000194a:	4501                	li	a0,0
8000194c:	36a9                	jal	80001496 <TMR32_SetClksel>
  TMR32_SetDivider(TMR32_Div_8);
8000194e:	450d                	li	a0,3
80001950:	3e29                	jal	8000146a <TMR32_SetDivider>
  TMR32_SetMode(TMR32_Mode_Capcom_Up);
80001952:	4505                	li	a0,1
80001954:	34ed                	jal	8000143e <TMR32_SetMode>
  uint32_t cmp = (SystemCoreClock / 8u) / 1000u; // 1 
80001956:	e101a703          	lw	a4,-496(gp) # 40000590 <SystemCoreClock>
8000195a:	6789                	lui	a5,0x2
8000195c:	f4078793          	addi	a5,a5,-192 # 1f40 <STACK_SIZE+0x1740>
80001960:	02f757b3          	divu	a5,a4,a5
80001964:	fef42623          	sw	a5,-20(s0)
  if (cmp == 0) cmp = 1;
80001968:	fec42783          	lw	a5,-20(s0)
8000196c:	e781                	bnez	a5,80001974 <tmr32_init+0x4a>
8000196e:	4785                	li	a5,1
80001970:	fef42623          	sw	a5,-20(s0)
  TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_0, cmp);
80001974:	fec42583          	lw	a1,-20(s0)
80001978:	4501                	li	a0,0
8000197a:	36d1                	jal	8000153e <TMR32_CAPCOM_SetComparator>
  TMR32_SetCounter(0);
8000197c:	4501                	li	a0,0
8000197e:	3691                	jal	800014c2 <TMR32_SetCounter>

  //     ()
  TMR32_ITCmd(TMR32_IT_TimerUpdate, ENABLE);
80001980:	4585                	li	a1,1
80001982:	4505                	li	a0,1
80001984:	3ea9                	jal	800014de <TMR32_ITCmd>

  //    PLIC
  PLIC_SetPriority(PLIC_TMR32_VECTNUM, 1);
80001986:	4585                	li	a1,1
80001988:	4519                	li	a0,6
8000198a:	987fe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_TMR32_VECTNUM, tmr32_irq_handler);
8000198e:	800027b7          	lui	a5,0x80002
80001992:	9b078613          	addi	a2,a5,-1616 # 800019b0 <__data_source_start+0xffffb434>
80001996:	4599                	li	a1,6
80001998:	4501                	li	a0,0
8000199a:	92bfe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_TMR32_VECTNUM);
8000199e:	4599                	li	a1,6
800019a0:	4501                	li	a0,0
800019a2:	999fe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
800019a6:	0001                	nop
800019a8:	40f2                	lw	ra,28(sp)
800019aa:	4462                	lw	s0,24(sp)
800019ac:	6105                	addi	sp,sp,32
800019ae:	8082                	ret

800019b0 <tmr32_irq_handler>:

static void tmr32_irq_handler(void)
{
800019b0:	1141                	addi	sp,sp,-16
800019b2:	c606                	sw	ra,12(sp)
800019b4:	c422                	sw	s0,8(sp)
800019b6:	0800                	addi	s0,sp,16
  //  ,  
  ms_ticks++;
800019b8:	ec81a783          	lw	a5,-312(gp) # 40000648 <ms_ticks>
800019bc:	00178713          	addi	a4,a5,1
800019c0:	ece1a423          	sw	a4,-312(gp) # 40000648 <ms_ticks>
  TMR32_ITClear(TMR32_IT_TimerUpdate);
800019c4:	4505                	li	a0,1
800019c6:	3e91                	jal	8000151a <TMR32_ITClear>
}
800019c8:	0001                	nop
800019ca:	40b2                	lw	ra,12(sp)
800019cc:	4422                	lw	s0,8(sp)
800019ce:	0141                	addi	sp,sp,16
800019d0:	8082                	ret

800019d2 <main>:



//-- Main ----------------------------------------------------------------------
int main(void)
{
800019d2:	7179                	addi	sp,sp,-48
800019d4:	d606                	sw	ra,44(sp)
800019d6:	d422                	sw	s0,40(sp)
800019d8:	1800                	addi	s0,sp,48
  periph_init();
800019da:	3bf1                	jal	800017b6 <periph_init>
  while(1)
  {

    if (rx_line_ready) {
800019dc:	ec41c783          	lbu	a5,-316(gp) # 40000644 <rx_line_ready>
800019e0:	0ff7f793          	zext.b	a5,a5
800019e4:	cbc1                	beqz	a5,80001a74 <main+0xa2>
      //     
      if (rx_idx < UBUFF_SIZE) {
800019e6:	ec01a703          	lw	a4,-320(gp) # 40000640 <rx_idx>
800019ea:	07f00793          	li	a5,127
800019ee:	00e7ea63          	bltu	a5,a4,80001a02 <main+0x30>
        rx_line_buf[rx_idx] = '\0';
800019f2:	ec01a783          	lw	a5,-320(gp) # 40000640 <rx_idx>
800019f6:	e4018713          	addi	a4,gp,-448 # 400005c0 <rx_line_buf>
800019fa:	97ba                	add	a5,a5,a4
800019fc:	00078023          	sb	zero,0(a5)
80001a00:	a029                	j	80001a0a <main+0x38>
      } else {
        rx_line_buf[UBUFF_SIZE - 1] = '\0';
80001a02:	e4018793          	addi	a5,gp,-448 # 400005c0 <rx_line_buf>
80001a06:	06078fa3          	sb	zero,127(a5)
      }

      // : clear     (ANSI)
      if (strcmp((const char*)rx_line_buf, "clear") == 0) {
80001a0a:	800067b7          	lui	a5,0x80006
80001a0e:	31078593          	addi	a1,a5,784 # 80006310 <__data_source_start+0xfffffd94>
80001a12:	e4018513          	addi	a0,gp,-448 # 400005c0 <rx_line_buf>
80001a16:	7ec040ef          	jal	ra,80006202 <strcmp>
80001a1a:	87aa                	mv	a5,a0
80001a1c:	eb81                	bnez	a5,80001a2c <main+0x5a>
        printf("\x1B[2J\x1B[H"); // \x1B[2J -  , \x1B[H -     
80001a1e:	800067b7          	lui	a5,0x80006
80001a22:	31878513          	addi	a0,a5,792 # 80006318 <__data_source_start+0xfffffd9c>
80001a26:	bf4ff0ef          	jal	ra,80000e1a <printf>
80001a2a:	a089                	j	80001a6c <main+0x9a>
      } else {
        //   : 
        for (uint32_t i = 0; i < rx_idx; i++) {
80001a2c:	fe042623          	sw	zero,-20(s0)
80001a30:	a015                	j	80001a54 <main+0x82>
          retarget_put_char(rx_line_buf[i]);
80001a32:	e4018713          	addi	a4,gp,-448 # 400005c0 <rx_line_buf>
80001a36:	fec42783          	lw	a5,-20(s0)
80001a3a:	97ba                	add	a5,a5,a4
80001a3c:	0007c783          	lbu	a5,0(a5)
80001a40:	0ff7f793          	zext.b	a5,a5
80001a44:	853e                	mv	a0,a5
80001a46:	e9aff0ef          	jal	ra,800010e0 <retarget_put_char>
        for (uint32_t i = 0; i < rx_idx; i++) {
80001a4a:	fec42783          	lw	a5,-20(s0)
80001a4e:	0785                	addi	a5,a5,1
80001a50:	fef42623          	sw	a5,-20(s0)
80001a54:	ec01a783          	lw	a5,-320(gp) # 40000640 <rx_idx>
80001a58:	fec42703          	lw	a4,-20(s0)
80001a5c:	fcf76be3          	bltu	a4,a5,80001a32 <main+0x60>
        }
        retarget_put_char('\r');
80001a60:	4535                	li	a0,13
80001a62:	e7eff0ef          	jal	ra,800010e0 <retarget_put_char>
        retarget_put_char('\n');
80001a66:	4529                	li	a0,10
80001a68:	e78ff0ef          	jal	ra,800010e0 <retarget_put_char>
      }

      rx_idx = 0;
80001a6c:	ec01a023          	sw	zero,-320(gp) # 40000640 <rx_idx>
      rx_line_ready = 0;
80001a70:	ec018223          	sb	zero,-316(gp) # 40000644 <rx_line_ready>
    }

    // :   LED    ( 1->0)
    uint8_t btn_now = GPIO_ReadBit(GPIOA, GPIO_Pin_1) ? 1 : 0;
80001a74:	4589                	li	a1,2
80001a76:	28000537          	lui	a0,0x28000
80001a7a:	34fd                	jal	80001568 <GPIO_ReadBit>
80001a7c:	87aa                	mv	a5,a0
80001a7e:	00f037b3          	snez	a5,a5
80001a82:	0ff7f793          	zext.b	a5,a5
80001a86:	fef405a3          	sb	a5,-21(s0)
    //    1  
    static uint32_t last_event_ms = 0;
    const uint32_t debounce_ms = 30;
80001a8a:	47f9                	li	a5,30
80001a8c:	fef42223          	sw	a5,-28(s0)

    if (!pressed_lock) {
80001a90:	ec61c783          	lbu	a5,-314(gp) # 40000646 <pressed_lock>
80001a94:	e3d9                	bnez	a5,80001b1a <main+0x148>
      if (prev_btn_state == 1 && btn_now == 0) {
80001a96:	8801c703          	lbu	a4,-1920(gp) # 40000000 <prev_btn_state>
80001a9a:	4785                	li	a5,1
80001a9c:	0af71b63          	bne	a4,a5,80001b52 <main+0x180>
80001aa0:	feb44783          	lbu	a5,-21(s0)
80001aa4:	e7dd                	bnez	a5,80001b52 <main+0x180>
        uint32_t now = ms_ticks;
80001aa6:	ec81a783          	lw	a5,-312(gp) # 40000648 <ms_ticks>
80001aaa:	fcf42e23          	sw	a5,-36(s0)
        if ((now - last_event_ms) >= debounce_ms) {
80001aae:	ecc1a783          	lw	a5,-308(gp) # 4000064c <last_event_ms.0>
80001ab2:	fdc42703          	lw	a4,-36(s0)
80001ab6:	40f707b3          	sub	a5,a4,a5
80001aba:	fe442703          	lw	a4,-28(s0)
80001abe:	08e7ea63          	bltu	a5,a4,80001b52 <main+0x180>
          led_state ^= 1u; //   
80001ac2:	ec51c783          	lbu	a5,-315(gp) # 40000645 <led_state>
80001ac6:	0ff7f793          	zext.b	a5,a5
80001aca:	0017c793          	xori	a5,a5,1
80001ace:	0ff7f713          	zext.b	a4,a5
80001ad2:	ece182a3          	sb	a4,-315(gp) # 40000645 <led_state>
          if (led_state) {
80001ad6:	ec51c783          	lbu	a5,-315(gp) # 40000645 <led_state>
80001ada:	0ff7f793          	zext.b	a5,a5
80001ade:	cf81                	beqz	a5,80001af6 <main+0x124>
            GPIO_SetBits(GPIOA, GPIO_Pin_0);
80001ae0:	4585                	li	a1,1
80001ae2:	28000537          	lui	a0,0x28000
80001ae6:	3475                	jal	80001592 <GPIO_SetBits>
            printf("LED ON\r\n");
80001ae8:	800067b7          	lui	a5,0x80006
80001aec:	32078513          	addi	a0,a5,800 # 80006320 <__data_source_start+0xfffffda4>
80001af0:	bccff0ef          	jal	ra,80000ebc <puts>
80001af4:	a819                	j	80001b0a <main+0x138>
          } else {
            GPIO_ClearBits(GPIOA, GPIO_Pin_0);
80001af6:	4585                	li	a1,1
80001af8:	28000537          	lui	a0,0x28000
80001afc:	3c5d                	jal	800015b2 <GPIO_ClearBits>
            printf("LED OFF\r\n");
80001afe:	800067b7          	lui	a5,0x80006
80001b02:	32878513          	addi	a0,a5,808 # 80006328 <__data_source_start+0xfffffdac>
80001b06:	bb6ff0ef          	jal	ra,80000ebc <puts>
          }
          pressed_lock = 1;
80001b0a:	4705                	li	a4,1
80001b0c:	ece18323          	sb	a4,-314(gp) # 40000646 <pressed_lock>
          last_event_ms = now;
80001b10:	fdc42703          	lw	a4,-36(s0)
80001b14:	ece1a623          	sw	a4,-308(gp) # 4000064c <last_event_ms.0>
80001b18:	a82d                	j	80001b52 <main+0x180>
        }
      }
    } else {
      if (prev_btn_state == 0 && btn_now == 1) {
80001b1a:	8801c783          	lbu	a5,-1920(gp) # 40000000 <prev_btn_state>
80001b1e:	eb95                	bnez	a5,80001b52 <main+0x180>
80001b20:	feb44703          	lbu	a4,-21(s0)
80001b24:	4785                	li	a5,1
80001b26:	02f71663          	bne	a4,a5,80001b52 <main+0x180>
        uint32_t now = ms_ticks;
80001b2a:	ec81a783          	lw	a5,-312(gp) # 40000648 <ms_ticks>
80001b2e:	fef42023          	sw	a5,-32(s0)
        if ((now - last_event_ms) >= debounce_ms) {
80001b32:	ecc1a783          	lw	a5,-308(gp) # 4000064c <last_event_ms.0>
80001b36:	fe042703          	lw	a4,-32(s0)
80001b3a:	40f707b3          	sub	a5,a4,a5
80001b3e:	fe442703          	lw	a4,-28(s0)
80001b42:	00e7e863          	bltu	a5,a4,80001b52 <main+0x180>
          pressed_lock = 0;
80001b46:	ec018323          	sb	zero,-314(gp) # 40000646 <pressed_lock>
          last_event_ms = now;
80001b4a:	fe042703          	lw	a4,-32(s0)
80001b4e:	ece1a623          	sw	a4,-308(gp) # 4000064c <last_event_ms.0>
        }
      }
    }
    prev_btn_state = btn_now;
80001b52:	feb44703          	lbu	a4,-21(s0)
80001b56:	88e18023          	sb	a4,-1920(gp) # 40000000 <prev_btn_state>
  {
80001b5a:	b549                	j	800019dc <main+0xa>

80001b5c <delay_debounce>:

  return 0;
}

//     
static void delay_debounce(void) {
80001b5c:	1101                	addi	sp,sp,-32
80001b5e:	ce22                	sw	s0,28(sp)
80001b60:	1000                	addi	s0,sp,32
  for (volatile uint32_t i = 0; i < 50000; i++) {
80001b62:	fe042623          	sw	zero,-20(s0)
80001b66:	a039                	j	80001b74 <delay_debounce+0x18>
    __asm volatile("nop");
80001b68:	0001                	nop
  for (volatile uint32_t i = 0; i < 50000; i++) {
80001b6a:	fec42783          	lw	a5,-20(s0)
80001b6e:	0785                	addi	a5,a5,1
80001b70:	fef42623          	sw	a5,-20(s0)
80001b74:	fec42703          	lw	a4,-20(s0)
80001b78:	67b1                	lui	a5,0xc
80001b7a:	34f78793          	addi	a5,a5,847 # c34f <STACK_SIZE+0xbb4f>
80001b7e:	fee7f5e3          	bgeu	a5,a4,80001b68 <delay_debounce+0xc>
  }
80001b82:	0001                	nop
80001b84:	0001                	nop
80001b86:	4472                	lw	s0,28(sp)
80001b88:	6105                	addi	sp,sp,32
80001b8a:	8082                	ret

80001b8c <ccitt_crc16_update>:
0xef1f,0xff3e,0xcf5d,0xdf7c,0xaf9b,0xbfba,0x8fd9,0x9ff8,
0x6e17,0x7e36,0x4e55,0x5e74,0x2e93,0x3eb2,0x0ed1,0x1ef0
};

uint16_t ccitt_crc16_update(uint16_t crc, uint8_t byte)
{
80001b8c:	1101                	addi	sp,sp,-32
80001b8e:	ce22                	sw	s0,28(sp)
80001b90:	1000                	addi	s0,sp,32
80001b92:	87aa                	mv	a5,a0
80001b94:	872e                	mv	a4,a1
80001b96:	fef41723          	sh	a5,-18(s0)
80001b9a:	87ba                	mv	a5,a4
80001b9c:	fef406a3          	sb	a5,-19(s0)
	crc = (crc << 8) ^ crc_table[((crc >> 8) ^ byte) & 0x00FF];
80001ba0:	fee45783          	lhu	a5,-18(s0)
80001ba4:	07a2                	slli	a5,a5,0x8
80001ba6:	01079713          	slli	a4,a5,0x10
80001baa:	8741                	srai	a4,a4,0x10
80001bac:	fee45783          	lhu	a5,-18(s0)
80001bb0:	83a1                	srli	a5,a5,0x8
80001bb2:	07c2                	slli	a5,a5,0x10
80001bb4:	83c1                	srli	a5,a5,0x10
80001bb6:	86be                	mv	a3,a5
80001bb8:	fed44783          	lbu	a5,-19(s0)
80001bbc:	8fb5                	xor	a5,a5,a3
80001bbe:	0ff7f793          	zext.b	a5,a5
80001bc2:	800066b7          	lui	a3,0x80006
80001bc6:	34068693          	addi	a3,a3,832 # 80006340 <__data_source_start+0xfffffdc4>
80001bca:	0786                	slli	a5,a5,0x1
80001bcc:	97b6                	add	a5,a5,a3
80001bce:	0007d783          	lhu	a5,0(a5)
80001bd2:	07c2                	slli	a5,a5,0x10
80001bd4:	87c1                	srai	a5,a5,0x10
80001bd6:	8fb9                	xor	a5,a5,a4
80001bd8:	07c2                	slli	a5,a5,0x10
80001bda:	87c1                	srai	a5,a5,0x10
80001bdc:	fef41723          	sh	a5,-18(s0)
	return crc;
80001be0:	fee45783          	lhu	a5,-18(s0)
}
80001be4:	853e                	mv	a0,a5
80001be6:	4472                	lw	s0,28(sp)
80001be8:	6105                	addi	sp,sp,32
80001bea:	8082                	ret

80001bec <ccitt_crc16_calc>:

uint16_t ccitt_crc16_calc(uint16_t initcrc, const uint8_t *data, uint16_t len)
{
80001bec:	7179                	addi	sp,sp,-48
80001bee:	d622                	sw	s0,44(sp)
80001bf0:	1800                	addi	s0,sp,48
80001bf2:	87aa                	mv	a5,a0
80001bf4:	fcb42c23          	sw	a1,-40(s0)
80001bf8:	8732                	mv	a4,a2
80001bfa:	fcf41f23          	sh	a5,-34(s0)
80001bfe:	87ba                	mv	a5,a4
80001c00:	fcf41e23          	sh	a5,-36(s0)
	uint16_t crc = initcrc;
80001c04:	fde45783          	lhu	a5,-34(s0)
80001c08:	fef41723          	sh	a5,-18(s0)
	for (uint16_t i = 0; i < len; i++) {
80001c0c:	fe041623          	sh	zero,-20(s0)
80001c10:	a899                	j	80001c66 <ccitt_crc16_calc+0x7a>
		crc = (crc << 8) ^ crc_table[((crc >> 8) ^ data[i]) & 0x00FF];
80001c12:	fee45783          	lhu	a5,-18(s0)
80001c16:	07a2                	slli	a5,a5,0x8
80001c18:	01079713          	slli	a4,a5,0x10
80001c1c:	8741                	srai	a4,a4,0x10
80001c1e:	fee45783          	lhu	a5,-18(s0)
80001c22:	83a1                	srli	a5,a5,0x8
80001c24:	07c2                	slli	a5,a5,0x10
80001c26:	83c1                	srli	a5,a5,0x10
80001c28:	863e                	mv	a2,a5
80001c2a:	fec45783          	lhu	a5,-20(s0)
80001c2e:	fd842683          	lw	a3,-40(s0)
80001c32:	97b6                	add	a5,a5,a3
80001c34:	0007c783          	lbu	a5,0(a5)
80001c38:	8fb1                	xor	a5,a5,a2
80001c3a:	0ff7f793          	zext.b	a5,a5
80001c3e:	800066b7          	lui	a3,0x80006
80001c42:	34068693          	addi	a3,a3,832 # 80006340 <__data_source_start+0xfffffdc4>
80001c46:	0786                	slli	a5,a5,0x1
80001c48:	97b6                	add	a5,a5,a3
80001c4a:	0007d783          	lhu	a5,0(a5)
80001c4e:	07c2                	slli	a5,a5,0x10
80001c50:	87c1                	srai	a5,a5,0x10
80001c52:	8fb9                	xor	a5,a5,a4
80001c54:	07c2                	slli	a5,a5,0x10
80001c56:	87c1                	srai	a5,a5,0x10
80001c58:	fef41723          	sh	a5,-18(s0)
	for (uint16_t i = 0; i < len; i++) {
80001c5c:	fec45783          	lhu	a5,-20(s0)
80001c60:	0785                	addi	a5,a5,1
80001c62:	fef41623          	sh	a5,-20(s0)
80001c66:	fec45703          	lhu	a4,-20(s0)
80001c6a:	fdc45783          	lhu	a5,-36(s0)
80001c6e:	faf762e3          	bltu	a4,a5,80001c12 <ccitt_crc16_calc+0x26>
	}
	return crc;
80001c72:	fee45783          	lhu	a5,-18(s0)
}
80001c76:	853e                	mv	a0,a5
80001c78:	5432                	lw	s0,44(sp)
80001c7a:	6145                	addi	sp,sp,48
80001c7c:	8082                	ret

80001c7e <osdp_crc_is_ok>:

int osdp_crc_is_ok(const uint8_t *data, uint16_t len)
{
80001c7e:	7179                	addi	sp,sp,-48
80001c80:	d606                	sw	ra,44(sp)
80001c82:	d422                	sw	s0,40(sp)
80001c84:	1800                	addi	s0,sp,48
80001c86:	fca42e23          	sw	a0,-36(s0)
80001c8a:	87ae                	mv	a5,a1
80001c8c:	fcf41d23          	sh	a5,-38(s0)
	if (len < 2) return 0;
80001c90:	fda45703          	lhu	a4,-38(s0)
80001c94:	4785                	li	a5,1
80001c96:	00e7e463          	bltu	a5,a4,80001c9e <osdp_crc_is_ok+0x20>
80001c9a:	4781                	li	a5,0
80001c9c:	a0ad                	j	80001d06 <osdp_crc_is_ok+0x88>
	uint16_t src_crc = ((uint16_t)data[len - 1] << 8) | data[len - 2];
80001c9e:	fda45783          	lhu	a5,-38(s0)
80001ca2:	17fd                	addi	a5,a5,-1
80001ca4:	fdc42703          	lw	a4,-36(s0)
80001ca8:	97ba                	add	a5,a5,a4
80001caa:	0007c783          	lbu	a5,0(a5)
80001cae:	07a2                	slli	a5,a5,0x8
80001cb0:	01079713          	slli	a4,a5,0x10
80001cb4:	8741                	srai	a4,a4,0x10
80001cb6:	fda45783          	lhu	a5,-38(s0)
80001cba:	17f9                	addi	a5,a5,-2
80001cbc:	fdc42683          	lw	a3,-36(s0)
80001cc0:	97b6                	add	a5,a5,a3
80001cc2:	0007c783          	lbu	a5,0(a5)
80001cc6:	07c2                	slli	a5,a5,0x10
80001cc8:	87c1                	srai	a5,a5,0x10
80001cca:	8fd9                	or	a5,a5,a4
80001ccc:	07c2                	slli	a5,a5,0x10
80001cce:	87c1                	srai	a5,a5,0x10
80001cd0:	fef41723          	sh	a5,-18(s0)
	uint16_t calc = ccitt_crc16_calc(OSDP_INIT_CRC16, data, (uint16_t)(len - 2));
80001cd4:	fda45783          	lhu	a5,-38(s0)
80001cd8:	17f9                	addi	a5,a5,-2
80001cda:	07c2                	slli	a5,a5,0x10
80001cdc:	83c1                	srli	a5,a5,0x10
80001cde:	863e                	mv	a2,a5
80001ce0:	fdc42583          	lw	a1,-36(s0)
80001ce4:	6789                	lui	a5,0x2
80001ce6:	d0f78513          	addi	a0,a5,-753 # 1d0f <STACK_SIZE+0x150f>
80001cea:	3709                	jal	80001bec <ccitt_crc16_calc>
80001cec:	87aa                	mv	a5,a0
80001cee:	fef41623          	sh	a5,-20(s0)
	return (src_crc == calc) ? 1 : 0;
80001cf2:	fee45703          	lhu	a4,-18(s0)
80001cf6:	fec45783          	lhu	a5,-20(s0)
80001cfa:	40f707b3          	sub	a5,a4,a5
80001cfe:	0017b793          	seqz	a5,a5
80001d02:	0ff7f793          	zext.b	a5,a5
}
80001d06:	853e                	mv	a0,a5
80001d08:	50b2                	lw	ra,44(sp)
80001d0a:	5422                	lw	s0,40(sp)
80001d0c:	6145                	addi	sp,sp,48
80001d0e:	8082                	ret

80001d10 <osdp_send_blocking>:
static uint16_t   rx_expected_len = 0;
static uint16_t   rx_pos = 0;
static uint8_t    rx_buf[256];

static void osdp_send_blocking(const uint8_t *data, uint16_t len)
{
80001d10:	7179                	addi	sp,sp,-48
80001d12:	d622                	sw	s0,44(sp)
80001d14:	1800                	addi	s0,sp,48
80001d16:	fca42e23          	sw	a0,-36(s0)
80001d1a:	87ae                	mv	a5,a1
80001d1c:	fcf41d23          	sh	a5,-38(s0)
	//    RS-485      
	for (uint16_t i = 0; i < len; i++) {
80001d20:	fe041723          	sh	zero,-18(s0)
80001d24:	a815                	j	80001d58 <osdp_send_blocking+0x48>
		while (RETARGET_UART->FR_bit.TXFF) { }
80001d26:	0001                	nop
80001d28:	300077b7          	lui	a5,0x30007
80001d2c:	4f9c                	lw	a5,24(a5)
80001d2e:	8395                	srli	a5,a5,0x5
80001d30:	8b85                	andi	a5,a5,1
80001d32:	0ff7f793          	zext.b	a5,a5
80001d36:	fbed                	bnez	a5,80001d28 <osdp_send_blocking+0x18>
		RETARGET_UART->DR_bit.DATA = data[i];
80001d38:	fee45783          	lhu	a5,-18(s0)
80001d3c:	fdc42703          	lw	a4,-36(s0)
80001d40:	973e                	add	a4,a4,a5
80001d42:	300077b7          	lui	a5,0x30007
80001d46:	00074703          	lbu	a4,0(a4)
80001d4a:	00e78023          	sb	a4,0(a5) # 30007000 <STACK_SIZE+0x30006800>
	for (uint16_t i = 0; i < len; i++) {
80001d4e:	fee45783          	lhu	a5,-18(s0)
80001d52:	0785                	addi	a5,a5,1
80001d54:	fef41723          	sh	a5,-18(s0)
80001d58:	fee45703          	lhu	a4,-18(s0)
80001d5c:	fda45783          	lhu	a5,-38(s0)
80001d60:	fcf763e3          	bltu	a4,a5,80001d26 <osdp_send_blocking+0x16>
	}
	//   
	while (!RETARGET_UART->FR_bit.TXFE) { }
80001d64:	0001                	nop
80001d66:	300077b7          	lui	a5,0x30007
80001d6a:	4f9c                	lw	a5,24(a5)
80001d6c:	839d                	srli	a5,a5,0x7
80001d6e:	8b85                	andi	a5,a5,1
80001d70:	0ff7f793          	zext.b	a5,a5
80001d74:	dbed                	beqz	a5,80001d66 <osdp_send_blocking+0x56>
}
80001d76:	0001                	nop
80001d78:	0001                	nop
80001d7a:	5432                	lw	s0,44(sp)
80001d7c:	6145                	addi	sp,sp,48
80001d7e:	8082                	ret

80001d80 <osdp_build_and_send_ack>:

static void osdp_build_and_send_ack(uint8_t seq)
{
80001d80:	7139                	addi	sp,sp,-64
80001d82:	de06                	sw	ra,60(sp)
80001d84:	dc22                	sw	s0,56(sp)
80001d86:	0080                	addi	s0,sp,64
80001d88:	87aa                	mv	a5,a0
80001d8a:	fcf407a3          	sb	a5,-49(s0)
	uint8_t tx[16];
	uint16_t dlen = 8; // header(5) + reply(1) + crc(2)
80001d8e:	47a1                	li	a5,8
80001d90:	fef41723          	sh	a5,-18(s0)
	uint16_t crc;
	uint16_t i = 0;
80001d94:	fe041623          	sh	zero,-20(s0)
	// SOM
	tx[i++] = OSDP_SOM;
80001d98:	fec45783          	lhu	a5,-20(s0)
80001d9c:	00178713          	addi	a4,a5,1 # 30007001 <STACK_SIZE+0x30006801>
80001da0:	fee41623          	sh	a4,-20(s0)
80001da4:	17c1                	addi	a5,a5,-16
80001da6:	97a2                	add	a5,a5,s0
80001da8:	05300713          	li	a4,83
80001dac:	fee78423          	sb	a4,-24(a5)
	// ADDR (MSB=1  )
	tx[i++] = (uint8_t)(g_addr | 0x80);
80001db0:	8811c703          	lbu	a4,-1919(gp) # 40000001 <g_addr>
80001db4:	fec45783          	lhu	a5,-20(s0)
80001db8:	00178693          	addi	a3,a5,1
80001dbc:	fed41623          	sh	a3,-20(s0)
80001dc0:	f8076713          	ori	a4,a4,-128
80001dc4:	0ff77713          	zext.b	a4,a4
80001dc8:	17c1                	addi	a5,a5,-16
80001dca:	97a2                	add	a5,a5,s0
80001dcc:	fee78423          	sb	a4,-24(a5)
	// LEN LSB/MSB
	tx[i++] = (uint8_t)(dlen & 0xFF);
80001dd0:	fec45783          	lhu	a5,-20(s0)
80001dd4:	00178713          	addi	a4,a5,1
80001dd8:	fee41623          	sh	a4,-20(s0)
80001ddc:	fee45703          	lhu	a4,-18(s0)
80001de0:	0ff77713          	zext.b	a4,a4
80001de4:	17c1                	addi	a5,a5,-16
80001de6:	97a2                	add	a5,a5,s0
80001de8:	fee78423          	sb	a4,-24(a5)
	tx[i++] = (uint8_t)((dlen >> 8) & 0xFF);
80001dec:	fee45783          	lhu	a5,-18(s0)
80001df0:	83a1                	srli	a5,a5,0x8
80001df2:	01079693          	slli	a3,a5,0x10
80001df6:	82c1                	srli	a3,a3,0x10
80001df8:	fec45783          	lhu	a5,-20(s0)
80001dfc:	00178713          	addi	a4,a5,1
80001e00:	fee41623          	sh	a4,-20(s0)
80001e04:	0ff6f713          	zext.b	a4,a3
80001e08:	17c1                	addi	a5,a5,-16
80001e0a:	97a2                	add	a5,a5,s0
80001e0c:	fee78423          	sb	a4,-24(a5)
	// CTRL:   seq, CRC- 
	tx[i++] = (uint8_t)((seq & 0x03) | 0x04);
80001e10:	fcf40783          	lb	a5,-49(s0)
80001e14:	8b8d                	andi	a5,a5,3
80001e16:	07e2                	slli	a5,a5,0x18
80001e18:	87e1                	srai	a5,a5,0x18
80001e1a:	0047e793          	ori	a5,a5,4
80001e1e:	01879693          	slli	a3,a5,0x18
80001e22:	86e1                	srai	a3,a3,0x18
80001e24:	fec45783          	lhu	a5,-20(s0)
80001e28:	00178713          	addi	a4,a5,1
80001e2c:	fee41623          	sh	a4,-20(s0)
80001e30:	0ff6f713          	zext.b	a4,a3
80001e34:	17c1                	addi	a5,a5,-16
80001e36:	97a2                	add	a5,a5,s0
80001e38:	fee78423          	sb	a4,-24(a5)
	// REPLY
	tx[i++] = osdp_ACK;
80001e3c:	fec45783          	lhu	a5,-20(s0)
80001e40:	00178713          	addi	a4,a5,1
80001e44:	fee41623          	sh	a4,-20(s0)
80001e48:	17c1                	addi	a5,a5,-16
80001e4a:	97a2                	add	a5,a5,s0
80001e4c:	04000713          	li	a4,64
80001e50:	fee78423          	sb	a4,-24(a5)
	// CRC16
	crc = ccitt_crc16_calc(OSDP_INIT_CRC16, tx, (uint16_t)(i));
80001e54:	fec45703          	lhu	a4,-20(s0)
80001e58:	fd840793          	addi	a5,s0,-40
80001e5c:	863a                	mv	a2,a4
80001e5e:	85be                	mv	a1,a5
80001e60:	6789                	lui	a5,0x2
80001e62:	d0f78513          	addi	a0,a5,-753 # 1d0f <STACK_SIZE+0x150f>
80001e66:	3359                	jal	80001bec <ccitt_crc16_calc>
80001e68:	87aa                	mv	a5,a0
80001e6a:	fef41523          	sh	a5,-22(s0)
	tx[i++] = (uint8_t)(crc & 0xFF);
80001e6e:	fec45783          	lhu	a5,-20(s0)
80001e72:	00178713          	addi	a4,a5,1
80001e76:	fee41623          	sh	a4,-20(s0)
80001e7a:	fea45703          	lhu	a4,-22(s0)
80001e7e:	0ff77713          	zext.b	a4,a4
80001e82:	17c1                	addi	a5,a5,-16
80001e84:	97a2                	add	a5,a5,s0
80001e86:	fee78423          	sb	a4,-24(a5)
	tx[i++] = (uint8_t)((crc >> 8) & 0xFF);
80001e8a:	fea45783          	lhu	a5,-22(s0)
80001e8e:	83a1                	srli	a5,a5,0x8
80001e90:	01079693          	slli	a3,a5,0x10
80001e94:	82c1                	srli	a3,a3,0x10
80001e96:	fec45783          	lhu	a5,-20(s0)
80001e9a:	00178713          	addi	a4,a5,1
80001e9e:	fee41623          	sh	a4,-20(s0)
80001ea2:	0ff6f713          	zext.b	a4,a3
80001ea6:	17c1                	addi	a5,a5,-16
80001ea8:	97a2                	add	a5,a5,s0
80001eaa:	fee78423          	sb	a4,-24(a5)
	osdp_send_blocking(tx, (uint16_t)i);
80001eae:	fec45703          	lhu	a4,-20(s0)
80001eb2:	fd840793          	addi	a5,s0,-40
80001eb6:	85ba                	mv	a1,a4
80001eb8:	853e                	mv	a0,a5
80001eba:	3d99                	jal	80001d10 <osdp_send_blocking>
}
80001ebc:	0001                	nop
80001ebe:	50f2                	lw	ra,60(sp)
80001ec0:	5462                	lw	s0,56(sp)
80001ec2:	6121                	addi	sp,sp,64
80001ec4:	8082                	ret

80001ec6 <osdp_build_and_send_pdid>:

static void osdp_build_and_send_pdid(uint8_t seq)
{
80001ec6:	7119                	addi	sp,sp,-128
80001ec8:	de86                	sw	ra,124(sp)
80001eca:	dca2                	sw	s0,120(sp)
80001ecc:	0100                	addi	s0,sp,128
80001ece:	87aa                	mv	a5,a0
80001ed0:	f8f407a3          	sb	a5,-113(s0)
	uint8_t tx[64];
	uint16_t i = 0;
80001ed4:	fe041723          	sh	zero,-18(s0)
	// Payload PDID: 3 (Vendor), 1 (Model), 1 (Version), 4 (Serial), 3 (FW ver)
	uint8_t pdid[14] = {
80001ed8:	800067b7          	lui	a5,0x80006
80001edc:	54078793          	addi	a5,a5,1344 # 80006540 <__data_source_start+0xffffffc4>
80001ee0:	4390                	lw	a2,0(a5)
80001ee2:	43d4                	lw	a3,4(a5)
80001ee4:	4798                	lw	a4,8(a5)
80001ee6:	f8c42c23          	sw	a2,-104(s0)
80001eea:	f8d42e23          	sw	a3,-100(s0)
80001eee:	fae42023          	sw	a4,-96(s0)
80001ef2:	00c7c783          	lbu	a5,12(a5)
80001ef6:	faf40223          	sb	a5,-92(s0)
80001efa:	fa0402a3          	sb	zero,-91(s0)
		1,           // 
		1,           // 
		0x12,0x34,0x56,0x78, // 
		1,0,0       // FW: 1.0.0
	};
	uint16_t dlen = (uint16_t)(8 + sizeof(pdid));
80001efe:	47d9                	li	a5,22
80001f00:	fef41623          	sh	a5,-20(s0)
	uint16_t crc;
	// Header
	tx[i++] = OSDP_SOM;
80001f04:	fee45783          	lhu	a5,-18(s0)
80001f08:	00178713          	addi	a4,a5,1
80001f0c:	fee41723          	sh	a4,-18(s0)
80001f10:	17c1                	addi	a5,a5,-16
80001f12:	97a2                	add	a5,a5,s0
80001f14:	05300713          	li	a4,83
80001f18:	fae78c23          	sb	a4,-72(a5)
	tx[i++] = (uint8_t)(g_addr | 0x80);
80001f1c:	8811c703          	lbu	a4,-1919(gp) # 40000001 <g_addr>
80001f20:	fee45783          	lhu	a5,-18(s0)
80001f24:	00178693          	addi	a3,a5,1
80001f28:	fed41723          	sh	a3,-18(s0)
80001f2c:	f8076713          	ori	a4,a4,-128
80001f30:	0ff77713          	zext.b	a4,a4
80001f34:	17c1                	addi	a5,a5,-16
80001f36:	97a2                	add	a5,a5,s0
80001f38:	fae78c23          	sb	a4,-72(a5)
	tx[i++] = (uint8_t)(dlen & 0xFF);
80001f3c:	fee45783          	lhu	a5,-18(s0)
80001f40:	00178713          	addi	a4,a5,1
80001f44:	fee41723          	sh	a4,-18(s0)
80001f48:	fec45703          	lhu	a4,-20(s0)
80001f4c:	0ff77713          	zext.b	a4,a4
80001f50:	17c1                	addi	a5,a5,-16
80001f52:	97a2                	add	a5,a5,s0
80001f54:	fae78c23          	sb	a4,-72(a5)
	tx[i++] = (uint8_t)((dlen >> 8) & 0xFF);
80001f58:	fec45783          	lhu	a5,-20(s0)
80001f5c:	83a1                	srli	a5,a5,0x8
80001f5e:	01079693          	slli	a3,a5,0x10
80001f62:	82c1                	srli	a3,a3,0x10
80001f64:	fee45783          	lhu	a5,-18(s0)
80001f68:	00178713          	addi	a4,a5,1
80001f6c:	fee41723          	sh	a4,-18(s0)
80001f70:	0ff6f713          	zext.b	a4,a3
80001f74:	17c1                	addi	a5,a5,-16
80001f76:	97a2                	add	a5,a5,s0
80001f78:	fae78c23          	sb	a4,-72(a5)
	tx[i++] = (uint8_t)((seq & 0x03) | 0x04);
80001f7c:	f8f40783          	lb	a5,-113(s0)
80001f80:	8b8d                	andi	a5,a5,3
80001f82:	07e2                	slli	a5,a5,0x18
80001f84:	87e1                	srai	a5,a5,0x18
80001f86:	0047e793          	ori	a5,a5,4
80001f8a:	01879693          	slli	a3,a5,0x18
80001f8e:	86e1                	srai	a3,a3,0x18
80001f90:	fee45783          	lhu	a5,-18(s0)
80001f94:	00178713          	addi	a4,a5,1
80001f98:	fee41723          	sh	a4,-18(s0)
80001f9c:	0ff6f713          	zext.b	a4,a3
80001fa0:	17c1                	addi	a5,a5,-16
80001fa2:	97a2                	add	a5,a5,s0
80001fa4:	fae78c23          	sb	a4,-72(a5)
	// Reply code
	tx[i++] = osdp_PDID;
80001fa8:	fee45783          	lhu	a5,-18(s0)
80001fac:	00178713          	addi	a4,a5,1
80001fb0:	fee41723          	sh	a4,-18(s0)
80001fb4:	17c1                	addi	a5,a5,-16
80001fb6:	97a2                	add	a5,a5,s0
80001fb8:	04500713          	li	a4,69
80001fbc:	fae78c23          	sb	a4,-72(a5)
	// Data
	memcpy(&tx[i], pdid, sizeof(pdid));
80001fc0:	fee45783          	lhu	a5,-18(s0)
80001fc4:	fa840713          	addi	a4,s0,-88
80001fc8:	97ba                	add	a5,a5,a4
80001fca:	86be                	mv	a3,a5
80001fcc:	f9840793          	addi	a5,s0,-104
80001fd0:	4739                	li	a4,14
80001fd2:	863a                	mv	a2,a4
80001fd4:	85be                	mv	a1,a5
80001fd6:	8536                	mv	a0,a3
80001fd8:	204040ef          	jal	ra,800061dc <memcpy>
	i += (uint16_t)sizeof(pdid);
80001fdc:	fee45783          	lhu	a5,-18(s0)
80001fe0:	07b9                	addi	a5,a5,14
80001fe2:	fef41723          	sh	a5,-18(s0)
	// CRC
	crc = ccitt_crc16_calc(OSDP_INIT_CRC16, tx, i);
80001fe6:	fee45703          	lhu	a4,-18(s0)
80001fea:	fa840793          	addi	a5,s0,-88
80001fee:	863a                	mv	a2,a4
80001ff0:	85be                	mv	a1,a5
80001ff2:	6789                	lui	a5,0x2
80001ff4:	d0f78513          	addi	a0,a5,-753 # 1d0f <STACK_SIZE+0x150f>
80001ff8:	3ed5                	jal	80001bec <ccitt_crc16_calc>
80001ffa:	87aa                	mv	a5,a0
80001ffc:	fef41523          	sh	a5,-22(s0)
	tx[i++] = (uint8_t)(crc & 0xFF);
80002000:	fee45783          	lhu	a5,-18(s0)
80002004:	00178713          	addi	a4,a5,1
80002008:	fee41723          	sh	a4,-18(s0)
8000200c:	fea45703          	lhu	a4,-22(s0)
80002010:	0ff77713          	zext.b	a4,a4
80002014:	17c1                	addi	a5,a5,-16
80002016:	97a2                	add	a5,a5,s0
80002018:	fae78c23          	sb	a4,-72(a5)
	tx[i++] = (uint8_t)((crc >> 8) & 0xFF);
8000201c:	fea45783          	lhu	a5,-22(s0)
80002020:	83a1                	srli	a5,a5,0x8
80002022:	01079693          	slli	a3,a5,0x10
80002026:	82c1                	srli	a3,a3,0x10
80002028:	fee45783          	lhu	a5,-18(s0)
8000202c:	00178713          	addi	a4,a5,1
80002030:	fee41723          	sh	a4,-18(s0)
80002034:	0ff6f713          	zext.b	a4,a3
80002038:	17c1                	addi	a5,a5,-16
8000203a:	97a2                	add	a5,a5,s0
8000203c:	fae78c23          	sb	a4,-72(a5)
	osdp_send_blocking(tx, i);
80002040:	fee45703          	lhu	a4,-18(s0)
80002044:	fa840793          	addi	a5,s0,-88
80002048:	85ba                	mv	a1,a4
8000204a:	853e                	mv	a0,a5
8000204c:	31d1                	jal	80001d10 <osdp_send_blocking>
}
8000204e:	0001                	nop
80002050:	50f6                	lw	ra,124(sp)
80002052:	5466                	lw	s0,120(sp)
80002054:	6109                	addi	sp,sp,128
80002056:	8082                	ret

80002058 <osdp_init>:

void osdp_init(uint8_t device_address)
{
80002058:	1101                	addi	sp,sp,-32
8000205a:	ce22                	sw	s0,28(sp)
8000205c:	1000                	addi	s0,sp,32
8000205e:	87aa                	mv	a5,a0
80002060:	fef407a3          	sb	a5,-17(s0)
	g_addr = (uint8_t)(device_address & 0x7F);
80002064:	fef44783          	lbu	a5,-17(s0)
80002068:	07f7f793          	andi	a5,a5,127
8000206c:	0ff7f713          	zext.b	a4,a5
80002070:	88e180a3          	sb	a4,-1919(gp) # 40000001 <g_addr>
	rx_state = st_wait_som;
80002074:	ec01a823          	sw	zero,-304(gp) # 40000650 <rx_state>
	rx_expected_len = 0;
80002078:	ec019a23          	sh	zero,-300(gp) # 40000654 <rx_expected_len>
	rx_pos = 0;
8000207c:	ec019b23          	sh	zero,-298(gp) # 40000656 <rx_pos>
}
80002080:	0001                	nop
80002082:	4472                	lw	s0,28(sp)
80002084:	6105                	addi	sp,sp,32
80002086:	8082                	ret

80002088 <osdp_on_rx_byte>:

void osdp_on_rx_byte(uint8_t byte)
{
80002088:	7179                	addi	sp,sp,-48
8000208a:	d606                	sw	ra,44(sp)
8000208c:	d422                	sw	s0,40(sp)
8000208e:	1800                	addi	s0,sp,48
80002090:	87aa                	mv	a5,a0
80002092:	fcf40fa3          	sb	a5,-33(s0)
	switch (rx_state) {
80002096:	ed01a783          	lw	a5,-304(gp) # 40000650 <rx_state>
8000209a:	4711                	li	a4,4
8000209c:	20f76a63          	bltu	a4,a5,800022b0 <osdp_on_rx_byte+0x228>
800020a0:	00279713          	slli	a4,a5,0x2
800020a4:	800067b7          	lui	a5,0x80006
800020a8:	55078793          	addi	a5,a5,1360 # 80006550 <__data_source_start+0xffffffd4>
800020ac:	97ba                	add	a5,a5,a4
800020ae:	439c                	lw	a5,0(a5)
800020b0:	8782                	jr	a5
	case st_wait_som:
		if (byte == OSDP_SOM) {
800020b2:	fdf44703          	lbu	a4,-33(s0)
800020b6:	05300793          	li	a5,83
800020ba:	1ef71e63          	bne	a4,a5,800022b6 <osdp_on_rx_byte+0x22e>
			rx_pos = 0;
800020be:	ec019b23          	sh	zero,-298(gp) # 40000656 <rx_pos>
			rx_buf[rx_pos++] = byte;
800020c2:	ed61d783          	lhu	a5,-298(gp) # 40000656 <rx_pos>
800020c6:	00178713          	addi	a4,a5,1
800020ca:	01071693          	slli	a3,a4,0x10
800020ce:	82c1                	srli	a3,a3,0x10
800020d0:	ecd19b23          	sh	a3,-298(gp) # 40000656 <rx_pos>
800020d4:	873e                	mv	a4,a5
800020d6:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
800020da:	97ba                	add	a5,a5,a4
800020dc:	fdf44703          	lbu	a4,-33(s0)
800020e0:	00e78023          	sb	a4,0(a5)
			rx_state = st_wait_addr;
800020e4:	4705                	li	a4,1
800020e6:	ece1a823          	sw	a4,-304(gp) # 40000650 <rx_state>
		}
		break;
800020ea:	a2f1                	j	800022b6 <osdp_on_rx_byte+0x22e>
	case st_wait_addr:
		rx_buf[rx_pos++] = byte;
800020ec:	ed61d783          	lhu	a5,-298(gp) # 40000656 <rx_pos>
800020f0:	00178713          	addi	a4,a5,1
800020f4:	01071693          	slli	a3,a4,0x10
800020f8:	82c1                	srli	a3,a3,0x10
800020fa:	ecd19b23          	sh	a3,-298(gp) # 40000656 <rx_pos>
800020fe:	873e                	mv	a4,a5
80002100:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
80002104:	97ba                	add	a5,a5,a4
80002106:	fdf44703          	lbu	a4,-33(s0)
8000210a:	00e78023          	sb	a4,0(a5)
		rx_state = st_wait_len_l;
8000210e:	4709                	li	a4,2
80002110:	ece1a823          	sw	a4,-304(gp) # 40000650 <rx_state>
		break;
80002114:	a265                	j	800022bc <osdp_on_rx_byte+0x234>
	case st_wait_len_l:
		rx_buf[rx_pos++] = byte;
80002116:	ed61d783          	lhu	a5,-298(gp) # 40000656 <rx_pos>
8000211a:	00178713          	addi	a4,a5,1
8000211e:	01071693          	slli	a3,a4,0x10
80002122:	82c1                	srli	a3,a3,0x10
80002124:	ecd19b23          	sh	a3,-298(gp) # 40000656 <rx_pos>
80002128:	873e                	mv	a4,a5
8000212a:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
8000212e:	97ba                	add	a5,a5,a4
80002130:	fdf44703          	lbu	a4,-33(s0)
80002134:	00e78023          	sb	a4,0(a5)
		rx_expected_len = byte; // LSB
80002138:	fdf44783          	lbu	a5,-33(s0)
8000213c:	01079713          	slli	a4,a5,0x10
80002140:	8341                	srli	a4,a4,0x10
80002142:	ece19a23          	sh	a4,-300(gp) # 40000654 <rx_expected_len>
		rx_state = st_wait_len_h;
80002146:	470d                	li	a4,3
80002148:	ece1a823          	sw	a4,-304(gp) # 40000650 <rx_state>
		break;
8000214c:	aa85                	j	800022bc <osdp_on_rx_byte+0x234>
	case st_wait_len_h:
		rx_buf[rx_pos++] = byte;
8000214e:	ed61d783          	lhu	a5,-298(gp) # 40000656 <rx_pos>
80002152:	00178713          	addi	a4,a5,1
80002156:	01071693          	slli	a3,a4,0x10
8000215a:	82c1                	srli	a3,a3,0x10
8000215c:	ecd19b23          	sh	a3,-298(gp) # 40000656 <rx_pos>
80002160:	873e                	mv	a4,a5
80002162:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
80002166:	97ba                	add	a5,a5,a4
80002168:	fdf44703          	lbu	a4,-33(s0)
8000216c:	00e78023          	sb	a4,0(a5)
		rx_expected_len |= ((uint16_t)byte << 8);
80002170:	fdf44783          	lbu	a5,-33(s0)
80002174:	07a2                	slli	a5,a5,0x8
80002176:	01079713          	slli	a4,a5,0x10
8000217a:	8741                	srai	a4,a4,0x10
8000217c:	ed41d783          	lhu	a5,-300(gp) # 40000654 <rx_expected_len>
80002180:	07c2                	slli	a5,a5,0x10
80002182:	87c1                	srai	a5,a5,0x10
80002184:	8fd9                	or	a5,a5,a4
80002186:	07c2                	slli	a5,a5,0x10
80002188:	87c1                	srai	a5,a5,0x10
8000218a:	01079713          	slli	a4,a5,0x10
8000218e:	8341                	srli	a4,a4,0x10
80002190:	ece19a23          	sh	a4,-300(gp) # 40000654 <rx_expected_len>
		if (rx_expected_len < 8 || rx_expected_len > sizeof(rx_buf)) {
80002194:	ed41d703          	lhu	a4,-300(gp) # 40000654 <rx_expected_len>
80002198:	479d                	li	a5,7
8000219a:	00e7f863          	bgeu	a5,a4,800021aa <osdp_on_rx_byte+0x122>
8000219e:	ed41d703          	lhu	a4,-300(gp) # 40000654 <rx_expected_len>
800021a2:	10000793          	li	a5,256
800021a6:	00e7f563          	bgeu	a5,a4,800021b0 <osdp_on_rx_byte+0x128>
			//    
			rx_state = st_wait_som;
800021aa:	ec01a823          	sw	zero,-304(gp) # 40000650 <rx_state>
			break;
800021ae:	a239                	j	800022bc <osdp_on_rx_byte+0x234>
		}
		rx_state = st_recv_bytes;
800021b0:	4711                	li	a4,4
800021b2:	ece1a823          	sw	a4,-304(gp) # 40000650 <rx_state>
		break;
800021b6:	a219                	j	800022bc <osdp_on_rx_byte+0x234>
	case st_recv_bytes:
		rx_buf[rx_pos++] = byte;
800021b8:	ed61d783          	lhu	a5,-298(gp) # 40000656 <rx_pos>
800021bc:	00178713          	addi	a4,a5,1
800021c0:	01071693          	slli	a3,a4,0x10
800021c4:	82c1                	srli	a3,a3,0x10
800021c6:	ecd19b23          	sh	a3,-298(gp) # 40000656 <rx_pos>
800021ca:	873e                	mv	a4,a5
800021cc:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
800021d0:	97ba                	add	a5,a5,a4
800021d2:	fdf44703          	lbu	a4,-33(s0)
800021d6:	00e78023          	sb	a4,0(a5)
		if (rx_pos >= rx_expected_len) {
800021da:	ed61d703          	lhu	a4,-298(gp) # 40000656 <rx_pos>
800021de:	ed41d783          	lhu	a5,-300(gp) # 40000654 <rx_expected_len>
800021e2:	0cf76c63          	bltu	a4,a5,800022ba <osdp_on_rx_byte+0x232>
			//  CRC
			if (osdp_crc_is_ok(rx_buf, rx_expected_len)) {
800021e6:	ed41d783          	lhu	a5,-300(gp) # 40000654 <rx_expected_len>
800021ea:	85be                	mv	a1,a5
800021ec:	ed818513          	addi	a0,gp,-296 # 40000658 <rx_buf>
800021f0:	3479                	jal	80001c7e <osdp_crc_is_ok>
800021f2:	87aa                	mv	a5,a0
800021f4:	cbdd                	beqz	a5,800022aa <osdp_on_rx_byte+0x222>
				uint8_t addr = (uint8_t)(rx_buf[1] & 0x7F);
800021f6:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
800021fa:	0017c783          	lbu	a5,1(a5)
800021fe:	07f7f793          	andi	a5,a5,127
80002202:	fef407a3          	sb	a5,-17(s0)
				if (addr == g_addr || addr == 0x7F || addr == 0x00) {
80002206:	8811c783          	lbu	a5,-1919(gp) # 40000001 <g_addr>
8000220a:	fef44703          	lbu	a4,-17(s0)
8000220e:	00f70b63          	beq	a4,a5,80002224 <osdp_on_rx_byte+0x19c>
80002212:	fef44703          	lbu	a4,-17(s0)
80002216:	07f00793          	li	a5,127
8000221a:	00f70563          	beq	a4,a5,80002224 <osdp_on_rx_byte+0x19c>
8000221e:	fef44783          	lbu	a5,-17(s0)
80002222:	e7c1                	bnez	a5,800022aa <osdp_on_rx_byte+0x222>
					uint8_t ctrl = rx_buf[4];
80002224:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
80002228:	0047c783          	lbu	a5,4(a5)
8000222c:	fef40723          	sb	a5,-18(s0)
					uint8_t seq = (uint8_t)(ctrl & 0x03);
80002230:	fee44783          	lbu	a5,-18(s0)
80002234:	8b8d                	andi	a5,a5,3
80002236:	fef406a3          	sb	a5,-19(s0)
					uint8_t cmd = rx_buf[5];
8000223a:	ed818793          	addi	a5,gp,-296 # 40000658 <rx_buf>
8000223e:	0057c783          	lbu	a5,5(a5)
80002242:	fef40623          	sb	a5,-20(s0)
					//   (0x7F)  
					int should_reply = (addr != 0x7F);
80002246:	fef44783          	lbu	a5,-17(s0)
8000224a:	f8178793          	addi	a5,a5,-127
8000224e:	00f037b3          	snez	a5,a5
80002252:	0ff7f793          	zext.b	a5,a5
80002256:	fef42423          	sw	a5,-24(s0)
					switch (cmd) {
8000225a:	fec44783          	lbu	a5,-20(s0)
8000225e:	06000713          	li	a4,96
80002262:	00e78763          	beq	a5,a4,80002270 <osdp_on_rx_byte+0x1e8>
80002266:	06100713          	li	a4,97
8000226a:	00e78b63          	beq	a5,a4,80002280 <osdp_on_rx_byte+0x1f8>
8000226e:	a00d                	j	80002290 <osdp_on_rx_byte+0x208>
					case osdp_POLL:
						if (should_reply) osdp_build_and_send_ack(seq);
80002270:	fe842783          	lw	a5,-24(s0)
80002274:	c795                	beqz	a5,800022a0 <osdp_on_rx_byte+0x218>
80002276:	fed44783          	lbu	a5,-19(s0)
8000227a:	853e                	mv	a0,a5
8000227c:	3611                	jal	80001d80 <osdp_build_and_send_ack>
						break;
8000227e:	a00d                	j	800022a0 <osdp_on_rx_byte+0x218>
					case osdp_ID:
						if (should_reply) osdp_build_and_send_pdid(seq);
80002280:	fe842783          	lw	a5,-24(s0)
80002284:	c385                	beqz	a5,800022a4 <osdp_on_rx_byte+0x21c>
80002286:	fed44783          	lbu	a5,-19(s0)
8000228a:	853e                	mv	a0,a5
8000228c:	392d                	jal	80001ec6 <osdp_build_and_send_pdid>
						break;
8000228e:	a819                	j	800022a4 <osdp_on_rx_byte+0x21c>
					default:
						//      ACK  
						if (should_reply) osdp_build_and_send_ack(seq);
80002290:	fe842783          	lw	a5,-24(s0)
80002294:	cb91                	beqz	a5,800022a8 <osdp_on_rx_byte+0x220>
80002296:	fed44783          	lbu	a5,-19(s0)
8000229a:	853e                	mv	a0,a5
8000229c:	34d5                	jal	80001d80 <osdp_build_and_send_ack>
						break;
8000229e:	a029                	j	800022a8 <osdp_on_rx_byte+0x220>
						break;
800022a0:	0001                	nop
800022a2:	a021                	j	800022aa <osdp_on_rx_byte+0x222>
						break;
800022a4:	0001                	nop
800022a6:	a011                	j	800022aa <osdp_on_rx_byte+0x222>
						break;
800022a8:	0001                	nop
					}
				}
			}
			//    
			rx_state = st_wait_som;
800022aa:	ec01a823          	sw	zero,-304(gp) # 40000650 <rx_state>
		}
		break;
800022ae:	a031                	j	800022ba <osdp_on_rx_byte+0x232>
	default:
		rx_state = st_wait_som;
800022b0:	ec01a823          	sw	zero,-304(gp) # 40000650 <rx_state>
		break;
800022b4:	a021                	j	800022bc <osdp_on_rx_byte+0x234>
		break;
800022b6:	0001                	nop
800022b8:	a011                	j	800022bc <osdp_on_rx_byte+0x234>
		break;
800022ba:	0001                	nop
	}
}
800022bc:	0001                	nop
800022be:	50b2                	lw	ra,44(sp)
800022c0:	5422                	lw	s0,40(sp)
800022c2:	6145                	addi	sp,sp,48
800022c4:	8082                	ret

800022c6 <RCU_ADCSARRstCmd>:
  * @brief   C  
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSARRstCmd(FunctionalState State)
{
800022c6:	1101                	addi	sp,sp,-32
800022c8:	ce22                	sw	s0,28(sp)
800022ca:	1000                	addi	s0,sp,32
800022cc:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSARCLKCFG_bit.RSTDIS, State);
800022d0:	3000e7b7          	lui	a5,0x3000e
800022d4:	fec42703          	lw	a4,-20(s0)
800022d8:	8b05                	andi	a4,a4,1
800022da:	0ff77713          	zext.b	a4,a4
800022de:	8b05                	andi	a4,a4,1
800022e0:	0722                	slli	a4,a4,0x8
800022e2:	0b07a683          	lw	a3,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
800022e6:	eff6f693          	andi	a3,a3,-257
800022ea:	8f55                	or	a4,a4,a3
800022ec:	0ae7a823          	sw	a4,176(a5)
}
800022f0:	0001                	nop
800022f2:	4472                	lw	s0,28(sp)
800022f4:	6105                	addi	sp,sp,32
800022f6:	8082                	ret

800022f8 <ADCSAR_SEQ_SwStartEnCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SwStartEnCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800022f8:	1101                	addi	sp,sp,-32
800022fa:	ce22                	sw	s0,28(sp)
800022fc:	1000                	addi	s0,sp,32
800022fe:	fea42623          	sw	a0,-20(s0)
80002302:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQSYNC, 1 << (uint32_t)SEQ_Num, State << (uint32_t)SEQ_Num);
80002306:	300107b7          	lui	a5,0x30010
8000230a:	43dc                	lw	a5,4(a5)
8000230c:	fec42703          	lw	a4,-20(s0)
80002310:	4685                	li	a3,1
80002312:	00e69733          	sll	a4,a3,a4
80002316:	fff74713          	not	a4,a4
8000231a:	00e7f6b3          	and	a3,a5,a4
8000231e:	fec42783          	lw	a5,-20(s0)
80002322:	fe842703          	lw	a4,-24(s0)
80002326:	00f71733          	sll	a4,a4,a5
8000232a:	300107b7          	lui	a5,0x30010
8000232e:	8f55                	or	a4,a4,a3
80002330:	c3d8                	sw	a4,4(a5)
}
80002332:	0001                	nop
80002334:	4472                	lw	s0,28(sp)
80002336:	6105                	addi	sp,sp,32
80002338:	8082                	ret

8000233a <ADCSAR_SEQ_StartEventConfig>:
  * @param   SEQ_Num   
  * @param   StartEvent   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_StartEventConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_StartEvent_TypeDef StartEvent)
{
8000233a:	1101                	addi	sp,sp,-32
8000233c:	ce22                	sw	s0,28(sp)
8000233e:	1000                	addi	s0,sp,32
80002340:	fea42623          	sw	a0,-20(s0)
80002344:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));

    MODIFY_REG(ADCSAR->EMUX, 0xF << ((uint32_t)SEQ_Num * 4), StartEvent << ((uint32_t)SEQ_Num * 4));
80002348:	300107b7          	lui	a5,0x30010
8000234c:	4fdc                	lw	a5,28(a5)
8000234e:	fec42703          	lw	a4,-20(s0)
80002352:	070a                	slli	a4,a4,0x2
80002354:	46bd                	li	a3,15
80002356:	00e69733          	sll	a4,a3,a4
8000235a:	fff74713          	not	a4,a4
8000235e:	00e7f6b3          	and	a3,a5,a4
80002362:	fec42783          	lw	a5,-20(s0)
80002366:	078a                	slli	a5,a5,0x2
80002368:	fe842703          	lw	a4,-24(s0)
8000236c:	00f71733          	sll	a4,a4,a5
80002370:	300107b7          	lui	a5,0x30010
80002374:	8f55                	or	a4,a4,a3
80002376:	cfd8                	sw	a4,28(a5)
}
80002378:	0001                	nop
8000237a:	4472                	lw	s0,28(sp)
8000237c:	6105                	addi	sp,sp,32
8000237e:	8082                	ret

80002380 <ADCSAR_SEQ_ReqMaxConfig>:
  * @param   SEQ_Num   
  * @param   ReqNumMax    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqMaxConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNumMax)
{
80002380:	1101                	addi	sp,sp,-32
80002382:	ce22                	sw	s0,28(sp)
80002384:	1000                	addi	s0,sp,32
80002386:	fea42623          	sw	a0,-20(s0)
8000238a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNumMax));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.RQMAX, ReqNumMax);
8000238e:	300106b7          	lui	a3,0x30010
80002392:	fe842783          	lw	a5,-24(s0)
80002396:	8b9d                	andi	a5,a5,7
80002398:	0ff7f713          	zext.b	a4,a5
8000239c:	fec42783          	lw	a5,-20(s0)
800023a0:	079a                	slli	a5,a5,0x6
800023a2:	97b6                	add	a5,a5,a3
800023a4:	8b1d                	andi	a4,a4,7
800023a6:	0587d683          	lhu	a3,88(a5) # 30010058 <STACK_SIZE+0x3000f858>
800023aa:	9ae1                	andi	a3,a3,-8
800023ac:	8f55                	or	a4,a4,a3
800023ae:	04e79c23          	sh	a4,88(a5)
}
800023b2:	0001                	nop
800023b4:	4472                	lw	s0,28(sp)
800023b6:	6105                	addi	sp,sp,32
800023b8:	8082                	ret

800023ba <ADCSAR_SEQ_ReqAverageConfig>:
  * @param   SEQ_Num   
  * @param   Average    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Average_TypeDef Average)
{
800023ba:	1101                	addi	sp,sp,-32
800023bc:	ce22                	sw	s0,28(sp)
800023be:	1000                	addi	s0,sp,32
800023c0:	fea42623          	sw	a0,-20(s0)
800023c4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_AVERAGE(Average));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGVAL, Average);
800023c8:	300106b7          	lui	a3,0x30010
800023cc:	fe842783          	lw	a5,-24(s0)
800023d0:	8b9d                	andi	a5,a5,7
800023d2:	0ff7f713          	zext.b	a4,a5
800023d6:	fec42783          	lw	a5,-20(s0)
800023da:	079a                	slli	a5,a5,0x6
800023dc:	97b6                	add	a5,a5,a3
800023de:	8b1d                	andi	a4,a4,7
800023e0:	00971613          	slli	a2,a4,0x9
800023e4:	0587d703          	lhu	a4,88(a5)
800023e8:	86ba                	mv	a3,a4
800023ea:	777d                	lui	a4,0xfffff
800023ec:	1ff70713          	addi	a4,a4,511 # fffff1ff <__data_source_start+0x7fff8c83>
800023f0:	8f75                	and	a4,a4,a3
800023f2:	86ba                	mv	a3,a4
800023f4:	8732                	mv	a4,a2
800023f6:	8f55                	or	a4,a4,a3
800023f8:	04e79c23          	sh	a4,88(a5)
}
800023fc:	0001                	nop
800023fe:	4472                	lw	s0,28(sp)
80002400:	6105                	addi	sp,sp,32
80002402:	8082                	ret

80002404 <ADCSAR_SEQ_ReqAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80002404:	1101                	addi	sp,sp,-32
80002406:	ce22                	sw	s0,28(sp)
80002408:	1000                	addi	s0,sp,32
8000240a:	fea42623          	sw	a0,-20(s0)
8000240e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGEN, State);
80002412:	300106b7          	lui	a3,0x30010
80002416:	fe842783          	lw	a5,-24(s0)
8000241a:	8b85                	andi	a5,a5,1
8000241c:	0ff7f713          	zext.b	a4,a5
80002420:	fec42783          	lw	a5,-20(s0)
80002424:	079a                	slli	a5,a5,0x6
80002426:	97b6                	add	a5,a5,a3
80002428:	8b05                	andi	a4,a4,1
8000242a:	0722                	slli	a4,a4,0x8
8000242c:	0587d683          	lhu	a3,88(a5)
80002430:	eff6f693          	andi	a3,a3,-257
80002434:	8f55                	or	a4,a4,a3
80002436:	04e79c23          	sh	a4,88(a5)
}
8000243a:	0001                	nop
8000243c:	4472                	lw	s0,28(sp)
8000243e:	6105                	addi	sp,sp,32
80002440:	8082                	ret

80002442 <ADCSAR_SEQ_DMAConfig>:
  * @param   SEQ_Num   
  * @param   DMAFIFOLevel         DMA
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMAConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_DMAFIFOLevel_TypeDef DMAFIFOLevel)
{
80002442:	1101                	addi	sp,sp,-32
80002444:	ce22                	sw	s0,28(sp)
80002446:	1000                	addi	s0,sp,32
80002448:	fea42623          	sw	a0,-20(s0)
8000244c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_DMA_FIFO_LEVEL(DMAFIFOLevel));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.WMARK, DMAFIFOLevel);
80002450:	300106b7          	lui	a3,0x30010
80002454:	fe842783          	lw	a5,-24(s0)
80002458:	8b9d                	andi	a5,a5,7
8000245a:	0ff7f713          	zext.b	a4,a5
8000245e:	fec42783          	lw	a5,-20(s0)
80002462:	079a                	slli	a5,a5,0x6
80002464:	97b6                	add	a5,a5,a3
80002466:	8b1d                	andi	a4,a4,7
80002468:	0722                	slli	a4,a4,0x8
8000246a:	0607d683          	lhu	a3,96(a5)
8000246e:	8ff6f693          	andi	a3,a3,-1793
80002472:	8f55                	or	a4,a4,a3
80002474:	06e79023          	sh	a4,96(a5)
}
80002478:	0001                	nop
8000247a:	4472                	lw	s0,28(sp)
8000247c:	6105                	addi	sp,sp,32
8000247e:	8082                	ret

80002480 <ADCSAR_SEQ_DMACmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMACmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80002480:	1101                	addi	sp,sp,-32
80002482:	ce22                	sw	s0,28(sp)
80002484:	1000                	addi	s0,sp,32
80002486:	fea42623          	sw	a0,-20(s0)
8000248a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.DMAEN, State);
8000248e:	300106b7          	lui	a3,0x30010
80002492:	fe842783          	lw	a5,-24(s0)
80002496:	8b85                	andi	a5,a5,1
80002498:	0ff7f713          	zext.b	a4,a5
8000249c:	fec42783          	lw	a5,-20(s0)
800024a0:	079a                	slli	a5,a5,0x6
800024a2:	97b6                	add	a5,a5,a3
800024a4:	8b05                	andi	a4,a4,1
800024a6:	0607d683          	lhu	a3,96(a5)
800024aa:	9af9                	andi	a3,a3,-2
800024ac:	8f55                	or	a4,a4,a3
800024ae:	06e79023          	sh	a4,96(a5)
}
800024b2:	0001                	nop
800024b4:	4472                	lw	s0,28(sp)
800024b6:	6105                	addi	sp,sp,32
800024b8:	8082                	ret

800024ba <ADCSAR_SEQ_RestartConfig>:
  * @param   RestartVal  . 0x00 -  ,
  *                      0x01 - 1 , 0xFF - 255 .
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t RestartVal)
{
800024ba:	1101                	addi	sp,sp,-32
800024bc:	ce22                	sw	s0,28(sp)
800024be:	1000                	addi	s0,sp,32
800024c0:	fea42623          	sw	a0,-20(s0)
800024c4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_VAL(RestartVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RCNT, RestartVal);
800024c8:	300106b7          	lui	a3,0x30010
800024cc:	fe842783          	lw	a5,-24(s0)
800024d0:	0ff7f713          	zext.b	a4,a5
800024d4:	fec42783          	lw	a5,-20(s0)
800024d8:	079a                	slli	a5,a5,0x6
800024da:	97b6                	add	a5,a5,a3
800024dc:	06e78223          	sb	a4,100(a5)
}
800024e0:	0001                	nop
800024e2:	4472                	lw	s0,28(sp)
800024e4:	6105                	addi	sp,sp,32
800024e6:	8082                	ret

800024e8 <ADCSAR_SEQ_RestartAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
800024e8:	1101                	addi	sp,sp,-32
800024ea:	ce22                	sw	s0,28(sp)
800024ec:	1000                	addi	s0,sp,32
800024ee:	fea42623          	sw	a0,-20(s0)
800024f2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RAVGEN, State);
800024f6:	300106b7          	lui	a3,0x30010
800024fa:	fe842783          	lw	a5,-24(s0)
800024fe:	8b85                	andi	a5,a5,1
80002500:	0ff7f713          	zext.b	a4,a5
80002504:	fec42783          	lw	a5,-20(s0)
80002508:	079a                	slli	a5,a5,0x6
8000250a:	97b6                	add	a5,a5,a3
8000250c:	8b05                	andi	a4,a4,1
8000250e:	0722                	slli	a4,a4,0x8
80002510:	53f4                	lw	a3,100(a5)
80002512:	eff6f693          	andi	a3,a3,-257
80002516:	8f55                	or	a4,a4,a3
80002518:	d3f8                	sw	a4,100(a5)
}
8000251a:	0001                	nop
8000251c:	4472                	lw	s0,28(sp)
8000251e:	6105                	addi	sp,sp,32
80002520:	8082                	ret

80002522 <ADCSAR_SEQ_DCEnableCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DCEnableCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
80002522:	1101                	addi	sp,sp,-32
80002524:	ce22                	sw	s0,28(sp)
80002526:	1000                	addi	s0,sp,32
80002528:	fea42623          	sw	a0,-20(s0)
8000252c:	feb42423          	sw	a1,-24(s0)
80002530:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SDC, 1 << ((uint32_t)DC_Num), State << ((uint32_t)DC_Num));
80002534:	30010737          	lui	a4,0x30010
80002538:	fec42783          	lw	a5,-20(s0)
8000253c:	079a                	slli	a5,a5,0x6
8000253e:	97ba                	add	a5,a5,a4
80002540:	57fc                	lw	a5,108(a5)
80002542:	fe842703          	lw	a4,-24(s0)
80002546:	4685                	li	a3,1
80002548:	00e69733          	sll	a4,a3,a4
8000254c:	fff74713          	not	a4,a4
80002550:	8f7d                	and	a4,a4,a5
80002552:	fe842783          	lw	a5,-24(s0)
80002556:	fe442683          	lw	a3,-28(s0)
8000255a:	00f697b3          	sll	a5,a3,a5
8000255e:	300106b7          	lui	a3,0x30010
80002562:	8f5d                	or	a4,a4,a5
80002564:	fec42783          	lw	a5,-20(s0)
80002568:	079a                	slli	a5,a5,0x6
8000256a:	97b6                	add	a5,a5,a3
8000256c:	d7f8                	sw	a4,108(a5)
}
8000256e:	0001                	nop
80002570:	4472                	lw	s0,28(sp)
80002572:	6105                	addi	sp,sp,32
80002574:	8082                	ret

80002576 <ADCSAR_SEQ_SetRestartTimer>:
  * @param   SEQ_Num   
  * @param   TimerVal  . 0 -       ( ).
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SetRestartTimer(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t TimerVal)
{
80002576:	1101                	addi	sp,sp,-32
80002578:	ce22                	sw	s0,28(sp)
8000257a:	1000                	addi	s0,sp,32
8000257c:	fea42623          	sw	a0,-20(s0)
80002580:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_TIMER_VAL(TimerVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRTMR_bit.VAL, TimerVal);
80002584:	30010737          	lui	a4,0x30010
80002588:	fe842683          	lw	a3,-24(s0)
8000258c:	010007b7          	lui	a5,0x1000
80002590:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
80002592:	8efd                	and	a3,a3,a5
80002594:	fec42783          	lw	a5,-20(s0)
80002598:	079a                	slli	a5,a5,0x6
8000259a:	97ba                	add	a5,a5,a4
8000259c:	01000737          	lui	a4,0x1000
800025a0:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
800025a2:	8f75                	and	a4,a4,a3
800025a4:	5bb0                	lw	a2,112(a5)
800025a6:	ff0006b7          	lui	a3,0xff000
800025aa:	8ef1                	and	a3,a3,a2
800025ac:	8f55                	or	a4,a4,a3
800025ae:	dbb8                	sw	a4,112(a5)
}
800025b0:	0001                	nop
800025b2:	4472                	lw	s0,28(sp)
800025b4:	6105                	addi	sp,sp,32
800025b6:	8082                	ret

800025b8 <ADCSAR_DC_OutputCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_OutputCmd(ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
800025b8:	1101                	addi	sp,sp,-32
800025ba:	ce22                	sw	s0,28(sp)
800025bc:	1000                	addi	s0,sp,32
800025be:	fea42623          	sw	a0,-20(s0)
800025c2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CTE, State);
800025c6:	30010637          	lui	a2,0x30010
800025ca:	fe842783          	lw	a5,-24(s0)
800025ce:	8b85                	andi	a5,a5,1
800025d0:	0ff7f693          	zext.b	a3,a5
800025d4:	fec42703          	lw	a4,-20(s0)
800025d8:	87ba                	mv	a5,a4
800025da:	0786                	slli	a5,a5,0x1
800025dc:	97ba                	add	a5,a5,a4
800025de:	078a                	slli	a5,a5,0x2
800025e0:	97b2                	add	a5,a5,a2
800025e2:	0016f713          	andi	a4,a3,1
800025e6:	0732                	slli	a4,a4,0xc
800025e8:	4007a603          	lw	a2,1024(a5)
800025ec:	76fd                	lui	a3,0xfffff
800025ee:	16fd                	addi	a3,a3,-1 # ffffefff <__data_source_start+0x7fff8a83>
800025f0:	8ef1                	and	a3,a3,a2
800025f2:	8f55                	or	a4,a4,a3
800025f4:	40e7a023          	sw	a4,1024(a5)
}
800025f8:	0001                	nop
800025fa:	4472                	lw	s0,28(sp)
800025fc:	6105                	addi	sp,sp,32
800025fe:	8082                	ret

80002600 <ADCSAR_DC_SourceConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SourceConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Source_TypeDef Source)
{
80002600:	1101                	addi	sp,sp,-32
80002602:	ce22                	sw	s0,28(sp)
80002604:	1000                	addi	s0,sp,32
80002606:	fea42623          	sw	a0,-20(s0)
8000260a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_SOURCE(Source));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.SRC, Source);
8000260e:	30010637          	lui	a2,0x30010
80002612:	fe842783          	lw	a5,-24(s0)
80002616:	8b85                	andi	a5,a5,1
80002618:	0ff7f693          	zext.b	a3,a5
8000261c:	fec42703          	lw	a4,-20(s0)
80002620:	87ba                	mv	a5,a4
80002622:	0786                	slli	a5,a5,0x1
80002624:	97ba                	add	a5,a5,a4
80002626:	078a                	slli	a5,a5,0x2
80002628:	97b2                	add	a5,a5,a2
8000262a:	0016f713          	andi	a4,a3,1
8000262e:	0762                	slli	a4,a4,0x18
80002630:	4007a603          	lw	a2,1024(a5)
80002634:	ff0006b7          	lui	a3,0xff000
80002638:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7eff9a83>
8000263a:	8ef1                	and	a3,a3,a2
8000263c:	8f55                	or	a4,a4,a3
8000263e:	40e7a023          	sw	a4,1024(a5)
}
80002642:	0001                	nop
80002644:	4472                	lw	s0,28(sp)
80002646:	6105                	addi	sp,sp,32
80002648:	8082                	ret

8000264a <ADCSAR_DC_ChannelConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_ChannelConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_CH_Num_TypeDef Channel_Num)
{
8000264a:	1101                	addi	sp,sp,-32
8000264c:	ce22                	sw	s0,28(sp)
8000264e:	1000                	addi	s0,sp,32
80002650:	fea42623          	sw	a0,-20(s0)
80002654:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CHNL, Channel_Num);
80002658:	30010637          	lui	a2,0x30010
8000265c:	fe842783          	lw	a5,-24(s0)
80002660:	8b9d                	andi	a5,a5,7
80002662:	0ff7f693          	zext.b	a3,a5
80002666:	fec42703          	lw	a4,-20(s0)
8000266a:	87ba                	mv	a5,a4
8000266c:	0786                	slli	a5,a5,0x1
8000266e:	97ba                	add	a5,a5,a4
80002670:	078a                	slli	a5,a5,0x2
80002672:	97b2                	add	a5,a5,a2
80002674:	0076f713          	andi	a4,a3,7
80002678:	0742                	slli	a4,a4,0x10
8000267a:	4007a603          	lw	a2,1024(a5)
8000267e:	fff906b7          	lui	a3,0xfff90
80002682:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff89a83>
80002684:	8ef1                	and	a3,a3,a2
80002686:	8f55                	or	a4,a4,a3
80002688:	40e7a023          	sw	a4,1024(a5)
}
8000268c:	0001                	nop
8000268e:	4472                	lw	s0,28(sp)
80002690:	6105                	addi	sp,sp,32
80002692:	8082                	ret

80002694 <ADCSAR_DC_Config>:
  * @param   Mode   
  * @param   Condition   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_Config(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Mode_TypeDef Mode, ADCSAR_DC_Condition_TypeDef Condition)
{
80002694:	1101                	addi	sp,sp,-32
80002696:	ce22                	sw	s0,28(sp)
80002698:	1000                	addi	s0,sp,32
8000269a:	fea42623          	sw	a0,-20(s0)
8000269e:	feb42423          	sw	a1,-24(s0)
800026a2:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_MODE(Mode));
    assert_param(IS_ADCSAR_DC_CONDITION(Condition));

    MODIFY_REG(ADCSAR->DC[DC_Num].DCTL, ADCSAR_DC_DCTL_CTC_Msk | ADCSAR_DC_DCTL_CTM_Msk,
800026a6:	300106b7          	lui	a3,0x30010
800026aa:	fec42703          	lw	a4,-20(s0)
800026ae:	87ba                	mv	a5,a4
800026b0:	0786                	slli	a5,a5,0x1
800026b2:	97ba                	add	a5,a5,a4
800026b4:	078a                	slli	a5,a5,0x2
800026b6:	97b6                	add	a5,a5,a3
800026b8:	4007a703          	lw	a4,1024(a5)
800026bc:	77fd                	lui	a5,0xfffff
800026be:	0ff78793          	addi	a5,a5,255 # fffff0ff <__data_source_start+0x7fff8b83>
800026c2:	8f7d                	and	a4,a4,a5
800026c4:	fe842783          	lw	a5,-24(s0)
800026c8:	00879693          	slli	a3,a5,0x8
800026cc:	fe442783          	lw	a5,-28(s0)
800026d0:	07aa                	slli	a5,a5,0xa
800026d2:	8fd5                	or	a5,a5,a3
800026d4:	30010637          	lui	a2,0x30010
800026d8:	00f766b3          	or	a3,a4,a5
800026dc:	fec42703          	lw	a4,-20(s0)
800026e0:	87ba                	mv	a5,a4
800026e2:	0786                	slli	a5,a5,0x1
800026e4:	97ba                	add	a5,a5,a4
800026e6:	078a                	slli	a5,a5,0x2
800026e8:	97b2                	add	a5,a5,a2
800026ea:	40d7a023          	sw	a3,1024(a5)
               ((Mode << ADCSAR_DC_DCTL_CTM_Pos) |
                (Condition << ADCSAR_DC_DCTL_CTC_Pos)));
}
800026ee:	0001                	nop
800026f0:	4472                	lw	s0,28(sp)
800026f2:	6105                	addi	sp,sp,32
800026f4:	8082                	ret

800026f6 <ADCSAR_DC_SetThresholdLow>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdLow(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
800026f6:	1101                	addi	sp,sp,-32
800026f8:	ce22                	sw	s0,28(sp)
800026fa:	1000                	addi	s0,sp,32
800026fc:	fea42623          	sw	a0,-20(s0)
80002700:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPL, Val);
80002704:	30010637          	lui	a2,0x30010
80002708:	fe842783          	lw	a5,-24(s0)
8000270c:	873e                	mv	a4,a5
8000270e:	6785                	lui	a5,0x1
80002710:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80002712:	8ff9                	and	a5,a5,a4
80002714:	01079693          	slli	a3,a5,0x10
80002718:	82c1                	srli	a3,a3,0x10
8000271a:	fec42703          	lw	a4,-20(s0)
8000271e:	87ba                	mv	a5,a4
80002720:	0786                	slli	a5,a5,0x1
80002722:	97ba                	add	a5,a5,a4
80002724:	078a                	slli	a5,a5,0x2
80002726:	97b2                	add	a5,a5,a2
80002728:	6705                	lui	a4,0x1
8000272a:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
8000272c:	8f75                	and	a4,a4,a3
8000272e:	4047a603          	lw	a2,1028(a5)
80002732:	76fd                	lui	a3,0xfffff
80002734:	8ef1                	and	a3,a3,a2
80002736:	8f55                	or	a4,a4,a3
80002738:	40e7a223          	sw	a4,1028(a5)
}
8000273c:	0001                	nop
8000273e:	4472                	lw	s0,28(sp)
80002740:	6105                	addi	sp,sp,32
80002742:	8082                	ret

80002744 <ADCSAR_DC_SetThresholdHigh>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdHigh(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80002744:	1101                	addi	sp,sp,-32
80002746:	ce22                	sw	s0,28(sp)
80002748:	1000                	addi	s0,sp,32
8000274a:	fea42623          	sw	a0,-20(s0)
8000274e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPH, Val);
80002752:	30010637          	lui	a2,0x30010
80002756:	fe842783          	lw	a5,-24(s0)
8000275a:	873e                	mv	a4,a5
8000275c:	6785                	lui	a5,0x1
8000275e:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80002760:	8ff9                	and	a5,a5,a4
80002762:	01079693          	slli	a3,a5,0x10
80002766:	82c1                	srli	a3,a3,0x10
80002768:	fec42703          	lw	a4,-20(s0)
8000276c:	87ba                	mv	a5,a4
8000276e:	0786                	slli	a5,a5,0x1
80002770:	97ba                	add	a5,a5,a4
80002772:	078a                	slli	a5,a5,0x2
80002774:	97b2                	add	a5,a5,a2
80002776:	6705                	lui	a4,0x1
80002778:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
8000277a:	8f75                	and	a4,a4,a3
8000277c:	0742                	slli	a4,a4,0x10
8000277e:	4047a603          	lw	a2,1028(a5)
80002782:	f00106b7          	lui	a3,0xf0010
80002786:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x70009a83>
80002788:	8ef1                	and	a3,a3,a2
8000278a:	8f55                	or	a4,a4,a3
8000278c:	40e7a223          	sw	a4,1028(a5)
}
80002790:	0001                	nop
80002792:	4472                	lw	s0,28(sp)
80002794:	6105                	addi	sp,sp,32
80002796:	8082                	ret

80002798 <ADCSAR_SEQ_ReqConfig>:
  * @param   ReqNum   
  * @param   Channel_Num   
  * @retval  void
  */
void ADCSAR_SEQ_ReqConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNum, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80002798:	7179                	addi	sp,sp,-48
8000279a:	d622                	sw	s0,44(sp)
8000279c:	1800                	addi	s0,sp,48
8000279e:	fca42e23          	sw	a0,-36(s0)
800027a2:	fcb42c23          	sw	a1,-40(s0)
800027a6:	fcc42a23          	sw	a2,-44(s0)

    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNum));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    req_pos = ((uint32_t)ReqNum % 4) * 8;
800027aa:	fd842783          	lw	a5,-40(s0)
800027ae:	8b8d                	andi	a5,a5,3
800027b0:	078e                	slli	a5,a5,0x3
800027b2:	fef42623          	sw	a5,-20(s0)

    if (ReqNum > ADCSAR_SEQ_ReqNum_7)
800027b6:	fd842703          	lw	a4,-40(s0)
800027ba:	479d                	li	a5,7
800027bc:	04e7f363          	bgeu	a5,a4,80002802 <ADCSAR_SEQ_ReqConfig+0x6a>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel2
800027c0:	30010737          	lui	a4,0x30010
800027c4:	fdc42783          	lw	a5,-36(s0)
800027c8:	0785                	addi	a5,a5,1
800027ca:	079a                	slli	a5,a5,0x6
800027cc:	97ba                	add	a5,a5,a4
800027ce:	439c                	lw	a5,0(a5)
800027d0:	fec42703          	lw	a4,-20(s0)
800027d4:	03f00693          	li	a3,63
800027d8:	00e69733          	sll	a4,a3,a4
800027dc:	fff74713          	not	a4,a4
800027e0:	8f7d                	and	a4,a4,a5
800027e2:	fec42783          	lw	a5,-20(s0)
800027e6:	fd442683          	lw	a3,-44(s0)
800027ea:	00f697b3          	sll	a5,a3,a5
800027ee:	300106b7          	lui	a3,0x30010
800027f2:	8f5d                	or	a4,a4,a5
800027f4:	fdc42783          	lw	a5,-36(s0)
800027f8:	0785                	addi	a5,a5,1
800027fa:	079a                	slli	a5,a5,0x6
800027fc:	97b6                	add	a5,a5,a3
800027fe:	c398                	sw	a4,0(a5)
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
    else
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
}
80002800:	a079                	j	8000288e <ADCSAR_SEQ_ReqConfig+0xf6>
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
80002802:	fd842703          	lw	a4,-40(s0)
80002806:	478d                	li	a5,3
80002808:	04e7f363          	bgeu	a5,a4,8000284e <ADCSAR_SEQ_ReqConfig+0xb6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
8000280c:	30010737          	lui	a4,0x30010
80002810:	fdc42783          	lw	a5,-36(s0)
80002814:	0785                	addi	a5,a5,1
80002816:	079a                	slli	a5,a5,0x6
80002818:	97ba                	add	a5,a5,a4
8000281a:	439c                	lw	a5,0(a5)
8000281c:	fec42703          	lw	a4,-20(s0)
80002820:	03f00693          	li	a3,63
80002824:	00e69733          	sll	a4,a3,a4
80002828:	fff74713          	not	a4,a4
8000282c:	8f7d                	and	a4,a4,a5
8000282e:	fec42783          	lw	a5,-20(s0)
80002832:	fd442683          	lw	a3,-44(s0)
80002836:	00f697b3          	sll	a5,a3,a5
8000283a:	300106b7          	lui	a3,0x30010
8000283e:	8f5d                	or	a4,a4,a5
80002840:	fdc42783          	lw	a5,-36(s0)
80002844:	0785                	addi	a5,a5,1
80002846:	079a                	slli	a5,a5,0x6
80002848:	97b6                	add	a5,a5,a3
8000284a:	c398                	sw	a4,0(a5)
}
8000284c:	a089                	j	8000288e <ADCSAR_SEQ_ReqConfig+0xf6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
8000284e:	30010737          	lui	a4,0x30010
80002852:	fdc42783          	lw	a5,-36(s0)
80002856:	0785                	addi	a5,a5,1
80002858:	079a                	slli	a5,a5,0x6
8000285a:	97ba                	add	a5,a5,a4
8000285c:	439c                	lw	a5,0(a5)
8000285e:	fec42703          	lw	a4,-20(s0)
80002862:	03f00693          	li	a3,63
80002866:	00e69733          	sll	a4,a3,a4
8000286a:	fff74713          	not	a4,a4
8000286e:	8f7d                	and	a4,a4,a5
80002870:	fec42783          	lw	a5,-20(s0)
80002874:	fd442683          	lw	a3,-44(s0)
80002878:	00f697b3          	sll	a5,a3,a5
8000287c:	300106b7          	lui	a3,0x30010
80002880:	8f5d                	or	a4,a4,a5
80002882:	fdc42783          	lw	a5,-36(s0)
80002886:	0785                	addi	a5,a5,1
80002888:	079a                	slli	a5,a5,0x6
8000288a:	97b6                	add	a5,a5,a3
8000288c:	c398                	sw	a4,0(a5)
}
8000288e:	0001                	nop
80002890:	5432                	lw	s0,44(sp)
80002892:	6145                	addi	sp,sp,48
80002894:	8082                	ret

80002896 <ADCSAR_DeInit>:
/**
  * @brief      ADCSAR   
  * @retval  void
  */
void ADCSAR_DeInit()
{
80002896:	1141                	addi	sp,sp,-16
80002898:	c606                	sw	ra,12(sp)
8000289a:	c422                	sw	s0,8(sp)
8000289c:	0800                	addi	s0,sp,16
    RCU_ADCSARRstCmd(DISABLE);
8000289e:	4501                	li	a0,0
800028a0:	341d                	jal	800022c6 <RCU_ADCSARRstCmd>
    RCU_ADCSARRstCmd(ENABLE);
800028a2:	4505                	li	a0,1
800028a4:	340d                	jal	800022c6 <RCU_ADCSARRstCmd>
}
800028a6:	0001                	nop
800028a8:	40b2                	lw	ra,12(sp)
800028aa:	4422                	lw	s0,8(sp)
800028ac:	0141                	addi	sp,sp,16
800028ae:	8082                	ret

800028b0 <ADCSAR_SEQ_Init>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_SEQ_Init(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
800028b0:	7179                	addi	sp,sp,-48
800028b2:	d606                	sw	ra,44(sp)
800028b4:	d422                	sw	s0,40(sp)
800028b6:	1800                	addi	s0,sp,48
800028b8:	fca42e23          	sw	a0,-36(s0)
800028bc:	fcb42c23          	sw	a1,-40(s0)
    ADCSAR_SEQ_StartEventConfig(SEQ_Num, InitStruct->StartEvent);
800028c0:	fd842783          	lw	a5,-40(s0)
800028c4:	439c                	lw	a5,0(a5)
800028c6:	85be                	mv	a1,a5
800028c8:	fdc42503          	lw	a0,-36(s0)
800028cc:	34bd                	jal	8000233a <ADCSAR_SEQ_StartEventConfig>
    ADCSAR_SEQ_SwStartEnCmd(SEQ_Num, InitStruct->SWStartEn);
800028ce:	fd842783          	lw	a5,-40(s0)
800028d2:	43dc                	lw	a5,4(a5)
800028d4:	85be                	mv	a1,a5
800028d6:	fdc42503          	lw	a0,-36(s0)
800028da:	3c39                	jal	800022f8 <ADCSAR_SEQ_SwStartEnCmd>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800028dc:	fe042623          	sw	zero,-20(s0)
800028e0:	a01d                	j	80002906 <ADCSAR_SEQ_Init+0x56>
        ADCSAR_SEQ_ReqConfig(SEQ_Num, (ADCSAR_SEQ_ReqNum_TypeDef)i, InitStruct->Req[i]);
800028e2:	fd842703          	lw	a4,-40(s0)
800028e6:	fec42783          	lw	a5,-20(s0)
800028ea:	078a                	slli	a5,a5,0x2
800028ec:	97ba                	add	a5,a5,a4
800028ee:	479c                	lw	a5,8(a5)
800028f0:	863e                	mv	a2,a5
800028f2:	fec42583          	lw	a1,-20(s0)
800028f6:	fdc42503          	lw	a0,-36(s0)
800028fa:	3d79                	jal	80002798 <ADCSAR_SEQ_ReqConfig>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800028fc:	fec42783          	lw	a5,-20(s0)
80002900:	0785                	addi	a5,a5,1
80002902:	fef42623          	sw	a5,-20(s0)
80002906:	fec42703          	lw	a4,-20(s0)
8000290a:	479d                	li	a5,7
8000290c:	fce7fbe3          	bgeu	a5,a4,800028e2 <ADCSAR_SEQ_Init+0x32>
    }
    ADCSAR_SEQ_ReqMaxConfig(SEQ_Num, InitStruct->ReqMax);
80002910:	fd842783          	lw	a5,-40(s0)
80002914:	579c                	lw	a5,40(a5)
80002916:	85be                	mv	a1,a5
80002918:	fdc42503          	lw	a0,-36(s0)
8000291c:	3495                	jal	80002380 <ADCSAR_SEQ_ReqMaxConfig>
    ADCSAR_SEQ_ReqAverageConfig(SEQ_Num, InitStruct->ReqAverage);
8000291e:	fd842783          	lw	a5,-40(s0)
80002922:	57dc                	lw	a5,44(a5)
80002924:	85be                	mv	a1,a5
80002926:	fdc42503          	lw	a0,-36(s0)
8000292a:	3c41                	jal	800023ba <ADCSAR_SEQ_ReqAverageConfig>
    ADCSAR_SEQ_ReqAverageCmd(SEQ_Num, InitStruct->ReqAverageEn);
8000292c:	fd842783          	lw	a5,-40(s0)
80002930:	5b9c                	lw	a5,48(a5)
80002932:	85be                	mv	a1,a5
80002934:	fdc42503          	lw	a0,-36(s0)
80002938:	34f1                	jal	80002404 <ADCSAR_SEQ_ReqAverageCmd>
    ADCSAR_SEQ_RestartConfig(SEQ_Num, InitStruct->RestartCount);
8000293a:	fd842783          	lw	a5,-40(s0)
8000293e:	5bdc                	lw	a5,52(a5)
80002940:	85be                	mv	a1,a5
80002942:	fdc42503          	lw	a0,-36(s0)
80002946:	3e95                	jal	800024ba <ADCSAR_SEQ_RestartConfig>
    ADCSAR_SEQ_RestartAverageCmd(SEQ_Num, InitStruct->RestartAverageEn);
80002948:	fd842783          	lw	a5,-40(s0)
8000294c:	5f9c                	lw	a5,56(a5)
8000294e:	85be                	mv	a1,a5
80002950:	fdc42503          	lw	a0,-36(s0)
80002954:	3e51                	jal	800024e8 <ADCSAR_SEQ_RestartAverageCmd>
    ADCSAR_SEQ_SetRestartTimer(SEQ_Num, InitStruct->RestartTimer);
80002956:	fd842783          	lw	a5,-40(s0)
8000295a:	5fdc                	lw	a5,60(a5)
8000295c:	85be                	mv	a1,a5
8000295e:	fdc42503          	lw	a0,-36(s0)
80002962:	3911                	jal	80002576 <ADCSAR_SEQ_SetRestartTimer>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80002964:	fe042423          	sw	zero,-24(s0)
80002968:	a025                	j	80002990 <ADCSAR_SEQ_Init+0xe0>
        ADCSAR_SEQ_DCEnableCmd(SEQ_Num, (ADCSAR_DC_Num_TypeDef)i, InitStruct->DCEn[i]);
8000296a:	fd842703          	lw	a4,-40(s0)
8000296e:	fe842783          	lw	a5,-24(s0)
80002972:	07c1                	addi	a5,a5,16
80002974:	078a                	slli	a5,a5,0x2
80002976:	97ba                	add	a5,a5,a4
80002978:	439c                	lw	a5,0(a5)
8000297a:	863e                	mv	a2,a5
8000297c:	fe842583          	lw	a1,-24(s0)
80002980:	fdc42503          	lw	a0,-36(s0)
80002984:	3e79                	jal	80002522 <ADCSAR_SEQ_DCEnableCmd>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80002986:	fe842783          	lw	a5,-24(s0)
8000298a:	0785                	addi	a5,a5,1
8000298c:	fef42423          	sw	a5,-24(s0)
80002990:	fe842703          	lw	a4,-24(s0)
80002994:	479d                	li	a5,7
80002996:	fce7fae3          	bgeu	a5,a4,8000296a <ADCSAR_SEQ_Init+0xba>
    }
    ADCSAR_SEQ_DMAConfig(SEQ_Num, InitStruct->DMAFIFOLevel);
8000299a:	fd842783          	lw	a5,-40(s0)
8000299e:	53bc                	lw	a5,96(a5)
800029a0:	85be                	mv	a1,a5
800029a2:	fdc42503          	lw	a0,-36(s0)
800029a6:	3c71                	jal	80002442 <ADCSAR_SEQ_DMAConfig>
    ADCSAR_SEQ_DMACmd(SEQ_Num, InitStruct->DMAEn);
800029a8:	fd842783          	lw	a5,-40(s0)
800029ac:	53fc                	lw	a5,100(a5)
800029ae:	85be                	mv	a1,a5
800029b0:	fdc42503          	lw	a0,-36(s0)
800029b4:	34f1                	jal	80002480 <ADCSAR_SEQ_DMACmd>
}
800029b6:	0001                	nop
800029b8:	50b2                	lw	ra,44(sp)
800029ba:	5422                	lw	s0,40(sp)
800029bc:	6145                	addi	sp,sp,48
800029be:	8082                	ret

800029c0 <ADCSAR_SEQ_StructInit>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_SEQ_StructInit(ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
800029c0:	7179                	addi	sp,sp,-48
800029c2:	d622                	sw	s0,44(sp)
800029c4:	1800                	addi	s0,sp,48
800029c6:	fca42e23          	sw	a0,-36(s0)
    InitStruct->StartEvent = ADCSAR_SEQ_StartEvent_SwReq;
800029ca:	fdc42783          	lw	a5,-36(s0)
800029ce:	0007a023          	sw	zero,0(a5)
    InitStruct->SWStartEn = DISABLE;
800029d2:	fdc42783          	lw	a5,-36(s0)
800029d6:	0007a223          	sw	zero,4(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800029da:	fe042623          	sw	zero,-20(s0)
800029de:	a831                	j	800029fa <ADCSAR_SEQ_StructInit+0x3a>
        InitStruct->Req[i] = ADCSAR_CH_Num_0;
800029e0:	fdc42703          	lw	a4,-36(s0)
800029e4:	fec42783          	lw	a5,-20(s0)
800029e8:	078a                	slli	a5,a5,0x2
800029ea:	97ba                	add	a5,a5,a4
800029ec:	0007a423          	sw	zero,8(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800029f0:	fec42783          	lw	a5,-20(s0)
800029f4:	0785                	addi	a5,a5,1
800029f6:	fef42623          	sw	a5,-20(s0)
800029fa:	fec42703          	lw	a4,-20(s0)
800029fe:	479d                	li	a5,7
80002a00:	fee7f0e3          	bgeu	a5,a4,800029e0 <ADCSAR_SEQ_StructInit+0x20>
    }
    InitStruct->ReqMax = ADCSAR_SEQ_ReqNum_0;
80002a04:	fdc42783          	lw	a5,-36(s0)
80002a08:	0207a423          	sw	zero,40(a5)
    InitStruct->ReqAverage = ADCSAR_SEQ_Average_2;
80002a0c:	fdc42783          	lw	a5,-36(s0)
80002a10:	4705                	li	a4,1
80002a12:	d7d8                	sw	a4,44(a5)
    InitStruct->ReqAverageEn = DISABLE;
80002a14:	fdc42783          	lw	a5,-36(s0)
80002a18:	0207a823          	sw	zero,48(a5)
    InitStruct->RestartCount = 0;
80002a1c:	fdc42783          	lw	a5,-36(s0)
80002a20:	0207aa23          	sw	zero,52(a5)
    InitStruct->RestartAverageEn = DISABLE;
80002a24:	fdc42783          	lw	a5,-36(s0)
80002a28:	0207ac23          	sw	zero,56(a5)
    InitStruct->RestartTimer = 0;
80002a2c:	fdc42783          	lw	a5,-36(s0)
80002a30:	0207ae23          	sw	zero,60(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80002a34:	fe042423          	sw	zero,-24(s0)
80002a38:	a839                	j	80002a56 <ADCSAR_SEQ_StructInit+0x96>
        InitStruct->DCEn[i] = DISABLE;
80002a3a:	fdc42703          	lw	a4,-36(s0)
80002a3e:	fe842783          	lw	a5,-24(s0)
80002a42:	07c1                	addi	a5,a5,16
80002a44:	078a                	slli	a5,a5,0x2
80002a46:	97ba                	add	a5,a5,a4
80002a48:	0007a023          	sw	zero,0(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80002a4c:	fe842783          	lw	a5,-24(s0)
80002a50:	0785                	addi	a5,a5,1
80002a52:	fef42423          	sw	a5,-24(s0)
80002a56:	fe842703          	lw	a4,-24(s0)
80002a5a:	479d                	li	a5,7
80002a5c:	fce7ffe3          	bgeu	a5,a4,80002a3a <ADCSAR_SEQ_StructInit+0x7a>
    }
    InitStruct->DMAFIFOLevel = ADCSAR_SEQ_DMAFIFOLevel_1;
80002a60:	fdc42783          	lw	a5,-36(s0)
80002a64:	4705                	li	a4,1
80002a66:	d3b8                	sw	a4,96(a5)
    InitStruct->DMAEn = DISABLE;
80002a68:	fdc42783          	lw	a5,-36(s0)
80002a6c:	0607a223          	sw	zero,100(a5)
}
80002a70:	0001                	nop
80002a72:	5432                	lw	s0,44(sp)
80002a74:	6145                	addi	sp,sp,48
80002a76:	8082                	ret

80002a78 <ADCSAR_DC_Init>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_DC_Init(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Init_TypeDef* InitStruct)
{
80002a78:	1101                	addi	sp,sp,-32
80002a7a:	ce06                	sw	ra,28(sp)
80002a7c:	cc22                	sw	s0,24(sp)
80002a7e:	1000                	addi	s0,sp,32
80002a80:	fea42623          	sw	a0,-20(s0)
80002a84:	feb42423          	sw	a1,-24(s0)
    ADCSAR_DC_OutputCmd(DC_Num, InitStruct->DCOutput);
80002a88:	fe842783          	lw	a5,-24(s0)
80002a8c:	439c                	lw	a5,0(a5)
80002a8e:	85be                	mv	a1,a5
80002a90:	fec42503          	lw	a0,-20(s0)
80002a94:	3615                	jal	800025b8 <ADCSAR_DC_OutputCmd>
    ADCSAR_DC_SetThresholdLow(DC_Num, InitStruct->ThresholdLow);
80002a96:	fe842783          	lw	a5,-24(s0)
80002a9a:	43dc                	lw	a5,4(a5)
80002a9c:	85be                	mv	a1,a5
80002a9e:	fec42503          	lw	a0,-20(s0)
80002aa2:	3991                	jal	800026f6 <ADCSAR_DC_SetThresholdLow>
    ADCSAR_DC_SetThresholdHigh(DC_Num, InitStruct->ThresholdHigh);
80002aa4:	fe842783          	lw	a5,-24(s0)
80002aa8:	479c                	lw	a5,8(a5)
80002aaa:	85be                	mv	a1,a5
80002aac:	fec42503          	lw	a0,-20(s0)
80002ab0:	3951                	jal	80002744 <ADCSAR_DC_SetThresholdHigh>
    ADCSAR_DC_SourceConfig(DC_Num, InitStruct->Source);
80002ab2:	fe842783          	lw	a5,-24(s0)
80002ab6:	47dc                	lw	a5,12(a5)
80002ab8:	85be                	mv	a1,a5
80002aba:	fec42503          	lw	a0,-20(s0)
80002abe:	3689                	jal	80002600 <ADCSAR_DC_SourceConfig>
    ADCSAR_DC_ChannelConfig(DC_Num, InitStruct->Channel);
80002ac0:	fe842783          	lw	a5,-24(s0)
80002ac4:	4b9c                	lw	a5,16(a5)
80002ac6:	85be                	mv	a1,a5
80002ac8:	fec42503          	lw	a0,-20(s0)
80002acc:	3ebd                	jal	8000264a <ADCSAR_DC_ChannelConfig>
    ADCSAR_DC_Config(DC_Num, InitStruct->Mode, InitStruct->Condition);
80002ace:	fe842783          	lw	a5,-24(s0)
80002ad2:	4bd8                	lw	a4,20(a5)
80002ad4:	fe842783          	lw	a5,-24(s0)
80002ad8:	4f9c                	lw	a5,24(a5)
80002ada:	863e                	mv	a2,a5
80002adc:	85ba                	mv	a1,a4
80002ade:	fec42503          	lw	a0,-20(s0)
80002ae2:	3e4d                	jal	80002694 <ADCSAR_DC_Config>
}
80002ae4:	0001                	nop
80002ae6:	40f2                	lw	ra,28(sp)
80002ae8:	4462                	lw	s0,24(sp)
80002aea:	6105                	addi	sp,sp,32
80002aec:	8082                	ret

80002aee <ADCSAR_DC_StructInit>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_DC_StructInit(ADCSAR_DC_Init_TypeDef* InitStruct)
{
80002aee:	1101                	addi	sp,sp,-32
80002af0:	ce22                	sw	s0,28(sp)
80002af2:	1000                	addi	s0,sp,32
80002af4:	fea42623          	sw	a0,-20(s0)
    InitStruct->DCOutput = DISABLE;
80002af8:	fec42783          	lw	a5,-20(s0)
80002afc:	0007a023          	sw	zero,0(a5)
    InitStruct->ThresholdLow = 0;
80002b00:	fec42783          	lw	a5,-20(s0)
80002b04:	0007a223          	sw	zero,4(a5)
    InitStruct->ThresholdHigh = 0;
80002b08:	fec42783          	lw	a5,-20(s0)
80002b0c:	0007a423          	sw	zero,8(a5)
    InitStruct->Source = ADCSAR_DC_Source_EOC;
80002b10:	fec42783          	lw	a5,-20(s0)
80002b14:	0007a623          	sw	zero,12(a5)
    InitStruct->Channel = ADCSAR_CH_Num_0;
80002b18:	fec42783          	lw	a5,-20(s0)
80002b1c:	0007a823          	sw	zero,16(a5)
    InitStruct->Mode = ADCSAR_DC_Mode_Multiple;
80002b20:	fec42783          	lw	a5,-20(s0)
80002b24:	0007aa23          	sw	zero,20(a5)
    InitStruct->Condition = ADCSAR_DC_Condition_Low;
80002b28:	fec42783          	lw	a5,-20(s0)
80002b2c:	0007ac23          	sw	zero,24(a5)
}
80002b30:	0001                	nop
80002b32:	4472                	lw	s0,28(sp)
80002b34:	6105                	addi	sp,sp,32
80002b36:	8082                	ret

80002b38 <RCU_ADCSDRstCmd>:
  * @brief   C   -
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSDRstCmd(FunctionalState State)
{
80002b38:	1101                	addi	sp,sp,-32
80002b3a:	ce22                	sw	s0,28(sp)
80002b3c:	1000                	addi	s0,sp,32
80002b3e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSDCLKCFG_bit.RSTDIS, State);
80002b42:	3000e7b7          	lui	a5,0x3000e
80002b46:	fec42703          	lw	a4,-20(s0)
80002b4a:	8b05                	andi	a4,a4,1
80002b4c:	0ff77713          	zext.b	a4,a4
80002b50:	8b05                	andi	a4,a4,1
80002b52:	0722                	slli	a4,a4,0x8
80002b54:	0b47a683          	lw	a3,180(a5) # 3000e0b4 <STACK_SIZE+0x3000d8b4>
80002b58:	eff6f693          	andi	a3,a3,-257
80002b5c:	8f55                	or	a4,a4,a3
80002b5e:	0ae7aa23          	sw	a4,180(a5)
}
80002b62:	0001                	nop
80002b64:	4472                	lw	s0,28(sp)
80002b66:	6105                	addi	sp,sp,32
80002b68:	8082                	ret

80002b6a <ADCSD_WaitCycleCmd>:
  * @brief        -
  * @param   waitClkAmount   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_WaitCycleCmd(uint32_t WaitCycle)
{
80002b6a:	1101                	addi	sp,sp,-32
80002b6c:	ce22                	sw	s0,28(sp)
80002b6e:	1000                	addi	s0,sp,32
80002b70:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_WTCYC(WaitCycle));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_WTCYC_Msk, WaitCycle << ADCSD_CTRL_WTCYC_Pos);
80002b74:	300127b7          	lui	a5,0x30012
80002b78:	4398                	lw	a4,0(a5)
80002b7a:	fff907b7          	lui	a5,0xfff90
80002b7e:	17fd                	addi	a5,a5,-1 # fff8ffff <__data_source_start+0x7ff89a83>
80002b80:	00f776b3          	and	a3,a4,a5
80002b84:	fec42783          	lw	a5,-20(s0)
80002b88:	01079713          	slli	a4,a5,0x10
80002b8c:	300127b7          	lui	a5,0x30012
80002b90:	8f55                	or	a4,a4,a3
80002b92:	c398                	sw	a4,0(a5)
}
80002b94:	0001                	nop
80002b96:	4472                	lw	s0,28(sp)
80002b98:	6105                	addi	sp,sp,32
80002b9a:	8082                	ret

80002b9c <ADCSD_MainDivCmd>:
  * @brief        -
  * @param   mainDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_MainDivCmd(uint32_t mainDiv)
{
80002b9c:	1101                	addi	sp,sp,-32
80002b9e:	ce22                	sw	s0,28(sp)
80002ba0:	1000                	addi	s0,sp,32
80002ba2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_MDC(mainDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_MDC_Msk, mainDiv << ADCSD_CTRL_MDC_Pos);
80002ba6:	300127b7          	lui	a5,0x30012
80002baa:	4398                	lw	a4,0(a5)
80002bac:	77e5                	lui	a5,0xffff9
80002bae:	17fd                	addi	a5,a5,-1 # ffff8fff <__data_source_start+0x7fff2a83>
80002bb0:	00f776b3          	and	a3,a4,a5
80002bb4:	fec42783          	lw	a5,-20(s0)
80002bb8:	00c79713          	slli	a4,a5,0xc
80002bbc:	300127b7          	lui	a5,0x30012
80002bc0:	8f55                	or	a4,a4,a3
80002bc2:	c398                	sw	a4,0(a5)
}
80002bc4:	0001                	nop
80002bc6:	4472                	lw	s0,28(sp)
80002bc8:	6105                	addi	sp,sp,32
80002bca:	8082                	ret

80002bcc <ADCSD_SampleDivCmd>:
  * @brief        -
  * @param   sampleDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SampleDivCmd(uint32_t sampleDiv)
{
80002bcc:	1101                	addi	sp,sp,-32
80002bce:	ce22                	sw	s0,28(sp)
80002bd0:	1000                	addi	s0,sp,32
80002bd2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_DR(sampleDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_DR_Msk, sampleDiv << ADCSD_CTRL_DR_Pos);
80002bd6:	300127b7          	lui	a5,0x30012
80002bda:	439c                	lw	a5,0(a5)
80002bdc:	cff7f693          	andi	a3,a5,-769
80002be0:	fec42783          	lw	a5,-20(s0)
80002be4:	00879713          	slli	a4,a5,0x8
80002be8:	300127b7          	lui	a5,0x30012
80002bec:	8f55                	or	a4,a4,a3
80002bee:	c398                	sw	a4,0(a5)
}
80002bf0:	0001                	nop
80002bf2:	4472                	lw	s0,28(sp)
80002bf4:	6105                	addi	sp,sp,32
80002bf6:	8082                	ret

80002bf8 <ADCSD_SetMode>:
  * @param   ch_num   
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetMode(ADCSD_CH_Num_TypeDef ch_num, ADCSD_MODE_TypeDef mode)
{
80002bf8:	1101                	addi	sp,sp,-32
80002bfa:	ce22                	sw	s0,28(sp)
80002bfc:	1000                	addi	s0,sp,32
80002bfe:	fea42623          	sw	a0,-20(s0)
80002c02:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_MODE(mode));

	MODIFY_REG(ADCSD->MODE, ADCSD_MODE_CH0_Msk << ((uint32_t)ch_num << 2), mode << ((uint32_t)ch_num << 2));
80002c06:	300127b7          	lui	a5,0x30012
80002c0a:	43d8                	lw	a4,4(a5)
80002c0c:	fec42783          	lw	a5,-20(s0)
80002c10:	078a                	slli	a5,a5,0x2
80002c12:	468d                	li	a3,3
80002c14:	00f697b3          	sll	a5,a3,a5
80002c18:	fff7c793          	not	a5,a5
80002c1c:	00f776b3          	and	a3,a4,a5
80002c20:	fec42783          	lw	a5,-20(s0)
80002c24:	078a                	slli	a5,a5,0x2
80002c26:	fe842703          	lw	a4,-24(s0)
80002c2a:	00f71733          	sll	a4,a4,a5
80002c2e:	300127b7          	lui	a5,0x30012
80002c32:	8f55                	or	a4,a4,a3
80002c34:	c3d8                	sw	a4,4(a5)
}
80002c36:	0001                	nop
80002c38:	4472                	lw	s0,28(sp)
80002c3a:	6105                	addi	sp,sp,32
80002c3c:	8082                	ret

80002c3e <ADCSD_SetAmplification>:
  * @param   ch_num    -
  * @param 	 ampl   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetAmplification(ADCSD_CH_Num_TypeDef ch_num, ADCSD_AMPL_TypeDef ampl)
{
80002c3e:	1101                	addi	sp,sp,-32
80002c40:	ce22                	sw	s0,28(sp)
80002c42:	1000                	addi	s0,sp,32
80002c44:	fea42623          	sw	a0,-20(s0)
80002c48:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_AMPL(ampl));

	MODIFY_REG(ADCSD->AMPL, ADCSD_AMPL_CH0_Msk << ((uint32_t)ch_num << 2), (uint32_t)ampl << ((uint32_t)ch_num << 2));
80002c4c:	300127b7          	lui	a5,0x30012
80002c50:	4798                	lw	a4,8(a5)
80002c52:	fec42783          	lw	a5,-20(s0)
80002c56:	078a                	slli	a5,a5,0x2
80002c58:	469d                	li	a3,7
80002c5a:	00f697b3          	sll	a5,a3,a5
80002c5e:	fff7c793          	not	a5,a5
80002c62:	00f776b3          	and	a3,a4,a5
80002c66:	fec42783          	lw	a5,-20(s0)
80002c6a:	078a                	slli	a5,a5,0x2
80002c6c:	fe842703          	lw	a4,-24(s0)
80002c70:	00f71733          	sll	a4,a4,a5
80002c74:	300127b7          	lui	a5,0x30012
80002c78:	8f55                	or	a4,a4,a3
80002c7a:	c798                	sw	a4,8(a5)
}
80002c7c:	0001                	nop
80002c7e:	4472                	lw	s0,28(sp)
80002c80:	6105                	addi	sp,sp,32
80002c82:	8082                	ret

80002c84 <ADCSD_DeInit>:
/**
  * @brief      ADCSD   
  * @retval  void
  */
void ADCSD_DeInit(void)
{
80002c84:	1141                	addi	sp,sp,-16
80002c86:	c606                	sw	ra,12(sp)
80002c88:	c422                	sw	s0,8(sp)
80002c8a:	0800                	addi	s0,sp,16
    RCU_ADCSDRstCmd(DISABLE);
80002c8c:	4501                	li	a0,0
80002c8e:	356d                	jal	80002b38 <RCU_ADCSDRstCmd>
    RCU_ADCSDRstCmd(ENABLE);
80002c90:	4505                	li	a0,1
80002c92:	355d                	jal	80002b38 <RCU_ADCSDRstCmd>
}
80002c94:	0001                	nop
80002c96:	40b2                	lw	ra,12(sp)
80002c98:	4422                	lw	s0,8(sp)
80002c9a:	0141                	addi	sp,sp,16
80002c9c:	8082                	ret

80002c9e <ADCSD_Init>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_Init(ADCSD_Init_TypeDef* InitStruct)
{
80002c9e:	1101                	addi	sp,sp,-32
80002ca0:	ce06                	sw	ra,28(sp)
80002ca2:	cc22                	sw	s0,24(sp)
80002ca4:	1000                	addi	s0,sp,32
80002ca6:	fea42623          	sw	a0,-20(s0)
	ADCSD_WaitCycleCmd(InitStruct->WaitCycle);
80002caa:	fec42783          	lw	a5,-20(s0)
80002cae:	439c                	lw	a5,0(a5)
80002cb0:	853e                	mv	a0,a5
80002cb2:	3d65                	jal	80002b6a <ADCSD_WaitCycleCmd>
	ADCSD_MainDivCmd(InitStruct->MainDiv);
80002cb4:	fec42783          	lw	a5,-20(s0)
80002cb8:	43dc                	lw	a5,4(a5)
80002cba:	853e                	mv	a0,a5
80002cbc:	35c5                	jal	80002b9c <ADCSD_MainDivCmd>
	ADCSD_SampleDivCmd(InitStruct->SampleDiv);
80002cbe:	fec42783          	lw	a5,-20(s0)
80002cc2:	479c                	lw	a5,8(a5)
80002cc4:	853e                	mv	a0,a5
80002cc6:	3719                	jal	80002bcc <ADCSD_SampleDivCmd>
}
80002cc8:	0001                	nop
80002cca:	40f2                	lw	ra,28(sp)
80002ccc:	4462                	lw	s0,24(sp)
80002cce:	6105                	addi	sp,sp,32
80002cd0:	8082                	ret

80002cd2 <ADCSD_StructInit>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_StructInit(ADCSD_Init_TypeDef* InitStruct)
{
80002cd2:	1101                	addi	sp,sp,-32
80002cd4:	ce22                	sw	s0,28(sp)
80002cd6:	1000                	addi	s0,sp,32
80002cd8:	fea42623          	sw	a0,-20(s0)
	InitStruct->MainDiv = 0x0;
80002cdc:	fec42783          	lw	a5,-20(s0)
80002ce0:	0007a223          	sw	zero,4(a5) # 30012004 <STACK_SIZE+0x30011804>
	InitStruct->SampleDiv = 0x0;
80002ce4:	fec42783          	lw	a5,-20(s0)
80002ce8:	0007a423          	sw	zero,8(a5)
	InitStruct->WaitCycle = 0x0;
80002cec:	fec42783          	lw	a5,-20(s0)
80002cf0:	0007a023          	sw	zero,0(a5)
}
80002cf4:	0001                	nop
80002cf6:	4472                	lw	s0,28(sp)
80002cf8:	6105                	addi	sp,sp,32
80002cfa:	8082                	ret

80002cfc <ADCSD_CH_Init>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_CH_Init(ADCSD_CH_Num_TypeDef ch_num, ADCSD_CH_Init_TypeDef* InitStruct)
{
80002cfc:	1101                	addi	sp,sp,-32
80002cfe:	ce06                	sw	ra,28(sp)
80002d00:	cc22                	sw	s0,24(sp)
80002d02:	1000                	addi	s0,sp,32
80002d04:	fea42623          	sw	a0,-20(s0)
80002d08:	feb42423          	sw	a1,-24(s0)
	ADCSD_SetMode(ch_num, InitStruct->Mode);
80002d0c:	fe842783          	lw	a5,-24(s0)
80002d10:	439c                	lw	a5,0(a5)
80002d12:	85be                	mv	a1,a5
80002d14:	fec42503          	lw	a0,-20(s0)
80002d18:	35c5                	jal	80002bf8 <ADCSD_SetMode>
	ADCSD_SetAmplification(ch_num, InitStruct->Amplifier);
80002d1a:	fe842783          	lw	a5,-24(s0)
80002d1e:	43dc                	lw	a5,4(a5)
80002d20:	85be                	mv	a1,a5
80002d22:	fec42503          	lw	a0,-20(s0)
80002d26:	3f21                	jal	80002c3e <ADCSD_SetAmplification>
}
80002d28:	0001                	nop
80002d2a:	40f2                	lw	ra,28(sp)
80002d2c:	4462                	lw	s0,24(sp)
80002d2e:	6105                	addi	sp,sp,32
80002d30:	8082                	ret

80002d32 <ADCSD_CH_StructInit>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_CH_StructInit(ADCSD_CH_Init_TypeDef* InitStruct)
{
80002d32:	1101                	addi	sp,sp,-32
80002d34:	ce22                	sw	s0,28(sp)
80002d36:	1000                	addi	s0,sp,32
80002d38:	fea42623          	sw	a0,-20(s0)
	InitStruct->Amplifier = 0x0;
80002d3c:	fec42783          	lw	a5,-20(s0)
80002d40:	0007a223          	sw	zero,4(a5)
	InitStruct->Mode = 0x1;
80002d44:	fec42783          	lw	a5,-20(s0)
80002d48:	4705                	li	a4,1
80002d4a:	c398                	sw	a4,0(a5)
}
80002d4c:	0001                	nop
80002d4e:	4472                	lw	s0,28(sp)
80002d50:	6105                	addi	sp,sp,32
80002d52:	8082                	ret

80002d54 <RCU_AHBRstCmd>:
{
80002d54:	1101                	addi	sp,sp,-32
80002d56:	ce22                	sw	s0,28(sp)
80002d58:	1000                	addi	s0,sp,32
80002d5a:	fea42623          	sw	a0,-20(s0)
80002d5e:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80002d62:	3000e7b7          	lui	a5,0x3000e
80002d66:	4b98                	lw	a4,16(a5)
80002d68:	fec42783          	lw	a5,-20(s0)
80002d6c:	fff7c793          	not	a5,a5
80002d70:	00f776b3          	and	a3,a4,a5
80002d74:	fe842783          	lw	a5,-24(s0)
80002d78:	c781                	beqz	a5,80002d80 <RCU_AHBRstCmd+0x2c>
80002d7a:	fec42783          	lw	a5,-20(s0)
80002d7e:	a011                	j	80002d82 <RCU_AHBRstCmd+0x2e>
80002d80:	4781                	li	a5,0
80002d82:	3000e737          	lui	a4,0x3000e
80002d86:	8fd5                	or	a5,a5,a3
80002d88:	cb1c                	sw	a5,16(a4)
}
80002d8a:	0001                	nop
80002d8c:	4472                	lw	s0,28(sp)
80002d8e:	6105                	addi	sp,sp,32
80002d90:	8082                	ret

80002d92 <CRC_ResetCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ResetCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002d92:	1101                	addi	sp,sp,-32
80002d94:	ce22                	sw	s0,28(sp)
80002d96:	1000                	addi	s0,sp,32
80002d98:	fea42623          	sw	a0,-20(s0)
80002d9c:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_RESET_Msk, state << CRC_CR_RESET_Pos);
80002da0:	fec42783          	lw	a5,-20(s0)
80002da4:	47dc                	lw	a5,12(a5)
80002da6:	ffe7f713          	andi	a4,a5,-2
80002daa:	fe842783          	lw	a5,-24(s0)
80002dae:	8f5d                	or	a4,a4,a5
80002db0:	fec42783          	lw	a5,-20(s0)
80002db4:	c7d8                	sw	a4,12(a5)
}
80002db6:	0001                	nop
80002db8:	4472                	lw	s0,28(sp)
80002dba:	6105                	addi	sp,sp,32
80002dbc:	8082                	ret

80002dbe <CRC_ModeCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ModeCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002dbe:	1101                	addi	sp,sp,-32
80002dc0:	ce22                	sw	s0,28(sp)
80002dc2:	1000                	addi	s0,sp,32
80002dc4:	fea42623          	sw	a0,-20(s0)
80002dc8:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_MODE_Msk, state << CRC_CR_MODE_Pos);
80002dcc:	fec42783          	lw	a5,-20(s0)
80002dd0:	47dc                	lw	a5,12(a5)
80002dd2:	ffd7f713          	andi	a4,a5,-3
80002dd6:	fe842783          	lw	a5,-24(s0)
80002dda:	0786                	slli	a5,a5,0x1
80002ddc:	8f5d                	or	a4,a4,a5
80002dde:	fec42783          	lw	a5,-20(s0)
80002de2:	c7d8                	sw	a4,12(a5)
}
80002de4:	0001                	nop
80002de6:	4472                	lw	s0,28(sp)
80002de8:	6105                	addi	sp,sp,32
80002dea:	8082                	ret

80002dec <CRC_XOROutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_XOROutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002dec:	1101                	addi	sp,sp,-32
80002dee:	ce22                	sw	s0,28(sp)
80002df0:	1000                	addi	s0,sp,32
80002df2:	fea42623          	sw	a0,-20(s0)
80002df6:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_XOROUT_Msk, state << CRC_CR_XOROUT_Pos);
80002dfa:	fec42783          	lw	a5,-20(s0)
80002dfe:	47dc                	lw	a5,12(a5)
80002e00:	ffb7f713          	andi	a4,a5,-5
80002e04:	fe842783          	lw	a5,-24(s0)
80002e08:	078a                	slli	a5,a5,0x2
80002e0a:	8f5d                	or	a4,a4,a5
80002e0c:	fec42783          	lw	a5,-20(s0)
80002e10:	c7d8                	sw	a4,12(a5)
}
80002e12:	0001                	nop
80002e14:	4472                	lw	s0,28(sp)
80002e16:	6105                	addi	sp,sp,32
80002e18:	8082                	ret

80002e1a <CRC_SetPolysize>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   polysize   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPolysize(CRC_TypeDef* CRCx, CRC_POLYSIZE_TypeDef polysize)
{
80002e1a:	1101                	addi	sp,sp,-32
80002e1c:	ce22                	sw	s0,28(sp)
80002e1e:	1000                	addi	s0,sp,32
80002e20:	fea42623          	sw	a0,-20(s0)
80002e24:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_POLYSIZE(polysize));

	MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE_Msk, polysize << CRC_CR_POLYSIZE_Pos);
80002e28:	fec42783          	lw	a5,-20(s0)
80002e2c:	47dc                	lw	a5,12(a5)
80002e2e:	fe77f713          	andi	a4,a5,-25
80002e32:	fe842783          	lw	a5,-24(s0)
80002e36:	078e                	slli	a5,a5,0x3
80002e38:	8f5d                	or	a4,a4,a5
80002e3a:	fec42783          	lw	a5,-20(s0)
80002e3e:	c7d8                	sw	a4,12(a5)
}
80002e40:	0001                	nop
80002e42:	4472                	lw	s0,28(sp)
80002e44:	6105                	addi	sp,sp,32
80002e46:	8082                	ret

80002e48 <CRC_SetRevIn>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   revin   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetRevIn(CRC_TypeDef* CRCx, CRC_REV_IN_TypeDef revin)
{
80002e48:	1101                	addi	sp,sp,-32
80002e4a:	ce22                	sw	s0,28(sp)
80002e4c:	1000                	addi	s0,sp,32
80002e4e:	fea42623          	sw	a0,-20(s0)
80002e52:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_REV_IN(revin));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_IN_Msk, revin << CRC_CR_REV_IN_Pos);
80002e56:	fec42783          	lw	a5,-20(s0)
80002e5a:	47dc                	lw	a5,12(a5)
80002e5c:	f9f7f713          	andi	a4,a5,-97
80002e60:	fe842783          	lw	a5,-24(s0)
80002e64:	0796                	slli	a5,a5,0x5
80002e66:	8f5d                	or	a4,a4,a5
80002e68:	fec42783          	lw	a5,-20(s0)
80002e6c:	c7d8                	sw	a4,12(a5)
}
80002e6e:	0001                	nop
80002e70:	4472                	lw	s0,28(sp)
80002e72:	6105                	addi	sp,sp,32
80002e74:	8082                	ret

80002e76 <CRC_RevOutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param	 state    
  * @retval  void
  */
__STATIC_INLINE void CRC_RevOutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80002e76:	1101                	addi	sp,sp,-32
80002e78:	ce22                	sw	s0,28(sp)
80002e7a:	1000                	addi	s0,sp,32
80002e7c:	fea42623          	sw	a0,-20(s0)
80002e80:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT_Msk, state << CRC_CR_REV_OUT_Pos);
80002e84:	fec42783          	lw	a5,-20(s0)
80002e88:	47dc                	lw	a5,12(a5)
80002e8a:	f7f7f713          	andi	a4,a5,-129
80002e8e:	fe842783          	lw	a5,-24(s0)
80002e92:	079e                	slli	a5,a5,0x7
80002e94:	8f5d                	or	a4,a4,a5
80002e96:	fec42783          	lw	a5,-20(s0)
80002e9a:	c7d8                	sw	a4,12(a5)
}
80002e9c:	0001                	nop
80002e9e:	4472                	lw	s0,28(sp)
80002ea0:	6105                	addi	sp,sp,32
80002ea2:	8082                	ret

80002ea4 <CRC_SetInit>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetInit(CRC_TypeDef* CRCx, uint32_t val)
{
80002ea4:	1101                	addi	sp,sp,-32
80002ea6:	ce22                	sw	s0,28(sp)
80002ea8:	1000                	addi	s0,sp,32
80002eaa:	fea42623          	sw	a0,-20(s0)
80002eae:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->INIT, val);
80002eb2:	fec42783          	lw	a5,-20(s0)
80002eb6:	fe842703          	lw	a4,-24(s0)
80002eba:	cb98                	sw	a4,16(a5)
}
80002ebc:	0001                	nop
80002ebe:	4472                	lw	s0,28(sp)
80002ec0:	6105                	addi	sp,sp,32
80002ec2:	8082                	ret

80002ec4 <CRC_SetPol>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPol(CRC_TypeDef* CRCx, uint32_t val)
{
80002ec4:	1101                	addi	sp,sp,-32
80002ec6:	ce22                	sw	s0,28(sp)
80002ec8:	1000                	addi	s0,sp,32
80002eca:	fea42623          	sw	a0,-20(s0)
80002ece:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->POL, val);
80002ed2:	fec42783          	lw	a5,-20(s0)
80002ed6:	fe842703          	lw	a4,-24(s0)
80002eda:	cbd8                	sw	a4,20(a5)
}
80002edc:	0001                	nop
80002ede:	4472                	lw	s0,28(sp)
80002ee0:	6105                	addi	sp,sp,32
80002ee2:	8082                	ret

80002ee4 <CRC_DeInit>:
/**
  * @brief      CRC   
  * @retval  void
  */
void CRC_DeInit(CRC_TypeDef* CRCx)
{
80002ee4:	7179                	addi	sp,sp,-48
80002ee6:	d606                	sw	ra,44(sp)
80002ee8:	d422                	sw	s0,40(sp)
80002eea:	1800                	addi	s0,sp,48
80002eec:	fca42e23          	sw	a0,-36(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	CRC_ResetCmd(CRCx, ENABLE);
80002ef0:	4585                	li	a1,1
80002ef2:	fdc42503          	lw	a0,-36(s0)
80002ef6:	3d71                	jal	80002d92 <CRC_ResetCmd>
	CRC_ResetCmd(CRCx, DISABLE);
80002ef8:	4581                	li	a1,0
80002efa:	fdc42503          	lw	a0,-36(s0)
80002efe:	3d51                	jal	80002d92 <CRC_ResetCmd>
	uint32_t CRC_num = (CRCx == CRC0) ? RCU_AHBRst_CRC0 : RCU_AHBRst_CRC1;
80002f00:	fdc42703          	lw	a4,-36(s0)
80002f04:	200307b7          	lui	a5,0x20030
80002f08:	00f71463          	bne	a4,a5,80002f10 <CRC_DeInit+0x2c>
80002f0c:	6785                	lui	a5,0x1
80002f0e:	a011                	j	80002f12 <CRC_DeInit+0x2e>
80002f10:	6789                	lui	a5,0x2
80002f12:	fef42623          	sw	a5,-20(s0)
    RCU_AHBRstCmd(CRC_num, DISABLE);
80002f16:	4581                	li	a1,0
80002f18:	fec42503          	lw	a0,-20(s0)
80002f1c:	3d25                	jal	80002d54 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(CRC_num, ENABLE);
80002f1e:	4585                	li	a1,1
80002f20:	fec42503          	lw	a0,-20(s0)
80002f24:	3d05                	jal	80002d54 <RCU_AHBRstCmd>
}
80002f26:	0001                	nop
80002f28:	50b2                	lw	ra,44(sp)
80002f2a:	5422                	lw	s0,40(sp)
80002f2c:	6145                	addi	sp,sp,48
80002f2e:	8082                	ret

80002f30 <CRC_Init>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRC_Init(CRC_TypeDef* CRCx, CRC_Init_TypeDef* InitStruct)
{
80002f30:	1101                	addi	sp,sp,-32
80002f32:	ce06                	sw	ra,28(sp)
80002f34:	cc22                	sw	s0,24(sp)
80002f36:	1000                	addi	s0,sp,32
80002f38:	fea42623          	sw	a0,-20(s0)
80002f3c:	feb42423          	sw	a1,-24(s0)
	CRC_SetInit(CRCx, InitStruct->Init);
80002f40:	fe842783          	lw	a5,-24(s0)
80002f44:	439c                	lw	a5,0(a5)
80002f46:	85be                	mv	a1,a5
80002f48:	fec42503          	lw	a0,-20(s0)
80002f4c:	3fa1                	jal	80002ea4 <CRC_SetInit>
	CRC_SetRevIn(CRCx, InitStruct->RevIn);
80002f4e:	fe842783          	lw	a5,-24(s0)
80002f52:	43dc                	lw	a5,4(a5)
80002f54:	85be                	mv	a1,a5
80002f56:	fec42503          	lw	a0,-20(s0)
80002f5a:	35fd                	jal	80002e48 <CRC_SetRevIn>
	CRC_RevOutCmd(CRCx, InitStruct->RevOut);
80002f5c:	fe842783          	lw	a5,-24(s0)
80002f60:	479c                	lw	a5,8(a5)
80002f62:	85be                	mv	a1,a5
80002f64:	fec42503          	lw	a0,-20(s0)
80002f68:	3739                	jal	80002e76 <CRC_RevOutCmd>
	CRC_ModeCmd(CRCx, InitStruct->Mode);
80002f6a:	fe842783          	lw	a5,-24(s0)
80002f6e:	47dc                	lw	a5,12(a5)
80002f70:	85be                	mv	a1,a5
80002f72:	fec42503          	lw	a0,-20(s0)
80002f76:	35a1                	jal	80002dbe <CRC_ModeCmd>
	CRC_XOROutCmd(CRCx, InitStruct->XorOut);
80002f78:	fe842783          	lw	a5,-24(s0)
80002f7c:	4b9c                	lw	a5,16(a5)
80002f7e:	85be                	mv	a1,a5
80002f80:	fec42503          	lw	a0,-20(s0)
80002f84:	35a5                	jal	80002dec <CRC_XOROutCmd>
	CRC_SetPolysize(CRCx, InitStruct->Polysize);
80002f86:	fe842783          	lw	a5,-24(s0)
80002f8a:	4bdc                	lw	a5,20(a5)
80002f8c:	85be                	mv	a1,a5
80002f8e:	fec42503          	lw	a0,-20(s0)
80002f92:	3561                	jal	80002e1a <CRC_SetPolysize>
	CRC_SetPol(CRCx, InitStruct->Pol);
80002f94:	fe842783          	lw	a5,-24(s0)
80002f98:	4f9c                	lw	a5,24(a5)
80002f9a:	85be                	mv	a1,a5
80002f9c:	fec42503          	lw	a0,-20(s0)
80002fa0:	3715                	jal	80002ec4 <CRC_SetPol>
}
80002fa2:	0001                	nop
80002fa4:	40f2                	lw	ra,28(sp)
80002fa6:	4462                	lw	s0,24(sp)
80002fa8:	6105                	addi	sp,sp,32
80002faa:	8082                	ret

80002fac <CRC_StructInit>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRC_StructInit(CRC_Init_TypeDef* InitStruct)
{
80002fac:	1101                	addi	sp,sp,-32
80002fae:	ce22                	sw	s0,28(sp)
80002fb0:	1000                	addi	s0,sp,32
80002fb2:	fea42623          	sw	a0,-20(s0)
	InitStruct->Init = 0x0;
80002fb6:	fec42783          	lw	a5,-20(s0)
80002fba:	0007a023          	sw	zero,0(a5) # 2000 <STACK_SIZE+0x1800>
	InitStruct->RevIn = 0x0;
80002fbe:	fec42783          	lw	a5,-20(s0)
80002fc2:	0007a223          	sw	zero,4(a5)
	InitStruct->RevOut = 0x0;
80002fc6:	fec42783          	lw	a5,-20(s0)
80002fca:	0007a423          	sw	zero,8(a5)
	InitStruct->Mode = 0x0;
80002fce:	fec42783          	lw	a5,-20(s0)
80002fd2:	0007a623          	sw	zero,12(a5)
	InitStruct->XorOut = 0x0;
80002fd6:	fec42783          	lw	a5,-20(s0)
80002fda:	0007a823          	sw	zero,16(a5)
	InitStruct->Polysize = 0x0;
80002fde:	fec42783          	lw	a5,-20(s0)
80002fe2:	0007aa23          	sw	zero,20(a5)
	InitStruct->Pol = 0x4C11DB7;	// CRC-32 (Ethernet)
80002fe6:	fec42783          	lw	a5,-20(s0)
80002fea:	04c12737          	lui	a4,0x4c12
80002fee:	db770713          	addi	a4,a4,-585 # 4c11db7 <STACK_SIZE+0x4c115b7>
80002ff2:	cf98                	sw	a4,24(a5)
}
80002ff4:	0001                	nop
80002ff6:	4472                	lw	s0,28(sp)
80002ff8:	6105                	addi	sp,sp,32
80002ffa:	8082                	ret

80002ffc <RCU_AHBRstCmd>:
{
80002ffc:	1101                	addi	sp,sp,-32
80002ffe:	ce22                	sw	s0,28(sp)
80003000:	1000                	addi	s0,sp,32
80003002:	fea42623          	sw	a0,-20(s0)
80003006:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
8000300a:	3000e7b7          	lui	a5,0x3000e
8000300e:	4b98                	lw	a4,16(a5)
80003010:	fec42783          	lw	a5,-20(s0)
80003014:	fff7c793          	not	a5,a5
80003018:	00f776b3          	and	a3,a4,a5
8000301c:	fe842783          	lw	a5,-24(s0)
80003020:	c781                	beqz	a5,80003028 <RCU_AHBRstCmd+0x2c>
80003022:	fec42783          	lw	a5,-20(s0)
80003026:	a011                	j	8000302a <RCU_AHBRstCmd+0x2e>
80003028:	4781                	li	a5,0
8000302a:	3000e737          	lui	a4,0x3000e
8000302e:	8fd5                	or	a5,a5,a3
80003030:	cb1c                	sw	a5,16(a4)
}
80003032:	0001                	nop
80003034:	4472                	lw	s0,28(sp)
80003036:	6105                	addi	sp,sp,32
80003038:	8082                	ret

8000303a <CRYPTO_UpdateKeyCmd>:
  * 		   KEY_0...KEY_3   AES-128
  * @pararm  state   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_UpdateKeyCmd(FunctionalState state)
{
8000303a:	1101                	addi	sp,sp,-32
8000303c:	ce22                	sw	s0,28(sp)
8000303e:	1000                	addi	s0,sp,32
80003040:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_UPDATE_KEY_Msk, state << CRYPTO_CONTROL_UPDATE_KEY_Pos);
80003044:	200207b7          	lui	a5,0x20020
80003048:	43fc                	lw	a5,68(a5)
8000304a:	ffe7f693          	andi	a3,a5,-2
8000304e:	200207b7          	lui	a5,0x20020
80003052:	fec42703          	lw	a4,-20(s0)
80003056:	8f55                	or	a4,a4,a3
80003058:	c3f8                	sw	a4,68(a5)
}
8000305a:	0001                	nop
8000305c:	4472                	lw	s0,28(sp)
8000305e:	6105                	addi	sp,sp,32
80003060:	8082                	ret

80003062 <CRYPTO_StartCmd>:
  * @brief       .
  * 		         .
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_StartCmd()
{
80003062:	1141                	addi	sp,sp,-16
80003064:	c622                	sw	s0,12(sp)
80003066:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->CONTROL, CRYPTO_CONTROL_START_Msk);
80003068:	200207b7          	lui	a5,0x20020
8000306c:	43f8                	lw	a4,68(a5)
8000306e:	200207b7          	lui	a5,0x20020
80003072:	00276713          	ori	a4,a4,2
80003076:	c3f8                	sw	a4,68(a5)
}
80003078:	0001                	nop
8000307a:	4432                	lw	s0,12(sp)
8000307c:	0141                	addi	sp,sp,16
8000307e:	8082                	ret

80003080 <CRYPTO_DirectionConfig>:
  * @brief      
  * @param   dir    0 - , 1 - 
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DirectionConfig(CRYPTO_Dir_TypeDef dir)
{
80003080:	1101                	addi	sp,sp,-32
80003082:	ce22                	sw	s0,28(sp)
80003084:	1000                	addi	s0,sp,32
80003086:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_DIR(dir));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_DIRECTION_Msk, dir << CRYPTO_CONTROL_DIRECTION_Pos);
8000308a:	200207b7          	lui	a5,0x20020
8000308e:	43fc                	lw	a5,68(a5)
80003090:	ffb7f693          	andi	a3,a5,-5
80003094:	fec42783          	lw	a5,-20(s0)
80003098:	00279713          	slli	a4,a5,0x2
8000309c:	200207b7          	lui	a5,0x20020
800030a0:	8f55                	or	a4,a4,a3
800030a2:	c3f8                	sw	a4,68(a5)
}
800030a4:	0001                	nop
800030a6:	4472                	lw	s0,28(sp)
800030a8:	6105                	addi	sp,sp,32
800030aa:	8082                	ret

800030ac <CRYPTO_AlgoConfig>:
  * @brief      
  * @param   algo   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_AlgoConfig(CRYPTO_Algo_TypeDef algo)
{
800030ac:	1101                	addi	sp,sp,-32
800030ae:	ce22                	sw	s0,28(sp)
800030b0:	1000                	addi	s0,sp,32
800030b2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_ALGO(algo));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_ALGORITHM_Msk, algo << CRYPTO_CONTROL_ALGORITHM_Pos);
800030b6:	200207b7          	lui	a5,0x20020
800030ba:	43fc                	lw	a5,68(a5)
800030bc:	fe77f693          	andi	a3,a5,-25
800030c0:	fec42783          	lw	a5,-20(s0)
800030c4:	00379713          	slli	a4,a5,0x3
800030c8:	200207b7          	lui	a5,0x20020
800030cc:	8f55                	or	a4,a4,a3
800030ce:	c3f8                	sw	a4,68(a5)
}
800030d0:	0001                	nop
800030d2:	4472                	lw	s0,28(sp)
800030d4:	6105                	addi	sp,sp,32
800030d6:	8082                	ret

800030d8 <CRYPTO_ModeConfig>:
  * @brief       
  * @param   mode    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_ModeConfig(CRYPTO_Mode_TypeDef mode)
{
800030d8:	1101                	addi	sp,sp,-32
800030da:	ce22                	sw	s0,28(sp)
800030dc:	1000                	addi	s0,sp,32
800030de:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_MODE(mode));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_MODE_Msk, mode << CRYPTO_CONTROL_MODE_Pos);
800030e2:	200207b7          	lui	a5,0x20020
800030e6:	43fc                	lw	a5,68(a5)
800030e8:	f9f7f693          	andi	a3,a5,-97
800030ec:	fec42783          	lw	a5,-20(s0)
800030f0:	00579713          	slli	a4,a5,0x5
800030f4:	200207b7          	lui	a5,0x20020
800030f8:	8f55                	or	a4,a4,a3
800030fa:	c3f8                	sw	a4,68(a5)
}
800030fc:	0001                	nop
800030fe:	4472                	lw	s0,28(sp)
80003100:	6105                	addi	sp,sp,32
80003102:	8082                	ret

80003104 <CRYPTO_GCMPhaseConfig>:
  * @brief       
  * @param   phase        GCM
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_TypeDef phase)
{
80003104:	1101                	addi	sp,sp,-32
80003106:	ce22                	sw	s0,28(sp)
80003108:	1000                	addi	s0,sp,32
8000310a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_PHASE(phase));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_GCM_PHASE_Msk, phase << CRYPTO_CONTROL_GCM_PHASE_Pos);
8000310e:	200207b7          	lui	a5,0x20020
80003112:	43fc                	lw	a5,68(a5)
80003114:	9ff7f693          	andi	a3,a5,-1537
80003118:	fec42783          	lw	a5,-20(s0)
8000311c:	00979713          	slli	a4,a5,0x9
80003120:	200207b7          	lui	a5,0x20020
80003124:	8f55                	or	a4,a4,a3
80003126:	c3f8                	sw	a4,68(a5)
}
80003128:	0001                	nop
8000312a:	4472                	lw	s0,28(sp)
8000312c:	6105                	addi	sp,sp,32
8000312e:	8082                	ret

80003130 <CRYPTO_InitVectorAutoUpdateCmd>:
  * @brief       IV_*    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_InitVectorAutoUpdateCmd(FunctionalState state)
{
80003130:	1101                	addi	sp,sp,-32
80003132:	ce22                	sw	s0,28(sp)
80003134:	1000                	addi	s0,sp,32
80003136:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_SELF_UPDATE_Msk, state << CRYPTO_CONTROL_SELF_UPDATE_Pos);
8000313a:	200207b7          	lui	a5,0x20020
8000313e:	43fc                	lw	a5,68(a5)
80003140:	eff7f693          	andi	a3,a5,-257
80003144:	fec42783          	lw	a5,-20(s0)
80003148:	00879713          	slli	a4,a5,0x8
8000314c:	200207b7          	lui	a5,0x20020
80003150:	8f55                	or	a4,a4,a3
80003152:	c3f8                	sw	a4,68(a5)
}
80003154:	0001                	nop
80003156:	4472                	lw	s0,28(sp)
80003158:	6105                	addi	sp,sp,32
8000315a:	8082                	ret

8000315c <CRYPTO_SetInitVector>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetInitVector(uint32_t idx, uint32_t val)
{
8000315c:	1101                	addi	sp,sp,-32
8000315e:	ce22                	sw	s0,28(sp)
80003160:	1000                	addi	s0,sp,32
80003162:	fea42623          	sw	a0,-20(s0)
80003166:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_IV(idx));

	WRITE_REG(CRYPTO->IV[idx], val);
8000316a:	20020737          	lui	a4,0x20020
8000316e:	fec42783          	lw	a5,-20(s0)
80003172:	078a                	slli	a5,a5,0x2
80003174:	97ba                	add	a5,a5,a4
80003176:	fe842703          	lw	a4,-24(s0)
8000317a:	c398                	sw	a4,0(a5)
}
8000317c:	0001                	nop
8000317e:	4472                	lw	s0,28(sp)
80003180:	6105                	addi	sp,sp,32
80003182:	8082                	ret

80003184 <CRYPTO_SetTextInput>:
  * @param   idx     
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetTextInput(uint32_t idx, uint32_t val)
{
80003184:	1101                	addi	sp,sp,-32
80003186:	ce22                	sw	s0,28(sp)
80003188:	1000                	addi	s0,sp,32
8000318a:	fea42623          	sw	a0,-20(s0)
8000318e:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_TEXT_IN(idx));

	WRITE_REG(CRYPTO->TEXT_IN[idx], val);
80003192:	20020737          	lui	a4,0x20020
80003196:	fec42783          	lw	a5,-20(s0)
8000319a:	0791                	addi	a5,a5,4 # 20020004 <STACK_SIZE+0x2001f804>
8000319c:	078a                	slli	a5,a5,0x2
8000319e:	97ba                	add	a5,a5,a4
800031a0:	fe842703          	lw	a4,-24(s0)
800031a4:	c398                	sw	a4,0(a5)
}
800031a6:	0001                	nop
800031a8:	4472                	lw	s0,28(sp)
800031aa:	6105                	addi	sp,sp,32
800031ac:	8082                	ret

800031ae <CRYPTO_SetKeyInReg>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetKeyInReg(uint32_t idx, uint32_t val)
{
800031ae:	1101                	addi	sp,sp,-32
800031b0:	ce22                	sw	s0,28(sp)
800031b2:	1000                	addi	s0,sp,32
800031b4:	fea42623          	sw	a0,-20(s0)
800031b8:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_KEY(idx));

	WRITE_REG(CRYPTO->KEY[idx], val);
800031bc:	20020737          	lui	a4,0x20020
800031c0:	fec42783          	lw	a5,-20(s0)
800031c4:	07a1                	addi	a5,a5,8
800031c6:	078a                	slli	a5,a5,0x2
800031c8:	97ba                	add	a5,a5,a4
800031ca:	fe842703          	lw	a4,-24(s0)
800031ce:	c398                	sw	a4,0(a5)
}
800031d0:	0001                	nop
800031d2:	4472                	lw	s0,28(sp)
800031d4:	6105                	addi	sp,sp,32
800031d6:	8082                	ret

800031d8 <CRYPTO_GetTextOutput>:
  * @brief      
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetTextOutput(uint32_t idx)
{
800031d8:	1101                	addi	sp,sp,-32
800031da:	ce22                	sw	s0,28(sp)
800031dc:	1000                	addi	s0,sp,32
800031de:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_TEXT_OUT(idx));

	return (uint32_t) READ_REG(CRYPTO->TEXT_OUT[idx]);
800031e2:	20020737          	lui	a4,0x20020
800031e6:	fec42783          	lw	a5,-20(s0)
800031ea:	07f1                	addi	a5,a5,28
800031ec:	078a                	slli	a5,a5,0x2
800031ee:	97ba                	add	a5,a5,a4
800031f0:	439c                	lw	a5,0(a5)
}
800031f2:	853e                	mv	a0,a5
800031f4:	4472                	lw	s0,28(sp)
800031f6:	6105                	addi	sp,sp,32
800031f8:	8082                	ret

800031fa <CRYPTO_GetGCMTag>:
  * @brief     ,    GCM
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetGCMTag(uint32_t idx)
{
800031fa:	1101                	addi	sp,sp,-32
800031fc:	ce22                	sw	s0,28(sp)
800031fe:	1000                	addi	s0,sp,32
80003200:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_TAG(idx));

	return (uint32_t) READ_REG(CRYPTO->GCM_TAG[idx]);
80003204:	20020737          	lui	a4,0x20020
80003208:	fec42783          	lw	a5,-20(s0)
8000320c:	02878793          	addi	a5,a5,40
80003210:	078a                	slli	a5,a5,0x2
80003212:	97ba                	add	a5,a5,a4
80003214:	439c                	lw	a5,0(a5)
}
80003216:	853e                	mv	a0,a5
80003218:	4472                	lw	s0,28(sp)
8000321a:	6105                	addi	sp,sp,32
8000321c:	8082                	ret

8000321e <CRYPTO_ReadyStatus>:
/**
  * @brief            /    
  * @retval  state   
  */
__STATIC_INLINE FunctionalState CRYPTO_ReadyStatus()
{
8000321e:	1141                	addi	sp,sp,-16
80003220:	c622                	sw	s0,12(sp)
80003222:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_READY_Msk);
80003224:	200207b7          	lui	a5,0x20020
80003228:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
8000322c:	8b85                	andi	a5,a5,1
}
8000322e:	853e                	mv	a0,a5
80003230:	4432                	lw	s0,12(sp)
80003232:	0141                	addi	sp,sp,16
80003234:	8082                	ret

80003236 <CRYPTO_DMA_SetBaseDescriptor>:
  * @brief       DMA
  * @param   address   ,    @ref CRYPTO_DMA_DesciptorAddress_TypeDef
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_SetBaseDescriptor(uint32_t address)
{
80003236:	1101                	addi	sp,sp,-32
80003238:	ce22                	sw	s0,28(sp)
8000323a:	1000                	addi	s0,sp,32
8000323c:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(CRYPTO->BASE_DESCRIPTOR, address);
80003240:	200207b7          	lui	a5,0x20020
80003244:	fec42703          	lw	a4,-20(s0)
80003248:	c7b8                	sw	a4,72(a5)
}
8000324a:	0001                	nop
8000324c:	4472                	lw	s0,28(sp)
8000324e:	6105                	addi	sp,sp,32
80003250:	8082                	ret

80003252 <CRYPTO_DMA_StartCmd>:
/**
  * @brief        DMA
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_StartCmd()
{
80003252:	1141                	addi	sp,sp,-16
80003254:	c622                	sw	s0,12(sp)
80003256:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_START_Msk);
80003258:	200207b7          	lui	a5,0x20020
8000325c:	47f8                	lw	a4,76(a5)
8000325e:	200207b7          	lui	a5,0x20020
80003262:	00176713          	ori	a4,a4,1
80003266:	c7f8                	sw	a4,76(a5)
}
80003268:	0001                	nop
8000326a:	4432                	lw	s0,12(sp)
8000326c:	0141                	addi	sp,sp,16
8000326e:	8082                	ret

80003270 <CRYPTO_DMA_ByteSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_ByteSwapCmd(FunctionalState state)
{
80003270:	1101                	addi	sp,sp,-32
80003272:	ce22                	sw	s0,28(sp)
80003274:	1000                	addi	s0,sp,32
80003276:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_BYTES_SWAP_Msk, state << CRYPTO_DMA_CONTROL_BYTES_SWAP_Pos);
8000327a:	200207b7          	lui	a5,0x20020
8000327e:	47fc                	lw	a5,76(a5)
80003280:	ffd7f693          	andi	a3,a5,-3
80003284:	fec42783          	lw	a5,-20(s0)
80003288:	00179713          	slli	a4,a5,0x1
8000328c:	200207b7          	lui	a5,0x20020
80003290:	8f55                	or	a4,a4,a3
80003292:	c7f8                	sw	a4,76(a5)
}
80003294:	0001                	nop
80003296:	4472                	lw	s0,28(sp)
80003298:	6105                	addi	sp,sp,32
8000329a:	8082                	ret

8000329c <CRYPTO_DMA_WordSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_WordSwapCmd(FunctionalState state)
{
8000329c:	1101                	addi	sp,sp,-32
8000329e:	ce22                	sw	s0,28(sp)
800032a0:	1000                	addi	s0,sp,32
800032a2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_WORDS_SWAP_Msk, state << CRYPTO_DMA_CONTROL_WORDS_SWAP_Pos);
800032a6:	200207b7          	lui	a5,0x20020
800032aa:	47fc                	lw	a5,76(a5)
800032ac:	ffb7f693          	andi	a3,a5,-5
800032b0:	fec42783          	lw	a5,-20(s0)
800032b4:	00279713          	slli	a4,a5,0x2
800032b8:	200207b7          	lui	a5,0x20020
800032bc:	8f55                	or	a4,a4,a3
800032be:	c7f8                	sw	a4,76(a5)
}
800032c0:	0001                	nop
800032c2:	4472                	lw	s0,28(sp)
800032c4:	6105                	addi	sp,sp,32
800032c6:	8082                	ret

800032c8 <CRYPTO_DMA_ActiveStatus>:
/**
  * @brief       DMA  
  * @retval  state   DMA
  */
__STATIC_INLINE FunctionalState CRYPTO_DMA_ActiveStatus()
{
800032c8:	1141                	addi	sp,sp,-16
800032ca:	c622                	sw	s0,12(sp)
800032cc:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_DMA_ACTIVE_Msk);
800032ce:	200207b7          	lui	a5,0x20020
800032d2:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
800032d6:	1007f793          	andi	a5,a5,256
800032da:	c399                	beqz	a5,800032e0 <CRYPTO_DMA_ActiveStatus+0x18>
800032dc:	4785                	li	a5,1
800032de:	a011                	j	800032e2 <CRYPTO_DMA_ActiveStatus+0x1a>
800032e0:	4781                	li	a5,0
}
800032e2:	853e                	mv	a0,a5
800032e4:	4432                	lw	s0,12(sp)
800032e6:	0141                	addi	sp,sp,16
800032e8:	8082                	ret

800032ea <CRYPTO_DeInit>:
/**
  * @brief      CRYPTO   
  * @retval  void
  */
void CRYPTO_DeInit()
{
800032ea:	1141                	addi	sp,sp,-16
800032ec:	c606                	sw	ra,12(sp)
800032ee:	c422                	sw	s0,8(sp)
800032f0:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, DISABLE);
800032f2:	4581                	li	a1,0
800032f4:	4511                	li	a0,4
800032f6:	3319                	jal	80002ffc <RCU_AHBRstCmd>
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, ENABLE);
800032f8:	4585                	li	a1,1
800032fa:	4511                	li	a0,4
800032fc:	3301                	jal	80002ffc <RCU_AHBRstCmd>
}
800032fe:	0001                	nop
80003300:	40b2                	lw	ra,12(sp)
80003302:	4422                	lw	s0,8(sp)
80003304:	0141                	addi	sp,sp,16
80003306:	8082                	ret

80003308 <CRYPTO_Init>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRYPTO_Init(CRYPTO_Init_TypeDef* InitStruct)
{
80003308:	1101                	addi	sp,sp,-32
8000330a:	ce06                	sw	ra,28(sp)
8000330c:	cc22                	sw	s0,24(sp)
8000330e:	1000                	addi	s0,sp,32
80003310:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DirectionConfig(InitStruct->Direction);
80003314:	fec42783          	lw	a5,-20(s0)
80003318:	439c                	lw	a5,0(a5)
8000331a:	853e                	mv	a0,a5
8000331c:	3395                	jal	80003080 <CRYPTO_DirectionConfig>
	CRYPTO_AlgoConfig(InitStruct->Algorithm);
8000331e:	fec42783          	lw	a5,-20(s0)
80003322:	43dc                	lw	a5,4(a5)
80003324:	853e                	mv	a0,a5
80003326:	3359                	jal	800030ac <CRYPTO_AlgoConfig>
	CRYPTO_ModeConfig(InitStruct->Mode);
80003328:	fec42783          	lw	a5,-20(s0)
8000332c:	479c                	lw	a5,8(a5)
8000332e:	853e                	mv	a0,a5
80003330:	3365                	jal	800030d8 <CRYPTO_ModeConfig>
	CRYPTO_InitVectorAutoUpdateCmd(InitStruct->InitVectorAutoUpdate);
80003332:	fec42783          	lw	a5,-20(s0)
80003336:	47dc                	lw	a5,12(a5)
80003338:	853e                	mv	a0,a5
8000333a:	3bdd                	jal	80003130 <CRYPTO_InitVectorAutoUpdateCmd>
	CRYPTO_UpdateKeyCmd(InitStruct->UpdateKey);
8000333c:	fec42783          	lw	a5,-20(s0)
80003340:	4b9c                	lw	a5,16(a5)
80003342:	853e                	mv	a0,a5
80003344:	39dd                	jal	8000303a <CRYPTO_UpdateKeyCmd>
	CRYPTO_GCMPhaseConfig(InitStruct->GCMPhase);
80003346:	fec42783          	lw	a5,-20(s0)
8000334a:	4bdc                	lw	a5,20(a5)
8000334c:	853e                	mv	a0,a5
8000334e:	3b5d                	jal	80003104 <CRYPTO_GCMPhaseConfig>
}
80003350:	0001                	nop
80003352:	40f2                	lw	ra,28(sp)
80003354:	4462                	lw	s0,24(sp)
80003356:	6105                	addi	sp,sp,32
80003358:	8082                	ret

8000335a <CRYPTO_StructInit>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRYPTO_StructInit(CRYPTO_Init_TypeDef* InitStruct)
{
8000335a:	1101                	addi	sp,sp,-32
8000335c:	ce22                	sw	s0,28(sp)
8000335e:	1000                	addi	s0,sp,32
80003360:	fea42623          	sw	a0,-20(s0)
	InitStruct->Direction = CRYPTO_Dir_Encrypt;
80003364:	fec42783          	lw	a5,-20(s0)
80003368:	0007a023          	sw	zero,0(a5)
	InitStruct->Algorithm = CRYPTO_Algo_AES_256;
8000336c:	fec42783          	lw	a5,-20(s0)
80003370:	4705                	li	a4,1
80003372:	c3d8                	sw	a4,4(a5)
	InitStruct->Mode = CRYPTO_Mode_GCM;
80003374:	fec42783          	lw	a5,-20(s0)
80003378:	470d                	li	a4,3
8000337a:	c798                	sw	a4,8(a5)
	InitStruct->InitVectorAutoUpdate = ENABLE;
8000337c:	fec42783          	lw	a5,-20(s0)
80003380:	4705                	li	a4,1
80003382:	c7d8                	sw	a4,12(a5)
	InitStruct->UpdateKey = ENABLE;
80003384:	fec42783          	lw	a5,-20(s0)
80003388:	4705                	li	a4,1
8000338a:	cb98                	sw	a4,16(a5)
	InitStruct->GCMPhase = CRYPTO_GCM_PHASE_INIT;
8000338c:	fec42783          	lw	a5,-20(s0)
80003390:	0007aa23          	sw	zero,20(a5)
}
80003394:	0001                	nop
80003396:	4472                	lw	s0,28(sp)
80003398:	6105                	addi	sp,sp,32
8000339a:	8082                	ret

8000339c <CRYPTO_DMAStructInit>:
  * @param   CryptoStruct     @ref CRYPTO_Init_TypeDef,
  * 					     
  * @retval  void
  */
void CRYPTO_DMAStructInit(CRYPTO_DMAInit_TypeDef* DMAStruct, CRYPTO_Init_TypeDef* CryptoStruct)
{
8000339c:	1101                	addi	sp,sp,-32
8000339e:	ce22                	sw	s0,28(sp)
800033a0:	1000                	addi	s0,sp,32
800033a2:	fea42623          	sw	a0,-20(s0)
800033a6:	feb42423          	sw	a1,-24(s0)
	DMAStruct->ByteSwap = DISABLE;
800033aa:	fec42783          	lw	a5,-20(s0)
800033ae:	0007a023          	sw	zero,0(a5)
	DMAStruct->WordSwap = DISABLE;
800033b2:	fec42783          	lw	a5,-20(s0)
800033b6:	0007a223          	sw	zero,4(a5)

	DMAStruct->CryptoSettings = CryptoStruct;
800033ba:	fec42783          	lw	a5,-20(s0)
800033be:	fe842703          	lw	a4,-24(s0)
800033c2:	cbd8                	sw	a4,20(a5)
	DMAStruct->LastDescriptor = ENABLE;
800033c4:	fec42783          	lw	a5,-20(s0)
800033c8:	4705                	li	a4,1
800033ca:	c798                	sw	a4,8(a5)
	DMAStruct->ITEnable = DISABLE;
800033cc:	fec42783          	lw	a5,-20(s0)
800033d0:	0007a623          	sw	zero,12(a5)
	DMAStruct->BlocksCount = 0;
800033d4:	fec42783          	lw	a5,-20(s0)
800033d8:	0007a823          	sw	zero,16(a5)

	DMAStruct->SourceAddress = 0;
800033dc:	fec42783          	lw	a5,-20(s0)
800033e0:	0007ae23          	sw	zero,28(a5)
	DMAStruct->DestinationAddress = 0;
800033e4:	fec42783          	lw	a5,-20(s0)
800033e8:	0207a023          	sw	zero,32(a5)
//	DMAStruct->DescriptorPtr->NEXT_DESCR = 0x80;
//	DMAStruct->DescriptorPtr = 0x80;
}
800033ec:	0001                	nop
800033ee:	4472                	lw	s0,28(sp)
800033f0:	6105                	addi	sp,sp,32
800033f2:	8082                	ret

800033f4 <CRYPTO_InitDMADescriptor>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                        
  * @retval  void
  */
uint32_t CRYPTO_InitDMADescriptor(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
800033f4:	1101                	addi	sp,sp,-32
800033f6:	ce06                	sw	ra,28(sp)
800033f8:	cc22                	sw	s0,24(sp)
800033fa:	1000                	addi	s0,sp,32
800033fc:	fea42623          	sw	a0,-20(s0)
	/* CRYPTO DMA operation control word */
	DMAStruct->DescriptorPtr->CONTROL_bit.UPDATE_KEY = DMAStruct->CryptoSettings->UpdateKey;
80003400:	fec42783          	lw	a5,-20(s0)
80003404:	4bdc                	lw	a5,20(a5)
80003406:	4b98                	lw	a4,16(a5)
80003408:	fec42783          	lw	a5,-20(s0)
8000340c:	53dc                	lw	a5,36(a5)
8000340e:	8b05                	andi	a4,a4,1
80003410:	0ff77713          	zext.b	a4,a4
80003414:	8b05                	andi	a4,a4,1
80003416:	4394                	lw	a3,0(a5)
80003418:	9af9                	andi	a3,a3,-2
8000341a:	8f55                	or	a4,a4,a3
8000341c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.LAST_DESCRIPTOR = DMAStruct->LastDescriptor;
8000341e:	fec42783          	lw	a5,-20(s0)
80003422:	4798                	lw	a4,8(a5)
80003424:	fec42783          	lw	a5,-20(s0)
80003428:	53dc                	lw	a5,36(a5)
8000342a:	8b05                	andi	a4,a4,1
8000342c:	0ff77713          	zext.b	a4,a4
80003430:	8b05                	andi	a4,a4,1
80003432:	0706                	slli	a4,a4,0x1
80003434:	4394                	lw	a3,0(a5)
80003436:	9af5                	andi	a3,a3,-3
80003438:	8f55                	or	a4,a4,a3
8000343a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.DIRECTION = DMAStruct->CryptoSettings->Direction;
8000343c:	fec42783          	lw	a5,-20(s0)
80003440:	4bdc                	lw	a5,20(a5)
80003442:	4398                	lw	a4,0(a5)
80003444:	fec42783          	lw	a5,-20(s0)
80003448:	53dc                	lw	a5,36(a5)
8000344a:	8b05                	andi	a4,a4,1
8000344c:	0ff77713          	zext.b	a4,a4
80003450:	8b05                	andi	a4,a4,1
80003452:	070a                	slli	a4,a4,0x2
80003454:	4394                	lw	a3,0(a5)
80003456:	9aed                	andi	a3,a3,-5
80003458:	8f55                	or	a4,a4,a3
8000345a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.ALGORITHM = DMAStruct->CryptoSettings->Algorithm;
8000345c:	fec42783          	lw	a5,-20(s0)
80003460:	4bdc                	lw	a5,20(a5)
80003462:	43d8                	lw	a4,4(a5)
80003464:	fec42783          	lw	a5,-20(s0)
80003468:	53dc                	lw	a5,36(a5)
8000346a:	8b0d                	andi	a4,a4,3
8000346c:	0ff77713          	zext.b	a4,a4
80003470:	8b0d                	andi	a4,a4,3
80003472:	070e                	slli	a4,a4,0x3
80003474:	4394                	lw	a3,0(a5)
80003476:	9a9d                	andi	a3,a3,-25
80003478:	8f55                	or	a4,a4,a3
8000347a:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.MODE = DMAStruct->CryptoSettings->Mode;
8000347c:	fec42783          	lw	a5,-20(s0)
80003480:	4bdc                	lw	a5,20(a5)
80003482:	4798                	lw	a4,8(a5)
80003484:	fec42783          	lw	a5,-20(s0)
80003488:	53dc                	lw	a5,36(a5)
8000348a:	8b0d                	andi	a4,a4,3
8000348c:	0ff77713          	zext.b	a4,a4
80003490:	8b0d                	andi	a4,a4,3
80003492:	0716                	slli	a4,a4,0x5
80003494:	4394                	lw	a3,0(a5)
80003496:	f9f6f693          	andi	a3,a3,-97
8000349a:	8f55                	or	a4,a4,a3
8000349c:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.GCM_PHASE = DMAStruct->CryptoSettings->GCMPhase;
8000349e:	fec42783          	lw	a5,-20(s0)
800034a2:	4bdc                	lw	a5,20(a5)
800034a4:	4bd8                	lw	a4,20(a5)
800034a6:	fec42783          	lw	a5,-20(s0)
800034aa:	53dc                	lw	a5,36(a5)
800034ac:	8b0d                	andi	a4,a4,3
800034ae:	0ff77713          	zext.b	a4,a4
800034b2:	8b0d                	andi	a4,a4,3
800034b4:	0736                	slli	a4,a4,0xd
800034b6:	4390                	lw	a2,0(a5)
800034b8:	76e9                	lui	a3,0xffffa
800034ba:	16fd                	addi	a3,a3,-1 # ffff9fff <__data_source_start+0x7fff3a83>
800034bc:	8ef1                	and	a3,a3,a2
800034be:	8f55                	or	a4,a4,a3
800034c0:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.INTERRUPT_ENABLE = DMAStruct->ITEnable;
800034c2:	fec42783          	lw	a5,-20(s0)
800034c6:	47d8                	lw	a4,12(a5)
800034c8:	fec42783          	lw	a5,-20(s0)
800034cc:	53dc                	lw	a5,36(a5)
800034ce:	8b05                	andi	a4,a4,1
800034d0:	0ff77713          	zext.b	a4,a4
800034d4:	8b05                	andi	a4,a4,1
800034d6:	073e                	slli	a4,a4,0xf
800034d8:	4390                	lw	a2,0(a5)
800034da:	76e1                	lui	a3,0xffff8
800034dc:	16fd                	addi	a3,a3,-1 # ffff7fff <__data_source_start+0x7fff1a83>
800034de:	8ef1                	and	a3,a3,a2
800034e0:	8f55                	or	a4,a4,a3
800034e2:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.BLOCKS_COUNT = DMAStruct->BlocksCount;
800034e4:	fec42783          	lw	a5,-20(s0)
800034e8:	4b98                	lw	a4,16(a5)
800034ea:	fec42783          	lw	a5,-20(s0)
800034ee:	53dc                	lw	a5,36(a5)
800034f0:	86ba                	mv	a3,a4
800034f2:	6705                	lui	a4,0x1
800034f4:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
800034f6:	8f75                	and	a4,a4,a3
800034f8:	01071693          	slli	a3,a4,0x10
800034fc:	82c1                	srli	a3,a3,0x10
800034fe:	6705                	lui	a4,0x1
80003500:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80003502:	8f75                	and	a4,a4,a3
80003504:	0742                	slli	a4,a4,0x10
80003506:	4390                	lw	a2,0(a5)
80003508:	f00106b7          	lui	a3,0xf0010
8000350c:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x70009a83>
8000350e:	8ef1                	and	a3,a3,a2
80003510:	8f55                	or	a4,a4,a3
80003512:	c398                	sw	a4,0(a5)

	DMAStruct->DescriptorPtr->SRC_ADDR = (uint32_t) DMAStruct->SourceAddress;
80003514:	fec42783          	lw	a5,-20(s0)
80003518:	4fd8                	lw	a4,28(a5)
8000351a:	fec42783          	lw	a5,-20(s0)
8000351e:	53dc                	lw	a5,36(a5)
80003520:	c3d8                	sw	a4,4(a5)
	DMAStruct->DescriptorPtr->DST_ADDR = (uint32_t) DMAStruct->DestinationAddress;
80003522:	fec42783          	lw	a5,-20(s0)
80003526:	5398                	lw	a4,32(a5)
80003528:	fec42783          	lw	a5,-20(s0)
8000352c:	53dc                	lw	a5,36(a5)
8000352e:	c798                	sw	a4,8(a5)
	DMAStruct->DescriptorPtr->NEXT_DESCR = (uint32_t) DMAStruct->LastDescriptor ? 0 : CRYPTO_InitDMADescriptor((CRYPTO_DMAInit_TypeDef*) DMAStruct->NextDescriptor);
80003530:	fec42783          	lw	a5,-20(s0)
80003534:	479c                	lw	a5,8(a5)
80003536:	eb81                	bnez	a5,80003546 <CRYPTO_InitDMADescriptor+0x152>
80003538:	fec42783          	lw	a5,-20(s0)
8000353c:	4f9c                	lw	a5,24(a5)
8000353e:	853e                	mv	a0,a5
80003540:	3d55                	jal	800033f4 <CRYPTO_InitDMADescriptor>
80003542:	872a                	mv	a4,a0
80003544:	a011                	j	80003548 <CRYPTO_InitDMADescriptor+0x154>
80003546:	4701                	li	a4,0
80003548:	fec42783          	lw	a5,-20(s0)
8000354c:	53dc                	lw	a5,36(a5)
8000354e:	c7d8                	sw	a4,12(a5)

	return (uint32_t) DMAStruct->DescriptorPtr;
80003550:	fec42783          	lw	a5,-20(s0)
80003554:	53dc                	lw	a5,36(a5)
}
80003556:	853e                	mv	a0,a5
80003558:	40f2                	lw	ra,28(sp)
8000355a:	4462                	lw	s0,24(sp)
8000355c:	6105                	addi	sp,sp,32
8000355e:	8082                	ret

80003560 <CRPYTO_ProcessData>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                           DMA
  * @retval  void
  */
void CRPYTO_ProcessData(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
80003560:	1101                	addi	sp,sp,-32
80003562:	ce06                	sw	ra,28(sp)
80003564:	cc22                	sw	s0,24(sp)
80003566:	1000                	addi	s0,sp,32
80003568:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DMA_ByteSwapCmd(DMAStruct->ByteSwap);
8000356c:	fec42783          	lw	a5,-20(s0)
80003570:	439c                	lw	a5,0(a5)
80003572:	853e                	mv	a0,a5
80003574:	39f5                	jal	80003270 <CRYPTO_DMA_ByteSwapCmd>
	CRYPTO_DMA_WordSwapCmd(DMAStruct->WordSwap);
80003576:	fec42783          	lw	a5,-20(s0)
8000357a:	43dc                	lw	a5,4(a5)
8000357c:	853e                	mv	a0,a5
8000357e:	3b39                	jal	8000329c <CRYPTO_DMA_WordSwapCmd>
	CRYPTO_DMA_SetBaseDescriptor(CRYPTO_InitDMADescriptor(DMAStruct));
80003580:	fec42503          	lw	a0,-20(s0)
80003584:	3d85                	jal	800033f4 <CRYPTO_InitDMADescriptor>
80003586:	87aa                	mv	a5,a0
80003588:	853e                	mv	a0,a5
8000358a:	3175                	jal	80003236 <CRYPTO_DMA_SetBaseDescriptor>
	CRYPTO_DMA_StartCmd();
8000358c:	31d9                	jal	80003252 <CRYPTO_DMA_StartCmd>
}
8000358e:	0001                	nop
80003590:	40f2                	lw	ra,28(sp)
80003592:	4462                	lw	s0,24(sp)
80003594:	6105                	addi	sp,sp,32
80003596:	8082                	ret

80003598 <CRYPTO_SetKey>:
  * @brief     ,  256 ,  AES-128 128 
  * @param   key  ,    
  * @retval  void
  */
void CRYPTO_SetKey(uint32_t* key, uint32_t len)
{
80003598:	7179                	addi	sp,sp,-48
8000359a:	d606                	sw	ra,44(sp)
8000359c:	d422                	sw	s0,40(sp)
8000359e:	1800                	addi	s0,sp,48
800035a0:	fca42e23          	sw	a0,-36(s0)
800035a4:	fcb42c23          	sw	a1,-40(s0)
	uint32_t idx = 0;
800035a8:	fe042623          	sw	zero,-20(s0)
	while(idx < len)
800035ac:	a00d                	j	800035ce <CRYPTO_SetKey+0x36>
	{
		CRYPTO_SetKeyInReg(idx++, *key++);
800035ae:	fec42703          	lw	a4,-20(s0)
800035b2:	00170793          	addi	a5,a4,1
800035b6:	fef42623          	sw	a5,-20(s0)
800035ba:	fdc42783          	lw	a5,-36(s0)
800035be:	00478693          	addi	a3,a5,4
800035c2:	fcd42e23          	sw	a3,-36(s0)
800035c6:	439c                	lw	a5,0(a5)
800035c8:	85be                	mv	a1,a5
800035ca:	853a                	mv	a0,a4
800035cc:	36cd                	jal	800031ae <CRYPTO_SetKeyInReg>
	while(idx < len)
800035ce:	fec42703          	lw	a4,-20(s0)
800035d2:	fd842783          	lw	a5,-40(s0)
800035d6:	fcf76ce3          	bltu	a4,a5,800035ae <CRYPTO_SetKey+0x16>
	}
}
800035da:	0001                	nop
800035dc:	0001                	nop
800035de:	50b2                	lw	ra,44(sp)
800035e0:	5422                	lw	s0,40(sp)
800035e2:	6145                	addi	sp,sp,48
800035e4:	8082                	ret

800035e6 <CRYPTO_SetDataInBytes>:
  * @param   data_in   
  * @param   block_size    
  * @retval  void
  */
static void CRYPTO_SetDataInBytes(const unsigned char *data_in, uint32_t block_size)
{
800035e6:	7179                	addi	sp,sp,-48
800035e8:	d606                	sw	ra,44(sp)
800035ea:	d422                	sw	s0,40(sp)
800035ec:	1800                	addi	s0,sp,48
800035ee:	fca42e23          	sw	a0,-36(s0)
800035f2:	fcb42c23          	sw	a1,-40(s0)
	for(uint32_t i = 0; i < block_size; i++)
800035f6:	fe042623          	sw	zero,-20(s0)
800035fa:	a889                	j	8000364c <CRYPTO_SetDataInBytes+0x66>
	{
		CRYPTO_SetTextInput(i, data_in[3] + (data_in[2] << 8) + (data_in[1] << 16) + (data_in[0] << 24));
800035fc:	fdc42783          	lw	a5,-36(s0)
80003600:	078d                	addi	a5,a5,3
80003602:	0007c783          	lbu	a5,0(a5)
80003606:	873e                	mv	a4,a5
80003608:	fdc42783          	lw	a5,-36(s0)
8000360c:	0789                	addi	a5,a5,2
8000360e:	0007c783          	lbu	a5,0(a5)
80003612:	07a2                	slli	a5,a5,0x8
80003614:	973e                	add	a4,a4,a5
80003616:	fdc42783          	lw	a5,-36(s0)
8000361a:	0785                	addi	a5,a5,1
8000361c:	0007c783          	lbu	a5,0(a5)
80003620:	07c2                	slli	a5,a5,0x10
80003622:	973e                	add	a4,a4,a5
80003624:	fdc42783          	lw	a5,-36(s0)
80003628:	0007c783          	lbu	a5,0(a5)
8000362c:	07e2                	slli	a5,a5,0x18
8000362e:	97ba                	add	a5,a5,a4
80003630:	85be                	mv	a1,a5
80003632:	fec42503          	lw	a0,-20(s0)
80003636:	36b9                	jal	80003184 <CRYPTO_SetTextInput>
		data_in += sizeof(uint32_t);
80003638:	fdc42783          	lw	a5,-36(s0)
8000363c:	0791                	addi	a5,a5,4
8000363e:	fcf42e23          	sw	a5,-36(s0)
	for(uint32_t i = 0; i < block_size; i++)
80003642:	fec42783          	lw	a5,-20(s0)
80003646:	0785                	addi	a5,a5,1
80003648:	fef42623          	sw	a5,-20(s0)
8000364c:	fec42703          	lw	a4,-20(s0)
80003650:	fd842783          	lw	a5,-40(s0)
80003654:	faf764e3          	bltu	a4,a5,800035fc <CRYPTO_SetDataInBytes+0x16>
	}
}
80003658:	0001                	nop
8000365a:	0001                	nop
8000365c:	50b2                	lw	ra,44(sp)
8000365e:	5422                	lw	s0,40(sp)
80003660:	6145                	addi	sp,sp,48
80003662:	8082                	ret

80003664 <CRYPTO_SetKeyBytes>:
  * @param   key   ,     
  * 			  crypto  
  * @retval  void
  */
void CRYPTO_SetKeyBytes(CRYPTO_Init_TypeDef* crypto, const unsigned char* key)
{
80003664:	7179                	addi	sp,sp,-48
80003666:	d606                	sw	ra,44(sp)
80003668:	d422                	sw	s0,40(sp)
8000366a:	1800                	addi	s0,sp,48
8000366c:	fca42e23          	sw	a0,-36(s0)
80003670:	fcb42c23          	sw	a1,-40(s0)
	uint32_t key_size = (crypto->Algorithm == CRYPTO_Algo_AES_128) ? 4 : 8;
80003674:	fdc42783          	lw	a5,-36(s0)
80003678:	43dc                	lw	a5,4(a5)
8000367a:	e399                	bnez	a5,80003680 <CRYPTO_SetKeyBytes+0x1c>
8000367c:	4791                	li	a5,4
8000367e:	a011                	j	80003682 <CRYPTO_SetKeyBytes+0x1e>
80003680:	47a1                	li	a5,8
80003682:	fef42423          	sw	a5,-24(s0)
	for(uint32_t i = 0; i < key_size; i++)
80003686:	fe042623          	sw	zero,-20(s0)
8000368a:	a8a1                	j	800036e2 <CRYPTO_SetKeyBytes+0x7e>
	{
		uint32_t key_word = key[3] + (key[2] << 8) + (key[1] << 16) + (key[0] << 24);
8000368c:	fd842783          	lw	a5,-40(s0)
80003690:	078d                	addi	a5,a5,3
80003692:	0007c783          	lbu	a5,0(a5)
80003696:	873e                	mv	a4,a5
80003698:	fd842783          	lw	a5,-40(s0)
8000369c:	0789                	addi	a5,a5,2
8000369e:	0007c783          	lbu	a5,0(a5)
800036a2:	07a2                	slli	a5,a5,0x8
800036a4:	973e                	add	a4,a4,a5
800036a6:	fd842783          	lw	a5,-40(s0)
800036aa:	0785                	addi	a5,a5,1
800036ac:	0007c783          	lbu	a5,0(a5)
800036b0:	07c2                	slli	a5,a5,0x10
800036b2:	973e                	add	a4,a4,a5
800036b4:	fd842783          	lw	a5,-40(s0)
800036b8:	0007c783          	lbu	a5,0(a5)
800036bc:	07e2                	slli	a5,a5,0x18
800036be:	97ba                	add	a5,a5,a4
800036c0:	fef42223          	sw	a5,-28(s0)
		CRYPTO_SetKeyInReg(i, key_word);
800036c4:	fe442583          	lw	a1,-28(s0)
800036c8:	fec42503          	lw	a0,-20(s0)
800036cc:	34cd                	jal	800031ae <CRYPTO_SetKeyInReg>
		key += sizeof(uint32_t);
800036ce:	fd842783          	lw	a5,-40(s0)
800036d2:	0791                	addi	a5,a5,4
800036d4:	fcf42c23          	sw	a5,-40(s0)
	for(uint32_t i = 0; i < key_size; i++)
800036d8:	fec42783          	lw	a5,-20(s0)
800036dc:	0785                	addi	a5,a5,1
800036de:	fef42623          	sw	a5,-20(s0)
800036e2:	fec42703          	lw	a4,-20(s0)
800036e6:	fe842783          	lw	a5,-24(s0)
800036ea:	faf761e3          	bltu	a4,a5,8000368c <CRYPTO_SetKeyBytes+0x28>
	}
}
800036ee:	0001                	nop
800036f0:	0001                	nop
800036f2:	50b2                	lw	ra,44(sp)
800036f4:	5422                	lw	s0,40(sp)
800036f6:	6145                	addi	sp,sp,48
800036f8:	8082                	ret

800036fa <CRYPTO_SinglePerform>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_SinglePerform(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, const unsigned char* iv, unsigned char *data_out)
{
800036fa:	7139                	addi	sp,sp,-64
800036fc:	de06                	sw	ra,60(sp)
800036fe:	dc22                	sw	s0,56(sp)
80003700:	0080                	addi	s0,sp,64
80003702:	fca42e23          	sw	a0,-36(s0)
80003706:	fcb42c23          	sw	a1,-40(s0)
8000370a:	fcc42a23          	sw	a2,-44(s0)
8000370e:	fcd42823          	sw	a3,-48(s0)
80003712:	fce42623          	sw	a4,-52(s0)
	CRYPTO_Init(crypto);
80003716:	fdc42503          	lw	a0,-36(s0)
8000371a:	36fd                	jal	80003308 <CRYPTO_Init>
	if (key != NULL) // if null then key is already set
8000371c:	fd842783          	lw	a5,-40(s0)
80003720:	c791                	beqz	a5,8000372c <CRYPTO_SinglePerform+0x32>
		CRYPTO_SetKeyBytes(crypto, key);
80003722:	fd842583          	lw	a1,-40(s0)
80003726:	fdc42503          	lw	a0,-36(s0)
8000372a:	3f2d                	jal	80003664 <CRYPTO_SetKeyBytes>
	if (iv != NULL) // if null then iv is already set or there is no need in it (e.g. ECB mode)
8000372c:	fd042783          	lw	a5,-48(s0)
80003730:	c781                	beqz	a5,80003738 <CRYPTO_SinglePerform+0x3e>
		CRYPTO_SetIVBytes(iv);
80003732:	fd042503          	lw	a0,-48(s0)
80003736:	2405                	jal	80003956 <CRYPTO_SetIVBytes>

	uint32_t block_size = (crypto->Algorithm == CRYPTO_Algo_MAGMA) ? 2 : 4;
80003738:	fdc42783          	lw	a5,-36(s0)
8000373c:	43d8                	lw	a4,4(a5)
8000373e:	4789                	li	a5,2
80003740:	00f71463          	bne	a4,a5,80003748 <CRYPTO_SinglePerform+0x4e>
80003744:	4789                	li	a5,2
80003746:	a011                	j	8000374a <CRYPTO_SinglePerform+0x50>
80003748:	4791                	li	a5,4
8000374a:	fef42223          	sw	a5,-28(s0)
	CRYPTO_SetDataInBytes(data_in, block_size);
8000374e:	fe442583          	lw	a1,-28(s0)
80003752:	fd442503          	lw	a0,-44(s0)
80003756:	3d41                	jal	800035e6 <CRYPTO_SetDataInBytes>

	while (!CRYPTO_ReadyStatus()) {}
80003758:	0001                	nop
8000375a:	34d1                	jal	8000321e <CRYPTO_ReadyStatus>
8000375c:	87aa                	mv	a5,a0
8000375e:	dff5                	beqz	a5,8000375a <CRYPTO_SinglePerform+0x60>

	CRYPTO_StartCmd();
80003760:	3209                	jal	80003062 <CRYPTO_StartCmd>

	while (!(CRYPTO->STATUS & CRYPTO_STATUS_KEYS_READY_Msk)) {}
80003762:	0001                	nop
80003764:	200207b7          	lui	a5,0x20020
80003768:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
8000376c:	8b89                	andi	a5,a5,2
8000376e:	dbfd                	beqz	a5,80003764 <CRYPTO_SinglePerform+0x6a>
	while (!(CRYPTO->STATUS & CRYPTO_STATUS_READY_Msk)) {}
80003770:	0001                	nop
80003772:	200207b7          	lui	a5,0x20020
80003776:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
8000377a:	8b85                	andi	a5,a5,1
8000377c:	dbfd                	beqz	a5,80003772 <CRYPTO_SinglePerform+0x78>

	if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
8000377e:	fdc42783          	lw	a5,-36(s0)
80003782:	4798                	lw	a4,8(a5)
80003784:	4785                	li	a5,1
80003786:	00f71c63          	bne	a4,a5,8000379e <CRYPTO_SinglePerform+0xa4>
8000378a:	fdc42783          	lw	a5,-36(s0)
8000378e:	4398                	lw	a4,0(a5)
80003790:	4785                	li	a5,1
80003792:	00f71663          	bne	a4,a5,8000379e <CRYPTO_SinglePerform+0xa4>
	{
		CRYPTO_DirectionConfig(CRYPTO_Dir_Encrypt);
80003796:	4501                	li	a0,0
80003798:	30e5                	jal	80003080 <CRYPTO_DirectionConfig>
		CRYPTO_ModeConfig(CRYPTO_Mode_ECB);
8000379a:	4501                	li	a0,0
8000379c:	3a35                	jal	800030d8 <CRYPTO_ModeConfig>
	}

	for (uint32_t i = 0; i < block_size; i++)
8000379e:	fe042623          	sw	zero,-20(s0)
800037a2:	a0c9                	j	80003864 <CRYPTO_SinglePerform+0x16a>
	{
		uint32_t out_word = CRYPTO_GetTextOutput(i);
800037a4:	fec42503          	lw	a0,-20(s0)
800037a8:	3c05                	jal	800031d8 <CRYPTO_GetTextOutput>
800037aa:	fea42423          	sw	a0,-24(s0)
		out_word = (out_word >> 24) + ((out_word >> 8) & 0xFF00) + ((out_word << 8) & 0xFF0000) + (out_word << 24);
800037ae:	fe842783          	lw	a5,-24(s0)
800037b2:	0187d713          	srli	a4,a5,0x18
800037b6:	fe842783          	lw	a5,-24(s0)
800037ba:	0087d693          	srli	a3,a5,0x8
800037be:	67c1                	lui	a5,0x10
800037c0:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
800037c4:	8ff5                	and	a5,a5,a3
800037c6:	973e                	add	a4,a4,a5
800037c8:	fe842783          	lw	a5,-24(s0)
800037cc:	00879693          	slli	a3,a5,0x8
800037d0:	00ff07b7          	lui	a5,0xff0
800037d4:	8ff5                	and	a5,a5,a3
800037d6:	973e                	add	a4,a4,a5
800037d8:	fe842783          	lw	a5,-24(s0)
800037dc:	07e2                	slli	a5,a5,0x18
800037de:	97ba                	add	a5,a5,a4
800037e0:	fef42423          	sw	a5,-24(s0)
		if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
800037e4:	fdc42783          	lw	a5,-36(s0)
800037e8:	4798                	lw	a4,8(a5)
800037ea:	4785                	li	a5,1
800037ec:	04f71d63          	bne	a4,a5,80003846 <CRYPTO_SinglePerform+0x14c>
800037f0:	fdc42783          	lw	a5,-36(s0)
800037f4:	4398                	lw	a4,0(a5)
800037f6:	4785                	li	a5,1
800037f8:	04f71763          	bne	a4,a5,80003846 <CRYPTO_SinglePerform+0x14c>
		{
			out_word ^= (iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
800037fc:	fd042783          	lw	a5,-48(s0)
80003800:	078d                	addi	a5,a5,3 # ff0003 <STACK_SIZE+0xfef803>
80003802:	0007c783          	lbu	a5,0(a5)
80003806:	873e                	mv	a4,a5
80003808:	fd042783          	lw	a5,-48(s0)
8000380c:	0789                	addi	a5,a5,2
8000380e:	0007c783          	lbu	a5,0(a5)
80003812:	07a2                	slli	a5,a5,0x8
80003814:	973e                	add	a4,a4,a5
80003816:	fd042783          	lw	a5,-48(s0)
8000381a:	0785                	addi	a5,a5,1
8000381c:	0007c783          	lbu	a5,0(a5)
80003820:	07c2                	slli	a5,a5,0x10
80003822:	973e                	add	a4,a4,a5
80003824:	fd042783          	lw	a5,-48(s0)
80003828:	0007c783          	lbu	a5,0(a5)
8000382c:	07e2                	slli	a5,a5,0x18
8000382e:	97ba                	add	a5,a5,a4
80003830:	873e                	mv	a4,a5
80003832:	fe842783          	lw	a5,-24(s0)
80003836:	8fb9                	xor	a5,a5,a4
80003838:	fef42423          	sw	a5,-24(s0)
			iv += sizeof(uint32_t);
8000383c:	fd042783          	lw	a5,-48(s0)
80003840:	0791                	addi	a5,a5,4
80003842:	fcf42823          	sw	a5,-48(s0)
		}
		*((uint32_t *) data_out) = out_word;
80003846:	fcc42783          	lw	a5,-52(s0)
8000384a:	fe842703          	lw	a4,-24(s0)
8000384e:	c398                	sw	a4,0(a5)
		data_out += sizeof(uint32_t);
80003850:	fcc42783          	lw	a5,-52(s0)
80003854:	0791                	addi	a5,a5,4
80003856:	fcf42623          	sw	a5,-52(s0)
	for (uint32_t i = 0; i < block_size; i++)
8000385a:	fec42783          	lw	a5,-20(s0)
8000385e:	0785                	addi	a5,a5,1
80003860:	fef42623          	sw	a5,-20(s0)
80003864:	fec42703          	lw	a4,-20(s0)
80003868:	fe442783          	lw	a5,-28(s0)
8000386c:	f2f76ce3          	bltu	a4,a5,800037a4 <CRYPTO_SinglePerform+0xaa>
	}
}
80003870:	0001                	nop
80003872:	0001                	nop
80003874:	50f2                	lw	ra,60(sp)
80003876:	5462                	lw	s0,56(sp)
80003878:	6121                	addi	sp,sp,64
8000387a:	8082                	ret

8000387c <CRYPTO_CryptWithDMA>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_CryptWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, uint32_t data_in_size, const unsigned char* iv, unsigned char *data_out)
{
8000387c:	7151                	addi	sp,sp,-240
8000387e:	d786                	sw	ra,236(sp)
80003880:	d5a2                	sw	s0,232(sp)
80003882:	d3a6                	sw	s1,228(sp)
80003884:	1980                	addi	s0,sp,240
80003886:	f2a42623          	sw	a0,-212(s0)
8000388a:	f2b42423          	sw	a1,-216(s0)
8000388e:	f2c42223          	sw	a2,-220(s0)
80003892:	f2d42023          	sw	a3,-224(s0)
80003896:	f0e42e23          	sw	a4,-228(s0)
8000389a:	f0f42c23          	sw	a5,-232(s0)
8000389e:	ff040793          	addi	a5,s0,-16
800038a2:	f0f42a23          	sw	a5,-236(s0)
800038a6:	f1442783          	lw	a5,-236(s0)
800038aa:	f4078793          	addi	a5,a5,-192
800038ae:	07f78793          	addi	a5,a5,127
800038b2:	839d                	srli	a5,a5,0x7
800038b4:	00779493          	slli	s1,a5,0x7
	CRYPTO_DMA_DESCR_TypeDef DMA_CTRLDATA __attribute__((aligned (0x80)));
	DMA_CTRLDATA.CONTROL = 0;
800038b8:	0004a023          	sw	zero,0(s1)

	CRYPTO_DMAInit_TypeDef dma_init;

	if (key != NULL)
800038bc:	f2842783          	lw	a5,-216(s0)
800038c0:	c791                	beqz	a5,800038cc <CRYPTO_CryptWithDMA+0x50>
		CRYPTO_SetKeyBytes(crypto, key);
800038c2:	f2842583          	lw	a1,-216(s0)
800038c6:	f2c42503          	lw	a0,-212(s0)
800038ca:	3b69                	jal	80003664 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
800038cc:	f1c42783          	lw	a5,-228(s0)
800038d0:	c781                	beqz	a5,800038d8 <CRYPTO_CryptWithDMA+0x5c>
		CRYPTO_SetIVBytes(iv);
800038d2:	f1c42503          	lw	a0,-228(s0)
800038d6:	2041                	jal	80003956 <CRYPTO_SetIVBytes>

	CRYPTO_DMAStructInit(&dma_init, crypto);
800038d8:	fc840793          	addi	a5,s0,-56
800038dc:	f2c42583          	lw	a1,-212(s0)
800038e0:	853e                	mv	a0,a5
800038e2:	3c6d                	jal	8000339c <CRYPTO_DMAStructInit>
	dma_init.BlocksCount = data_in_size >> 3;
800038e4:	f2042783          	lw	a5,-224(s0)
800038e8:	838d                	srli	a5,a5,0x3
800038ea:	fcf42c23          	sw	a5,-40(s0)
	if (crypto->Algorithm != CRYPTO_Algo_MAGMA)
800038ee:	f2c42783          	lw	a5,-212(s0)
800038f2:	43d8                	lw	a4,4(a5)
800038f4:	4789                	li	a5,2
800038f6:	00f70763          	beq	a4,a5,80003904 <CRYPTO_CryptWithDMA+0x88>
		dma_init.BlocksCount >>= 1;
800038fa:	fd842783          	lw	a5,-40(s0)
800038fe:	8385                	srli	a5,a5,0x1
80003900:	fcf42c23          	sw	a5,-40(s0)
	--dma_init.BlocksCount; // n - 1 DMA
80003904:	fd842783          	lw	a5,-40(s0)
80003908:	17fd                	addi	a5,a5,-1
8000390a:	fcf42c23          	sw	a5,-40(s0)

	dma_init.ByteSwap = ENABLE;
8000390e:	4785                	li	a5,1
80003910:	fcf42423          	sw	a5,-56(s0)
	dma_init.DescriptorPtr = &DMA_CTRLDATA;
80003914:	fe942623          	sw	s1,-20(s0)
	dma_init.SourceAddress = (void*) data_in;
80003918:	f2442783          	lw	a5,-220(s0)
8000391c:	fef42223          	sw	a5,-28(s0)
	dma_init.DestinationAddress = (void*) data_out;
80003920:	f1842783          	lw	a5,-232(s0)
80003924:	fef42423          	sw	a5,-24(s0)

	while (!CRYPTO_ReadyStatus()) {}
80003928:	0001                	nop
8000392a:	38d5                	jal	8000321e <CRYPTO_ReadyStatus>
8000392c:	87aa                	mv	a5,a0
8000392e:	dff5                	beqz	a5,8000392a <CRYPTO_CryptWithDMA+0xae>

	CRPYTO_ProcessData(&dma_init);
80003930:	fc840793          	addi	a5,s0,-56
80003934:	853e                	mv	a0,a5
80003936:	312d                	jal	80003560 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80003938:	0001                	nop
8000393a:	3279                	jal	800032c8 <CRYPTO_DMA_ActiveStatus>
8000393c:	87aa                	mv	a5,a0
8000393e:	fff5                	bnez	a5,8000393a <CRYPTO_CryptWithDMA+0xbe>
	while (!CRYPTO_ReadyStatus()) {}
80003940:	0001                	nop
80003942:	38f1                	jal	8000321e <CRYPTO_ReadyStatus>
80003944:	87aa                	mv	a5,a0
80003946:	dff5                	beqz	a5,80003942 <CRYPTO_CryptWithDMA+0xc6>
}
80003948:	0001                	nop
8000394a:	0001                	nop
8000394c:	50be                	lw	ra,236(sp)
8000394e:	542e                	lw	s0,232(sp)
80003950:	549e                	lw	s1,228(sp)
80003952:	616d                	addi	sp,sp,240
80003954:	8082                	ret

80003956 <CRYPTO_SetIVBytes>:
  * @brief	     
  *	@param 	iv    
  * @retval void
  */
void CRYPTO_SetIVBytes(const unsigned char *iv)
{
80003956:	7179                	addi	sp,sp,-48
80003958:	d606                	sw	ra,44(sp)
8000395a:	d422                	sw	s0,40(sp)
8000395c:	1800                	addi	s0,sp,48
8000395e:	fca42e23          	sw	a0,-36(s0)
	for(int i = 0; i < 4; i++)
80003962:	fe042623          	sw	zero,-20(s0)
80003966:	a899                	j	800039bc <CRYPTO_SetIVBytes+0x66>
	{
		CRYPTO_SetInitVector(i, iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80003968:	fec42683          	lw	a3,-20(s0)
8000396c:	fdc42783          	lw	a5,-36(s0)
80003970:	078d                	addi	a5,a5,3
80003972:	0007c783          	lbu	a5,0(a5)
80003976:	873e                	mv	a4,a5
80003978:	fdc42783          	lw	a5,-36(s0)
8000397c:	0789                	addi	a5,a5,2
8000397e:	0007c783          	lbu	a5,0(a5)
80003982:	07a2                	slli	a5,a5,0x8
80003984:	973e                	add	a4,a4,a5
80003986:	fdc42783          	lw	a5,-36(s0)
8000398a:	0785                	addi	a5,a5,1
8000398c:	0007c783          	lbu	a5,0(a5)
80003990:	07c2                	slli	a5,a5,0x10
80003992:	973e                	add	a4,a4,a5
80003994:	fdc42783          	lw	a5,-36(s0)
80003998:	0007c783          	lbu	a5,0(a5)
8000399c:	07e2                	slli	a5,a5,0x18
8000399e:	97ba                	add	a5,a5,a4
800039a0:	85be                	mv	a1,a5
800039a2:	8536                	mv	a0,a3
800039a4:	fb8ff0ef          	jal	ra,8000315c <CRYPTO_SetInitVector>
		iv += sizeof(uint32_t);
800039a8:	fdc42783          	lw	a5,-36(s0)
800039ac:	0791                	addi	a5,a5,4
800039ae:	fcf42e23          	sw	a5,-36(s0)
	for(int i = 0; i < 4; i++)
800039b2:	fec42783          	lw	a5,-20(s0)
800039b6:	0785                	addi	a5,a5,1
800039b8:	fef42623          	sw	a5,-20(s0)
800039bc:	fec42703          	lw	a4,-20(s0)
800039c0:	478d                	li	a5,3
800039c2:	fae7d3e3          	bge	a5,a4,80003968 <CRYPTO_SetIVBytes+0x12>
	}
}
800039c6:	0001                	nop
800039c8:	0001                	nop
800039ca:	50b2                	lw	ra,44(sp)
800039cc:	5422                	lw	s0,40(sp)
800039ce:	6145                	addi	sp,sp,48
800039d0:	8082                	ret

800039d2 <CRYPTO_InitCryptoStructGCM>:
  *	@param	crypto   -     
  *	@param	phase   GCM
  * @retval void
  */
static void CRYPTO_InitCryptoStructGCM(CRYPTO_Init_TypeDef* descriptor_crypto, CRYPTO_Init_TypeDef* crypto, CRYPTO_GCM_PHASE_TypeDef phase)
{
800039d2:	1101                	addi	sp,sp,-32
800039d4:	ce06                	sw	ra,28(sp)
800039d6:	cc22                	sw	s0,24(sp)
800039d8:	1000                	addi	s0,sp,32
800039da:	fea42623          	sw	a0,-20(s0)
800039de:	feb42423          	sw	a1,-24(s0)
800039e2:	fec42223          	sw	a2,-28(s0)
	CRYPTO_StructInit(descriptor_crypto);
800039e6:	fec42503          	lw	a0,-20(s0)
800039ea:	3a85                	jal	8000335a <CRYPTO_StructInit>

	descriptor_crypto->Algorithm = crypto->Algorithm;
800039ec:	fe842783          	lw	a5,-24(s0)
800039f0:	43d8                	lw	a4,4(a5)
800039f2:	fec42783          	lw	a5,-20(s0)
800039f6:	c3d8                	sw	a4,4(a5)
	descriptor_crypto->Direction = crypto->Direction;
800039f8:	fe842783          	lw	a5,-24(s0)
800039fc:	4398                	lw	a4,0(a5)
800039fe:	fec42783          	lw	a5,-20(s0)
80003a02:	c398                	sw	a4,0(a5)
	descriptor_crypto->Mode = CRYPTO_Mode_GCM;
80003a04:	fec42783          	lw	a5,-20(s0)
80003a08:	470d                	li	a4,3
80003a0a:	c798                	sw	a4,8(a5)
	descriptor_crypto->GCMPhase = phase;
80003a0c:	fec42783          	lw	a5,-20(s0)
80003a10:	fe442703          	lw	a4,-28(s0)
80003a14:	cbd8                	sw	a4,20(a5)
}
80003a16:	0001                	nop
80003a18:	40f2                	lw	ra,28(sp)
80003a1a:	4462                	lw	s0,24(sp)
80003a1c:	6105                	addi	sp,sp,32
80003a1e:	8082                	ret

80003a20 <CRYPTO_InitDescriptor>:
  *	@param	answer    
  * @retval void
  */
static void CRYPTO_InitDescriptor(CRYPTO_DMAInit_TypeDef* base, CRYPTO_Init_TypeDef* crypto, CRYPTO_DMAInit_TypeDef* next,
						CRYPTO_DMA_DESCR_TypeDef* dma_data, const uint32_t* src, uint32_t src_size, uint32_t* answer)
{
80003a20:	7179                	addi	sp,sp,-48
80003a22:	d606                	sw	ra,44(sp)
80003a24:	d422                	sw	s0,40(sp)
80003a26:	1800                	addi	s0,sp,48
80003a28:	fea42623          	sw	a0,-20(s0)
80003a2c:	feb42423          	sw	a1,-24(s0)
80003a30:	fec42223          	sw	a2,-28(s0)
80003a34:	fed42023          	sw	a3,-32(s0)
80003a38:	fce42e23          	sw	a4,-36(s0)
80003a3c:	fcf42c23          	sw	a5,-40(s0)
80003a40:	fd042a23          	sw	a6,-44(s0)
	CRYPTO_DMAStructInit(base, crypto);
80003a44:	fe842583          	lw	a1,-24(s0)
80003a48:	fec42503          	lw	a0,-20(s0)
80003a4c:	3a81                	jal	8000339c <CRYPTO_DMAStructInit>
	base->DescriptorPtr = dma_data;
80003a4e:	fec42783          	lw	a5,-20(s0)
80003a52:	fe042703          	lw	a4,-32(s0)
80003a56:	d3d8                	sw	a4,36(a5)
	base->SourceAddress = (void*) src;
80003a58:	fec42783          	lw	a5,-20(s0)
80003a5c:	fdc42703          	lw	a4,-36(s0)
80003a60:	cfd8                	sw	a4,28(a5)
	base->DestinationAddress = (void*) answer;
80003a62:	fec42783          	lw	a5,-20(s0)
80003a66:	fd442703          	lw	a4,-44(s0)
80003a6a:	d398                	sw	a4,32(a5)

	base->ByteSwap = ENABLE;
80003a6c:	fec42783          	lw	a5,-20(s0)
80003a70:	4705                	li	a4,1
80003a72:	c398                	sw	a4,0(a5)
	base->BlocksCount = (src_size != 0) ? (src_size >> 4) - 1: 0;
80003a74:	fd842783          	lw	a5,-40(s0)
80003a78:	c791                	beqz	a5,80003a84 <CRYPTO_InitDescriptor+0x64>
80003a7a:	fd842783          	lw	a5,-40(s0)
80003a7e:	8391                	srli	a5,a5,0x4
80003a80:	17fd                	addi	a5,a5,-1
80003a82:	a011                	j	80003a86 <CRYPTO_InitDescriptor+0x66>
80003a84:	4781                	li	a5,0
80003a86:	fec42703          	lw	a4,-20(s0)
80003a8a:	cb1c                	sw	a5,16(a4)
	base->LastDescriptor = (next == NULL) ? ENABLE : DISABLE;
80003a8c:	fe442783          	lw	a5,-28(s0)
80003a90:	0017b793          	seqz	a5,a5
80003a94:	0ff7f793          	zext.b	a5,a5
80003a98:	873e                	mv	a4,a5
80003a9a:	fec42783          	lw	a5,-20(s0)
80003a9e:	c798                	sw	a4,8(a5)

	base->NextDescriptor = next;
80003aa0:	fec42783          	lw	a5,-20(s0)
80003aa4:	fe442703          	lw	a4,-28(s0)
80003aa8:	cf98                	sw	a4,24(a5)
}
80003aaa:	0001                	nop
80003aac:	50b2                	lw	ra,44(sp)
80003aae:	5422                	lw	s0,40(sp)
80003ab0:	6145                	addi	sp,sp,48
80003ab2:	8082                	ret

80003ab4 <CRYPTO_CryptGCMWithDMA>:
  *	@param	tag  ,   
  * @retval uint32_t   
  */
uint32_t CRYPTO_CryptGCMWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const uint32_t *data_in, uint32_t data_in_size,
									const unsigned char* iv, const uint32_t *additional, uint32_t additional_size, uint32_t *data_out, uint32_t *tag)
{
80003ab4:	c9010113          	addi	sp,sp,-880
80003ab8:	36112623          	sw	ra,876(sp)
80003abc:	36812423          	sw	s0,872(sp)
80003ac0:	36912223          	sw	s1,868(sp)
80003ac4:	1e80                	addi	s0,sp,880
80003ac6:	caa42e23          	sw	a0,-836(s0)
80003aca:	cab42c23          	sw	a1,-840(s0)
80003ace:	cac42a23          	sw	a2,-844(s0)
80003ad2:	cad42823          	sw	a3,-848(s0)
80003ad6:	cae42623          	sw	a4,-852(s0)
80003ada:	caf42423          	sw	a5,-856(s0)
80003ade:	cb042223          	sw	a6,-860(s0)
80003ae2:	cb142023          	sw	a7,-864(s0)
80003ae6:	ff040793          	addi	a5,s0,-16
80003aea:	c8f42e23          	sw	a5,-868(s0)
80003aee:	c9c42783          	lw	a5,-868(s0)
80003af2:	cd078793          	addi	a5,a5,-816
80003af6:	07f78793          	addi	a5,a5,127
80003afa:	839d                	srli	a5,a5,0x7
80003afc:	00779493          	slli	s1,a5,0x7
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003b00:	cbc42783          	lw	a5,-836(s0)
80003b04:	43d8                	lw	a4,4(a5)
80003b06:	4789                	li	a5,2
80003b08:	00f71463          	bne	a4,a5,80003b10 <CRYPTO_CryptGCMWithDMA+0x5c>
		return 1;
80003b0c:	4785                	li	a5,1
80003b0e:	a25d                	j	80003cb4 <CRYPTO_CryptGCMWithDMA+0x200>

	CRYPTO_DMA_DESCR_TypeDef dma_init_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_payload_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_last_data __attribute__((aligned (0x80)));
	dma_init_data.CONTROL = 0;
80003b10:	1804a023          	sw	zero,384(s1)
	dma_payload_data.CONTROL = 0;
80003b14:	1004a023          	sw	zero,256(s1)
	dma_last_data.CONTROL = 0;
80003b18:	0804a023          	sw	zero,128(s1)

	CRYPTO_Init_TypeDef crypto_init, crypto_header, crypto_payload, crypto_last_block;

	crypto->InitVectorAutoUpdate = ENABLE;	// should be used for correct operation result
80003b1c:	cbc42783          	lw	a5,-836(s0)
80003b20:	4705                	li	a4,1
80003b22:	c7d8                	sw	a4,12(a5)
	CRYPTO_InitCryptoStructGCM(&crypto_init, crypto, CRYPTO_GCM_PHASE_INIT);
80003b24:	fd040793          	addi	a5,s0,-48
80003b28:	4601                	li	a2,0
80003b2a:	cbc42583          	lw	a1,-836(s0)
80003b2e:	853e                	mv	a0,a5
80003b30:	354d                	jal	800039d2 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_payload, crypto, CRYPTO_GCM_PHASE_PAYLOAD);
80003b32:	fa040793          	addi	a5,s0,-96
80003b36:	4609                	li	a2,2
80003b38:	cbc42583          	lw	a1,-836(s0)
80003b3c:	853e                	mv	a0,a5
80003b3e:	3d51                	jal	800039d2 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_last_block, crypto, CRYPTO_GCM_PHASE_LAST_BLOCK);
80003b40:	f8840793          	addi	a5,s0,-120
80003b44:	460d                	li	a2,3
80003b46:	cbc42583          	lw	a1,-836(s0)
80003b4a:	853e                	mv	a0,a5
80003b4c:	3559                	jal	800039d2 <CRYPTO_InitCryptoStructGCM>

	CRYPTO_DMAInit_TypeDef dma_init, dma_header, dma_payload, dma_last;

	if (key != NULL)
80003b4e:	cb842783          	lw	a5,-840(s0)
80003b52:	c791                	beqz	a5,80003b5e <CRYPTO_CryptGCMWithDMA+0xaa>
		CRYPTO_SetKeyBytes(crypto, key);
80003b54:	cb842583          	lw	a1,-840(s0)
80003b58:	cbc42503          	lw	a0,-836(s0)
80003b5c:	3621                	jal	80003664 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80003b5e:	cac42783          	lw	a5,-852(s0)
80003b62:	c781                	beqz	a5,80003b6a <CRYPTO_CryptGCMWithDMA+0xb6>
		CRYPTO_SetIVBytes(iv);
80003b64:	cac42503          	lw	a0,-852(s0)
80003b68:	33fd                	jal	80003956 <CRYPTO_SetIVBytes>

	uint32_t add_size_bits = additional_size << 3;
80003b6a:	ca442783          	lw	a5,-860(s0)
80003b6e:	078e                	slli	a5,a5,0x3
80003b70:	fef42623          	sw	a5,-20(s0)
	uint32_t data_size_bits = data_in_size << 3;
80003b74:	cb042783          	lw	a5,-848(s0)
80003b78:	078e                	slli	a5,a5,0x3
80003b7a:	fef42423          	sw	a5,-24(s0)
	const uint32_t tagger[] = {
80003b7e:	ec042c23          	sw	zero,-296(s0)
		0,
		((add_size_bits & 0x000000FF) << 24) + ((add_size_bits & 0x0000FF00) << 8) + ((add_size_bits & 0x00FF0000) >> 8) + ((add_size_bits & 0xFF000000) >> 24),
80003b82:	fec42783          	lw	a5,-20(s0)
80003b86:	01879713          	slli	a4,a5,0x18
80003b8a:	fec42783          	lw	a5,-20(s0)
80003b8e:	00879693          	slli	a3,a5,0x8
80003b92:	00ff07b7          	lui	a5,0xff0
80003b96:	8ff5                	and	a5,a5,a3
80003b98:	973e                	add	a4,a4,a5
80003b9a:	fec42783          	lw	a5,-20(s0)
80003b9e:	0087d693          	srli	a3,a5,0x8
80003ba2:	67c1                	lui	a5,0x10
80003ba4:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80003ba8:	8ff5                	and	a5,a5,a3
80003baa:	973e                	add	a4,a4,a5
80003bac:	fec42783          	lw	a5,-20(s0)
80003bb0:	83e1                	srli	a5,a5,0x18
80003bb2:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80003bb4:	ecf42e23          	sw	a5,-292(s0)
80003bb8:	ee042023          	sw	zero,-288(s0)
		0,
		((data_size_bits & 0x000000FF) << 24) + ((data_size_bits & 0x0000FF00) << 8) + ((data_size_bits & 0x00FF0000) >> 8) + ((data_size_bits & 0xFF000000) >> 24),
80003bbc:	fe842783          	lw	a5,-24(s0)
80003bc0:	01879713          	slli	a4,a5,0x18
80003bc4:	fe842783          	lw	a5,-24(s0)
80003bc8:	00879693          	slli	a3,a5,0x8
80003bcc:	00ff07b7          	lui	a5,0xff0
80003bd0:	8ff5                	and	a5,a5,a3
80003bd2:	973e                	add	a4,a4,a5
80003bd4:	fe842783          	lw	a5,-24(s0)
80003bd8:	0087d693          	srli	a3,a5,0x8
80003bdc:	67c1                	lui	a5,0x10
80003bde:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80003be2:	8ff5                	and	a5,a5,a3
80003be4:	973e                	add	a4,a4,a5
80003be6:	fe842783          	lw	a5,-24(s0)
80003bea:	83e1                	srli	a5,a5,0x18
80003bec:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80003bee:	eef42223          	sw	a5,-284(s0)
	};

	CRYPTO_InitDescriptor(&dma_init, &crypto_init, (additional_size != 0 && additional != NULL) ? &dma_header : &dma_payload, &dma_init_data, NULL, 0, NULL);
80003bf2:	ca442783          	lw	a5,-860(s0)
80003bf6:	c799                	beqz	a5,80003c04 <CRYPTO_CryptGCMWithDMA+0x150>
80003bf8:	ca842783          	lw	a5,-856(s0)
80003bfc:	c781                	beqz	a5,80003c04 <CRYPTO_CryptGCMWithDMA+0x150>
80003bfe:	f3840613          	addi	a2,s0,-200
80003c02:	a019                	j	80003c08 <CRYPTO_CryptGCMWithDMA+0x154>
80003c04:	f1040613          	addi	a2,s0,-240
80003c08:	18048693          	addi	a3,s1,384
80003c0c:	fd040593          	addi	a1,s0,-48
80003c10:	f6040513          	addi	a0,s0,-160
80003c14:	4801                	li	a6,0
80003c16:	4781                	li	a5,0
80003c18:	4701                	li	a4,0
80003c1a:	3519                	jal	80003a20 <CRYPTO_InitDescriptor>
	if (additional_size != 0 && additional != NULL)
80003c1c:	ca442783          	lw	a5,-860(s0)
80003c20:	cb95                	beqz	a5,80003c54 <CRYPTO_CryptGCMWithDMA+0x1a0>
80003c22:	ca842783          	lw	a5,-856(s0)
80003c26:	c79d                	beqz	a5,80003c54 <CRYPTO_CryptGCMWithDMA+0x1a0>
	{
		CRYPTO_DMA_DESCR_TypeDef dma_header_data __attribute__((aligned (0x80)));
		dma_header_data.CONTROL = 0;
80003c28:	0004a023          	sw	zero,0(s1)
		CRYPTO_InitCryptoStructGCM(&crypto_header, crypto, CRYPTO_GCM_PHASE_HEADER);
80003c2c:	fb840793          	addi	a5,s0,-72
80003c30:	4605                	li	a2,1
80003c32:	cbc42583          	lw	a1,-836(s0)
80003c36:	853e                	mv	a0,a5
80003c38:	3b69                	jal	800039d2 <CRYPTO_InitCryptoStructGCM>
		CRYPTO_InitDescriptor(&dma_header, &crypto_header, &dma_payload, &dma_header_data, additional, additional_size, NULL);
80003c3a:	f1040613          	addi	a2,s0,-240
80003c3e:	fb840593          	addi	a1,s0,-72
80003c42:	f3840513          	addi	a0,s0,-200
80003c46:	4801                	li	a6,0
80003c48:	ca442783          	lw	a5,-860(s0)
80003c4c:	ca842703          	lw	a4,-856(s0)
80003c50:	86a6                	mv	a3,s1
80003c52:	33f9                	jal	80003a20 <CRYPTO_InitDescriptor>
	}
	CRYPTO_InitDescriptor(&dma_payload, &crypto_payload, &dma_last, &dma_payload_data, data_in, data_in_size, data_out);
80003c54:	10048693          	addi	a3,s1,256
80003c58:	ee840613          	addi	a2,s0,-280
80003c5c:	fa040593          	addi	a1,s0,-96
80003c60:	f1040513          	addi	a0,s0,-240
80003c64:	ca042803          	lw	a6,-864(s0)
80003c68:	cb042783          	lw	a5,-848(s0)
80003c6c:	cb442703          	lw	a4,-844(s0)
80003c70:	3b45                	jal	80003a20 <CRYPTO_InitDescriptor>
	CRYPTO_InitDescriptor(&dma_last, &crypto_last_block, NULL, &dma_last_data, tagger, 0, tag);
80003c72:	ed840713          	addi	a4,s0,-296
80003c76:	08048693          	addi	a3,s1,128
80003c7a:	f8840593          	addi	a1,s0,-120
80003c7e:	ee840513          	addi	a0,s0,-280
80003c82:	00042803          	lw	a6,0(s0)
80003c86:	4781                	li	a5,0
80003c88:	4601                	li	a2,0
80003c8a:	3b59                	jal	80003a20 <CRYPTO_InitDescriptor>

	while (!CRYPTO_ReadyStatus()) {}
80003c8c:	0001                	nop
80003c8e:	d90ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003c92:	87aa                	mv	a5,a0
80003c94:	dfed                	beqz	a5,80003c8e <CRYPTO_CryptGCMWithDMA+0x1da>

	CRPYTO_ProcessData(&dma_init);
80003c96:	f6040793          	addi	a5,s0,-160
80003c9a:	853e                	mv	a0,a5
80003c9c:	30d1                	jal	80003560 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80003c9e:	0001                	nop
80003ca0:	e28ff0ef          	jal	ra,800032c8 <CRYPTO_DMA_ActiveStatus>
80003ca4:	87aa                	mv	a5,a0
80003ca6:	ffed                	bnez	a5,80003ca0 <CRYPTO_CryptGCMWithDMA+0x1ec>
	while (!CRYPTO_ReadyStatus()) {}
80003ca8:	0001                	nop
80003caa:	d74ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003cae:	87aa                	mv	a5,a0
80003cb0:	dfed                	beqz	a5,80003caa <CRYPTO_CryptGCMWithDMA+0x1f6>

	return 0;
80003cb2:	4781                	li	a5,0
}
80003cb4:	853e                	mv	a0,a5
80003cb6:	36c12083          	lw	ra,876(sp)
80003cba:	36812403          	lw	s0,872(sp)
80003cbe:	36412483          	lw	s1,868(sp)
80003cc2:	37010113          	addi	sp,sp,880
80003cc6:	8082                	ret

80003cc8 <CRYPTO_GCMInitPhase>:
  * @param	crypto     @ref CREYPTO_Init_TypeDef,   
  *	@param 	iv    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMInitPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *iv)
{
80003cc8:	1101                	addi	sp,sp,-32
80003cca:	ce06                	sw	ra,28(sp)
80003ccc:	cc22                	sw	s0,24(sp)
80003cce:	1000                	addi	s0,sp,32
80003cd0:	fea42623          	sw	a0,-20(s0)
80003cd4:	feb42423          	sw	a1,-24(s0)
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003cd8:	fec42783          	lw	a5,-20(s0)
80003cdc:	43d8                	lw	a4,4(a5)
80003cde:	4789                	li	a5,2
80003ce0:	00f71463          	bne	a4,a5,80003ce8 <CRYPTO_GCMInitPhase+0x20>
		return 1;
80003ce4:	4785                	li	a5,1
80003ce6:	a82d                	j	80003d20 <CRYPTO_GCMInitPhase+0x58>

	CRYPTO_SetIVBytes(iv);
80003ce8:	fe842503          	lw	a0,-24(s0)
80003cec:	31ad                	jal	80003956 <CRYPTO_SetIVBytes>

	crypto->GCMPhase = CRYPTO_GCM_PHASE_INIT;
80003cee:	fec42783          	lw	a5,-20(s0)
80003cf2:	0007aa23          	sw	zero,20(a5)
	crypto->InitVectorAutoUpdate = ENABLE;
80003cf6:	fec42783          	lw	a5,-20(s0)
80003cfa:	4705                	li	a4,1
80003cfc:	c7d8                	sw	a4,12(a5)

	CRYPTO_Init(crypto);
80003cfe:	fec42503          	lw	a0,-20(s0)
80003d02:	e06ff0ef          	jal	ra,80003308 <CRYPTO_Init>

	while (!CRYPTO_ReadyStatus()) {}
80003d06:	0001                	nop
80003d08:	d16ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003d0c:	87aa                	mv	a5,a0
80003d0e:	dfed                	beqz	a5,80003d08 <CRYPTO_GCMInitPhase+0x40>
	CRYPTO_StartCmd();
80003d10:	b52ff0ef          	jal	ra,80003062 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
80003d14:	0001                	nop
80003d16:	d08ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003d1a:	87aa                	mv	a5,a0
80003d1c:	dfed                	beqz	a5,80003d16 <CRYPTO_GCMInitPhase+0x4e>

	return 0;
80003d1e:	4781                	li	a5,0
}
80003d20:	853e                	mv	a0,a5
80003d22:	40f2                	lw	ra,28(sp)
80003d24:	4462                	lw	s0,24(sp)
80003d26:	6105                	addi	sp,sp,32
80003d28:	8082                	ret

80003d2a <CRYPTO_GCMHeaderPhase>:
  *	@param 	additional     
  *	@param	additional_size    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMHeaderPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *additional, uint32_t additional_size)
{
80003d2a:	7179                	addi	sp,sp,-48
80003d2c:	d606                	sw	ra,44(sp)
80003d2e:	d422                	sw	s0,40(sp)
80003d30:	1800                	addi	s0,sp,48
80003d32:	fca42e23          	sw	a0,-36(s0)
80003d36:	fcb42c23          	sw	a1,-40(s0)
80003d3a:	fcc42a23          	sw	a2,-44(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003d3e:	fdc42783          	lw	a5,-36(s0)
80003d42:	43d8                	lw	a4,4(a5)
80003d44:	4789                	li	a5,2
80003d46:	00f71463          	bne	a4,a5,80003d4e <CRYPTO_GCMHeaderPhase+0x24>
		return 1;
80003d4a:	4785                	li	a5,1
80003d4c:	a0b9                	j	80003d9a <CRYPTO_GCMHeaderPhase+0x70>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_HEADER);
80003d4e:	4505                	li	a0,1
80003d50:	bb4ff0ef          	jal	ra,80003104 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < additional_size; i += 16)
80003d54:	fe042623          	sw	zero,-20(s0)
80003d58:	a815                	j	80003d8c <CRYPTO_GCMHeaderPhase+0x62>
	{
		CRYPTO_SetDataInBytes(additional + i, 4);
80003d5a:	fd842703          	lw	a4,-40(s0)
80003d5e:	fec42783          	lw	a5,-20(s0)
80003d62:	97ba                	add	a5,a5,a4
80003d64:	4591                	li	a1,4
80003d66:	853e                	mv	a0,a5
80003d68:	38bd                	jal	800035e6 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
80003d6a:	0001                	nop
80003d6c:	cb2ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003d70:	87aa                	mv	a5,a0
80003d72:	dfed                	beqz	a5,80003d6c <CRYPTO_GCMHeaderPhase+0x42>
		CRYPTO_StartCmd();
80003d74:	aeeff0ef          	jal	ra,80003062 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
80003d78:	0001                	nop
80003d7a:	ca4ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003d7e:	87aa                	mv	a5,a0
80003d80:	dfed                	beqz	a5,80003d7a <CRYPTO_GCMHeaderPhase+0x50>
	for(uint32_t i = 0; i < additional_size; i += 16)
80003d82:	fec42783          	lw	a5,-20(s0)
80003d86:	07c1                	addi	a5,a5,16
80003d88:	fef42623          	sw	a5,-20(s0)
80003d8c:	fec42703          	lw	a4,-20(s0)
80003d90:	fd442783          	lw	a5,-44(s0)
80003d94:	fcf763e3          	bltu	a4,a5,80003d5a <CRYPTO_GCMHeaderPhase+0x30>
	}

	return 0;
80003d98:	4781                	li	a5,0
}
80003d9a:	853e                	mv	a0,a5
80003d9c:	50b2                	lw	ra,44(sp)
80003d9e:	5422                	lw	s0,40(sp)
80003da0:	6145                	addi	sp,sp,48
80003da2:	8082                	ret

80003da4 <CRYPTO_GCMPayloadPhase>:
  *	@param	input_length   
  *	@param	output   
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMPayloadPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *input, uint32_t input_length, unsigned char *output)
{
80003da4:	7179                	addi	sp,sp,-48
80003da6:	d606                	sw	ra,44(sp)
80003da8:	d422                	sw	s0,40(sp)
80003daa:	1800                	addi	s0,sp,48
80003dac:	fca42e23          	sw	a0,-36(s0)
80003db0:	fcb42c23          	sw	a1,-40(s0)
80003db4:	fcc42a23          	sw	a2,-44(s0)
80003db8:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003dbc:	fdc42783          	lw	a5,-36(s0)
80003dc0:	43d8                	lw	a4,4(a5)
80003dc2:	4789                	li	a5,2
80003dc4:	00f71463          	bne	a4,a5,80003dcc <CRYPTO_GCMPayloadPhase+0x28>
		return 1;
80003dc8:	4785                	li	a5,1
80003dca:	a221                	j	80003ed2 <CRYPTO_GCMPayloadPhase+0x12e>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_PAYLOAD);
80003dcc:	4509                	li	a0,2
80003dce:	b36ff0ef          	jal	ra,80003104 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < input_length; i += 16)
80003dd2:	fe042623          	sw	zero,-20(s0)
80003dd6:	a0fd                	j	80003ec4 <CRYPTO_GCMPayloadPhase+0x120>
	{
		CRYPTO_SetDataInBytes(input + i, 4);
80003dd8:	fd842703          	lw	a4,-40(s0)
80003ddc:	fec42783          	lw	a5,-20(s0)
80003de0:	97ba                	add	a5,a5,a4
80003de2:	4591                	li	a1,4
80003de4:	853e                	mv	a0,a5
80003de6:	801ff0ef          	jal	ra,800035e6 <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
80003dea:	0001                	nop
80003dec:	c32ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003df0:	87aa                	mv	a5,a0
80003df2:	dfed                	beqz	a5,80003dec <CRYPTO_GCMPayloadPhase+0x48>
		CRYPTO_StartCmd();
80003df4:	a6eff0ef          	jal	ra,80003062 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
80003df8:	0001                	nop
80003dfa:	c24ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003dfe:	87aa                	mv	a5,a0
80003e00:	dfed                	beqz	a5,80003dfa <CRYPTO_GCMPayloadPhase+0x56>

		for(uint32_t j = 0; j < 4; j++)
80003e02:	fe042423          	sw	zero,-24(s0)
80003e06:	a06d                	j	80003eb0 <CRYPTO_GCMPayloadPhase+0x10c>
		{
			uint32_t output_word = CRYPTO_GetTextOutput(j);
80003e08:	fe842503          	lw	a0,-24(s0)
80003e0c:	bccff0ef          	jal	ra,800031d8 <CRYPTO_GetTextOutput>
80003e10:	fea42223          	sw	a0,-28(s0)

			output[i + (j << 2)    ] = (output_word & 0x000000FF);
80003e14:	fe842783          	lw	a5,-24(s0)
80003e18:	00279713          	slli	a4,a5,0x2
80003e1c:	fec42783          	lw	a5,-20(s0)
80003e20:	97ba                	add	a5,a5,a4
80003e22:	fd042703          	lw	a4,-48(s0)
80003e26:	97ba                	add	a5,a5,a4
80003e28:	fe442703          	lw	a4,-28(s0)
80003e2c:	0ff77713          	zext.b	a4,a4
80003e30:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 1] = (output_word & 0x0000FF00) >> 8;
80003e34:	fe442783          	lw	a5,-28(s0)
80003e38:	0087d693          	srli	a3,a5,0x8
80003e3c:	fe842783          	lw	a5,-24(s0)
80003e40:	00279713          	slli	a4,a5,0x2
80003e44:	fec42783          	lw	a5,-20(s0)
80003e48:	97ba                	add	a5,a5,a4
80003e4a:	0785                	addi	a5,a5,1
80003e4c:	fd042703          	lw	a4,-48(s0)
80003e50:	97ba                	add	a5,a5,a4
80003e52:	0ff6f713          	zext.b	a4,a3
80003e56:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 2] = (output_word & 0x00FF0000) >> 16;
80003e5a:	fe442783          	lw	a5,-28(s0)
80003e5e:	0107d693          	srli	a3,a5,0x10
80003e62:	fe842783          	lw	a5,-24(s0)
80003e66:	00279713          	slli	a4,a5,0x2
80003e6a:	fec42783          	lw	a5,-20(s0)
80003e6e:	97ba                	add	a5,a5,a4
80003e70:	0789                	addi	a5,a5,2
80003e72:	fd042703          	lw	a4,-48(s0)
80003e76:	97ba                	add	a5,a5,a4
80003e78:	0ff6f713          	zext.b	a4,a3
80003e7c:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 3] = (output_word & 0xFF000000) >> 24;
80003e80:	fe442783          	lw	a5,-28(s0)
80003e84:	0187d693          	srli	a3,a5,0x18
80003e88:	fe842783          	lw	a5,-24(s0)
80003e8c:	00279713          	slli	a4,a5,0x2
80003e90:	fec42783          	lw	a5,-20(s0)
80003e94:	97ba                	add	a5,a5,a4
80003e96:	078d                	addi	a5,a5,3
80003e98:	fd042703          	lw	a4,-48(s0)
80003e9c:	97ba                	add	a5,a5,a4
80003e9e:	0ff6f713          	zext.b	a4,a3
80003ea2:	00e78023          	sb	a4,0(a5)
		for(uint32_t j = 0; j < 4; j++)
80003ea6:	fe842783          	lw	a5,-24(s0)
80003eaa:	0785                	addi	a5,a5,1
80003eac:	fef42423          	sw	a5,-24(s0)
80003eb0:	fe842703          	lw	a4,-24(s0)
80003eb4:	478d                	li	a5,3
80003eb6:	f4e7f9e3          	bgeu	a5,a4,80003e08 <CRYPTO_GCMPayloadPhase+0x64>
	for(uint32_t i = 0; i < input_length; i += 16)
80003eba:	fec42783          	lw	a5,-20(s0)
80003ebe:	07c1                	addi	a5,a5,16
80003ec0:	fef42623          	sw	a5,-20(s0)
80003ec4:	fec42703          	lw	a4,-20(s0)
80003ec8:	fd442783          	lw	a5,-44(s0)
80003ecc:	f0f766e3          	bltu	a4,a5,80003dd8 <CRYPTO_GCMPayloadPhase+0x34>
		}
	}

	return 0;
80003ed0:	4781                	li	a5,0
}
80003ed2:	853e                	mv	a0,a5
80003ed4:	50b2                	lw	ra,44(sp)
80003ed6:	5422                	lw	s0,40(sp)
80003ed8:	6145                	addi	sp,sp,48
80003eda:	8082                	ret

80003edc <CRYPTO_GCMLastBlockPhase>:
  *	@param	payload_size  ,  ,     
  *	@param	tag	  ,   16 
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMLastBlockPhase(CRYPTO_Init_TypeDef* crypto, uint32_t additional_size, uint32_t payload_size, unsigned char *tag)
{
80003edc:	7179                	addi	sp,sp,-48
80003ede:	d606                	sw	ra,44(sp)
80003ee0:	d422                	sw	s0,40(sp)
80003ee2:	1800                	addi	s0,sp,48
80003ee4:	fca42e23          	sw	a0,-36(s0)
80003ee8:	fcb42c23          	sw	a1,-40(s0)
80003eec:	fcc42a23          	sw	a2,-44(s0)
80003ef0:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80003ef4:	fdc42783          	lw	a5,-36(s0)
80003ef8:	43d8                	lw	a4,4(a5)
80003efa:	4789                	li	a5,2
80003efc:	00f71463          	bne	a4,a5,80003f04 <CRYPTO_GCMLastBlockPhase+0x28>
		return 1;
80003f00:	4785                	li	a5,1
80003f02:	a0cd                	j	80003fe4 <CRYPTO_GCMLastBlockPhase+0x108>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_LAST_BLOCK);
80003f04:	450d                	li	a0,3
80003f06:	9feff0ef          	jal	ra,80003104 <CRYPTO_GCMPhaseConfig>

	CRYPTO_SetTextInput(0, 0);
80003f0a:	4581                	li	a1,0
80003f0c:	4501                	li	a0,0
80003f0e:	a76ff0ef          	jal	ra,80003184 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(2, 0);
80003f12:	4581                	li	a1,0
80003f14:	4509                	li	a0,2
80003f16:	a6eff0ef          	jal	ra,80003184 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(1, additional_size << 3);
80003f1a:	fd842783          	lw	a5,-40(s0)
80003f1e:	078e                	slli	a5,a5,0x3
80003f20:	85be                	mv	a1,a5
80003f22:	4505                	li	a0,1
80003f24:	a60ff0ef          	jal	ra,80003184 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(3, payload_size << 3);
80003f28:	fd442783          	lw	a5,-44(s0)
80003f2c:	078e                	slli	a5,a5,0x3
80003f2e:	85be                	mv	a1,a5
80003f30:	450d                	li	a0,3
80003f32:	a52ff0ef          	jal	ra,80003184 <CRYPTO_SetTextInput>

	while (!CRYPTO_ReadyStatus()) {}
80003f36:	0001                	nop
80003f38:	ae6ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003f3c:	87aa                	mv	a5,a0
80003f3e:	dfed                	beqz	a5,80003f38 <CRYPTO_GCMLastBlockPhase+0x5c>
	CRYPTO_StartCmd();
80003f40:	922ff0ef          	jal	ra,80003062 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
80003f44:	0001                	nop
80003f46:	ad8ff0ef          	jal	ra,8000321e <CRYPTO_ReadyStatus>
80003f4a:	87aa                	mv	a5,a0
80003f4c:	dfed                	beqz	a5,80003f46 <CRYPTO_GCMLastBlockPhase+0x6a>

	for(uint32_t i = 0; i < 16; i += 4)
80003f4e:	fe042623          	sw	zero,-20(s0)
80003f52:	a059                	j	80003fd8 <CRYPTO_GCMLastBlockPhase+0xfc>
	{
		uint32_t output_word = CRYPTO_GetGCMTag(i >> 2);
80003f54:	fec42783          	lw	a5,-20(s0)
80003f58:	8389                	srli	a5,a5,0x2
80003f5a:	853e                	mv	a0,a5
80003f5c:	a9eff0ef          	jal	ra,800031fa <CRYPTO_GetGCMTag>
80003f60:	fea42423          	sw	a0,-24(s0)

		tag[i    ] = (output_word & 0x000000FF);
80003f64:	fd042703          	lw	a4,-48(s0)
80003f68:	fec42783          	lw	a5,-20(s0)
80003f6c:	97ba                	add	a5,a5,a4
80003f6e:	fe842703          	lw	a4,-24(s0)
80003f72:	0ff77713          	zext.b	a4,a4
80003f76:	00e78023          	sb	a4,0(a5)
		tag[i + 1] = (output_word & 0x0000FF00) >> 8;
80003f7a:	fe842783          	lw	a5,-24(s0)
80003f7e:	0087d693          	srli	a3,a5,0x8
80003f82:	fec42783          	lw	a5,-20(s0)
80003f86:	0785                	addi	a5,a5,1
80003f88:	fd042703          	lw	a4,-48(s0)
80003f8c:	97ba                	add	a5,a5,a4
80003f8e:	0ff6f713          	zext.b	a4,a3
80003f92:	00e78023          	sb	a4,0(a5)
		tag[i + 2] = (output_word & 0x00FF0000) >> 16;
80003f96:	fe842783          	lw	a5,-24(s0)
80003f9a:	0107d693          	srli	a3,a5,0x10
80003f9e:	fec42783          	lw	a5,-20(s0)
80003fa2:	0789                	addi	a5,a5,2
80003fa4:	fd042703          	lw	a4,-48(s0)
80003fa8:	97ba                	add	a5,a5,a4
80003faa:	0ff6f713          	zext.b	a4,a3
80003fae:	00e78023          	sb	a4,0(a5)
		tag[i + 3] = (output_word & 0xFF000000) >> 24;
80003fb2:	fe842783          	lw	a5,-24(s0)
80003fb6:	0187d693          	srli	a3,a5,0x18
80003fba:	fec42783          	lw	a5,-20(s0)
80003fbe:	078d                	addi	a5,a5,3
80003fc0:	fd042703          	lw	a4,-48(s0)
80003fc4:	97ba                	add	a5,a5,a4
80003fc6:	0ff6f713          	zext.b	a4,a3
80003fca:	00e78023          	sb	a4,0(a5)
	for(uint32_t i = 0; i < 16; i += 4)
80003fce:	fec42783          	lw	a5,-20(s0)
80003fd2:	0791                	addi	a5,a5,4
80003fd4:	fef42623          	sw	a5,-20(s0)
80003fd8:	fec42703          	lw	a4,-20(s0)
80003fdc:	47bd                	li	a5,15
80003fde:	f6e7fbe3          	bgeu	a5,a4,80003f54 <CRYPTO_GCMLastBlockPhase+0x78>
	}

	return 0;
80003fe2:	4781                	li	a5,0
}
80003fe4:	853e                	mv	a0,a5
80003fe6:	50b2                	lw	ra,44(sp)
80003fe8:	5422                	lw	s0,40(sp)
80003fea:	6145                	addi	sp,sp,48
80003fec:	8082                	ret

80003fee <DMA_ProtectConfig>:
  * @brief         DMA   
  * @param   CtrlProtect  ,   
  * @retval  void
  */
__STATIC_INLINE void DMA_ProtectConfig(DMA_Protect_TypeDef* CtrlProtect)
{
80003fee:	1101                	addi	sp,sp,-32
80003ff0:	ce22                	sw	s0,28(sp)
80003ff2:	1000                	addi	s0,sp,32
80003ff4:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Priveleged));

    MODIFY_REG(DMA->CFG, DMA_CFG_CHPROT_Msk, ((CtrlProtect->Priveleged << (DMA_CFG_CHPROT_Pos + 0)) |
80003ff8:	3000c7b7          	lui	a5,0x3000c
80003ffc:	43dc                	lw	a5,4(a5)
80003ffe:	ff87f693          	andi	a3,a5,-8
80004002:	fec42783          	lw	a5,-20(s0)
80004006:	4398                	lw	a4,0(a5)
80004008:	fec42783          	lw	a5,-20(s0)
8000400c:	43dc                	lw	a5,4(a5)
8000400e:	0786                	slli	a5,a5,0x1
80004010:	8f5d                	or	a4,a4,a5
80004012:	fec42783          	lw	a5,-20(s0)
80004016:	479c                	lw	a5,8(a5)
80004018:	078a                	slli	a5,a5,0x2
8000401a:	8f5d                	or	a4,a4,a5
8000401c:	3000c7b7          	lui	a5,0x3000c
80004020:	8f55                	or	a4,a4,a3
80004022:	c3d8                	sw	a4,4(a5)
                                              (CtrlProtect->Bufferable << (DMA_CFG_CHPROT_Pos + 1)) |
                                              (CtrlProtect->Cacheable << (DMA_CFG_CHPROT_Pos + 2))));
}
80004024:	0001                	nop
80004026:	4472                	lw	s0,28(sp)
80004028:	6105                	addi	sp,sp,32
8000402a:	8082                	ret

8000402c <DMA_UseBurstCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_UseBurstCmd(uint32_t Channel, FunctionalState State)
{
8000402c:	1101                	addi	sp,sp,-32
8000402e:	ce22                	sw	s0,28(sp)
80004030:	1000                	addi	s0,sp,32
80004032:	fea42623          	sw	a0,-20(s0)
80004036:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000403a:	fe842703          	lw	a4,-24(s0)
8000403e:	4785                	li	a5,1
80004040:	00f71863          	bne	a4,a5,80004050 <DMA_UseBurstCmd+0x24>
        WRITE_REG(DMA->USEBURSTSET, Channel);
80004044:	3000c7b7          	lui	a5,0x3000c
80004048:	fec42703          	lw	a4,-20(s0)
8000404c:	cf98                	sw	a4,24(a5)
    else
        WRITE_REG(DMA->USEBURSTCLR, Channel);
}
8000404e:	a031                	j	8000405a <DMA_UseBurstCmd+0x2e>
        WRITE_REG(DMA->USEBURSTCLR, Channel);
80004050:	3000c7b7          	lui	a5,0x3000c
80004054:	fec42703          	lw	a4,-20(s0)
80004058:	cfd8                	sw	a4,28(a5)
}
8000405a:	0001                	nop
8000405c:	4472                	lw	s0,28(sp)
8000405e:	6105                	addi	sp,sp,32
80004060:	8082                	ret

80004062 <DMA_ReqMaskCmd>:
  *                           DMA_Channel_x  @ref DMA_Channel_Define.
  * @param      State   
  * @retval     void
  */
__STATIC_INLINE void DMA_ReqMaskCmd(uint32_t Channel, FunctionalState State)
{
80004062:	1101                	addi	sp,sp,-32
80004064:	ce22                	sw	s0,28(sp)
80004066:	1000                	addi	s0,sp,32
80004068:	fea42623          	sw	a0,-20(s0)
8000406c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80004070:	fe842703          	lw	a4,-24(s0)
80004074:	4785                	li	a5,1
80004076:	00f71863          	bne	a4,a5,80004086 <DMA_ReqMaskCmd+0x24>
        WRITE_REG(DMA->REQMASKSET, Channel);
8000407a:	3000c7b7          	lui	a5,0x3000c
8000407e:	fec42703          	lw	a4,-20(s0)
80004082:	d398                	sw	a4,32(a5)
    else
        WRITE_REG(DMA->REQMASKCLR, Channel);
}
80004084:	a031                	j	80004090 <DMA_ReqMaskCmd+0x2e>
        WRITE_REG(DMA->REQMASKCLR, Channel);
80004086:	3000c7b7          	lui	a5,0x3000c
8000408a:	fec42703          	lw	a4,-20(s0)
8000408e:	d3d8                	sw	a4,36(a5)
}
80004090:	0001                	nop
80004092:	4472                	lw	s0,28(sp)
80004094:	6105                	addi	sp,sp,32
80004096:	8082                	ret

80004098 <DMA_ChannelEnableCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_ChannelEnableCmd(uint32_t Channel, FunctionalState State)
{
80004098:	1101                	addi	sp,sp,-32
8000409a:	ce22                	sw	s0,28(sp)
8000409c:	1000                	addi	s0,sp,32
8000409e:	fea42623          	sw	a0,-20(s0)
800040a2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800040a6:	fe842703          	lw	a4,-24(s0)
800040aa:	4785                	li	a5,1
800040ac:	00f71863          	bne	a4,a5,800040bc <DMA_ChannelEnableCmd+0x24>
        WRITE_REG(DMA->ENSET, Channel);
800040b0:	3000c7b7          	lui	a5,0x3000c
800040b4:	fec42703          	lw	a4,-20(s0)
800040b8:	d798                	sw	a4,40(a5)
    else
        WRITE_REG(DMA->ENCLR, Channel);
}
800040ba:	a031                	j	800040c6 <DMA_ChannelEnableCmd+0x2e>
        WRITE_REG(DMA->ENCLR, Channel);
800040bc:	3000c7b7          	lui	a5,0x3000c
800040c0:	fec42703          	lw	a4,-20(s0)
800040c4:	d7d8                	sw	a4,44(a5)
}
800040c6:	0001                	nop
800040c8:	4472                	lw	s0,28(sp)
800040ca:	6105                	addi	sp,sp,32
800040cc:	8082                	ret

800040ce <DMA_AltCtrlCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_AltCtrlCmd(uint32_t Channel, FunctionalState State)
{
800040ce:	1101                	addi	sp,sp,-32
800040d0:	ce22                	sw	s0,28(sp)
800040d2:	1000                	addi	s0,sp,32
800040d4:	fea42623          	sw	a0,-20(s0)
800040d8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800040dc:	fe842703          	lw	a4,-24(s0)
800040e0:	4785                	li	a5,1
800040e2:	00f71863          	bne	a4,a5,800040f2 <DMA_AltCtrlCmd+0x24>
        WRITE_REG(DMA->PRIALTSET, Channel);
800040e6:	3000c7b7          	lui	a5,0x3000c
800040ea:	fec42703          	lw	a4,-20(s0)
800040ee:	db98                	sw	a4,48(a5)
    else
        WRITE_REG(DMA->PRIALTCLR, Channel);
}
800040f0:	a031                	j	800040fc <DMA_AltCtrlCmd+0x2e>
        WRITE_REG(DMA->PRIALTCLR, Channel);
800040f2:	3000c7b7          	lui	a5,0x3000c
800040f6:	fec42703          	lw	a4,-20(s0)
800040fa:	dbd8                	sw	a4,52(a5)
}
800040fc:	0001                	nop
800040fe:	4472                	lw	s0,28(sp)
80004100:	6105                	addi	sp,sp,32
80004102:	8082                	ret

80004104 <DMA_HighPriorityCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_HighPriorityCmd(uint32_t Channel, FunctionalState State)
{
80004104:	1101                	addi	sp,sp,-32
80004106:	ce22                	sw	s0,28(sp)
80004108:	1000                	addi	s0,sp,32
8000410a:	fea42623          	sw	a0,-20(s0)
8000410e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80004112:	fe842703          	lw	a4,-24(s0)
80004116:	4785                	li	a5,1
80004118:	00f71863          	bne	a4,a5,80004128 <DMA_HighPriorityCmd+0x24>
        WRITE_REG(DMA->PRIORITYSET, Channel);
8000411c:	3000c7b7          	lui	a5,0x3000c
80004120:	fec42703          	lw	a4,-20(s0)
80004124:	df98                	sw	a4,56(a5)
    else
        WRITE_REG(DMA->PRIORITYCLR, Channel);
}
80004126:	a031                	j	80004132 <DMA_HighPriorityCmd+0x2e>
        WRITE_REG(DMA->PRIORITYCLR, Channel);
80004128:	3000c7b7          	lui	a5,0x3000c
8000412c:	fec42703          	lw	a4,-20(s0)
80004130:	dfd8                	sw	a4,60(a5)
}
80004132:	0001                	nop
80004134:	4472                	lw	s0,28(sp)
80004136:	6105                	addi	sp,sp,32
80004138:	8082                	ret

8000413a <DMA_ChannelDeInit>:
  * @param   ChannelStruct      @ref DMA_Channel_TypeDef,
  *                             
  * @retval  void
  */
void DMA_ChannelDeInit(DMA_Channel_TypeDef* ChannelStruct)
{
8000413a:	1101                	addi	sp,sp,-32
8000413c:	ce22                	sw	s0,28(sp)
8000413e:	1000                	addi	s0,sp,32
80004140:	fea42623          	sw	a0,-20(s0)
    ChannelStruct->SRC_DATA_END_PTR = 0;
80004144:	fec42783          	lw	a5,-20(s0)
80004148:	0007a023          	sw	zero,0(a5) # 3000c000 <STACK_SIZE+0x3000b800>
    ChannelStruct->DST_DATA_END_PTR = 0;
8000414c:	fec42783          	lw	a5,-20(s0)
80004150:	0007a223          	sw	zero,4(a5)
    ChannelStruct->CHANNEL_CFG = 0;
80004154:	fec42783          	lw	a5,-20(s0)
80004158:	0007a423          	sw	zero,8(a5)
}
8000415c:	0001                	nop
8000415e:	4472                	lw	s0,28(sp)
80004160:	6105                	addi	sp,sp,32
80004162:	8082                	ret

80004164 <DMA_ChannelInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                                 
  * @retval  void
  */
void DMA_ChannelInit(DMA_Channel_TypeDef* ChannelStruct, DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
80004164:	1101                	addi	sp,sp,-32
80004166:	ce22                	sw	s0,28(sp)
80004168:	1000                	addi	s0,sp,32
8000416a:	fea42623          	sw	a0,-20(s0)
8000416e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Priveleged));

    /*  */
    ChannelStruct->SRC_DATA_END_PTR = (uint32_t)ChannelInitStruct->SrcDataEndPtr;
80004172:	fe842783          	lw	a5,-24(s0)
80004176:	439c                	lw	a5,0(a5)
80004178:	873e                	mv	a4,a5
8000417a:	fec42783          	lw	a5,-20(s0)
8000417e:	c398                	sw	a4,0(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_SIZE = ChannelInitStruct->SrcDataSize;
80004180:	fe842783          	lw	a5,-24(s0)
80004184:	5b9c                	lw	a5,48(a5)
80004186:	8b8d                	andi	a5,a5,3
80004188:	0ff7f713          	zext.b	a4,a5
8000418c:	fec42783          	lw	a5,-20(s0)
80004190:	8b0d                	andi	a4,a4,3
80004192:	0746                	slli	a4,a4,0x11
80004194:	4790                	lw	a2,8(a5)
80004196:	fffa06b7          	lui	a3,0xfffa0
8000419a:	16fd                	addi	a3,a3,-1 # fff9ffff <__data_source_start+0x7ff99a83>
8000419c:	8ef1                	and	a3,a3,a2
8000419e:	8f55                	or	a4,a4,a3
800041a0:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_INC = ChannelInitStruct->SrcDataInc;
800041a2:	fe842783          	lw	a5,-24(s0)
800041a6:	5f9c                	lw	a5,56(a5)
800041a8:	8b8d                	andi	a5,a5,3
800041aa:	0ff7f713          	zext.b	a4,a5
800041ae:	fec42783          	lw	a5,-20(s0)
800041b2:	8b0d                	andi	a4,a4,3
800041b4:	073e                	slli	a4,a4,0xf
800041b6:	4790                	lw	a2,8(a5)
800041b8:	76a1                	lui	a3,0xfffe8
800041ba:	16fd                	addi	a3,a3,-1 # fffe7fff <__data_source_start+0x7ffe1a83>
800041bc:	8ef1                	and	a3,a3,a2
800041be:	8f55                	or	a4,a4,a3
800041c0:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_BUFF = ChannelInitStruct->SrcProtect.Bufferable;
800041c2:	fe842783          	lw	a5,-24(s0)
800041c6:	4fdc                	lw	a5,28(a5)
800041c8:	8b85                	andi	a5,a5,1
800041ca:	0ff7f713          	zext.b	a4,a5
800041ce:	fec42783          	lw	a5,-20(s0)
800041d2:	8b05                	andi	a4,a4,1
800041d4:	076e                	slli	a4,a4,0x1b
800041d6:	4790                	lw	a2,8(a5)
800041d8:	f80006b7          	lui	a3,0xf8000
800041dc:	16fd                	addi	a3,a3,-1 # f7ffffff <__data_source_start+0x77ff9a83>
800041de:	8ef1                	and	a3,a3,a2
800041e0:	8f55                	or	a4,a4,a3
800041e2:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_PRIV = ChannelInitStruct->SrcProtect.Priveleged;
800041e4:	fe842783          	lw	a5,-24(s0)
800041e8:	4f9c                	lw	a5,24(a5)
800041ea:	8b85                	andi	a5,a5,1
800041ec:	0ff7f713          	zext.b	a4,a5
800041f0:	fec42783          	lw	a5,-20(s0)
800041f4:	8b05                	andi	a4,a4,1
800041f6:	076a                	slli	a4,a4,0x1a
800041f8:	4790                	lw	a2,8(a5)
800041fa:	fc0006b7          	lui	a3,0xfc000
800041fe:	16fd                	addi	a3,a3,-1 # fbffffff <__data_source_start+0x7bff9a83>
80004200:	8ef1                	and	a3,a3,a2
80004202:	8f55                	or	a4,a4,a3
80004204:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_CACHE = ChannelInitStruct->SrcProtect.Cacheable;
80004206:	fe842783          	lw	a5,-24(s0)
8000420a:	539c                	lw	a5,32(a5)
8000420c:	8b85                	andi	a5,a5,1
8000420e:	0ff7f713          	zext.b	a4,a5
80004212:	fec42783          	lw	a5,-20(s0)
80004216:	8b05                	andi	a4,a4,1
80004218:	0772                	slli	a4,a4,0x1c
8000421a:	4790                	lw	a2,8(a5)
8000421c:	f00006b7          	lui	a3,0xf0000
80004220:	16fd                	addi	a3,a3,-1 # efffffff <__data_source_start+0x6fff9a83>
80004222:	8ef1                	and	a3,a3,a2
80004224:	8f55                	or	a4,a4,a3
80004226:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->DST_DATA_END_PTR = (uint32_t)ChannelInitStruct->DstDataEndPtr;
80004228:	fe842783          	lw	a5,-24(s0)
8000422c:	43dc                	lw	a5,4(a5)
8000422e:	873e                	mv	a4,a5
80004230:	fec42783          	lw	a5,-20(s0)
80004234:	c3d8                	sw	a4,4(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_SIZE = ChannelInitStruct->DstDataSize;
80004236:	fe842783          	lw	a5,-24(s0)
8000423a:	5bdc                	lw	a5,52(a5)
8000423c:	8b8d                	andi	a5,a5,3
8000423e:	0ff7f713          	zext.b	a4,a5
80004242:	fec42783          	lw	a5,-20(s0)
80004246:	8b0d                	andi	a4,a4,3
80004248:	0756                	slli	a4,a4,0x15
8000424a:	4790                	lw	a2,8(a5)
8000424c:	ffa006b7          	lui	a3,0xffa00
80004250:	16fd                	addi	a3,a3,-1 # ff9fffff <__data_source_start+0x7f9f9a83>
80004252:	8ef1                	and	a3,a3,a2
80004254:	8f55                	or	a4,a4,a3
80004256:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_INC = ChannelInitStruct->DstDataInc;
80004258:	fe842783          	lw	a5,-24(s0)
8000425c:	5fdc                	lw	a5,60(a5)
8000425e:	8b8d                	andi	a5,a5,3
80004260:	0ff7f713          	zext.b	a4,a5
80004264:	fec42783          	lw	a5,-20(s0)
80004268:	8b0d                	andi	a4,a4,3
8000426a:	074e                	slli	a4,a4,0x13
8000426c:	4790                	lw	a2,8(a5)
8000426e:	ffe806b7          	lui	a3,0xffe80
80004272:	16fd                	addi	a3,a3,-1 # ffe7ffff <__data_source_start+0x7fe79a83>
80004274:	8ef1                	and	a3,a3,a2
80004276:	8f55                	or	a4,a4,a3
80004278:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_BUFF = ChannelInitStruct->DstProtect.Bufferable;
8000427a:	fe842783          	lw	a5,-24(s0)
8000427e:	579c                	lw	a5,40(a5)
80004280:	8b85                	andi	a5,a5,1
80004282:	0ff7f713          	zext.b	a4,a5
80004286:	fec42783          	lw	a5,-20(s0)
8000428a:	8b05                	andi	a4,a4,1
8000428c:	0762                	slli	a4,a4,0x18
8000428e:	4790                	lw	a2,8(a5)
80004290:	ff0006b7          	lui	a3,0xff000
80004294:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7eff9a83>
80004296:	8ef1                	and	a3,a3,a2
80004298:	8f55                	or	a4,a4,a3
8000429a:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_PRIV = ChannelInitStruct->DstProtect.Priveleged;
8000429c:	fe842783          	lw	a5,-24(s0)
800042a0:	53dc                	lw	a5,36(a5)
800042a2:	8b85                	andi	a5,a5,1
800042a4:	0ff7f713          	zext.b	a4,a5
800042a8:	fec42783          	lw	a5,-20(s0)
800042ac:	8b05                	andi	a4,a4,1
800042ae:	075e                	slli	a4,a4,0x17
800042b0:	4790                	lw	a2,8(a5)
800042b2:	ff8006b7          	lui	a3,0xff800
800042b6:	16fd                	addi	a3,a3,-1 # ff7fffff <__data_source_start+0x7f7f9a83>
800042b8:	8ef1                	and	a3,a3,a2
800042ba:	8f55                	or	a4,a4,a3
800042bc:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_CACHE = ChannelInitStruct->DstProtect.Cacheable;
800042be:	fe842783          	lw	a5,-24(s0)
800042c2:	57dc                	lw	a5,44(a5)
800042c4:	8b85                	andi	a5,a5,1
800042c6:	0ff7f713          	zext.b	a4,a5
800042ca:	fec42783          	lw	a5,-20(s0)
800042ce:	8b05                	andi	a4,a4,1
800042d0:	0766                	slli	a4,a4,0x19
800042d2:	4790                	lw	a2,8(a5)
800042d4:	fe0006b7          	lui	a3,0xfe000
800042d8:	16fd                	addi	a3,a3,-1 # fdffffff <__data_source_start+0x7dff9a83>
800042da:	8ef1                	and	a3,a3,a2
800042dc:	8f55                	or	a4,a4,a3
800042de:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->CHANNEL_CFG_bit.NEXT_USEBURST = ChannelInitStruct->NextUseburst;
800042e0:	fe842783          	lw	a5,-24(s0)
800042e4:	47dc                	lw	a5,12(a5)
800042e6:	8b85                	andi	a5,a5,1
800042e8:	0ff7f713          	zext.b	a4,a5
800042ec:	fec42783          	lw	a5,-20(s0)
800042f0:	8b05                	andi	a4,a4,1
800042f2:	4794                	lw	a3,8(a5)
800042f4:	9af9                	andi	a3,a3,-2
800042f6:	8f55                	or	a4,a4,a3
800042f8:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.R_POWER = ChannelInitStruct->ArbitrationRate;
800042fa:	fe842783          	lw	a5,-24(s0)
800042fe:	4bdc                	lw	a5,20(a5)
80004300:	8bbd                	andi	a5,a5,15
80004302:	0ff7f713          	zext.b	a4,a5
80004306:	fec42783          	lw	a5,-20(s0)
8000430a:	8b3d                	andi	a4,a4,15
8000430c:	0706                	slli	a4,a4,0x1
8000430e:	4794                	lw	a3,8(a5)
80004310:	9a85                	andi	a3,a3,-31
80004312:	8f55                	or	a4,a4,a3
80004314:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.N_MINUS_1 = ChannelInitStruct->TransfersTotal - 1;
80004316:	fe842783          	lw	a5,-24(s0)
8000431a:	4b9c                	lw	a5,16(a5)
8000431c:	07c2                	slli	a5,a5,0x10
8000431e:	83c1                	srli	a5,a5,0x10
80004320:	17fd                	addi	a5,a5,-1
80004322:	07c2                	slli	a5,a5,0x10
80004324:	83c1                	srli	a5,a5,0x10
80004326:	3ff7f793          	andi	a5,a5,1023
8000432a:	01079713          	slli	a4,a5,0x10
8000432e:	8341                	srli	a4,a4,0x10
80004330:	fec42783          	lw	a5,-20(s0)
80004334:	3ff77713          	andi	a4,a4,1023
80004338:	0716                	slli	a4,a4,0x5
8000433a:	4790                	lw	a2,8(a5)
8000433c:	76e1                	lui	a3,0xffff8
8000433e:	06fd                	addi	a3,a3,31 # ffff801f <__data_source_start+0x7fff1aa3>
80004340:	8ef1                	and	a3,a3,a2
80004342:	8f55                	or	a4,a4,a3
80004344:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.CYCLE_CTRL = ChannelInitStruct->Mode;
80004346:	fe842783          	lw	a5,-24(s0)
8000434a:	479c                	lw	a5,8(a5)
8000434c:	8b9d                	andi	a5,a5,7
8000434e:	0ff7f713          	zext.b	a4,a5
80004352:	fec42783          	lw	a5,-20(s0)
80004356:	0776                	slli	a4,a4,0x1d
80004358:	4790                	lw	a2,8(a5)
8000435a:	200006b7          	lui	a3,0x20000
8000435e:	16fd                	addi	a3,a3,-1 # 1fffffff <STACK_SIZE+0x1ffff7ff>
80004360:	8ef1                	and	a3,a3,a2
80004362:	8f55                	or	a4,a4,a3
80004364:	c798                	sw	a4,8(a5)
}
80004366:	0001                	nop
80004368:	4472                	lw	s0,28(sp)
8000436a:	6105                	addi	sp,sp,32
8000436c:	8082                	ret

8000436e <DMA_ChannelStructInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                               
  * @retval  void
  */
void DMA_ChannelStructInit(DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
8000436e:	1101                	addi	sp,sp,-32
80004370:	ce22                	sw	s0,28(sp)
80004372:	1000                	addi	s0,sp,32
80004374:	fea42623          	sw	a0,-20(s0)
    /*  */
    ChannelInitStruct->SrcDataEndPtr = (uint32_t*)0x00000000;
80004378:	fec42783          	lw	a5,-20(s0)
8000437c:	0007a023          	sw	zero,0(a5)
    ChannelInitStruct->SrcDataSize = DMA_DataSize_8;
80004380:	fec42783          	lw	a5,-20(s0)
80004384:	0207a823          	sw	zero,48(a5)
    ChannelInitStruct->SrcDataInc = DMA_DataInc_Disable;
80004388:	fec42783          	lw	a5,-20(s0)
8000438c:	470d                	li	a4,3
8000438e:	df98                	sw	a4,56(a5)
    ChannelInitStruct->SrcProtect.Bufferable = DISABLE;
80004390:	fec42783          	lw	a5,-20(s0)
80004394:	0007ae23          	sw	zero,28(a5)
    ChannelInitStruct->SrcProtect.Priveleged = DISABLE;
80004398:	fec42783          	lw	a5,-20(s0)
8000439c:	0007ac23          	sw	zero,24(a5)
    ChannelInitStruct->SrcProtect.Cacheable = DISABLE;
800043a0:	fec42783          	lw	a5,-20(s0)
800043a4:	0207a023          	sw	zero,32(a5)
    /*  */
    ChannelInitStruct->DstDataEndPtr = (uint32_t*)0x00000000;
800043a8:	fec42783          	lw	a5,-20(s0)
800043ac:	0007a223          	sw	zero,4(a5)
    ChannelInitStruct->DstDataSize = DMA_DataSize_8;
800043b0:	fec42783          	lw	a5,-20(s0)
800043b4:	0207aa23          	sw	zero,52(a5)
    ChannelInitStruct->DstDataInc = DMA_DataInc_Disable;
800043b8:	fec42783          	lw	a5,-20(s0)
800043bc:	470d                	li	a4,3
800043be:	dfd8                	sw	a4,60(a5)
    ChannelInitStruct->DstProtect.Bufferable = DISABLE;
800043c0:	fec42783          	lw	a5,-20(s0)
800043c4:	0207a423          	sw	zero,40(a5)
    ChannelInitStruct->DstProtect.Priveleged = DISABLE;
800043c8:	fec42783          	lw	a5,-20(s0)
800043cc:	0207a223          	sw	zero,36(a5)
    ChannelInitStruct->DstProtect.Cacheable = DISABLE;
800043d0:	fec42783          	lw	a5,-20(s0)
800043d4:	0207a623          	sw	zero,44(a5)
    /*  */
    ChannelInitStruct->NextUseburst = DISABLE;
800043d8:	fec42783          	lw	a5,-20(s0)
800043dc:	0007a623          	sw	zero,12(a5)
    ChannelInitStruct->ArbitrationRate = DMA_ArbitrationRate_1;
800043e0:	fec42783          	lw	a5,-20(s0)
800043e4:	0007aa23          	sw	zero,20(a5)
    ChannelInitStruct->TransfersTotal = 1;
800043e8:	fec42783          	lw	a5,-20(s0)
800043ec:	4705                	li	a4,1
800043ee:	cb98                	sw	a4,16(a5)
    ChannelInitStruct->Mode = DMA_Mode_Disable;
800043f0:	fec42783          	lw	a5,-20(s0)
800043f4:	0007a423          	sw	zero,8(a5)
}
800043f8:	0001                	nop
800043fa:	4472                	lw	s0,28(sp)
800043fc:	6105                	addi	sp,sp,32
800043fe:	8082                	ret

80004400 <DMA_DeInit>:
/**
  * @brief     DMA
  * @retval  void
  */
void DMA_DeInit()
{
80004400:	1141                	addi	sp,sp,-16
80004402:	c622                	sw	s0,12(sp)
80004404:	0800                	addi	s0,sp,16
    CLEAR_REG(DMA->CFG);
80004406:	3000c7b7          	lui	a5,0x3000c
8000440a:	0007a223          	sw	zero,4(a5) # 3000c004 <STACK_SIZE+0x3000b804>
    CLEAR_REG(DMA->BASEPTR);
8000440e:	3000c7b7          	lui	a5,0x3000c
80004412:	0007a423          	sw	zero,8(a5) # 3000c008 <STACK_SIZE+0x3000b808>
    WRITE_REG(DMA->ENCLR, DMA_Channel_All);
80004416:	3000c7b7          	lui	a5,0x3000c
8000441a:	01000737          	lui	a4,0x1000
8000441e:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80004420:	d7d8                	sw	a4,44(a5)
    WRITE_REG(DMA->PRIORITYCLR, DMA_Channel_All);
80004422:	3000c7b7          	lui	a5,0x3000c
80004426:	01000737          	lui	a4,0x1000
8000442a:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
8000442c:	dfd8                	sw	a4,60(a5)
    WRITE_REG(DMA->PRIALTCLR, DMA_Channel_All);
8000442e:	3000c7b7          	lui	a5,0x3000c
80004432:	01000737          	lui	a4,0x1000
80004436:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80004438:	dbd8                	sw	a4,52(a5)
    WRITE_REG(DMA->REQMASKCLR, DMA_Channel_All);
8000443a:	3000c7b7          	lui	a5,0x3000c
8000443e:	01000737          	lui	a4,0x1000
80004442:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80004444:	d3d8                	sw	a4,36(a5)
    WRITE_REG(DMA->USEBURSTCLR, DMA_Channel_All);
80004446:	3000c7b7          	lui	a5,0x3000c
8000444a:	01000737          	lui	a4,0x1000
8000444e:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80004450:	cfd8                	sw	a4,28(a5)
}
80004452:	0001                	nop
80004454:	4432                	lw	s0,12(sp)
80004456:	0141                	addi	sp,sp,16
80004458:	8082                	ret

8000445a <DMA_Init>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                         
  * @retval  void
  */
void DMA_Init(DMA_Init_TypeDef* InitStruct)
{
8000445a:	1101                	addi	sp,sp,-32
8000445c:	ce06                	sw	ra,28(sp)
8000445e:	cc22                	sw	s0,24(sp)
80004460:	1000                	addi	s0,sp,32
80004462:	fea42623          	sw	a0,-20(s0)
    DMA_ProtectConfig(&(InitStruct->CtrlProtect));
80004466:	fec42783          	lw	a5,-20(s0)
8000446a:	0791                	addi	a5,a5,4 # 3000c004 <STACK_SIZE+0x3000b804>
8000446c:	853e                	mv	a0,a5
8000446e:	3641                	jal	80003fee <DMA_ProtectConfig>
    DMA_UseBurstCmd(InitStruct->Channel, InitStruct->UseBurst);
80004470:	fec42783          	lw	a5,-20(s0)
80004474:	4398                	lw	a4,0(a5)
80004476:	fec42783          	lw	a5,-20(s0)
8000447a:	4b9c                	lw	a5,16(a5)
8000447c:	85be                	mv	a1,a5
8000447e:	853a                	mv	a0,a4
80004480:	3675                	jal	8000402c <DMA_UseBurstCmd>
    DMA_AltCtrlCmd(InitStruct->Channel, InitStruct->AltCtrl);
80004482:	fec42783          	lw	a5,-20(s0)
80004486:	4398                	lw	a4,0(a5)
80004488:	fec42783          	lw	a5,-20(s0)
8000448c:	4f9c                	lw	a5,24(a5)
8000448e:	85be                	mv	a1,a5
80004490:	853a                	mv	a0,a4
80004492:	3935                	jal	800040ce <DMA_AltCtrlCmd>
    DMA_HighPriorityCmd(InitStruct->Channel, InitStruct->HighPriority);
80004494:	fec42783          	lw	a5,-20(s0)
80004498:	4398                	lw	a4,0(a5)
8000449a:	fec42783          	lw	a5,-20(s0)
8000449e:	4fdc                	lw	a5,28(a5)
800044a0:	85be                	mv	a1,a5
800044a2:	853a                	mv	a0,a4
800044a4:	3185                	jal	80004104 <DMA_HighPriorityCmd>
    DMA_ReqMaskCmd(InitStruct->Channel, InitStruct->ReqMask);
800044a6:	fec42783          	lw	a5,-20(s0)
800044aa:	4398                	lw	a4,0(a5)
800044ac:	fec42783          	lw	a5,-20(s0)
800044b0:	4bdc                	lw	a5,20(a5)
800044b2:	85be                	mv	a1,a5
800044b4:	853a                	mv	a0,a4
800044b6:	3675                	jal	80004062 <DMA_ReqMaskCmd>
    DMA_ChannelEnableCmd(InitStruct->Channel, InitStruct->ChannelEnable);
800044b8:	fec42783          	lw	a5,-20(s0)
800044bc:	4398                	lw	a4,0(a5)
800044be:	fec42783          	lw	a5,-20(s0)
800044c2:	539c                	lw	a5,32(a5)
800044c4:	85be                	mv	a1,a5
800044c6:	853a                	mv	a0,a4
800044c8:	3ec1                	jal	80004098 <DMA_ChannelEnableCmd>
}
800044ca:	0001                	nop
800044cc:	40f2                	lw	ra,28(sp)
800044ce:	4462                	lw	s0,24(sp)
800044d0:	6105                	addi	sp,sp,32
800044d2:	8082                	ret

800044d4 <DMA_StructInit>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                        
  * @retval  void
  */
void DMA_StructInit(DMA_Init_TypeDef* InitStruct)
{
800044d4:	1101                	addi	sp,sp,-32
800044d6:	ce22                	sw	s0,28(sp)
800044d8:	1000                	addi	s0,sp,32
800044da:	fea42623          	sw	a0,-20(s0)
    InitStruct->Channel = DMA_Channel_All;
800044de:	fec42783          	lw	a5,-20(s0)
800044e2:	01000737          	lui	a4,0x1000
800044e6:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
800044e8:	c398                	sw	a4,0(a5)
    InitStruct->ChannelEnable = DISABLE;
800044ea:	fec42783          	lw	a5,-20(s0)
800044ee:	0207a023          	sw	zero,32(a5)
    InitStruct->HighPriority = DISABLE;
800044f2:	fec42783          	lw	a5,-20(s0)
800044f6:	0007ae23          	sw	zero,28(a5)
    InitStruct->AltCtrl = DISABLE;
800044fa:	fec42783          	lw	a5,-20(s0)
800044fe:	0007ac23          	sw	zero,24(a5)
    InitStruct->ReqMask = DISABLE;
80004502:	fec42783          	lw	a5,-20(s0)
80004506:	0007aa23          	sw	zero,20(a5)
    InitStruct->UseBurst = DISABLE;
8000450a:	fec42783          	lw	a5,-20(s0)
8000450e:	0007a823          	sw	zero,16(a5)
    InitStruct->CtrlProtect.Bufferable = DISABLE;
80004512:	fec42783          	lw	a5,-20(s0)
80004516:	0007a423          	sw	zero,8(a5)
    InitStruct->CtrlProtect.Cacheable = DISABLE;
8000451a:	fec42783          	lw	a5,-20(s0)
8000451e:	0007a623          	sw	zero,12(a5)
    InitStruct->CtrlProtect.Priveleged = DISABLE;
80004522:	fec42783          	lw	a5,-20(s0)
80004526:	0007a223          	sw	zero,4(a5)
}
8000452a:	0001                	nop
8000452c:	4472                	lw	s0,28(sp)
8000452e:	6105                	addi	sp,sp,32
80004530:	8082                	ret

80004532 <RCU_AHBRstCmd>:
{
80004532:	1101                	addi	sp,sp,-32
80004534:	ce22                	sw	s0,28(sp)
80004536:	1000                	addi	s0,sp,32
80004538:	fea42623          	sw	a0,-20(s0)
8000453c:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80004540:	3000e7b7          	lui	a5,0x3000e
80004544:	4b98                	lw	a4,16(a5)
80004546:	fec42783          	lw	a5,-20(s0)
8000454a:	fff7c793          	not	a5,a5
8000454e:	00f776b3          	and	a3,a4,a5
80004552:	fe842783          	lw	a5,-24(s0)
80004556:	c781                	beqz	a5,8000455e <RCU_AHBRstCmd+0x2c>
80004558:	fec42783          	lw	a5,-20(s0)
8000455c:	a011                	j	80004560 <RCU_AHBRstCmd+0x2e>
8000455e:	4781                	li	a5,0
80004560:	3000e737          	lui	a4,0x3000e
80004564:	8fd5                	or	a5,a5,a3
80004566:	cb1c                	sw	a5,16(a4)
}
80004568:	0001                	nop
8000456a:	4472                	lw	s0,28(sp)
8000456c:	6105                	addi	sp,sp,32
8000456e:	8082                	ret

80004570 <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80004570:	1101                	addi	sp,sp,-32
80004572:	ce22                	sw	s0,28(sp)
80004574:	1000                	addi	s0,sp,32
80004576:	fea42623          	sw	a0,-20(s0)
8000457a:	feb42423          	sw	a1,-24(s0)
8000457e:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80004582:	fe442703          	lw	a4,-28(s0)
80004586:	4785                	li	a5,1
80004588:	00f71863          	bne	a4,a5,80004598 <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
8000458c:	fec42783          	lw	a5,-20(s0)
80004590:	fe842703          	lw	a4,-24(s0)
80004594:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
80004596:	a031                	j	800045a2 <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
80004598:	fec42783          	lw	a5,-20(s0)
8000459c:	fe842703          	lw	a4,-24(s0)
800045a0:	db98                	sw	a4,48(a5)
}
800045a2:	0001                	nop
800045a4:	4472                	lw	s0,28(sp)
800045a6:	6105                	addi	sp,sp,32
800045a8:	8082                	ret

800045aa <GPIO_AltFuncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_AltFuncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800045aa:	1101                	addi	sp,sp,-32
800045ac:	ce22                	sw	s0,28(sp)
800045ae:	1000                	addi	s0,sp,32
800045b0:	fea42623          	sw	a0,-20(s0)
800045b4:	feb42423          	sw	a1,-24(s0)
800045b8:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800045bc:	fe442703          	lw	a4,-28(s0)
800045c0:	4785                	li	a5,1
800045c2:	00f71863          	bne	a4,a5,800045d2 <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
800045c6:	fec42783          	lw	a5,-20(s0)
800045ca:	fe842703          	lw	a4,-24(s0)
800045ce:	dbd8                	sw	a4,52(a5)
    else
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
}
800045d0:	a031                	j	800045dc <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
800045d2:	fec42783          	lw	a5,-20(s0)
800045d6:	fe842703          	lw	a4,-24(s0)
800045da:	df98                	sw	a4,56(a5)
}
800045dc:	0001                	nop
800045de:	4472                	lw	s0,28(sp)
800045e0:	6105                	addi	sp,sp,32
800045e2:	8082                	ret

800045e4 <modeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Val    (2- )
  * @retval  void
  */
static void modeConfig(volatile uint32_t* Reg, uint32_t Pin, uint32_t Val)
{
800045e4:	7179                	addi	sp,sp,-48
800045e6:	d622                	sw	s0,44(sp)
800045e8:	1800                	addi	s0,sp,48
800045ea:	fca42e23          	sw	a0,-36(s0)
800045ee:	fcb42c23          	sw	a1,-40(s0)
800045f2:	fcc42a23          	sw	a2,-44(s0)
    uint32_t reg_temp = *Reg;
800045f6:	fdc42783          	lw	a5,-36(s0)
800045fa:	439c                	lw	a5,0(a5)
800045fc:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80004600:	fe042423          	sw	zero,-24(s0)
80004604:	a889                	j	80004656 <modeConfig+0x72>
        if (Pin & (1 << i)) {
80004606:	fe842783          	lw	a5,-24(s0)
8000460a:	4705                	li	a4,1
8000460c:	00f717b3          	sll	a5,a4,a5
80004610:	873e                	mv	a4,a5
80004612:	fd842783          	lw	a5,-40(s0)
80004616:	8ff9                	and	a5,a5,a4
80004618:	cb95                	beqz	a5,8000464c <modeConfig+0x68>
            reg_temp &= ~(0x3UL << i * 0x2UL);
8000461a:	fe842783          	lw	a5,-24(s0)
8000461e:	0786                	slli	a5,a5,0x1
80004620:	470d                	li	a4,3
80004622:	00f717b3          	sll	a5,a4,a5
80004626:	fff7c793          	not	a5,a5
8000462a:	fec42703          	lw	a4,-20(s0)
8000462e:	8ff9                	and	a5,a5,a4
80004630:	fef42623          	sw	a5,-20(s0)
            reg_temp |= Val << i * 0x2UL;
80004634:	fe842783          	lw	a5,-24(s0)
80004638:	0786                	slli	a5,a5,0x1
8000463a:	fd442703          	lw	a4,-44(s0)
8000463e:	00f717b3          	sll	a5,a4,a5
80004642:	fec42703          	lw	a4,-20(s0)
80004646:	8fd9                	or	a5,a5,a4
80004648:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
8000464c:	fe842783          	lw	a5,-24(s0)
80004650:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80004652:	fef42423          	sw	a5,-24(s0)
80004656:	fe842703          	lw	a4,-24(s0)
8000465a:	47bd                	li	a5,15
8000465c:	fae7f5e3          	bgeu	a5,a4,80004606 <modeConfig+0x22>
        }
    }

    WRITE_REG(*Reg, reg_temp);
80004660:	fdc42783          	lw	a5,-36(s0)
80004664:	fec42703          	lw	a4,-20(s0)
80004668:	c398                	sw	a4,0(a5)
}
8000466a:	0001                	nop
8000466c:	5432                	lw	s0,44(sp)
8000466e:	6145                	addi	sp,sp,48
80004670:	8082                	ret

80004672 <GPIO_OutModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   OutMode   
  * @retval  void
  */
void GPIO_OutModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_OutMode_TypeDef OutMode)
{
80004672:	1101                	addi	sp,sp,-32
80004674:	ce06                	sw	ra,28(sp)
80004676:	cc22                	sw	s0,24(sp)
80004678:	1000                	addi	s0,sp,32
8000467a:	fea42623          	sw	a0,-20(s0)
8000467e:	feb42423          	sw	a1,-24(s0)
80004682:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_OUT_MODE(OutMode));

    modeConfig(&(GPIOx->OUTMODE), Pin, (uint32_t)OutMode);
80004686:	fec42783          	lw	a5,-20(s0)
8000468a:	02478793          	addi	a5,a5,36
8000468e:	fe442603          	lw	a2,-28(s0)
80004692:	fe842583          	lw	a1,-24(s0)
80004696:	853e                	mv	a0,a5
80004698:	37b1                	jal	800045e4 <modeConfig>
}
8000469a:	0001                	nop
8000469c:	40f2                	lw	ra,28(sp)
8000469e:	4462                	lw	s0,24(sp)
800046a0:	6105                	addi	sp,sp,32
800046a2:	8082                	ret

800046a4 <GPIO_InModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   InMode   
  * @retval  void
  */
void GPIO_InModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_InMode_TypeDef InMode)
{
800046a4:	1101                	addi	sp,sp,-32
800046a6:	ce06                	sw	ra,28(sp)
800046a8:	cc22                	sw	s0,24(sp)
800046aa:	1000                	addi	s0,sp,32
800046ac:	fea42623          	sw	a0,-20(s0)
800046b0:	feb42423          	sw	a1,-24(s0)
800046b4:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_IN_MODE(InMode));

    modeConfig(&(GPIOx->INMODE), Pin, (uint32_t)InMode);
800046b8:	fec42783          	lw	a5,-20(s0)
800046bc:	07f1                	addi	a5,a5,28
800046be:	fe442603          	lw	a2,-28(s0)
800046c2:	fe842583          	lw	a1,-24(s0)
800046c6:	853e                	mv	a0,a5
800046c8:	3f31                	jal	800045e4 <modeConfig>
}
800046ca:	0001                	nop
800046cc:	40f2                	lw	ra,28(sp)
800046ce:	4462                	lw	s0,24(sp)
800046d0:	6105                	addi	sp,sp,32
800046d2:	8082                	ret

800046d4 <GPIO_PullModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   PullMode   
  * @retval  void
  */
void GPIO_PullModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef PullMode)
{
800046d4:	1101                	addi	sp,sp,-32
800046d6:	ce06                	sw	ra,28(sp)
800046d8:	cc22                	sw	s0,24(sp)
800046da:	1000                	addi	s0,sp,32
800046dc:	fea42623          	sw	a0,-20(s0)
800046e0:	feb42423          	sw	a1,-24(s0)
800046e4:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_PULL_MODE(PullMode));

    modeConfig(&(GPIOx->PULLMODE), Pin, (uint32_t)PullMode);
800046e8:	fec42783          	lw	a5,-20(s0)
800046ec:	02078793          	addi	a5,a5,32
800046f0:	fe442603          	lw	a2,-28(s0)
800046f4:	fe842583          	lw	a1,-24(s0)
800046f8:	853e                	mv	a0,a5
800046fa:	35ed                	jal	800045e4 <modeConfig>
}
800046fc:	0001                	nop
800046fe:	40f2                	lw	ra,28(sp)
80004700:	4462                	lw	s0,24(sp)
80004702:	6105                	addi	sp,sp,32
80004704:	8082                	ret

80004706 <GPIO_AltFuncNumConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   AltFuncNum   
  * @retval  void
  */
void GPIO_AltFuncNumConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_AltFuncNum_TypeDef AltFuncNum)
{
80004706:	7179                	addi	sp,sp,-48
80004708:	d622                	sw	s0,44(sp)
8000470a:	1800                	addi	s0,sp,48
8000470c:	fca42e23          	sw	a0,-36(s0)
80004710:	fcb42c23          	sw	a1,-40(s0)
80004714:	fcc42a23          	sw	a2,-44(s0)
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_ALT_FUNC_NUM(AltFuncNum));

    uint32_t temp;

    temp = GPIOx->ALTFUNCNUM;
80004718:	fdc42783          	lw	a5,-36(s0)
8000471c:	5fdc                	lw	a5,60(a5)
8000471e:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80004722:	fe042423          	sw	zero,-24(s0)
80004726:	a889                	j	80004778 <GPIO_AltFuncNumConfig+0x72>
    	if (Pin & (1 << i))
80004728:	fe842783          	lw	a5,-24(s0)
8000472c:	4705                	li	a4,1
8000472e:	00f717b3          	sll	a5,a4,a5
80004732:	873e                	mv	a4,a5
80004734:	fd842783          	lw	a5,-40(s0)
80004738:	8ff9                	and	a5,a5,a4
8000473a:	cb95                	beqz	a5,8000476e <GPIO_AltFuncNumConfig+0x68>
    	{
    		temp &= ~(0x3UL << i * 0x2UL);
8000473c:	fe842783          	lw	a5,-24(s0)
80004740:	0786                	slli	a5,a5,0x1
80004742:	470d                	li	a4,3
80004744:	00f717b3          	sll	a5,a4,a5
80004748:	fff7c793          	not	a5,a5
8000474c:	fec42703          	lw	a4,-20(s0)
80004750:	8ff9                	and	a5,a5,a4
80004752:	fef42623          	sw	a5,-20(s0)
    		temp |= (uint32_t)AltFuncNum << i * 0x2UL;
80004756:	fe842783          	lw	a5,-24(s0)
8000475a:	0786                	slli	a5,a5,0x1
8000475c:	fd442703          	lw	a4,-44(s0)
80004760:	00f717b3          	sll	a5,a4,a5
80004764:	fec42703          	lw	a4,-20(s0)
80004768:	8fd9                	or	a5,a5,a4
8000476a:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
8000476e:	fe842783          	lw	a5,-24(s0)
80004772:	0785                	addi	a5,a5,1
80004774:	fef42423          	sw	a5,-24(s0)
80004778:	fe842703          	lw	a4,-24(s0)
8000477c:	47bd                	li	a5,15
8000477e:	fae7f5e3          	bgeu	a5,a4,80004728 <GPIO_AltFuncNumConfig+0x22>
//                temp1 |= (uint32_t)AltFuncNum << (i - 8) * 0x4UL;
//            }
//        }
    }

    GPIOx->ALTFUNCNUM = temp;
80004782:	fdc42783          	lw	a5,-36(s0)
80004786:	fec42703          	lw	a4,-20(s0)
8000478a:	dfd8                	sw	a4,60(a5)
}
8000478c:	0001                	nop
8000478e:	5432                	lw	s0,44(sp)
80004790:	6145                	addi	sp,sp,48
80004792:	8082                	ret

80004794 <GPIO_DeInit>:
  * @brief       GPIOx   
  * @param   GPIOx   ,  x=A|B|C
  * @retval  void
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
80004794:	7179                	addi	sp,sp,-48
80004796:	d606                	sw	ra,44(sp)
80004798:	d422                	sw	s0,40(sp)
8000479a:	1800                	addi	s0,sp,48
8000479c:	fca42e23          	sw	a0,-36(s0)
    uint32_t GPIO_rst;

    assert_param(IS_GPIO_PERIPH(GPIOx));

    if (GPIOx == GPIOA)
800047a0:	fdc42703          	lw	a4,-36(s0)
800047a4:	280007b7          	lui	a5,0x28000
800047a8:	00f71763          	bne	a4,a5,800047b6 <GPIO_DeInit+0x22>
        GPIO_rst = RCU_AHBRst_GPIOA;
800047ac:	10000793          	li	a5,256
800047b0:	fef42623          	sw	a5,-20(s0)
800047b4:	a035                	j	800047e0 <GPIO_DeInit+0x4c>
    else if (GPIOx == GPIOB)
800047b6:	fdc42703          	lw	a4,-36(s0)
800047ba:	280017b7          	lui	a5,0x28001
800047be:	00f71763          	bne	a4,a5,800047cc <GPIO_DeInit+0x38>
        GPIO_rst = RCU_AHBRst_GPIOB;
800047c2:	20000793          	li	a5,512
800047c6:	fef42623          	sw	a5,-20(s0)
800047ca:	a819                	j	800047e0 <GPIO_DeInit+0x4c>
    else  if (GPIOx == GPIOC)
800047cc:	fdc42703          	lw	a4,-36(s0)
800047d0:	280027b7          	lui	a5,0x28002
800047d4:	00f71663          	bne	a4,a5,800047e0 <GPIO_DeInit+0x4c>
        GPIO_rst = RCU_AHBRst_GPIOC;
800047d8:	40000793          	li	a5,1024
800047dc:	fef42623          	sw	a5,-20(s0)

    RCU_AHBRstCmd(GPIO_rst, DISABLE);
800047e0:	4581                	li	a1,0
800047e2:	fec42503          	lw	a0,-20(s0)
800047e6:	33b1                	jal	80004532 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(GPIO_rst, ENABLE);
800047e8:	4585                	li	a1,1
800047ea:	fec42503          	lw	a0,-20(s0)
800047ee:	3391                	jal	80004532 <RCU_AHBRstCmd>
}
800047f0:	0001                	nop
800047f2:	50b2                	lw	ra,44(sp)
800047f4:	5422                	lw	s0,40(sp)
800047f6:	6145                	addi	sp,sp,48
800047f8:	8082                	ret

800047fa <GPIO_Init>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                         
  * @retval  void
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Init_TypeDef* InitStruct)
{
800047fa:	1101                	addi	sp,sp,-32
800047fc:	ce06                	sw	ra,28(sp)
800047fe:	cc22                	sw	s0,24(sp)
80004800:	1000                	addi	s0,sp,32
80004802:	fea42623          	sw	a0,-20(s0)
80004806:	feb42423          	sw	a1,-24(s0)
    GPIO_OutCmd(GPIOx, InitStruct->Pin, InitStruct->Out);
8000480a:	fe842783          	lw	a5,-24(s0)
8000480e:	4398                	lw	a4,0(a5)
80004810:	fe842783          	lw	a5,-24(s0)
80004814:	43dc                	lw	a5,4(a5)
80004816:	863e                	mv	a2,a5
80004818:	85ba                	mv	a1,a4
8000481a:	fec42503          	lw	a0,-20(s0)
8000481e:	3b89                	jal	80004570 <GPIO_OutCmd>
    GPIO_AltFuncNumConfig(GPIOx, InitStruct->Pin, InitStruct->AltFuncNum);
80004820:	fe842783          	lw	a5,-24(s0)
80004824:	4398                	lw	a4,0(a5)
80004826:	fe842783          	lw	a5,-24(s0)
8000482a:	47dc                	lw	a5,12(a5)
8000482c:	863e                	mv	a2,a5
8000482e:	85ba                	mv	a1,a4
80004830:	fec42503          	lw	a0,-20(s0)
80004834:	3dc9                	jal	80004706 <GPIO_AltFuncNumConfig>
    GPIO_AltFuncCmd(GPIOx, InitStruct->Pin, InitStruct->AltFunc);
80004836:	fe842783          	lw	a5,-24(s0)
8000483a:	4398                	lw	a4,0(a5)
8000483c:	fe842783          	lw	a5,-24(s0)
80004840:	479c                	lw	a5,8(a5)
80004842:	863e                	mv	a2,a5
80004844:	85ba                	mv	a1,a4
80004846:	fec42503          	lw	a0,-20(s0)
8000484a:	3385                	jal	800045aa <GPIO_AltFuncCmd>
    GPIO_OutModeConfig(GPIOx, InitStruct->Pin, InitStruct->OutMode);
8000484c:	fe842783          	lw	a5,-24(s0)
80004850:	4398                	lw	a4,0(a5)
80004852:	fe842783          	lw	a5,-24(s0)
80004856:	4bdc                	lw	a5,20(a5)
80004858:	863e                	mv	a2,a5
8000485a:	85ba                	mv	a1,a4
8000485c:	fec42503          	lw	a0,-20(s0)
80004860:	3d09                	jal	80004672 <GPIO_OutModeConfig>
    GPIO_InModeConfig(GPIOx, InitStruct->Pin, InitStruct->InMode);
80004862:	fe842783          	lw	a5,-24(s0)
80004866:	4398                	lw	a4,0(a5)
80004868:	fe842783          	lw	a5,-24(s0)
8000486c:	4f9c                	lw	a5,24(a5)
8000486e:	863e                	mv	a2,a5
80004870:	85ba                	mv	a1,a4
80004872:	fec42503          	lw	a0,-20(s0)
80004876:	353d                	jal	800046a4 <GPIO_InModeConfig>
    GPIO_PullModeConfig(GPIOx, InitStruct->Pin, InitStruct->PullMode);
80004878:	fe842783          	lw	a5,-24(s0)
8000487c:	4398                	lw	a4,0(a5)
8000487e:	fe842783          	lw	a5,-24(s0)
80004882:	4fdc                	lw	a5,28(a5)
80004884:	863e                	mv	a2,a5
80004886:	85ba                	mv	a1,a4
80004888:	fec42503          	lw	a0,-20(s0)
8000488c:	35a1                	jal	800046d4 <GPIO_PullModeConfig>
    //GPIO_DigitalCmd(GPIOx, InitStruct->Pin, InitStruct->Digital);
}
8000488e:	0001                	nop
80004890:	40f2                	lw	ra,28(sp)
80004892:	4462                	lw	s0,24(sp)
80004894:	6105                	addi	sp,sp,32
80004896:	8082                	ret

80004898 <GPIO_StructInit>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                        
  * @retval  void
  */
void GPIO_StructInit(GPIO_Init_TypeDef* InitStruct)
{
80004898:	1101                	addi	sp,sp,-32
8000489a:	ce22                	sw	s0,28(sp)
8000489c:	1000                	addi	s0,sp,32
8000489e:	fea42623          	sw	a0,-20(s0)
    InitStruct->Pin = GPIO_Pin_All;
800048a2:	fec42783          	lw	a5,-20(s0)
800048a6:	6741                	lui	a4,0x10
800048a8:	177d                	addi	a4,a4,-1 # ffff <STACK_SIZE+0xf7ff>
800048aa:	c398                	sw	a4,0(a5)
    InitStruct->Out = DISABLE;
800048ac:	fec42783          	lw	a5,-20(s0)
800048b0:	0007a223          	sw	zero,4(a5) # 28002004 <STACK_SIZE+0x28001804>
    InitStruct->AltFuncNum = GPIO_AltFuncNum_None;
800048b4:	fec42783          	lw	a5,-20(s0)
800048b8:	0007a623          	sw	zero,12(a5)
    InitStruct->AltFunc = DISABLE;
800048bc:	fec42783          	lw	a5,-20(s0)
800048c0:	0007a423          	sw	zero,8(a5)
    InitStruct->OutMode = GPIO_OutMode_PP;
800048c4:	fec42783          	lw	a5,-20(s0)
800048c8:	0007aa23          	sw	zero,20(a5)
    InitStruct->InMode = GPIO_InMode_Schmitt;
800048cc:	fec42783          	lw	a5,-20(s0)
800048d0:	0007ac23          	sw	zero,24(a5)
    InitStruct->PullMode = GPIO_PullMode_Disable;
800048d4:	fec42783          	lw	a5,-20(s0)
800048d8:	0007ae23          	sw	zero,28(a5)
    InitStruct->Digital = DISABLE;
800048dc:	fec42783          	lw	a5,-20(s0)
800048e0:	0007a823          	sw	zero,16(a5)
}
800048e4:	0001                	nop
800048e6:	4472                	lw	s0,28(sp)
800048e8:	6105                	addi	sp,sp,32
800048ea:	8082                	ret

800048ec <RCU_AHBClkCmd>:
{
800048ec:	1101                	addi	sp,sp,-32
800048ee:	ce22                	sw	s0,28(sp)
800048f0:	1000                	addi	s0,sp,32
800048f2:	fea42623          	sw	a0,-20(s0)
800048f6:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
800048fa:	3000e7b7          	lui	a5,0x3000e
800048fe:	4398                	lw	a4,0(a5)
80004900:	fec42783          	lw	a5,-20(s0)
80004904:	fff7c793          	not	a5,a5
80004908:	00f776b3          	and	a3,a4,a5
8000490c:	fe842783          	lw	a5,-24(s0)
80004910:	c781                	beqz	a5,80004918 <RCU_AHBClkCmd+0x2c>
80004912:	fec42783          	lw	a5,-20(s0)
80004916:	a011                	j	8000491a <RCU_AHBClkCmd+0x2e>
80004918:	4781                	li	a5,0
8000491a:	3000e737          	lui	a4,0x3000e
8000491e:	8fd5                	or	a5,a5,a3
80004920:	c31c                	sw	a5,0(a4)
}
80004922:	0001                	nop
80004924:	4472                	lw	s0,28(sp)
80004926:	6105                	addi	sp,sp,32
80004928:	8082                	ret

8000492a <RCU_AHBRstCmd>:
{
8000492a:	1101                	addi	sp,sp,-32
8000492c:	ce22                	sw	s0,28(sp)
8000492e:	1000                	addi	s0,sp,32
80004930:	fea42623          	sw	a0,-20(s0)
80004934:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80004938:	3000e7b7          	lui	a5,0x3000e
8000493c:	4b98                	lw	a4,16(a5)
8000493e:	fec42783          	lw	a5,-20(s0)
80004942:	fff7c793          	not	a5,a5
80004946:	00f776b3          	and	a3,a4,a5
8000494a:	fe842783          	lw	a5,-24(s0)
8000494e:	c781                	beqz	a5,80004956 <RCU_AHBRstCmd+0x2c>
80004950:	fec42783          	lw	a5,-20(s0)
80004954:	a011                	j	80004958 <RCU_AHBRstCmd+0x2e>
80004956:	4781                	li	a5,0
80004958:	3000e737          	lui	a4,0x3000e
8000495c:	8fd5                	or	a5,a5,a3
8000495e:	cb1c                	sw	a5,16(a4)
}
80004960:	0001                	nop
80004962:	4472                	lw	s0,28(sp)
80004964:	6105                	addi	sp,sp,32
80004966:	8082                	ret

80004968 <HASH_InitCmd>:
  * @brief    -
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_InitCmd(FunctionalState state)
{
80004968:	1101                	addi	sp,sp,-32
8000496a:	ce22                	sw	s0,28(sp)
8000496c:	1000                	addi	s0,sp,32
8000496e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_INIT_Msk, state << HASH_CR_INIT_Pos);
80004972:	200327b7          	lui	a5,0x20032
80004976:	439c                	lw	a5,0(a5)
80004978:	ffe7f693          	andi	a3,a5,-2
8000497c:	200327b7          	lui	a5,0x20032
80004980:	fec42703          	lw	a4,-20(s0)
80004984:	8f55                	or	a4,a4,a3
80004986:	c398                	sw	a4,0(a5)
}
80004988:	0001                	nop
8000498a:	4472                	lw	s0,28(sp)
8000498c:	6105                	addi	sp,sp,32
8000498e:	8082                	ret

80004990 <HASH_ModeCmd>:
  * @brief     
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_ModeCmd(HASH_MODE_TypeDef mode)
{
80004990:	1101                	addi	sp,sp,-32
80004992:	ce22                	sw	s0,28(sp)
80004994:	1000                	addi	s0,sp,32
80004996:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_MODE(mode));

	MODIFY_REG(HASH->CR, HASH_CR_MODE_Msk, mode << HASH_CR_MODE_Pos);
8000499a:	200327b7          	lui	a5,0x20032
8000499e:	439c                	lw	a5,0(a5)
800049a0:	ffd7f693          	andi	a3,a5,-3
800049a4:	fec42783          	lw	a5,-20(s0)
800049a8:	00179713          	slli	a4,a5,0x1
800049ac:	200327b7          	lui	a5,0x20032
800049b0:	8f55                	or	a4,a4,a3
800049b2:	c398                	sw	a4,0(a5)
}
800049b4:	0001                	nop
800049b6:	4472                	lw	s0,28(sp)
800049b8:	6105                	addi	sp,sp,32
800049ba:	8082                	ret

800049bc <HASH_KeyLengthCmd>:
  * @brief     
  * @param   length  
  * @retval  void
  */
__STATIC_INLINE void HASH_KeyLengthCmd(HASH_LKEY_TypeDef length)
{
800049bc:	1101                	addi	sp,sp,-32
800049be:	ce22                	sw	s0,28(sp)
800049c0:	1000                	addi	s0,sp,32
800049c2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_LKEY(length));

	MODIFY_REG(HASH->CR, HASH_CR_LKEY_Msk, length << HASH_CR_LKEY_Pos);
800049c6:	200327b7          	lui	a5,0x20032
800049ca:	439c                	lw	a5,0(a5)
800049cc:	ffb7f693          	andi	a3,a5,-5
800049d0:	fec42783          	lw	a5,-20(s0)
800049d4:	00279713          	slli	a4,a5,0x2
800049d8:	200327b7          	lui	a5,0x20032
800049dc:	8f55                	or	a4,a4,a3
800049de:	c398                	sw	a4,0(a5)
}
800049e0:	0001                	nop
800049e2:	4472                	lw	s0,28(sp)
800049e4:	6105                	addi	sp,sp,32
800049e6:	8082                	ret

800049e8 <HASH_SameKeyCmd>:
  * @brief        
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void HASH_SameKeyCmd(FunctionalState state)
{
800049e8:	1101                	addi	sp,sp,-32
800049ea:	ce22                	sw	s0,28(sp)
800049ec:	1000                	addi	s0,sp,32
800049ee:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_SAMK_Msk, state << HASH_CR_SAMK_Pos);
800049f2:	200327b7          	lui	a5,0x20032
800049f6:	439c                	lw	a5,0(a5)
800049f8:	ff77f693          	andi	a3,a5,-9
800049fc:	fec42783          	lw	a5,-20(s0)
80004a00:	00379713          	slli	a4,a5,0x3
80004a04:	200327b7          	lui	a5,0x20032
80004a08:	8f55                	or	a4,a4,a3
80004a0a:	c398                	sw	a4,0(a5)
}
80004a0c:	0001                	nop
80004a0e:	4472                	lw	s0,28(sp)
80004a10:	6105                	addi	sp,sp,32
80004a12:	8082                	ret

80004a14 <HASH_DataTypeConfig>:
  * @brief     
  * @param   dt  
  * @retval  void
  */
__STATIC_INLINE void HASH_DataTypeConfig(HASH_DATATYPE_TypeDef dt)
{
80004a14:	1101                	addi	sp,sp,-32
80004a16:	ce22                	sw	s0,28(sp)
80004a18:	1000                	addi	s0,sp,32
80004a1a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_DATATYPE(dt));

	MODIFY_REG(HASH->CR, HASH_CR_DATATYPE_Msk, dt << HASH_CR_DATATYPE_Pos);
80004a1e:	200327b7          	lui	a5,0x20032
80004a22:	439c                	lw	a5,0(a5)
80004a24:	fcf7f693          	andi	a3,a5,-49
80004a28:	fec42783          	lw	a5,-20(s0)
80004a2c:	00479713          	slli	a4,a5,0x4
80004a30:	200327b7          	lui	a5,0x20032
80004a34:	8f55                	or	a4,a4,a3
80004a36:	c398                	sw	a4,0(a5)
}
80004a38:	0001                	nop
80004a3a:	4472                	lw	s0,28(sp)
80004a3c:	6105                	addi	sp,sp,32
80004a3e:	8082                	ret

80004a40 <HASH_DMACmd>:
  * @brief     DMA
  * @param   state   DMA
  * @retval  void
  */
__STATIC_INLINE void HASH_DMACmd(FunctionalState state)
{
80004a40:	1101                	addi	sp,sp,-32
80004a42:	ce22                	sw	s0,28(sp)
80004a44:	1000                	addi	s0,sp,32
80004a46:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_DMAE_Msk, state << HASH_CR_DMAE_Pos);
80004a4a:	200327b7          	lui	a5,0x20032
80004a4e:	439c                	lw	a5,0(a5)
80004a50:	fbf7f693          	andi	a3,a5,-65
80004a54:	fec42783          	lw	a5,-20(s0)
80004a58:	00679713          	slli	a4,a5,0x6
80004a5c:	200327b7          	lui	a5,0x20032
80004a60:	8f55                	or	a4,a4,a3
80004a62:	c398                	sw	a4,0(a5)
}
80004a64:	0001                	nop
80004a66:	4472                	lw	s0,28(sp)
80004a68:	6105                	addi	sp,sp,32
80004a6a:	8082                	ret

80004a6c <HASH_SetMultyDMATransmit>:
  * @brief     MDMAT
  * @param   state   MDMAT
  * @retval  void
  */
__STATIC_INLINE void HASH_SetMultyDMATransmit(FunctionalState state)
{
80004a6c:	1101                	addi	sp,sp,-32
80004a6e:	ce22                	sw	s0,28(sp)
80004a70:	1000                	addi	s0,sp,32
80004a72:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_MDMAT_Msk, state << HASH_CR_MDMAT_Pos);
80004a76:	200327b7          	lui	a5,0x20032
80004a7a:	439c                	lw	a5,0(a5)
80004a7c:	f7f7f693          	andi	a3,a5,-129
80004a80:	fec42783          	lw	a5,-20(s0)
80004a84:	00779713          	slli	a4,a5,0x7
80004a88:	200327b7          	lui	a5,0x20032
80004a8c:	8f55                	or	a4,a4,a3
80004a8e:	c398                	sw	a4,0(a5)
}
80004a90:	0001                	nop
80004a92:	4472                	lw	s0,28(sp)
80004a94:	6105                	addi	sp,sp,32
80004a96:	8082                	ret

80004a98 <HASH_SetAlgo>:
  * @brief     -
  * @param   algo  -
  * @retval  void
  */
__STATIC_INLINE void HASH_SetAlgo(HASH_ALGO_TypeDef algo)
{
80004a98:	1101                	addi	sp,sp,-32
80004a9a:	ce22                	sw	s0,28(sp)
80004a9c:	1000                	addi	s0,sp,32
80004a9e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_ALGO(algo));

	MODIFY_REG(HASH->CR, HASH_CR_ALGO_Msk, algo << HASH_CR_ALGO_Pos);
80004aa2:	200327b7          	lui	a5,0x20032
80004aa6:	4398                	lw	a4,0(a5)
80004aa8:	77d1                	lui	a5,0xffff4
80004aaa:	17fd                	addi	a5,a5,-1 # ffff3fff <__data_source_start+0x7ffeda83>
80004aac:	00f776b3          	and	a3,a4,a5
80004ab0:	fec42783          	lw	a5,-20(s0)
80004ab4:	00e79713          	slli	a4,a5,0xe
80004ab8:	200327b7          	lui	a5,0x20032
80004abc:	8f55                	or	a4,a4,a3
80004abe:	c398                	sw	a4,0(a5)
}
80004ac0:	0001                	nop
80004ac2:	4472                	lw	s0,28(sp)
80004ac4:	6105                	addi	sp,sp,32
80004ac6:	8082                	ret

80004ac8 <HASH_GetAlgo>:
/**
  * @brief      -
  * @retval  algo  -
  */
__STATIC_INLINE HASH_ALGO_TypeDef HASH_GetAlgo()
{
80004ac8:	1141                	addi	sp,sp,-16
80004aca:	c622                	sw	s0,12(sp)
80004acc:	0800                	addi	s0,sp,16
	return (HASH_ALGO_TypeDef) ((READ_REG(HASH->CR) & HASH_CR_ALGO_Msk) >> HASH_CR_ALGO_Pos);
80004ace:	200327b7          	lui	a5,0x20032
80004ad2:	439c                	lw	a5,0(a5)
80004ad4:	83b9                	srli	a5,a5,0xe
80004ad6:	8b8d                	andi	a5,a5,3
}
80004ad8:	853e                	mv	a0,a5
80004ada:	4432                	lw	s0,12(sp)
80004adc:	0141                	addi	sp,sp,16
80004ade:	8082                	ret

80004ae0 <HASH_SetData>:
  * @brief       -
  * @param   data   
  * @retval  void
  */
__STATIC_INLINE void HASH_SetData(uint32_t data)
{
80004ae0:	1101                	addi	sp,sp,-32
80004ae2:	ce22                	sw	s0,28(sp)
80004ae4:	1000                	addi	s0,sp,32
80004ae6:	fea42623          	sw	a0,-20(s0)
	WRITE_REG(HASH->DATAIN_bit.VAL, data);
80004aea:	200327b7          	lui	a5,0x20032
80004aee:	fec42703          	lw	a4,-20(s0)
80004af2:	c3d8                	sw	a4,4(a5)
}
80004af4:	0001                	nop
80004af6:	4472                	lw	s0,28(sp)
80004af8:	6105                	addi	sp,sp,32
80004afa:	8082                	ret

80004afc <HASH_GetHash>:
/**
  * @brief        
  * @retval  data   
  */
__STATIC_INLINE uint32_t HASH_GetHash(uint32_t idx)
{
80004afc:	1101                	addi	sp,sp,-32
80004afe:	ce22                	sw	s0,28(sp)
80004b00:	1000                	addi	s0,sp,32
80004b02:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_HR(idx));

	return (uint32_t) READ_REG(HASH->HR[idx].HR);
80004b06:	20032737          	lui	a4,0x20032
80004b0a:	fec42783          	lw	a5,-20(s0)
80004b0e:	07c1                	addi	a5,a5,16 # 20032010 <STACK_SIZE+0x20031810>
80004b10:	078a                	slli	a5,a5,0x2
80004b12:	97ba                	add	a5,a5,a4
80004b14:	439c                	lw	a5,0(a5)
}
80004b16:	853e                	mv	a0,a5
80004b18:	4472                	lw	s0,28(sp)
80004b1a:	6105                	addi	sp,sp,32
80004b1c:	8082                	ret

80004b1e <HASH_GetHashLen>:
  * @brief      -
  * @param   buffer    ,        .    10  HR
  * @retval  length  
  */
uint32_t HASH_GetHashLen(HASH_ALGO_TypeDef algo)
{
80004b1e:	1101                	addi	sp,sp,-32
80004b20:	ce06                	sw	ra,28(sp)
80004b22:	cc22                	sw	s0,24(sp)
80004b24:	1000                	addi	s0,sp,32
80004b26:	fea42623          	sw	a0,-20(s0)
	switch(HASH_GetAlgo()) {
80004b2a:	3f79                	jal	80004ac8 <HASH_GetAlgo>
80004b2c:	87aa                	mv	a5,a0
80004b2e:	470d                	li	a4,3
80004b30:	02e78663          	beq	a5,a4,80004b5c <HASH_GetHashLen+0x3e>
80004b34:	470d                	li	a4,3
80004b36:	02f76563          	bltu	a4,a5,80004b60 <HASH_GetHashLen+0x42>
80004b3a:	4709                	li	a4,2
80004b3c:	00e78e63          	beq	a5,a4,80004b58 <HASH_GetHashLen+0x3a>
80004b40:	4709                	li	a4,2
80004b42:	00f76f63          	bltu	a4,a5,80004b60 <HASH_GetHashLen+0x42>
80004b46:	c789                	beqz	a5,80004b50 <HASH_GetHashLen+0x32>
80004b48:	4705                	li	a4,1
80004b4a:	00e78563          	beq	a5,a4,80004b54 <HASH_GetHashLen+0x36>
80004b4e:	a809                	j	80004b60 <HASH_GetHashLen+0x42>
		case HASH_ALGO_SHA1:
			return 5;
80004b50:	4795                	li	a5,5
80004b52:	a801                	j	80004b62 <HASH_GetHashLen+0x44>
		case HASH_ALGO_MD5:
			return 4;
80004b54:	4791                	li	a5,4
80004b56:	a031                	j	80004b62 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA224:
			return 7;
80004b58:	479d                	li	a5,7
80004b5a:	a021                	j	80004b62 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA256:
			return 8;
80004b5c:	47a1                	li	a5,8
80004b5e:	a011                	j	80004b62 <HASH_GetHashLen+0x44>
		default:
			return 0;
80004b60:	4781                	li	a5,0
	}
}
80004b62:	853e                	mv	a0,a5
80004b64:	40f2                	lw	ra,28(sp)
80004b66:	4462                	lw	s0,24(sp)
80004b68:	6105                	addi	sp,sp,32
80004b6a:	8082                	ret

80004b6c <HASH_GetHashBuffer>:

uint32_t HASH_GetHashBuffer(uint32_t* buffer)
{
80004b6c:	7179                	addi	sp,sp,-48
80004b6e:	d606                	sw	ra,44(sp)
80004b70:	d422                	sw	s0,40(sp)
80004b72:	d226                	sw	s1,36(sp)
80004b74:	1800                	addi	s0,sp,48
80004b76:	fca42e23          	sw	a0,-36(s0)
	uint32_t idx = 0, len = 0;
80004b7a:	fe042623          	sw	zero,-20(s0)
80004b7e:	fe042423          	sw	zero,-24(s0)
	idx = len = HASH_GetHashLen(HASH_GetAlgo());
80004b82:	3799                	jal	80004ac8 <HASH_GetAlgo>
80004b84:	87aa                	mv	a5,a0
80004b86:	853e                	mv	a0,a5
80004b88:	3f59                	jal	80004b1e <HASH_GetHashLen>
80004b8a:	fea42423          	sw	a0,-24(s0)
80004b8e:	fe842783          	lw	a5,-24(s0)
80004b92:	fef42623          	sw	a5,-20(s0)

	while(idx) {
80004b96:	a015                	j	80004bba <HASH_GetHashBuffer+0x4e>
		buffer[--idx] = HASH_GetHash(idx);
80004b98:	fec42783          	lw	a5,-20(s0)
80004b9c:	17fd                	addi	a5,a5,-1
80004b9e:	fef42623          	sw	a5,-20(s0)
80004ba2:	fec42783          	lw	a5,-20(s0)
80004ba6:	078a                	slli	a5,a5,0x2
80004ba8:	fdc42703          	lw	a4,-36(s0)
80004bac:	00f704b3          	add	s1,a4,a5
80004bb0:	fec42503          	lw	a0,-20(s0)
80004bb4:	37a1                	jal	80004afc <HASH_GetHash>
80004bb6:	87aa                	mv	a5,a0
80004bb8:	c09c                	sw	a5,0(s1)
	while(idx) {
80004bba:	fec42783          	lw	a5,-20(s0)
80004bbe:	ffe9                	bnez	a5,80004b98 <HASH_GetHashBuffer+0x2c>
	}

	return len;
80004bc0:	fe842783          	lw	a5,-24(s0)
}
80004bc4:	853e                	mv	a0,a5
80004bc6:	50b2                	lw	ra,44(sp)
80004bc8:	5422                	lw	s0,40(sp)
80004bca:	5492                	lw	s1,36(sp)
80004bcc:	6145                	addi	sp,sp,48
80004bce:	8082                	ret

80004bd0 <HASH_SetHashBuffer>:

void HASH_SetHashBuffer(uint32_t* buffer, uint32_t len)
{
80004bd0:	7179                	addi	sp,sp,-48
80004bd2:	d606                	sw	ra,44(sp)
80004bd4:	d422                	sw	s0,40(sp)
80004bd6:	1800                	addi	s0,sp,48
80004bd8:	fca42e23          	sw	a0,-36(s0)
80004bdc:	fcb42c23          	sw	a1,-40(s0)
	for (uint32_t i = 0 ; i < len; i++)
80004be0:	fe042623          	sw	zero,-20(s0)
80004be4:	a839                	j	80004c02 <HASH_SetHashBuffer+0x32>
	{
		HASH_SetData(buffer[i]);
80004be6:	fec42783          	lw	a5,-20(s0)
80004bea:	078a                	slli	a5,a5,0x2
80004bec:	fdc42703          	lw	a4,-36(s0)
80004bf0:	97ba                	add	a5,a5,a4
80004bf2:	439c                	lw	a5,0(a5)
80004bf4:	853e                	mv	a0,a5
80004bf6:	35ed                	jal	80004ae0 <HASH_SetData>
	for (uint32_t i = 0 ; i < len; i++)
80004bf8:	fec42783          	lw	a5,-20(s0)
80004bfc:	0785                	addi	a5,a5,1
80004bfe:	fef42623          	sw	a5,-20(s0)
80004c02:	fec42703          	lw	a4,-20(s0)
80004c06:	fd842783          	lw	a5,-40(s0)
80004c0a:	fcf76ee3          	bltu	a4,a5,80004be6 <HASH_SetHashBuffer+0x16>
	}
}
80004c0e:	0001                	nop
80004c10:	0001                	nop
80004c12:	50b2                	lw	ra,44(sp)
80004c14:	5422                	lw	s0,40(sp)
80004c16:	6145                	addi	sp,sp,48
80004c18:	8082                	ret

80004c1a <HASH_DeInit>:
/**
  * @brief      HASH   
  * @retval  void
  */
void HASH_DeInit()
{
80004c1a:	1141                	addi	sp,sp,-16
80004c1c:	c606                	sw	ra,12(sp)
80004c1e:	c422                	sw	s0,8(sp)
80004c20:	0800                	addi	s0,sp,16
	HASH_InitCmd(DISABLE);
80004c22:	4501                	li	a0,0
80004c24:	3391                	jal	80004968 <HASH_InitCmd>

    RCU_AHBRstCmd(RCU_AHBRst_HASH, DISABLE);
80004c26:	4581                	li	a1,0
80004c28:	4521                	li	a0,8
80004c2a:	3301                	jal	8000492a <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80004c2c:	4585                	li	a1,1
80004c2e:	4521                	li	a0,8
80004c30:	39ed                	jal	8000492a <RCU_AHBRstCmd>
}
80004c32:	0001                	nop
80004c34:	40b2                	lw	ra,12(sp)
80004c36:	4422                	lw	s0,8(sp)
80004c38:	0141                	addi	sp,sp,16
80004c3a:	8082                	ret

80004c3c <HASH_Init>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                         
  * @retval  void
  */
void HASH_Init(HASH_Init_TypeDef* InitStruct)
{
80004c3c:	1101                	addi	sp,sp,-32
80004c3e:	ce06                	sw	ra,28(sp)
80004c40:	cc22                	sw	s0,24(sp)
80004c42:	1000                	addi	s0,sp,32
80004c44:	fea42623          	sw	a0,-20(s0)
	RCU_AHBClkCmd(RCU_AHBClk_HASH, ENABLE);
80004c48:	4585                	li	a1,1
80004c4a:	4521                	li	a0,8
80004c4c:	3145                	jal	800048ec <RCU_AHBClkCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80004c4e:	4585                	li	a1,1
80004c50:	4521                	li	a0,8
80004c52:	39e1                	jal	8000492a <RCU_AHBRstCmd>

	HASH_DMACmd(InitStruct->DMATransmition);
80004c54:	fec42783          	lw	a5,-20(s0)
80004c58:	4b9c                	lw	a5,16(a5)
80004c5a:	853e                	mv	a0,a5
80004c5c:	33d5                	jal	80004a40 <HASH_DMACmd>
	HASH_KeyLengthCmd(InitStruct->LongKey);
80004c5e:	fec42783          	lw	a5,-20(s0)
80004c62:	43dc                	lw	a5,4(a5)
80004c64:	853e                	mv	a0,a5
80004c66:	3b99                	jal	800049bc <HASH_KeyLengthCmd>
	HASH_SetMultyDMATransmit(InitStruct->MultyDMATransmition);
80004c68:	fec42783          	lw	a5,-20(s0)
80004c6c:	4bdc                	lw	a5,20(a5)
80004c6e:	853e                	mv	a0,a5
80004c70:	3bf5                	jal	80004a6c <HASH_SetMultyDMATransmit>
	HASH_SetAlgo(InitStruct->Algo);
80004c72:	fec42783          	lw	a5,-20(s0)
80004c76:	4f9c                	lw	a5,24(a5)
80004c78:	853e                	mv	a0,a5
80004c7a:	3d39                	jal	80004a98 <HASH_SetAlgo>
	HASH_DataTypeConfig(InitStruct->DataType);
80004c7c:	fec42783          	lw	a5,-20(s0)
80004c80:	47dc                	lw	a5,12(a5)
80004c82:	853e                	mv	a0,a5
80004c84:	3b41                	jal	80004a14 <HASH_DataTypeConfig>
	HASH_ModeCmd(InitStruct->Mode);
80004c86:	fec42783          	lw	a5,-20(s0)
80004c8a:	439c                	lw	a5,0(a5)
80004c8c:	853e                	mv	a0,a5
80004c8e:	3309                	jal	80004990 <HASH_ModeCmd>
	HASH_SameKeyCmd(InitStruct->SameKey);
80004c90:	fec42783          	lw	a5,-20(s0)
80004c94:	479c                	lw	a5,8(a5)
80004c96:	853e                	mv	a0,a5
80004c98:	3b81                	jal	800049e8 <HASH_SameKeyCmd>

	HASH_InitCmd(ENABLE);
80004c9a:	4505                	li	a0,1
80004c9c:	31f1                	jal	80004968 <HASH_InitCmd>
}
80004c9e:	0001                	nop
80004ca0:	40f2                	lw	ra,28(sp)
80004ca2:	4462                	lw	s0,24(sp)
80004ca4:	6105                	addi	sp,sp,32
80004ca6:	8082                	ret

80004ca8 <HASH_StructInit>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                        
  * @retval  void
  */
void HASH_StructInit(HASH_Init_TypeDef* InitStruct)
{
80004ca8:	1101                	addi	sp,sp,-32
80004caa:	ce22                	sw	s0,28(sp)
80004cac:	1000                	addi	s0,sp,32
80004cae:	fea42623          	sw	a0,-20(s0)
	InitStruct->DMATransmition = 0x0;
80004cb2:	fec42783          	lw	a5,-20(s0)
80004cb6:	0007a823          	sw	zero,16(a5)
	InitStruct->LongKey = HASH_LKEY_ShortKey;
80004cba:	fec42783          	lw	a5,-20(s0)
80004cbe:	0007a223          	sw	zero,4(a5)
	InitStruct->MultyDMATransmition = 0x0;
80004cc2:	fec42783          	lw	a5,-20(s0)
80004cc6:	0007aa23          	sw	zero,20(a5)
	InitStruct->Algo = HASH_ALGO_SHA1;
80004cca:	fec42783          	lw	a5,-20(s0)
80004cce:	0007ac23          	sw	zero,24(a5)
	InitStruct->DataType = HASH_DATATYPE_Word;
80004cd2:	fec42783          	lw	a5,-20(s0)
80004cd6:	0007a623          	sw	zero,12(a5)
	InitStruct->Mode = HASH_MODE_Hash;
80004cda:	fec42783          	lw	a5,-20(s0)
80004cde:	0007a023          	sw	zero,0(a5)
	InitStruct->SameKey = 0x0;
80004ce2:	fec42783          	lw	a5,-20(s0)
80004ce6:	0007a423          	sw	zero,8(a5)
}
80004cea:	0001                	nop
80004cec:	4472                	lw	s0,28(sp)
80004cee:	6105                	addi	sp,sp,32
80004cf0:	8082                	ret

80004cf2 <I2C_FSDivLowConfig>:
  *              4 ,  ,     6.
  * @param      DivVal   ( [6:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_FSDivLowConfig(uint32_t DivVal)
{
80004cf2:	1101                	addi	sp,sp,-32
80004cf4:	ce22                	sw	s0,28(sp)
80004cf6:	1000                	addi	s0,sp,32
80004cf8:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL1_bit.SCLFRQ, DivVal);
80004cfc:	300057b7          	lui	a5,0x30005
80004d00:	fec42703          	lw	a4,-20(s0)
80004d04:	07f77713          	andi	a4,a4,127
80004d08:	0ff77713          	zext.b	a4,a4
80004d0c:	0706                	slli	a4,a4,0x1
80004d0e:	0147c683          	lbu	a3,20(a5) # 30005014 <STACK_SIZE+0x30004814>
80004d12:	8a85                	andi	a3,a3,1
80004d14:	8f55                	or	a4,a4,a3
80004d16:	00e78a23          	sb	a4,20(a5)
}
80004d1a:	0001                	nop
80004d1c:	4472                	lw	s0,28(sp)
80004d1e:	6105                	addi	sp,sp,32
80004d20:	8082                	ret

80004d22 <I2C_FSDivHighConfig>:
  * @brief          FS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_FSDivHighConfig(uint32_t DivVal)
{
80004d22:	1101                	addi	sp,sp,-32
80004d24:	ce22                	sw	s0,28(sp)
80004d26:	1000                	addi	s0,sp,32
80004d28:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL3_bit.SCLFRQ, DivVal);
80004d2c:	300057b7          	lui	a5,0x30005
80004d30:	fec42703          	lw	a4,-20(s0)
80004d34:	0ff77713          	zext.b	a4,a4
80004d38:	02e78023          	sb	a4,32(a5) # 30005020 <STACK_SIZE+0x30004820>
}
80004d3c:	0001                	nop
80004d3e:	4472                	lw	s0,28(sp)
80004d40:	6105                	addi	sp,sp,32
80004d42:	8082                	ret

80004d44 <I2C_HSDivLowConfig>:
  *              2 ,  ,     3.
  * @param      DivVal   ( [3:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_HSDivLowConfig(uint32_t DivVal)
{
80004d44:	1101                	addi	sp,sp,-32
80004d46:	ce22                	sw	s0,28(sp)
80004d48:	1000                	addi	s0,sp,32
80004d4a:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL2_bit.HSDIV, DivVal);
80004d4e:	300057b7          	lui	a5,0x30005
80004d52:	fec42703          	lw	a4,-20(s0)
80004d56:	8b3d                	andi	a4,a4,15
80004d58:	0ff77713          	zext.b	a4,a4
80004d5c:	0712                	slli	a4,a4,0x4
80004d5e:	01c7c683          	lbu	a3,28(a5) # 3000501c <STACK_SIZE+0x3000481c>
80004d62:	8abd                	andi	a3,a3,15
80004d64:	8f55                	or	a4,a4,a3
80004d66:	00e78e23          	sb	a4,28(a5)
}
80004d6a:	0001                	nop
80004d6c:	4472                	lw	s0,28(sp)
80004d6e:	6105                	addi	sp,sp,32
80004d70:	8082                	ret

80004d72 <I2C_HSDivHighConfig>:
  * @brief          HS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_HSDivHighConfig(uint32_t DivVal)
{
80004d72:	1101                	addi	sp,sp,-32
80004d74:	ce22                	sw	s0,28(sp)
80004d76:	1000                	addi	s0,sp,32
80004d78:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL4_bit.HSDIV, DivVal);
80004d7c:	300057b7          	lui	a5,0x30005
80004d80:	fec42703          	lw	a4,-20(s0)
80004d84:	0ff77713          	zext.b	a4,a4
80004d88:	02e78223          	sb	a4,36(a5) # 30005024 <STACK_SIZE+0x30004824>
}
80004d8c:	0001                	nop
80004d8e:	4472                	lw	s0,28(sp)
80004d90:	6105                	addi	sp,sp,32
80004d92:	8082                	ret

80004d94 <I2C_FSFreqConfig>:
  * @param   FSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_FSFreqConfig(uint32_t FSFreq, uint32_t I2CFreq)
{
80004d94:	7179                	addi	sp,sp,-48
80004d96:	d606                	sw	ra,44(sp)
80004d98:	d422                	sw	s0,40(sp)
80004d9a:	1800                	addi	s0,sp,48
80004d9c:	fca42e23          	sw	a0,-36(s0)
80004da0:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (4 * FSFreq);
80004da4:	fdc42783          	lw	a5,-36(s0)
80004da8:	078a                	slli	a5,a5,0x2
80004daa:	fd842703          	lw	a4,-40(s0)
80004dae:	02f757b3          	divu	a5,a4,a5
80004db2:	fef42623          	sw	a5,-20(s0)

    I2C_FSDivLowConfig(freq_calc & 0x7F);
80004db6:	fec42783          	lw	a5,-20(s0)
80004dba:	07f7f793          	andi	a5,a5,127
80004dbe:	853e                	mv	a0,a5
80004dc0:	3f0d                	jal	80004cf2 <I2C_FSDivLowConfig>
    I2C_FSDivHighConfig(freq_calc >> 7);
80004dc2:	fec42783          	lw	a5,-20(s0)
80004dc6:	839d                	srli	a5,a5,0x7
80004dc8:	853e                	mv	a0,a5
80004dca:	3fa1                	jal	80004d22 <I2C_FSDivHighConfig>
}
80004dcc:	0001                	nop
80004dce:	50b2                	lw	ra,44(sp)
80004dd0:	5422                	lw	s0,40(sp)
80004dd2:	6145                	addi	sp,sp,48
80004dd4:	8082                	ret

80004dd6 <I2C_HSFreqConfig>:
  * @param   HSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_HSFreqConfig(uint32_t HSFreq, uint32_t I2CFreq)
{
80004dd6:	7179                	addi	sp,sp,-48
80004dd8:	d606                	sw	ra,44(sp)
80004dda:	d422                	sw	s0,40(sp)
80004ddc:	1800                	addi	s0,sp,48
80004dde:	fca42e23          	sw	a0,-36(s0)
80004de2:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (3 * HSFreq);
80004de6:	fdc42703          	lw	a4,-36(s0)
80004dea:	87ba                	mv	a5,a4
80004dec:	0786                	slli	a5,a5,0x1
80004dee:	97ba                	add	a5,a5,a4
80004df0:	fd842703          	lw	a4,-40(s0)
80004df4:	02f757b3          	divu	a5,a4,a5
80004df8:	fef42623          	sw	a5,-20(s0)

    I2C_HSDivLowConfig(freq_calc & 0x0F);
80004dfc:	fec42783          	lw	a5,-20(s0)
80004e00:	8bbd                	andi	a5,a5,15
80004e02:	853e                	mv	a0,a5
80004e04:	3781                	jal	80004d44 <I2C_HSDivLowConfig>
    I2C_HSDivHighConfig(freq_calc >> 4);
80004e06:	fec42783          	lw	a5,-20(s0)
80004e0a:	8391                	srli	a5,a5,0x4
80004e0c:	853e                	mv	a0,a5
80004e0e:	3795                	jal	80004d72 <I2C_HSDivHighConfig>
}
80004e10:	0001                	nop
80004e12:	50b2                	lw	ra,44(sp)
80004e14:	5422                	lw	s0,40(sp)
80004e16:	6145                	addi	sp,sp,48
80004e18:	8082                	ret

80004e1a <RCU_AHBRstCmd>:
{
80004e1a:	1101                	addi	sp,sp,-32
80004e1c:	ce22                	sw	s0,28(sp)
80004e1e:	1000                	addi	s0,sp,32
80004e20:	fea42623          	sw	a0,-20(s0)
80004e24:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80004e28:	3000e7b7          	lui	a5,0x3000e
80004e2c:	4b98                	lw	a4,16(a5)
80004e2e:	fec42783          	lw	a5,-20(s0)
80004e32:	fff7c793          	not	a5,a5
80004e36:	00f776b3          	and	a3,a4,a5
80004e3a:	fe842783          	lw	a5,-24(s0)
80004e3e:	c781                	beqz	a5,80004e46 <RCU_AHBRstCmd+0x2c>
80004e40:	fec42783          	lw	a5,-20(s0)
80004e44:	a011                	j	80004e48 <RCU_AHBRstCmd+0x2e>
80004e46:	4781                	li	a5,0
80004e48:	3000e737          	lui	a4,0x3000e
80004e4c:	8fd5                	or	a5,a5,a3
80004e4e:	cb1c                	sw	a5,16(a4)
}
80004e50:	0001                	nop
80004e52:	4472                	lw	s0,28(sp)
80004e54:	6105                	addi	sp,sp,32
80004e56:	8082                	ret

80004e58 <QSPI_ModeConfig>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void QSPI_ModeConfig(QSPI_Mode_TypeDef mode)
{
80004e58:	1101                	addi	sp,sp,-32
80004e5a:	ce22                	sw	s0,28(sp)
80004e5c:	1000                	addi	s0,sp,32
80004e5e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_MODE(mode));

    WRITE_REG(QSPI->DCR_bit.FMOD, mode);
80004e62:	200407b7          	lui	a5,0x20040
80004e66:	fec42703          	lw	a4,-20(s0)
80004e6a:	8b1d                	andi	a4,a4,7
80004e6c:	0ff77713          	zext.b	a4,a4
80004e70:	8b1d                	andi	a4,a4,7
80004e72:	0742                	slli	a4,a4,0x10
80004e74:	43d0                	lw	a2,4(a5)
80004e76:	fff906b7          	lui	a3,0xfff90
80004e7a:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff89a83>
80004e7c:	8ef1                	and	a3,a3,a2
80004e7e:	8f55                	or	a4,a4,a3
80004e80:	c3d8                	sw	a4,4(a5)
}
80004e82:	0001                	nop
80004e84:	4472                	lw	s0,28(sp)
80004e86:	6105                	addi	sp,sp,32
80004e88:	8082                	ret

80004e8a <QSPI_SCKDivConfig>:
  * @param   div	  .
  *                        0-255.
  * @retval  void
  */
__STATIC_INLINE void QSPI_SCKDivConfig(uint32_t div)
{
80004e8a:	1101                	addi	sp,sp,-32
80004e8c:	ce22                	sw	s0,28(sp)
80004e8e:	1000                	addi	s0,sp,32
80004e90:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_CDIV(div));

    WRITE_REG(QSPI->DCR_bit.CDIV, div);
80004e94:	200407b7          	lui	a5,0x20040
80004e98:	fec42703          	lw	a4,-20(s0)
80004e9c:	0ff77713          	zext.b	a4,a4
80004ea0:	00e782a3          	sb	a4,5(a5) # 20040005 <STACK_SIZE+0x2003f805>
}
80004ea4:	0001                	nop
80004ea6:	4472                	lw	s0,28(sp)
80004ea8:	6105                	addi	sp,sp,32
80004eaa:	8082                	ret

80004eac <QSPI_SetWordLength>:
  * @brief      
  * @param   length  ,   1  32
  * @retval  void
  */
__STATIC_INLINE void QSPI_SetWordLength(uint32_t length)
{
80004eac:	1101                	addi	sp,sp,-32
80004eae:	ce22                	sw	s0,28(sp)
80004eb0:	1000                	addi	s0,sp,32
80004eb2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_WORD(length));

	WRITE_REG(QSPI->TCR_bit.LEN, length);
80004eb6:	200407b7          	lui	a5,0x20040
80004eba:	fec42703          	lw	a4,-20(s0)
80004ebe:	03f77713          	andi	a4,a4,63
80004ec2:	0ff77713          	zext.b	a4,a4
80004ec6:	03f77713          	andi	a4,a4,63
80004eca:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004ece:	fc06f693          	andi	a3,a3,-64
80004ed2:	8f55                	or	a4,a4,a3
80004ed4:	00e79623          	sh	a4,12(a5)
}
80004ed8:	0001                	nop
80004eda:	4472                	lw	s0,28(sp)
80004edc:	6105                	addi	sp,sp,32
80004ede:	8082                	ret

80004ee0 <QSPI_SPIDataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_DR_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPIDataRateConfig(QSPI_SPI_DataRate_TypeDef dataRate)
{
80004ee0:	1101                	addi	sp,sp,-32
80004ee2:	ce22                	sw	s0,28(sp)
80004ee4:	1000                	addi	s0,sp,32
80004ee6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_DR(dataRate));

	WRITE_REG(QSPI->TCR_bit.DDR, dataRate);
80004eea:	200407b7          	lui	a5,0x20040
80004eee:	fec42703          	lw	a4,-20(s0)
80004ef2:	8b05                	andi	a4,a4,1
80004ef4:	0ff77713          	zext.b	a4,a4
80004ef8:	8b05                	andi	a4,a4,1
80004efa:	071e                	slli	a4,a4,0x7
80004efc:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004f00:	f7f6f693          	andi	a3,a3,-129
80004f04:	8f55                	or	a4,a4,a3
80004f06:	00e79623          	sh	a4,12(a5)
}
80004f0a:	0001                	nop
80004f0c:	4472                	lw	s0,28(sp)
80004f0e:	6105                	addi	sp,sp,32
80004f10:	8082                	ret

80004f12 <QSPI_TxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_TxCmd(FunctionalState state)
{
80004f12:	1101                	addi	sp,sp,-32
80004f14:	ce22                	sw	s0,28(sp)
80004f16:	1000                	addi	s0,sp,32
80004f18:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.TXE, state);
80004f1c:	200407b7          	lui	a5,0x20040
80004f20:	fec42703          	lw	a4,-20(s0)
80004f24:	8b05                	andi	a4,a4,1
80004f26:	0ff77713          	zext.b	a4,a4
80004f2a:	8b05                	andi	a4,a4,1
80004f2c:	0722                	slli	a4,a4,0x8
80004f2e:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004f32:	eff6f693          	andi	a3,a3,-257
80004f36:	8f55                	or	a4,a4,a3
80004f38:	00e79623          	sh	a4,12(a5)
}
80004f3c:	0001                	nop
80004f3e:	4472                	lw	s0,28(sp)
80004f40:	6105                	addi	sp,sp,32
80004f42:	8082                	ret

80004f44 <QSPI_RxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_RxCmd(FunctionalState state)
{
80004f44:	1101                	addi	sp,sp,-32
80004f46:	ce22                	sw	s0,28(sp)
80004f48:	1000                	addi	s0,sp,32
80004f4a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.RXE, state);
80004f4e:	200407b7          	lui	a5,0x20040
80004f52:	fec42703          	lw	a4,-20(s0)
80004f56:	8b05                	andi	a4,a4,1
80004f58:	0ff77713          	zext.b	a4,a4
80004f5c:	8b05                	andi	a4,a4,1
80004f5e:	0726                	slli	a4,a4,0x9
80004f60:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004f64:	dff6f693          	andi	a3,a3,-513
80004f68:	8f55                	or	a4,a4,a3
80004f6a:	00e79623          	sh	a4,12(a5)
}
80004f6e:	0001                	nop
80004f70:	4472                	lw	s0,28(sp)
80004f72:	6105                	addi	sp,sp,32
80004f74:	8082                	ret

80004f76 <QSPI_SPITransactionModeConfig>:
  * @brief      
  * @param   mode    @ref QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPITransactionModeConfig(QSPI_SPI_IOMode_TypeDef mode)
{
80004f76:	1101                	addi	sp,sp,-32
80004f78:	ce22                	sw	s0,28(sp)
80004f7a:	1000                	addi	s0,sp,32
80004f7c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_IOMODE(mode));

	WRITE_REG(QSPI->TCR_bit.IOM, mode);
80004f80:	200407b7          	lui	a5,0x20040
80004f84:	fec42703          	lw	a4,-20(s0)
80004f88:	8b0d                	andi	a4,a4,3
80004f8a:	0ff77713          	zext.b	a4,a4
80004f8e:	8b0d                	andi	a4,a4,3
80004f90:	00a71613          	slli	a2,a4,0xa
80004f94:	00c7d703          	lhu	a4,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80004f98:	86ba                	mv	a3,a4
80004f9a:	777d                	lui	a4,0xfffff
80004f9c:	3ff70713          	addi	a4,a4,1023 # fffff3ff <__data_source_start+0x7fff8e83>
80004fa0:	8f75                	and	a4,a4,a3
80004fa2:	86ba                	mv	a3,a4
80004fa4:	8732                	mv	a4,a2
80004fa6:	8f55                	or	a4,a4,a3
80004fa8:	00e79623          	sh	a4,12(a5)
}
80004fac:	0001                	nop
80004fae:	4472                	lw	s0,28(sp)
80004fb0:	6105                	addi	sp,sp,32
80004fb2:	8082                	ret

80004fb4 <QSPI_InstructionConfig>:
  * @brief        
  * @param   instruction  ,      QuadSPI
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionConfig(uint8_t instruction)
{
80004fb4:	1101                	addi	sp,sp,-32
80004fb6:	ce22                	sw	s0,28(sp)
80004fb8:	1000                	addi	s0,sp,32
80004fba:	87aa                	mv	a5,a0
80004fbc:	fef407a3          	sb	a5,-17(s0)
	WRITE_REG(QSPI->QCC_bit.INST, instruction);
80004fc0:	200407b7          	lui	a5,0x20040
80004fc4:	fef44703          	lbu	a4,-17(s0)
80004fc8:	00e78c23          	sb	a4,24(a5) # 20040018 <STACK_SIZE+0x2003f818>
}
80004fcc:	0001                	nop
80004fce:	4472                	lw	s0,28(sp)
80004fd0:	6105                	addi	sp,sp,32
80004fd2:	8082                	ret

80004fd4 <QSPI_InstructionModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionModeConfig(QSPI_IOMode_TypeDef mode)
{
80004fd4:	1101                	addi	sp,sp,-32
80004fd6:	ce22                	sw	s0,28(sp)
80004fd8:	1000                	addi	s0,sp,32
80004fda:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.IMOD, mode);
80004fde:	200407b7          	lui	a5,0x20040
80004fe2:	fec42703          	lw	a4,-20(s0)
80004fe6:	8b0d                	andi	a4,a4,3
80004fe8:	0ff77713          	zext.b	a4,a4
80004fec:	8b0d                	andi	a4,a4,3
80004fee:	0722                	slli	a4,a4,0x8
80004ff0:	4f94                	lw	a3,24(a5)
80004ff2:	cff6f693          	andi	a3,a3,-769
80004ff6:	8f55                	or	a4,a4,a3
80004ff8:	cf98                	sw	a4,24(a5)
}
80004ffa:	0001                	nop
80004ffc:	4472                	lw	s0,28(sp)
80004ffe:	6105                	addi	sp,sp,32
80005000:	8082                	ret

80005002 <QSPI_AddressModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressModeConfig(QSPI_IOMode_TypeDef mode)
{
80005002:	1101                	addi	sp,sp,-32
80005004:	ce22                	sw	s0,28(sp)
80005006:	1000                	addi	s0,sp,32
80005008:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ADMOD, mode);
8000500c:	200407b7          	lui	a5,0x20040
80005010:	fec42703          	lw	a4,-20(s0)
80005014:	8b0d                	andi	a4,a4,3
80005016:	0ff77713          	zext.b	a4,a4
8000501a:	8b0d                	andi	a4,a4,3
8000501c:	072a                	slli	a4,a4,0xa
8000501e:	4f90                	lw	a2,24(a5)
80005020:	76fd                	lui	a3,0xfffff
80005022:	3ff68693          	addi	a3,a3,1023 # fffff3ff <__data_source_start+0x7fff8e83>
80005026:	8ef1                	and	a3,a3,a2
80005028:	8f55                	or	a4,a4,a3
8000502a:	cf98                	sw	a4,24(a5)
}
8000502c:	0001                	nop
8000502e:	4472                	lw	s0,28(sp)
80005030:	6105                	addi	sp,sp,32
80005032:	8082                	ret

80005034 <QSPI_AddressSizeConfig>:
  * @brief       QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressSizeConfig(QSPI_DataSize_TypeDef size)
{
80005034:	1101                	addi	sp,sp,-32
80005036:	ce22                	sw	s0,28(sp)
80005038:	1000                	addi	s0,sp,32
8000503a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ADSIZ, size);
8000503e:	200407b7          	lui	a5,0x20040
80005042:	fec42703          	lw	a4,-20(s0)
80005046:	8b0d                	andi	a4,a4,3
80005048:	0ff77713          	zext.b	a4,a4
8000504c:	8b0d                	andi	a4,a4,3
8000504e:	0732                	slli	a4,a4,0xc
80005050:	4f90                	lw	a2,24(a5)
80005052:	76f5                	lui	a3,0xffffd
80005054:	16fd                	addi	a3,a3,-1 # ffffcfff <__data_source_start+0x7fff6a83>
80005056:	8ef1                	and	a3,a3,a2
80005058:	8f55                	or	a4,a4,a3
8000505a:	cf98                	sw	a4,24(a5)
}
8000505c:	0001                	nop
8000505e:	4472                	lw	s0,28(sp)
80005060:	6105                	addi	sp,sp,32
80005062:	8082                	ret

80005064 <QSPI_AdditionalModeConfig>:
  * @brief         QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalModeConfig(QSPI_IOMode_TypeDef mode)
{
80005064:	1101                	addi	sp,sp,-32
80005066:	ce22                	sw	s0,28(sp)
80005068:	1000                	addi	s0,sp,32
8000506a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ABMOD, mode);
8000506e:	200407b7          	lui	a5,0x20040
80005072:	fec42703          	lw	a4,-20(s0)
80005076:	8b0d                	andi	a4,a4,3
80005078:	0ff77713          	zext.b	a4,a4
8000507c:	8b0d                	andi	a4,a4,3
8000507e:	073a                	slli	a4,a4,0xe
80005080:	4f90                	lw	a2,24(a5)
80005082:	76d1                	lui	a3,0xffff4
80005084:	16fd                	addi	a3,a3,-1 # ffff3fff <__data_source_start+0x7ffeda83>
80005086:	8ef1                	and	a3,a3,a2
80005088:	8f55                	or	a4,a4,a3
8000508a:	cf98                	sw	a4,24(a5)
}
8000508c:	0001                	nop
8000508e:	4472                	lw	s0,28(sp)
80005090:	6105                	addi	sp,sp,32
80005092:	8082                	ret

80005094 <QSPI_AdditionalSizeConfig>:
  * @brief        QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalSizeConfig(QSPI_DataSize_TypeDef size)
{
80005094:	1101                	addi	sp,sp,-32
80005096:	ce22                	sw	s0,28(sp)
80005098:	1000                	addi	s0,sp,32
8000509a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ABSIZ, size);
8000509e:	200407b7          	lui	a5,0x20040
800050a2:	fec42703          	lw	a4,-20(s0)
800050a6:	8b0d                	andi	a4,a4,3
800050a8:	0ff77713          	zext.b	a4,a4
800050ac:	8b0d                	andi	a4,a4,3
800050ae:	0742                	slli	a4,a4,0x10
800050b0:	4f90                	lw	a2,24(a5)
800050b2:	fffd06b7          	lui	a3,0xfffd0
800050b6:	16fd                	addi	a3,a3,-1 # fffcffff <__data_source_start+0x7ffc9a83>
800050b8:	8ef1                	and	a3,a3,a2
800050ba:	8f55                	or	a4,a4,a3
800050bc:	cf98                	sw	a4,24(a5)
}
800050be:	0001                	nop
800050c0:	4472                	lw	s0,28(sp)
800050c2:	6105                	addi	sp,sp,32
800050c4:	8082                	ret

800050c6 <QSPI_WaitCyclesConfig>:
  * @brief        QuadSPI
  * @param   waitCycles       0  31
  * @retval  void
  */
__STATIC_INLINE void QSPI_WaitCyclesConfig(uint32_t waitCycles)
{
800050c6:	1101                	addi	sp,sp,-32
800050c8:	ce22                	sw	s0,28(sp)
800050ca:	1000                	addi	s0,sp,32
800050cc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DCYCS(waitCycles));

	WRITE_REG(QSPI->QCC_bit.DCYCS, waitCycles);
800050d0:	200407b7          	lui	a5,0x20040
800050d4:	fec42703          	lw	a4,-20(s0)
800050d8:	8b7d                	andi	a4,a4,31
800050da:	0ff77713          	zext.b	a4,a4
800050de:	8b7d                	andi	a4,a4,31
800050e0:	074a                	slli	a4,a4,0x12
800050e2:	4f90                	lw	a2,24(a5)
800050e4:	ff8406b7          	lui	a3,0xff840
800050e8:	16fd                	addi	a3,a3,-1 # ff83ffff <__data_source_start+0x7f839a83>
800050ea:	8ef1                	and	a3,a3,a2
800050ec:	8f55                	or	a4,a4,a3
800050ee:	cf98                	sw	a4,24(a5)
}
800050f0:	0001                	nop
800050f2:	4472                	lw	s0,28(sp)
800050f4:	6105                	addi	sp,sp,32
800050f6:	8082                	ret

800050f8 <QSPI_DataModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataModeConfig(QSPI_IOMode_TypeDef mode)
{
800050f8:	1101                	addi	sp,sp,-32
800050fa:	ce22                	sw	s0,28(sp)
800050fc:	1000                	addi	s0,sp,32
800050fe:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.DMOD, mode);
80005102:	200407b7          	lui	a5,0x20040
80005106:	fec42703          	lw	a4,-20(s0)
8000510a:	8b0d                	andi	a4,a4,3
8000510c:	0ff77713          	zext.b	a4,a4
80005110:	8b0d                	andi	a4,a4,3
80005112:	0762                	slli	a4,a4,0x18
80005114:	4f90                	lw	a2,24(a5)
80005116:	fd0006b7          	lui	a3,0xfd000
8000511a:	16fd                	addi	a3,a3,-1 # fcffffff <__data_source_start+0x7cff9a83>
8000511c:	8ef1                	and	a3,a3,a2
8000511e:	8f55                	or	a4,a4,a3
80005120:	cf98                	sw	a4,24(a5)
}
80005122:	0001                	nop
80005124:	4472                	lw	s0,28(sp)
80005126:	6105                	addi	sp,sp,32
80005128:	8082                	ret

8000512a <QSPI_DataDirectionConfig>:
  * @brief        QuadSPI
  * @param   dir     @ref QSPI_QSPI_Direction_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataDirectionConfig(QSPI_Direction_TypeDef dir)
{
8000512a:	1101                	addi	sp,sp,-32
8000512c:	ce22                	sw	s0,28(sp)
8000512e:	1000                	addi	s0,sp,32
80005130:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DIR(dir));

	WRITE_REG(QSPI->QCC_bit.DIOD, dir);
80005134:	200407b7          	lui	a5,0x20040
80005138:	fec42703          	lw	a4,-20(s0)
8000513c:	8b0d                	andi	a4,a4,3
8000513e:	0ff77713          	zext.b	a4,a4
80005142:	8b0d                	andi	a4,a4,3
80005144:	076a                	slli	a4,a4,0x1a
80005146:	4f90                	lw	a2,24(a5)
80005148:	f40006b7          	lui	a3,0xf4000
8000514c:	16fd                	addi	a3,a3,-1 # f3ffffff <__data_source_start+0x73ff9a83>
8000514e:	8ef1                	and	a3,a3,a2
80005150:	8f55                	or	a4,a4,a3
80005152:	cf98                	sw	a4,24(a5)
}
80005154:	0001                	nop
80005156:	4472                	lw	s0,28(sp)
80005158:	6105                	addi	sp,sp,32
8000515a:	8082                	ret

8000515c <QSPI_DataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_QSPI_DataRate_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataRateConfig(QSPI_DataRate_TypeDef dataRate)
{
8000515c:	1101                	addi	sp,sp,-32
8000515e:	ce22                	sw	s0,28(sp)
80005160:	1000                	addi	s0,sp,32
80005162:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATARATE(dataRate));

	WRITE_REG(QSPI->QCC_bit.DDRM, dataRate);
80005166:	200407b7          	lui	a5,0x20040
8000516a:	fec42703          	lw	a4,-20(s0)
8000516e:	8b05                	andi	a4,a4,1
80005170:	0ff77713          	zext.b	a4,a4
80005174:	077e                	slli	a4,a4,0x1f
80005176:	4f90                	lw	a2,24(a5)
80005178:	800006b7          	lui	a3,0x80000
8000517c:	fff6c693          	not	a3,a3
80005180:	8ef1                	and	a3,a3,a2
80005182:	8f55                	or	a4,a4,a3
80005184:	cf98                	sw	a4,24(a5)
}
80005186:	0001                	nop
80005188:	4472                	lw	s0,28(sp)
8000518a:	6105                	addi	sp,sp,32
8000518c:	8082                	ret

8000518e <QSPI_DeInit>:
/**
  * @brief      QSPI   
  * @retval  void
  */
void QSPI_DeInit()
{
8000518e:	1141                	addi	sp,sp,-16
80005190:	c606                	sw	ra,12(sp)
80005192:	c422                	sw	s0,8(sp)
80005194:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBClk_QSPI, DISABLE);
80005196:	4581                	li	a1,0
80005198:	4541                	li	a0,16
8000519a:	3141                	jal	80004e1a <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBClk_QSPI, ENABLE);
8000519c:	4585                	li	a1,1
8000519e:	4541                	li	a0,16
800051a0:	39ad                	jal	80004e1a <RCU_AHBRstCmd>
}
800051a2:	0001                	nop
800051a4:	40b2                	lw	ra,12(sp)
800051a6:	4422                	lw	s0,8(sp)
800051a8:	0141                	addi	sp,sp,16
800051aa:	8082                	ret

800051ac <QSPI_SPI_Init>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_SPI_Init(QSPI_SPI_Init_TypeDef* InitStruct)
{
800051ac:	1101                	addi	sp,sp,-32
800051ae:	ce06                	sw	ra,28(sp)
800051b0:	cc22                	sw	s0,24(sp)
800051b2:	1000                	addi	s0,sp,32
800051b4:	fea42623          	sw	a0,-20(s0)
	QSPI_ModeConfig(QSPI_Mode_SPI);
800051b8:	4501                	li	a0,0
800051ba:	3979                	jal	80004e58 <QSPI_ModeConfig>
	QSPI_SPITransactionModeConfig(InitStruct->IOMode);
800051bc:	fec42783          	lw	a5,-20(s0)
800051c0:	439c                	lw	a5,0(a5)
800051c2:	853e                	mv	a0,a5
800051c4:	3b4d                	jal	80004f76 <QSPI_SPITransactionModeConfig>
	QSPI_SPIDataRateConfig(InitStruct->dataRate);
800051c6:	fec42783          	lw	a5,-20(s0)
800051ca:	43dc                	lw	a5,4(a5)
800051cc:	853e                	mv	a0,a5
800051ce:	3b09                	jal	80004ee0 <QSPI_SPIDataRateConfig>
	QSPI_SetWordLength(InitStruct->dataWidth);
800051d0:	fec42783          	lw	a5,-20(s0)
800051d4:	479c                	lw	a5,8(a5)
800051d6:	853e                	mv	a0,a5
800051d8:	39d1                	jal	80004eac <QSPI_SetWordLength>
	QSPI_TxCmd(InitStruct->TxEnable);
800051da:	fec42783          	lw	a5,-20(s0)
800051de:	47dc                	lw	a5,12(a5)
800051e0:	853e                	mv	a0,a5
800051e2:	3b05                	jal	80004f12 <QSPI_TxCmd>
	QSPI_RxCmd(InitStruct->RxEnable);
800051e4:	fec42783          	lw	a5,-20(s0)
800051e8:	4b9c                	lw	a5,16(a5)
800051ea:	853e                	mv	a0,a5
800051ec:	3ba1                	jal	80004f44 <QSPI_RxCmd>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
800051ee:	fec42783          	lw	a5,-20(s0)
800051f2:	4bdc                	lw	a5,20(a5)
800051f4:	853e                	mv	a0,a5
800051f6:	3951                	jal	80004e8a <QSPI_SCKDivConfig>
}
800051f8:	0001                	nop
800051fa:	40f2                	lw	ra,28(sp)
800051fc:	4462                	lw	s0,24(sp)
800051fe:	6105                	addi	sp,sp,32
80005200:	8082                	ret

80005202 <QSPI_SPI_StructInit>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_SPI_StructInit(QSPI_SPI_Init_TypeDef* InitStruct)
{
80005202:	1101                	addi	sp,sp,-32
80005204:	ce22                	sw	s0,28(sp)
80005206:	1000                	addi	s0,sp,32
80005208:	fea42623          	sw	a0,-20(s0)
    InitStruct->IOMode = QSPI_SPI_IOMode_Single;
8000520c:	fec42783          	lw	a5,-20(s0)
80005210:	0007a023          	sw	zero,0(a5) # 20040000 <STACK_SIZE+0x2003f800>
    InitStruct->dataRate = QSPI_SPI_DataRate_Single;
80005214:	fec42783          	lw	a5,-20(s0)
80005218:	0007a223          	sw	zero,4(a5)
    InitStruct->dataWidth = 0x1;
8000521c:	fec42783          	lw	a5,-20(s0)
80005220:	4705                	li	a4,1
80005222:	c798                	sw	a4,8(a5)
    InitStruct->TxEnable = DISABLE;
80005224:	fec42783          	lw	a5,-20(s0)
80005228:	0007a623          	sw	zero,12(a5)
    InitStruct->RxEnable = DISABLE;
8000522c:	fec42783          	lw	a5,-20(s0)
80005230:	0007a823          	sw	zero,16(a5)
    InitStruct->SCKDiv = 0x0;
80005234:	fec42783          	lw	a5,-20(s0)
80005238:	0007aa23          	sw	zero,20(a5)
}
8000523c:	0001                	nop
8000523e:	4472                	lw	s0,28(sp)
80005240:	6105                	addi	sp,sp,32
80005242:	8082                	ret

80005244 <QSPI_Init>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_Init(QSPI_Init_TypeDef* InitStruct)
{
80005244:	1101                	addi	sp,sp,-32
80005246:	ce06                	sw	ra,28(sp)
80005248:	cc22                	sw	s0,24(sp)
8000524a:	1000                	addi	s0,sp,32
8000524c:	fea42623          	sw	a0,-20(s0)
    QSPI_ModeConfig(QSPI_Mode_QSPI);
80005250:	4509                	li	a0,2
80005252:	3119                	jal	80004e58 <QSPI_ModeConfig>

	QSPI_InstructionConfig(InitStruct->instruction);
80005254:	fec42783          	lw	a5,-20(s0)
80005258:	0007c783          	lbu	a5,0(a5)
8000525c:	853e                	mv	a0,a5
8000525e:	3b99                	jal	80004fb4 <QSPI_InstructionConfig>
	QSPI_InstructionModeConfig(InitStruct->instructionMode);
80005260:	fec42783          	lw	a5,-20(s0)
80005264:	43dc                	lw	a5,4(a5)
80005266:	853e                	mv	a0,a5
80005268:	33b5                	jal	80004fd4 <QSPI_InstructionModeConfig>
	QSPI_AddressModeConfig(InitStruct->addressMode);
8000526a:	fec42783          	lw	a5,-20(s0)
8000526e:	479c                	lw	a5,8(a5)
80005270:	853e                	mv	a0,a5
80005272:	3b41                	jal	80005002 <QSPI_AddressModeConfig>
	QSPI_AddressSizeConfig(InitStruct->addressSize);
80005274:	fec42783          	lw	a5,-20(s0)
80005278:	47dc                	lw	a5,12(a5)
8000527a:	853e                	mv	a0,a5
8000527c:	3b65                	jal	80005034 <QSPI_AddressSizeConfig>
	QSPI_AdditionalModeConfig(InitStruct->additionalMode);
8000527e:	fec42783          	lw	a5,-20(s0)
80005282:	4b9c                	lw	a5,16(a5)
80005284:	853e                	mv	a0,a5
80005286:	3bf9                	jal	80005064 <QSPI_AdditionalModeConfig>
	QSPI_AdditionalSizeConfig(InitStruct->additionalSize);
80005288:	fec42783          	lw	a5,-20(s0)
8000528c:	4bdc                	lw	a5,20(a5)
8000528e:	853e                	mv	a0,a5
80005290:	3511                	jal	80005094 <QSPI_AdditionalSizeConfig>
	QSPI_WaitCyclesConfig(InitStruct->waitCycles);
80005292:	fec42783          	lw	a5,-20(s0)
80005296:	4f9c                	lw	a5,24(a5)
80005298:	853e                	mv	a0,a5
8000529a:	3535                	jal	800050c6 <QSPI_WaitCyclesConfig>
	QSPI_DataModeConfig(InitStruct->dataMode);
8000529c:	fec42783          	lw	a5,-20(s0)
800052a0:	4fdc                	lw	a5,28(a5)
800052a2:	853e                	mv	a0,a5
800052a4:	3d91                	jal	800050f8 <QSPI_DataModeConfig>
	QSPI_DataDirectionConfig(InitStruct->dataDirection);
800052a6:	fec42783          	lw	a5,-20(s0)
800052aa:	539c                	lw	a5,32(a5)
800052ac:	853e                	mv	a0,a5
800052ae:	3db5                	jal	8000512a <QSPI_DataDirectionConfig>
	QSPI_DataRateConfig(InitStruct->dataRate);
800052b0:	fec42783          	lw	a5,-20(s0)
800052b4:	53dc                	lw	a5,36(a5)
800052b6:	853e                	mv	a0,a5
800052b8:	3555                	jal	8000515c <QSPI_DataRateConfig>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
800052ba:	fec42783          	lw	a5,-20(s0)
800052be:	579c                	lw	a5,40(a5)
800052c0:	853e                	mv	a0,a5
800052c2:	36e1                	jal	80004e8a <QSPI_SCKDivConfig>
}
800052c4:	0001                	nop
800052c6:	40f2                	lw	ra,28(sp)
800052c8:	4462                	lw	s0,24(sp)
800052ca:	6105                	addi	sp,sp,32
800052cc:	8082                	ret

800052ce <QSPI_StructInit>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_StructInit(QSPI_Init_TypeDef* InitStruct)
{
800052ce:	1101                	addi	sp,sp,-32
800052d0:	ce22                	sw	s0,28(sp)
800052d2:	1000                	addi	s0,sp,32
800052d4:	fea42623          	sw	a0,-20(s0)
	InitStruct->instruction = 0x0;
800052d8:	fec42783          	lw	a5,-20(s0)
800052dc:	00078023          	sb	zero,0(a5)
	InitStruct->instructionMode = QSPI_Lines_No;
800052e0:	fec42783          	lw	a5,-20(s0)
800052e4:	0007a223          	sw	zero,4(a5)
	InitStruct->addressMode = QSPI_Lines_No;
800052e8:	fec42783          	lw	a5,-20(s0)
800052ec:	0007a423          	sw	zero,8(a5)
	InitStruct->addressSize = QSPI_DataSize_8;
800052f0:	fec42783          	lw	a5,-20(s0)
800052f4:	0007a623          	sw	zero,12(a5)
	InitStruct->additionalMode = QSPI_Lines_No;
800052f8:	fec42783          	lw	a5,-20(s0)
800052fc:	0007a823          	sw	zero,16(a5)
	InitStruct->additionalSize = QSPI_DataSize_8;
80005300:	fec42783          	lw	a5,-20(s0)
80005304:	0007aa23          	sw	zero,20(a5)
	InitStruct->waitCycles = 0x0;
80005308:	fec42783          	lw	a5,-20(s0)
8000530c:	0007ac23          	sw	zero,24(a5)
	InitStruct->dataMode = QSPI_Lines_No;
80005310:	fec42783          	lw	a5,-20(s0)
80005314:	0007ae23          	sw	zero,28(a5)
	InitStruct->dataDirection = QSPI_Direction_Write;
80005318:	fec42783          	lw	a5,-20(s0)
8000531c:	0207a023          	sw	zero,32(a5)
	InitStruct->dataRate = QSPI_DataRate_Single;
80005320:	fec42783          	lw	a5,-20(s0)
80005324:	0207a223          	sw	zero,36(a5)
	InitStruct->SCKDiv = 0x0;
80005328:	fec42783          	lw	a5,-20(s0)
8000532c:	0207a423          	sw	zero,40(a5)
}
80005330:	0001                	nop
80005332:	4472                	lw	s0,28(sp)
80005334:	6105                	addi	sp,sp,32
80005336:	8082                	ret

80005338 <RCU_SysClkConfig>:
{
80005338:	1101                	addi	sp,sp,-32
8000533a:	ce22                	sw	s0,28(sp)
8000533c:	1000                	addi	s0,sp,32
8000533e:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(RCU->SYSCLKCFG_bit.SRC, SysClk);
80005342:	3000e7b7          	lui	a5,0x3000e
80005346:	fec42703          	lw	a4,-20(s0)
8000534a:	8b0d                	andi	a4,a4,3
8000534c:	0ff77713          	zext.b	a4,a4
80005350:	8b0d                	andi	a4,a4,3
80005352:	5b94                	lw	a3,48(a5)
80005354:	9af1                	andi	a3,a3,-4
80005356:	8f55                	or	a4,a4,a3
80005358:	db98                	sw	a4,48(a5)
}
8000535a:	0001                	nop
8000535c:	4472                	lw	s0,28(sp)
8000535e:	6105                	addi	sp,sp,32
80005360:	8082                	ret

80005362 <RCU_SysClkStatus>:
{
80005362:	1141                	addi	sp,sp,-16
80005364:	c622                	sw	s0,12(sp)
80005366:	0800                	addi	s0,sp,16
    return (RCU_SysClk_TypeDef)READ_REG(RCU->CLKSTAT_bit.SRC);
80005368:	3000e7b7          	lui	a5,0x3000e
8000536c:	5fdc                	lw	a5,60(a5)
8000536e:	8b8d                	andi	a5,a5,3
80005370:	0ff7f793          	zext.b	a5,a5
}
80005374:	853e                	mv	a0,a5
80005376:	4432                	lw	s0,12(sp)
80005378:	0141                	addi	sp,sp,16
8000537a:	8082                	ret

8000537c <getSysClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysClkFreq(RCU_SysClk_TypeDef Clk)
{
8000537c:	7179                	addi	sp,sp,-48
8000537e:	d622                	sw	s0,44(sp)
80005380:	1800                	addi	s0,sp,48
80005382:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80005386:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
8000538a:	fdc42703          	lw	a4,-36(s0)
8000538e:	478d                	li	a5,3
80005390:	02f70063          	beq	a4,a5,800053b0 <getSysClkFreq+0x34>
80005394:	fdc42703          	lw	a4,-36(s0)
80005398:	478d                	li	a5,3
8000539a:	00e7ee63          	bltu	a5,a4,800053b6 <getSysClkFreq+0x3a>
8000539e:	fdc42703          	lw	a4,-36(s0)
800053a2:	4789                	li	a5,2
800053a4:	00f70863          	beq	a4,a5,800053b4 <getSysClkFreq+0x38>
800053a8:	fdc42703          	lw	a4,-36(s0)
800053ac:	4789                	li	a5,2
800053ae:	a021                	j	800053b6 <getSysClkFreq+0x3a>
    case RCU_SysClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysPLL0ClkFreq();
        break;
    case RCU_SysClk_LsiClk:
        //clk_freq = RCU_GetLsiClkFreq();
        break;
800053b0:	0001                	nop
800053b2:	a011                	j	800053b6 <getSysClkFreq+0x3a>
        break;
800053b4:	0001                	nop
    }

    return clk_freq;
800053b6:	fec42783          	lw	a5,-20(s0)
}
800053ba:	853e                	mv	a0,a5
800053bc:	5432                	lw	s0,44(sp)
800053be:	6145                	addi	sp,sp,48
800053c0:	8082                	ret

800053c2 <getPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
800053c2:	7179                	addi	sp,sp,-48
800053c4:	d622                	sw	s0,44(sp)
800053c6:	1800                	addi	s0,sp,48
800053c8:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
800053cc:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
800053d0:	fdc42703          	lw	a4,-36(s0)
800053d4:	478d                	li	a5,3
800053d6:	02f70063          	beq	a4,a5,800053f6 <getPeriphClkFreq+0x34>
800053da:	fdc42703          	lw	a4,-36(s0)
800053de:	478d                	li	a5,3
800053e0:	00e7ee63          	bltu	a5,a4,800053fc <getPeriphClkFreq+0x3a>
800053e4:	fdc42703          	lw	a4,-36(s0)
800053e8:	4789                	li	a5,2
800053ea:	00f70863          	beq	a4,a5,800053fa <getPeriphClkFreq+0x38>
800053ee:	fdc42703          	lw	a4,-36(s0)
800053f2:	4789                	li	a5,2
800053f4:	a021                	j	800053fc <getPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetPLLDivClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLExtClkFreq();
        break;
800053f6:	0001                	nop
800053f8:	a011                	j	800053fc <getPeriphClkFreq+0x3a>
        break;
800053fa:	0001                	nop
    }

    return clk_freq;
800053fc:	fec42783          	lw	a5,-20(s0)
}
80005400:	853e                	mv	a0,a5
80005402:	5432                	lw	s0,44(sp)
80005404:	6145                	addi	sp,sp,48
80005406:	8082                	ret

80005408 <getSysPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
80005408:	7179                	addi	sp,sp,-48
8000540a:	d622                	sw	s0,44(sp)
8000540c:	1800                	addi	s0,sp,48
8000540e:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80005412:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
80005416:	fdc42703          	lw	a4,-36(s0)
8000541a:	478d                	li	a5,3
8000541c:	02f70063          	beq	a4,a5,8000543c <getSysPeriphClkFreq+0x34>
80005420:	fdc42703          	lw	a4,-36(s0)
80005424:	478d                	li	a5,3
80005426:	00e7ee63          	bltu	a5,a4,80005442 <getSysPeriphClkFreq+0x3a>
8000542a:	fdc42703          	lw	a4,-36(s0)
8000542e:	4789                	li	a5,2
80005430:	00f70863          	beq	a4,a5,80005440 <getSysPeriphClkFreq+0x38>
80005434:	fdc42703          	lw	a4,-36(s0)
80005438:	4789                	li	a5,2
8000543a:	a021                	j	80005442 <getSysPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLClkFreq();
        break;
8000543c:	0001                	nop
8000543e:	a011                	j	80005442 <getSysPeriphClkFreq+0x3a>
        break;
80005440:	0001                	nop
    }

    return clk_freq;
80005442:	fec42783          	lw	a5,-20(s0)
}
80005446:	853e                	mv	a0,a5
80005448:	5432                	lw	s0,44(sp)
8000544a:	6145                	addi	sp,sp,48
8000544c:	8082                	ret

8000544e <RCU_GetHSIClkFreq>:
/**
  * @brief        HSICLK
  * @retval  Val   
  */
uint32_t RCU_GetHSIClkFreq()
{
8000544e:	1141                	addi	sp,sp,-16
80005450:	c622                	sw	s0,12(sp)
80005452:	0800                	addi	s0,sp,16
    return HSICLK_VAL;
80005454:	000f47b7          	lui	a5,0xf4
80005458:	24078793          	addi	a5,a5,576 # f4240 <STACK_SIZE+0xf3a40>
}
8000545c:	853e                	mv	a0,a5
8000545e:	4432                	lw	s0,12(sp)
80005460:	0141                	addi	sp,sp,16
80005462:	8082                	ret

80005464 <RCU_GetHSEClkFreq>:
/**
  * @brief        HSECLK
  * @retval  Val   
  */
uint32_t RCU_GetHSEClkFreq()
{
80005464:	1141                	addi	sp,sp,-16
80005466:	c622                	sw	s0,12(sp)
80005468:	0800                	addi	s0,sp,16
    return HSECLK_VAL;
8000546a:	00f427b7          	lui	a5,0xf42
8000546e:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
}
80005472:	853e                	mv	a0,a5
80005474:	4432                	lw	s0,12(sp)
80005476:	0141                	addi	sp,sp,16
80005478:	8082                	ret

8000547a <RCU_GetLsiClkFreq1>:
/**
  * @brief        LSICLK
  * @retval  Val   
  */
uint32_t RCU_GetLsiClkFreq1()
{
8000547a:	1141                	addi	sp,sp,-16
8000547c:	c622                	sw	s0,12(sp)
8000547e:	0800                	addi	s0,sp,16
    return (uint32_t)LSICLK_VAL;
80005480:	67a1                	lui	a5,0x8
80005482:	d0078793          	addi	a5,a5,-768 # 7d00 <STACK_SIZE+0x7500>
}
80005486:	853e                	mv	a0,a5
80005488:	4432                	lw	s0,12(sp)
8000548a:	0141                	addi	sp,sp,16
8000548c:	8082                	ret

8000548e <RCU_GetSysPLL0ClkFreq1>:
/**
  * @brief        SYSPLL0CLK
  * @retval  Val   
  */
uint32_t RCU_GetSysPLL0ClkFreq1()
{
8000548e:	7179                	addi	sp,sp,-48
80005490:	d622                	sw	s0,44(sp)
80005492:	1800                	addi	s0,sp,48
    uint32_t pll_div0a, pll_div0b, pll_div1a, pll_div1b , pll_fracdiv, pll_fbdiv, pll_refdiv, pll_refclk;

    pll_div0a = READ_REG(RCU->PLLSYSCFG0_bit.PD0A)+1;
80005494:	3000e7b7          	lui	a5,0x3000e
80005498:	4bbc                	lw	a5,80(a5)
8000549a:	83b5                	srli	a5,a5,0xd
8000549c:	8b9d                	andi	a5,a5,7
8000549e:	0ff7f793          	zext.b	a5,a5
800054a2:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800054a4:	fef42623          	sw	a5,-20(s0)
    pll_div0b = READ_REG(RCU->PLLSYSCFG0_bit.PD0B)+1;
800054a8:	3000e7b7          	lui	a5,0x3000e
800054ac:	4bbc                	lw	a5,80(a5)
800054ae:	83c1                	srli	a5,a5,0x10
800054b0:	03f7f793          	andi	a5,a5,63
800054b4:	0ff7f793          	zext.b	a5,a5
800054b8:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800054ba:	fef42423          	sw	a5,-24(s0)
    pll_fbdiv = READ_REG(RCU->PLLSYSCFG2_bit.FBDIV);
800054be:	3000e7b7          	lui	a5,0x3000e
800054c2:	4fbc                	lw	a5,88(a5)
800054c4:	873e                	mv	a4,a5
800054c6:	6785                	lui	a5,0x1
800054c8:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
800054ca:	8ff9                	and	a5,a5,a4
800054cc:	07c2                	slli	a5,a5,0x10
800054ce:	83c1                	srli	a5,a5,0x10
800054d0:	fef42223          	sw	a5,-28(s0)
    pll_refdiv = READ_REG(RCU->PLLSYSCFG0_bit.REFDIV);
800054d4:	3000e7b7          	lui	a5,0x3000e
800054d8:	4bbc                	lw	a5,80(a5)
800054da:	839d                	srli	a5,a5,0x7
800054dc:	03f7f793          	andi	a5,a5,63
800054e0:	0ff7f793          	zext.b	a5,a5
800054e4:	fef42023          	sw	a5,-32(s0)
    pll_refclk = HSECLK_VAL;
800054e8:	00f427b7          	lui	a5,0xf42
800054ec:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
800054f0:	fcf42e23          	sw	a5,-36(s0)

    return (uint32_t)((pll_refclk * pll_fbdiv) / (pll_refdiv * pll_div0a * pll_div0b));
800054f4:	fdc42703          	lw	a4,-36(s0)
800054f8:	fe442783          	lw	a5,-28(s0)
800054fc:	02f70733          	mul	a4,a4,a5
80005500:	fe042683          	lw	a3,-32(s0)
80005504:	fec42783          	lw	a5,-20(s0)
80005508:	02f686b3          	mul	a3,a3,a5
8000550c:	fe842783          	lw	a5,-24(s0)
80005510:	02f687b3          	mul	a5,a3,a5
80005514:	02f757b3          	divu	a5,a4,a5
}
80005518:	853e                	mv	a0,a5
8000551a:	5432                	lw	s0,44(sp)
8000551c:	6145                	addi	sp,sp,48
8000551e:	8082                	ret

80005520 <RCU_GetSysClkFreq>:
/**
  * @brief      SYSCLK
  * @retval  Val   
  */
uint32_t RCU_GetSysClkFreq()
{
80005520:	1101                	addi	sp,sp,-32
80005522:	ce06                	sw	ra,28(sp)
80005524:	cc22                	sw	s0,24(sp)
80005526:	1000                	addi	s0,sp,32
    RCU_SysClk_TypeDef sys_clk;

    sys_clk = RCU_SysClkStatus();
80005528:	3d2d                	jal	80005362 <RCU_SysClkStatus>
8000552a:	fea42623          	sw	a0,-20(s0)

    return getSysClkFreq(sys_clk);
8000552e:	fec42503          	lw	a0,-20(s0)
80005532:	35a9                	jal	8000537c <getSysClkFreq>
80005534:	87aa                	mv	a5,a0
}
80005536:	853e                	mv	a0,a5
80005538:	40f2                	lw	ra,28(sp)
8000553a:	4462                	lw	s0,24(sp)
8000553c:	6105                	addi	sp,sp,32
8000553e:	8082                	ret

80005540 <RCU_GetUARTClkFreq>:
  * @brief      UARTCLK
  * @param   UARTx_Num     UART
  * @retval  Val   
  */
uint32_t RCU_GetUARTClkFreq(UART_Num_TypeDef UARTx_Num)
{
80005540:	7179                	addi	sp,sp,-48
80005542:	d606                	sw	ra,44(sp)
80005544:	d422                	sw	s0,40(sp)
80005546:	1800                	addi	s0,sp,48
80005548:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef uart_clk;
    uint32_t div_val;

    uart_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.CLKSEL);
8000554c:	3000e737          	lui	a4,0x3000e
80005550:	fdc42783          	lw	a5,-36(s0)
80005554:	07f1                	addi	a5,a5,28
80005556:	078a                	slli	a5,a5,0x2
80005558:	97ba                	add	a5,a5,a4
8000555a:	439c                	lw	a5,0(a5)
8000555c:	83c1                	srli	a5,a5,0x10
8000555e:	8b8d                	andi	a5,a5,3
80005560:	0ff7f793          	zext.b	a5,a5
80005564:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVEN))
80005568:	3000e737          	lui	a4,0x3000e
8000556c:	fdc42783          	lw	a5,-36(s0)
80005570:	07f1                	addi	a5,a5,28
80005572:	078a                	slli	a5,a5,0x2
80005574:	97ba                	add	a5,a5,a4
80005576:	439c                	lw	a5,0(a5)
80005578:	83d1                	srli	a5,a5,0x14
8000557a:	8b85                	andi	a5,a5,1
8000557c:	0ff7f793          	zext.b	a5,a5
80005580:	c39d                	beqz	a5,800055a6 <RCU_GetUARTClkFreq+0x66>
        div_val = 2 * (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVN) + 1);
80005582:	3000e737          	lui	a4,0x3000e
80005586:	fdc42783          	lw	a5,-36(s0)
8000558a:	07f1                	addi	a5,a5,28
8000558c:	078a                	slli	a5,a5,0x2
8000558e:	97ba                	add	a5,a5,a4
80005590:	439c                	lw	a5,0(a5)
80005592:	83e1                	srli	a5,a5,0x18
80005594:	03f7f793          	andi	a5,a5,63
80005598:	0ff7f793          	zext.b	a5,a5
8000559c:	0785                	addi	a5,a5,1
8000559e:	0786                	slli	a5,a5,0x1
800055a0:	fef42623          	sw	a5,-20(s0)
800055a4:	a021                	j	800055ac <RCU_GetUARTClkFreq+0x6c>
    else
        div_val = 1;
800055a6:	4785                	li	a5,1
800055a8:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(uart_clk) / div_val;
800055ac:	fe842503          	lw	a0,-24(s0)
800055b0:	3d09                	jal	800053c2 <getPeriphClkFreq>
800055b2:	872a                	mv	a4,a0
800055b4:	fec42783          	lw	a5,-20(s0)
800055b8:	02f757b3          	divu	a5,a4,a5
}
800055bc:	853e                	mv	a0,a5
800055be:	50b2                	lw	ra,44(sp)
800055c0:	5422                	lw	s0,40(sp)
800055c2:	6145                	addi	sp,sp,48
800055c4:	8082                	ret

800055c6 <RCU_GetSPIClkFreq>:
  * @brief      SPICLK
  * @param   SPIx_Num     SPI
  * @retval  Val   
  */
uint32_t RCU_GetSPIClkFreq(SPI_Num_TypeDef SPIx_Num)
{
800055c6:	7179                	addi	sp,sp,-48
800055c8:	d606                	sw	ra,44(sp)
800055ca:	d422                	sw	s0,40(sp)
800055cc:	1800                	addi	s0,sp,48
800055ce:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef spi_clk;
    uint32_t div_val;

    spi_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.CLKSEL);
800055d2:	3000e737          	lui	a4,0x3000e
800055d6:	fdc42783          	lw	a5,-36(s0)
800055da:	02478793          	addi	a5,a5,36
800055de:	078a                	slli	a5,a5,0x2
800055e0:	97ba                	add	a5,a5,a4
800055e2:	43dc                	lw	a5,4(a5)
800055e4:	83c1                	srli	a5,a5,0x10
800055e6:	8b8d                	andi	a5,a5,3
800055e8:	0ff7f793          	zext.b	a5,a5
800055ec:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVEN))
800055f0:	3000e737          	lui	a4,0x3000e
800055f4:	fdc42783          	lw	a5,-36(s0)
800055f8:	02478793          	addi	a5,a5,36
800055fc:	078a                	slli	a5,a5,0x2
800055fe:	97ba                	add	a5,a5,a4
80005600:	43dc                	lw	a5,4(a5)
80005602:	83d1                	srli	a5,a5,0x14
80005604:	8b85                	andi	a5,a5,1
80005606:	0ff7f793          	zext.b	a5,a5
8000560a:	c785                	beqz	a5,80005632 <RCU_GetSPIClkFreq+0x6c>
        div_val = 2 * (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVN) + 1);
8000560c:	3000e737          	lui	a4,0x3000e
80005610:	fdc42783          	lw	a5,-36(s0)
80005614:	02478793          	addi	a5,a5,36
80005618:	078a                	slli	a5,a5,0x2
8000561a:	97ba                	add	a5,a5,a4
8000561c:	43dc                	lw	a5,4(a5)
8000561e:	83e1                	srli	a5,a5,0x18
80005620:	03f7f793          	andi	a5,a5,63
80005624:	0ff7f793          	zext.b	a5,a5
80005628:	0785                	addi	a5,a5,1
8000562a:	0786                	slli	a5,a5,0x1
8000562c:	fef42623          	sw	a5,-20(s0)
80005630:	a021                	j	80005638 <RCU_GetSPIClkFreq+0x72>
    else
        div_val = 1;
80005632:	4785                	li	a5,1
80005634:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(spi_clk) / div_val;
80005638:	fe842503          	lw	a0,-24(s0)
8000563c:	3359                	jal	800053c2 <getPeriphClkFreq>
8000563e:	872a                	mv	a4,a0
80005640:	fec42783          	lw	a5,-20(s0)
80005644:	02f757b3          	divu	a5,a4,a5
}
80005648:	853e                	mv	a0,a5
8000564a:	50b2                	lw	ra,44(sp)
8000564c:	5422                	lw	s0,40(sp)
8000564e:	6145                	addi	sp,sp,48
80005650:	8082                	ret

80005652 <RCU_GetADCSARClkFreq>:
/**
  * @brief      ADCCLK
  * @retval  Val   
  */
uint32_t RCU_GetADCSARClkFreq()
{
80005652:	1101                	addi	sp,sp,-32
80005654:	ce06                	sw	ra,28(sp)
80005656:	cc22                	sw	s0,24(sp)
80005658:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef adc_clk;
    uint32_t div_val;

    adc_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->ADCSARCLKCFG_bit.CLKSEL);
8000565a:	3000e7b7          	lui	a5,0x3000e
8000565e:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80005662:	83c1                	srli	a5,a5,0x10
80005664:	8b8d                	andi	a5,a5,3
80005666:	0ff7f793          	zext.b	a5,a5
8000566a:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->ADCSARCLKCFG_bit.DIVEN))
8000566e:	3000e7b7          	lui	a5,0x3000e
80005672:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80005676:	83d1                	srli	a5,a5,0x14
80005678:	8b85                	andi	a5,a5,1
8000567a:	0ff7f793          	zext.b	a5,a5
8000567e:	cf99                	beqz	a5,8000569c <RCU_GetADCSARClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->ADCSARCLKCFG_bit.DIVN) + 1);
80005680:	3000e7b7          	lui	a5,0x3000e
80005684:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80005688:	83e1                	srli	a5,a5,0x18
8000568a:	03f7f793          	andi	a5,a5,63
8000568e:	0ff7f793          	zext.b	a5,a5
80005692:	0785                	addi	a5,a5,1
80005694:	0786                	slli	a5,a5,0x1
80005696:	fef42623          	sw	a5,-20(s0)
8000569a:	a021                	j	800056a2 <RCU_GetADCSARClkFreq+0x50>
    else
        div_val = 1;
8000569c:	4785                	li	a5,1
8000569e:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(adc_clk) / div_val;
800056a2:	fe842503          	lw	a0,-24(s0)
800056a6:	3b31                	jal	800053c2 <getPeriphClkFreq>
800056a8:	872a                	mv	a4,a0
800056aa:	fec42783          	lw	a5,-20(s0)
800056ae:	02f757b3          	divu	a5,a4,a5
}
800056b2:	853e                	mv	a0,a5
800056b4:	40f2                	lw	ra,28(sp)
800056b6:	4462                	lw	s0,24(sp)
800056b8:	6105                	addi	sp,sp,32
800056ba:	8082                	ret

800056bc <RCU_GetWDTClkFreq>:
/**
  * @brief      WDTCLK
  * @retval  Val   
  */
uint32_t RCU_GetWDTClkFreq()
{
800056bc:	1101                	addi	sp,sp,-32
800056be:	ce06                	sw	ra,28(sp)
800056c0:	cc22                	sw	s0,24(sp)
800056c2:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef wdt_clk;
    uint32_t div_val;

    wdt_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->WDOGCLKCFG_bit.CLKSEL);
800056c4:	3000e7b7          	lui	a5,0x3000e
800056c8:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
800056cc:	83c1                	srli	a5,a5,0x10
800056ce:	8b8d                	andi	a5,a5,3
800056d0:	0ff7f793          	zext.b	a5,a5
800056d4:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->WDOGCLKCFG_bit.DIVEN))
800056d8:	3000e7b7          	lui	a5,0x3000e
800056dc:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
800056e0:	83d1                	srli	a5,a5,0x14
800056e2:	8b85                	andi	a5,a5,1
800056e4:	0ff7f793          	zext.b	a5,a5
800056e8:	cf99                	beqz	a5,80005706 <RCU_GetWDTClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->WDOGCLKCFG_bit.DIVN) + 1);
800056ea:	3000e7b7          	lui	a5,0x3000e
800056ee:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
800056f2:	83e1                	srli	a5,a5,0x18
800056f4:	03f7f793          	andi	a5,a5,63
800056f8:	0ff7f793          	zext.b	a5,a5
800056fc:	0785                	addi	a5,a5,1
800056fe:	0786                	slli	a5,a5,0x1
80005700:	fef42623          	sw	a5,-20(s0)
80005704:	a021                	j	8000570c <RCU_GetWDTClkFreq+0x50>
    else
        div_val = 1;
80005706:	4785                	li	a5,1
80005708:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(wdt_clk) / div_val;
8000570c:	fe842503          	lw	a0,-24(s0)
80005710:	39e5                	jal	80005408 <getSysPeriphClkFreq>
80005712:	872a                	mv	a4,a0
80005714:	fec42783          	lw	a5,-20(s0)
80005718:	02f757b3          	divu	a5,a4,a5
}
8000571c:	853e                	mv	a0,a5
8000571e:	40f2                	lw	ra,28(sp)
80005720:	4462                	lw	s0,24(sp)
80005722:	6105                	addi	sp,sp,32
80005724:	8082                	ret

80005726 <RCU_GetClkOutFreq>:
/**
  * @brief      CLKOUT
  * @retval  Val   
  */
uint32_t RCU_GetClkOutFreq()
{
80005726:	1101                	addi	sp,sp,-32
80005728:	ce06                	sw	ra,28(sp)
8000572a:	cc22                	sw	s0,24(sp)
8000572c:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef clkout;
    uint32_t div_val;

    clkout = (RCU_PeriphClk_TypeDef)READ_REG(RCU->CLKOUTCFG_bit.CLKSEL);
8000572e:	3000e7b7          	lui	a5,0x3000e
80005732:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80005736:	8391                	srli	a5,a5,0x4
80005738:	8b8d                	andi	a5,a5,3
8000573a:	0ff7f793          	zext.b	a5,a5
8000573e:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->CLKOUTCFG_bit.DIVEN))
80005742:	3000e7b7          	lui	a5,0x3000e
80005746:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
8000574a:	83b1                	srli	a5,a5,0xc
8000574c:	8b85                	andi	a5,a5,1
8000574e:	0ff7f793          	zext.b	a5,a5
80005752:	cf81                	beqz	a5,8000576a <RCU_GetClkOutFreq+0x44>
        div_val = 2 * (READ_REG(RCU->CLKOUTCFG_bit.DIVN) + 1);
80005754:	3000e7b7          	lui	a5,0x3000e
80005758:	0be7d783          	lhu	a5,190(a5) # 3000e0be <STACK_SIZE+0x3000d8be>
8000575c:	07c2                	slli	a5,a5,0x10
8000575e:	83c1                	srli	a5,a5,0x10
80005760:	0785                	addi	a5,a5,1
80005762:	0786                	slli	a5,a5,0x1
80005764:	fef42623          	sw	a5,-20(s0)
80005768:	a021                	j	80005770 <RCU_GetClkOutFreq+0x4a>
    else
        div_val = 1;
8000576a:	4785                	li	a5,1
8000576c:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(clkout) / div_val;
80005770:	fe842503          	lw	a0,-24(s0)
80005774:	3951                	jal	80005408 <getSysPeriphClkFreq>
80005776:	872a                	mv	a4,a0
80005778:	fec42783          	lw	a5,-20(s0)
8000577c:	02f757b3          	divu	a5,a4,a5
}
80005780:	853e                	mv	a0,a5
80005782:	40f2                	lw	ra,28(sp)
80005784:	4462                	lw	s0,24(sp)
80005786:	6105                	addi	sp,sp,32
80005788:	8082                	ret

8000578a <RCU_PLL_Init>:
  * @param      InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                            
  * @retval     Status
  */
OperationStatus RCU_PLL_Init(RCU_PLL_Init_TypeDef* InitStruct)
{
8000578a:	7179                	addi	sp,sp,-48
8000578c:	d622                	sw	s0,44(sp)
8000578e:	1800                	addi	s0,sp,48
80005790:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_PLLCLK_LOCK_TIMEOUT;
80005794:	6789                	lui	a5,0x2
80005796:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
8000579a:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
8000579e:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_RCU_PLL_REF_DIV(InitStruct->RefDiv));
    assert_param(IS_RCU_PLL_REF(InitStruct->Ref));
    assert_param(IS_RCU_PLL_DIV1(InitStruct->Div1));
    assert_param(IS_RCU_PLL_DIV2(InitStruct->Div2));

    CLEAR_BIT(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_BYP_Msk | RCU_PLLSYSCFG0_PLLEN_Msk);
800057a2:	3000e7b7          	lui	a5,0x3000e
800057a6:	4bb8                	lw	a4,80(a5)
800057a8:	3000e7b7          	lui	a5,0x3000e
800057ac:	9b61                	andi	a4,a4,-8
800057ae:	cbb8                	sw	a4,80(a5)
    MODIFY_REG(RCU->PLLSYSCFG0, (RCU_PLLSYSCFG0_REFDIV_Msk | RCU_PLLSYSCFG0_PD0A_Msk | RCU_PLLSYSCFG0_PD0B_Msk),
800057b0:	3000e7b7          	lui	a5,0x3000e
800057b4:	4bb8                	lw	a4,80(a5)
800057b6:	ffc007b7          	lui	a5,0xffc00
800057ba:	07f78793          	addi	a5,a5,127 # ffc0007f <__data_source_start+0x7fbf9b03>
800057be:	00f776b3          	and	a3,a4,a5
800057c2:	fdc42783          	lw	a5,-36(s0)
800057c6:	43dc                	lw	a5,4(a5)
800057c8:	00779713          	slli	a4,a5,0x7
800057cc:	fdc42783          	lw	a5,-36(s0)
800057d0:	4b9c                	lw	a5,16(a5)
800057d2:	07b6                	slli	a5,a5,0xd
800057d4:	8f5d                	or	a4,a4,a5
800057d6:	fdc42783          	lw	a5,-36(s0)
800057da:	4bdc                	lw	a5,20(a5)
800057dc:	07c2                	slli	a5,a5,0x10
800057de:	8f5d                	or	a4,a4,a5
800057e0:	3000e7b7          	lui	a5,0x3000e
800057e4:	8f55                	or	a4,a4,a3
800057e6:	cbb8                	sw	a4,80(a5)
               (InitStruct->RefDiv << RCU_PLLSYSCFG0_REFDIV_Pos |
                InitStruct->Div0A << RCU_PLLSYSCFG0_PD0A_Pos |
                InitStruct->Div0B << RCU_PLLSYSCFG0_PD0B_Pos));
    MODIFY_REG(RCU->PLLSYSCFG2, (RCU_PLLSYSCFG2_FBDIV_Msk),
800057e8:	3000e7b7          	lui	a5,0x3000e
800057ec:	4fb8                	lw	a4,88(a5)
800057ee:	77fd                	lui	a5,0xfffff
800057f0:	00f776b3          	and	a3,a4,a5
800057f4:	fdc42783          	lw	a5,-36(s0)
800057f8:	4798                	lw	a4,8(a5)
800057fa:	3000e7b7          	lui	a5,0x3000e
800057fe:	8f55                	or	a4,a4,a3
80005800:	cfb8                	sw	a4,88(a5)
               (InitStruct->FbDiv << RCU_PLLSYSCFG2_FBDIV_Pos));

    //RCU_PLL_OutCmd(ENABLE);
    while (timeout) {
80005802:	0001                	nop
80005804:	fe842783          	lw	a5,-24(s0)
80005808:	fff5                	bnez	a5,80005804 <RCU_PLL_Init+0x7a>
        //     break;
        // } else {
        //     timeout--;
        // }
    }
    if (!timeout) {
8000580a:	fe842783          	lw	a5,-24(s0)
8000580e:	e781                	bnez	a5,80005816 <RCU_PLL_Init+0x8c>
        status = ERROR;
80005810:	4785                	li	a5,1
80005812:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80005816:	fec42783          	lw	a5,-20(s0)
}
8000581a:	853e                	mv	a0,a5
8000581c:	5432                	lw	s0,44(sp)
8000581e:	6145                	addi	sp,sp,48
80005820:	8082                	ret

80005822 <RCU_PLL_StructInit>:
  * @param   InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                        
  * @retval  void
  */
void RCU_PLL_StructInit(RCU_PLL_Init_TypeDef* InitStruct)
{
80005822:	1101                	addi	sp,sp,-32
80005824:	ce22                	sw	s0,28(sp)
80005826:	1000                	addi	s0,sp,32
80005828:	fea42623          	sw	a0,-20(s0)
    InitStruct->FbDiv = 16;
8000582c:	fec42783          	lw	a5,-20(s0)
80005830:	4741                	li	a4,16
80005832:	c798                	sw	a4,8(a5)
    InitStruct->RefDiv = 1;
80005834:	fec42783          	lw	a5,-20(s0)
80005838:	4705                	li	a4,1
8000583a:	c3d8                	sw	a4,4(a5)
    InitStruct->Div0A = 1;
8000583c:	fec42783          	lw	a5,-20(s0)
80005840:	4705                	li	a4,1
80005842:	cb98                	sw	a4,16(a5)
    InitStruct->Div0B = 1;
80005844:	fec42783          	lw	a5,-20(s0)
80005848:	4705                	li	a4,1
8000584a:	cbd8                	sw	a4,20(a5)
    InitStruct->Div1A = 1;
8000584c:	fec42783          	lw	a5,-20(s0)
80005850:	4705                	li	a4,1
80005852:	cf98                	sw	a4,24(a5)
    InitStruct->Div1B = 1;
80005854:	fec42783          	lw	a5,-20(s0)
80005858:	4705                	li	a4,1
8000585a:	cfd8                	sw	a4,28(a5)
}
8000585c:	0001                	nop
8000585e:	4472                	lw	s0,28(sp)
80005860:	6105                	addi	sp,sp,32
80005862:	8082                	ret

80005864 <RCU_PLL_DeInit>:
/**
  * @brief      PLL   
  * @retval  void
  */
void RCU_PLL_DeInit()
{
80005864:	1141                	addi	sp,sp,-16
80005866:	c622                	sw	s0,12(sp)
80005868:	0800                	addi	s0,sp,16
    //RCU_PLL_OutCmd(DISABLE);
    WRITE_REG(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_RST_VAL);
8000586a:	3000e7b7          	lui	a5,0x3000e
8000586e:	34111737          	lui	a4,0x34111
80005872:	10170713          	addi	a4,a4,257 # 34111101 <STACK_SIZE+0x34110901>
80005876:	cbb8                	sw	a4,80(a5)
}
80005878:	0001                	nop
8000587a:	4432                	lw	s0,12(sp)
8000587c:	0141                	addi	sp,sp,16
8000587e:	8082                	ret

80005880 <RCU_SysClkChangeCmd>:
  * @brief        
  * @param   SysClk   
  * @retval  void
  */
OperationStatus RCU_SysClkChangeCmd(RCU_SysClk_TypeDef SysClk)
{
80005880:	7179                	addi	sp,sp,-48
80005882:	d606                	sw	ra,44(sp)
80005884:	d422                	sw	s0,40(sp)
80005886:	1800                	addi	s0,sp,48
80005888:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_SYSCLK_CHANGE_TIMEOUT;
8000588c:	6789                	lui	a5,0x2
8000588e:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80005892:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80005896:	fe042623          	sw	zero,-20(s0)

    assert_param(IS_RCU_SYS_CLK(SysClk));

    RCU_SysClkConfig(SysClk);
8000589a:	fdc42503          	lw	a0,-36(s0)
8000589e:	3c69                	jal	80005338 <RCU_SysClkConfig>

    while (timeout) {
800058a0:	0001                	nop
800058a2:	fe842783          	lw	a5,-24(s0)
800058a6:	fff5                	bnez	a5,800058a2 <RCU_SysClkChangeCmd+0x22>
        //} else {
        //    break;
       // }
    }

    if (!timeout) {
800058a8:	fe842783          	lw	a5,-24(s0)
800058ac:	e781                	bnez	a5,800058b4 <RCU_SysClkChangeCmd+0x34>
        status = ERROR;
800058ae:	4785                	li	a5,1
800058b0:	fef42623          	sw	a5,-20(s0)
    }

    return status;
800058b4:	fec42783          	lw	a5,-20(s0)
}
800058b8:	853e                	mv	a0,a5
800058ba:	50b2                	lw	ra,44(sp)
800058bc:	5422                	lw	s0,40(sp)
800058be:	6145                	addi	sp,sp,48
800058c0:	8082                	ret

800058c2 <RCU_SPIRstCmd>:
{
800058c2:	1101                	addi	sp,sp,-32
800058c4:	ce22                	sw	s0,28(sp)
800058c6:	1000                	addi	s0,sp,32
800058c8:	fea42623          	sw	a0,-20(s0)
800058cc:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.RSTDIS, State);
800058d0:	3000e6b7          	lui	a3,0x3000e
800058d4:	fe842783          	lw	a5,-24(s0)
800058d8:	8b85                	andi	a5,a5,1
800058da:	0ff7f713          	zext.b	a4,a5
800058de:	fec42783          	lw	a5,-20(s0)
800058e2:	02478793          	addi	a5,a5,36
800058e6:	078a                	slli	a5,a5,0x2
800058e8:	97b6                	add	a5,a5,a3
800058ea:	8b05                	andi	a4,a4,1
800058ec:	0722                	slli	a4,a4,0x8
800058ee:	43d4                	lw	a3,4(a5)
800058f0:	eff6f693          	andi	a3,a3,-257
800058f4:	8f55                	or	a4,a4,a3
800058f6:	c3d8                	sw	a4,4(a5)
}
800058f8:	0001                	nop
800058fa:	4472                	lw	s0,28(sp)
800058fc:	6105                	addi	sp,sp,32
800058fe:	8082                	ret

80005900 <SPI_DataWidthConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void SPI_DataWidthConfig(SPI_TypeDef* SPIx, SPI_DataWidth_TypeDef DataWidth)
{
80005900:	1101                	addi	sp,sp,-32
80005902:	ce22                	sw	s0,28(sp)
80005904:	1000                	addi	s0,sp,32
80005906:	fea42623          	sw	a0,-20(s0)
8000590a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_DATA_WIDTH(DataWidth));

    WRITE_REG(SPIx->CR0_bit.DSS, DataWidth);
8000590e:	fe842783          	lw	a5,-24(s0)
80005912:	8bbd                	andi	a5,a5,15
80005914:	0ff7f713          	zext.b	a4,a5
80005918:	fec42783          	lw	a5,-20(s0)
8000591c:	8b3d                	andi	a4,a4,15
8000591e:	0007d683          	lhu	a3,0(a5)
80005922:	9ac1                	andi	a3,a3,-16
80005924:	8f55                	or	a4,a4,a3
80005926:	00e79023          	sh	a4,0(a5)
}
8000592a:	0001                	nop
8000592c:	4472                	lw	s0,28(sp)
8000592e:	6105                	addi	sp,sp,32
80005930:	8082                	ret

80005932 <SPI_ModeConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void SPI_ModeConfig(SPI_TypeDef* SPIx, SPI_Mode_TypeDef Mode)
{
80005932:	1101                	addi	sp,sp,-32
80005934:	ce22                	sw	s0,28(sp)
80005936:	1000                	addi	s0,sp,32
80005938:	fea42623          	sw	a0,-20(s0)
8000593c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_MODE(Mode));

    WRITE_REG(SPIx->CR1_bit.MS, Mode);
80005940:	fe842783          	lw	a5,-24(s0)
80005944:	8b85                	andi	a5,a5,1
80005946:	0ff7f713          	zext.b	a4,a5
8000594a:	fec42783          	lw	a5,-20(s0)
8000594e:	8b05                	andi	a4,a4,1
80005950:	070a                	slli	a4,a4,0x2
80005952:	0047d683          	lhu	a3,4(a5)
80005956:	9aed                	andi	a3,a3,-5
80005958:	8f55                	or	a4,a4,a3
8000595a:	00e79223          	sh	a4,4(a5)
}
8000595e:	0001                	nop
80005960:	4472                	lw	s0,28(sp)
80005962:	6105                	addi	sp,sp,32
80005964:	8082                	ret

80005966 <SPI_FrameFormatConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   FrameFormat   
  * @retval  void
  */
__STATIC_INLINE void SPI_FrameFormatConfig(SPI_TypeDef* SPIx, SPI_FrameFormat_TypeDef FrameFormat)
{
80005966:	1101                	addi	sp,sp,-32
80005968:	ce22                	sw	s0,28(sp)
8000596a:	1000                	addi	s0,sp,32
8000596c:	fea42623          	sw	a0,-20(s0)
80005970:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_FRAME_FORMAT(FrameFormat));

    WRITE_REG(SPIx->CR0_bit.FRF, FrameFormat);
80005974:	fe842783          	lw	a5,-24(s0)
80005978:	8b8d                	andi	a5,a5,3
8000597a:	0ff7f713          	zext.b	a4,a5
8000597e:	fec42783          	lw	a5,-20(s0)
80005982:	8b0d                	andi	a4,a4,3
80005984:	0712                	slli	a4,a4,0x4
80005986:	0007d683          	lhu	a3,0(a5)
8000598a:	fcf6f693          	andi	a3,a3,-49
8000598e:	8f55                	or	a4,a4,a3
80005990:	00e79023          	sh	a4,0(a5)
}
80005994:	0001                	nop
80005996:	4472                	lw	s0,28(sp)
80005998:	6105                	addi	sp,sp,32
8000599a:	8082                	ret

8000599c <SPI_SCKDivConfig>:
                                 : 2-254.

  * @retval  void
  */
__STATIC_INLINE void SPI_SCKDivConfig(SPI_TypeDef* SPIx, uint32_t SCKDiv, uint32_t SCKDivExtra)
{
8000599c:	1101                	addi	sp,sp,-32
8000599e:	ce22                	sw	s0,28(sp)
800059a0:	1000                	addi	s0,sp,32
800059a2:	fea42623          	sw	a0,-20(s0)
800059a6:	feb42423          	sw	a1,-24(s0)
800059aa:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_SCK_DIV(SCKDiv));
    assert_param(IS_SPI_SCK_DIV_EXTRA(SCKDivExtra));

    WRITE_REG(SPIx->CR0_bit.SCR, SCKDiv);
800059ae:	fe842783          	lw	a5,-24(s0)
800059b2:	0ff7f713          	zext.b	a4,a5
800059b6:	fec42783          	lw	a5,-20(s0)
800059ba:	00e780a3          	sb	a4,1(a5)
    WRITE_REG(SPIx->CPSR, SCKDivExtra);
800059be:	fec42783          	lw	a5,-20(s0)
800059c2:	fe442703          	lw	a4,-28(s0)
800059c6:	cb98                	sw	a4,16(a5)
}
800059c8:	0001                	nop
800059ca:	4472                	lw	s0,28(sp)
800059cc:	6105                	addi	sp,sp,32
800059ce:	8082                	ret

800059d0 <SPI_DeInit>:
  * @brief      SPI   
  * @param   SPIx    SPI,  x=0|1
  * @retval  void
  */
void SPI_DeInit(SPI_TypeDef* SPIx)
{
800059d0:	7179                	addi	sp,sp,-48
800059d2:	d606                	sw	ra,44(sp)
800059d4:	d422                	sw	s0,40(sp)
800059d6:	1800                	addi	s0,sp,48
800059d8:	fca42e23          	sw	a0,-36(s0)
    SPI_Num_TypeDef SPIx_Num;
    assert_param(IS_SPI_PERIPH(SPIx));

    if (SPIx == SPI0) {
800059dc:	fdc42703          	lw	a4,-36(s0)
800059e0:	200507b7          	lui	a5,0x20050
800059e4:	00f71563          	bne	a4,a5,800059ee <SPI_DeInit+0x1e>
        SPIx_Num = SPI0_Num;
800059e8:	fe042623          	sw	zero,-20(s0)
800059ec:	a811                	j	80005a00 <SPI_DeInit+0x30>
    } else if (SPIx == SPI1) {
800059ee:	fdc42703          	lw	a4,-36(s0)
800059f2:	200607b7          	lui	a5,0x20060
800059f6:	00f71563          	bne	a4,a5,80005a00 <SPI_DeInit+0x30>
        SPIx_Num = SPI1_Num;
800059fa:	4785                	li	a5,1
800059fc:	fef42623          	sw	a5,-20(s0)
    }

    RCU_SPIRstCmd(SPIx_Num, DISABLE);
80005a00:	4581                	li	a1,0
80005a02:	fec42503          	lw	a0,-20(s0)
80005a06:	3d75                	jal	800058c2 <RCU_SPIRstCmd>
    RCU_SPIRstCmd(SPIx_Num, ENABLE);
80005a08:	4585                	li	a1,1
80005a0a:	fec42503          	lw	a0,-20(s0)
80005a0e:	3d55                	jal	800058c2 <RCU_SPIRstCmd>
}
80005a10:	0001                	nop
80005a12:	50b2                	lw	ra,44(sp)
80005a14:	5422                	lw	s0,40(sp)
80005a16:	6145                	addi	sp,sp,48
80005a18:	8082                	ret

80005a1a <SPI_Init>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_Init_TypeDef* InitStruct)
{
80005a1a:	1101                	addi	sp,sp,-32
80005a1c:	ce06                	sw	ra,28(sp)
80005a1e:	cc22                	sw	s0,24(sp)
80005a20:	1000                	addi	s0,sp,32
80005a22:	fea42623          	sw	a0,-20(s0)
80005a26:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));

    SPI_SCKDivConfig(SPIx, InitStruct->SCKDiv, InitStruct->SCKDivExtra);
80005a2a:	fe842783          	lw	a5,-24(s0)
80005a2e:	47d8                	lw	a4,12(a5)
80005a30:	fe842783          	lw	a5,-24(s0)
80005a34:	4b9c                	lw	a5,16(a5)
80005a36:	863e                	mv	a2,a5
80005a38:	85ba                	mv	a1,a4
80005a3a:	fec42503          	lw	a0,-20(s0)
80005a3e:	3fb9                	jal	8000599c <SPI_SCKDivConfig>
    SPI_DataWidthConfig(SPIx, InitStruct->DataWidth);
80005a40:	fe842783          	lw	a5,-24(s0)
80005a44:	479c                	lw	a5,8(a5)
80005a46:	85be                	mv	a1,a5
80005a48:	fec42503          	lw	a0,-20(s0)
80005a4c:	3d55                	jal	80005900 <SPI_DataWidthConfig>
    SPI_FrameFormatConfig(SPIx, InitStruct->FrameFormat);
80005a4e:	fe842783          	lw	a5,-24(s0)
80005a52:	43dc                	lw	a5,4(a5)
80005a54:	85be                	mv	a1,a5
80005a56:	fec42503          	lw	a0,-20(s0)
80005a5a:	3731                	jal	80005966 <SPI_FrameFormatConfig>
    SPI_ModeConfig(SPIx, InitStruct->Mode);
80005a5c:	fe842783          	lw	a5,-24(s0)
80005a60:	439c                	lw	a5,0(a5)
80005a62:	85be                	mv	a1,a5
80005a64:	fec42503          	lw	a0,-20(s0)
80005a68:	35e9                	jal	80005932 <SPI_ModeConfig>
}
80005a6a:	0001                	nop
80005a6c:	40f2                	lw	ra,28(sp)
80005a6e:	4462                	lw	s0,24(sp)
80005a70:	6105                	addi	sp,sp,32
80005a72:	8082                	ret

80005a74 <SPI_StructInit>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void SPI_StructInit(SPI_Init_TypeDef* InitStruct)
{
80005a74:	1101                	addi	sp,sp,-32
80005a76:	ce22                	sw	s0,28(sp)
80005a78:	1000                	addi	s0,sp,32
80005a7a:	fea42623          	sw	a0,-20(s0)
    InitStruct->SCKDiv = 0;
80005a7e:	fec42783          	lw	a5,-20(s0)
80005a82:	0007a623          	sw	zero,12(a5) # 2006000c <STACK_SIZE+0x2005f80c>
    InitStruct->SCKDivExtra = 2;
80005a86:	fec42783          	lw	a5,-20(s0)
80005a8a:	4709                	li	a4,2
80005a8c:	cb98                	sw	a4,16(a5)
    InitStruct->DataWidth = SPI_DataWidth_8;
80005a8e:	fec42783          	lw	a5,-20(s0)
80005a92:	471d                	li	a4,7
80005a94:	c798                	sw	a4,8(a5)
    InitStruct->FrameFormat = SPI_FrameFormat_SPI;
80005a96:	fec42783          	lw	a5,-20(s0)
80005a9a:	0007a223          	sw	zero,4(a5)
    InitStruct->Mode = SPI_Mode_Master;
80005a9e:	fec42783          	lw	a5,-20(s0)
80005aa2:	0007a023          	sw	zero,0(a5)
}
80005aa6:	0001                	nop
80005aa8:	4472                	lw	s0,28(sp)
80005aaa:	6105                	addi	sp,sp,32
80005aac:	8082                	ret

80005aae <RCU_APBClkCmd>:
{
80005aae:	1101                	addi	sp,sp,-32
80005ab0:	ce22                	sw	s0,28(sp)
80005ab2:	1000                	addi	s0,sp,32
80005ab4:	fea42623          	sw	a0,-20(s0)
80005ab8:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
80005abc:	3000e7b7          	lui	a5,0x3000e
80005ac0:	4798                	lw	a4,8(a5)
80005ac2:	fec42783          	lw	a5,-20(s0)
80005ac6:	fff7c793          	not	a5,a5
80005aca:	00f776b3          	and	a3,a4,a5
80005ace:	fe842783          	lw	a5,-24(s0)
80005ad2:	c781                	beqz	a5,80005ada <RCU_APBClkCmd+0x2c>
80005ad4:	fec42783          	lw	a5,-20(s0)
80005ad8:	a011                	j	80005adc <RCU_APBClkCmd+0x2e>
80005ada:	4781                	li	a5,0
80005adc:	3000e737          	lui	a4,0x3000e
80005ae0:	8fd5                	or	a5,a5,a3
80005ae2:	c71c                	sw	a5,8(a4)
}
80005ae4:	0001                	nop
80005ae6:	4472                	lw	s0,28(sp)
80005ae8:	6105                	addi	sp,sp,32
80005aea:	8082                	ret

80005aec <RCU_APBRstCmd>:
{
80005aec:	1101                	addi	sp,sp,-32
80005aee:	ce22                	sw	s0,28(sp)
80005af0:	1000                	addi	s0,sp,32
80005af2:	fea42623          	sw	a0,-20(s0)
80005af6:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
80005afa:	3000e7b7          	lui	a5,0x3000e
80005afe:	4f98                	lw	a4,24(a5)
80005b00:	fec42783          	lw	a5,-20(s0)
80005b04:	fff7c793          	not	a5,a5
80005b08:	00f776b3          	and	a3,a4,a5
80005b0c:	fe842783          	lw	a5,-24(s0)
80005b10:	c781                	beqz	a5,80005b18 <RCU_APBRstCmd+0x2c>
80005b12:	fec42783          	lw	a5,-20(s0)
80005b16:	a011                	j	80005b1a <RCU_APBRstCmd+0x2e>
80005b18:	4781                	li	a5,0
80005b1a:	3000e737          	lui	a4,0x3000e
80005b1e:	8fd5                	or	a5,a5,a3
80005b20:	cf1c                	sw	a5,24(a4)
}
80005b22:	0001                	nop
80005b24:	4472                	lw	s0,28(sp)
80005b26:	6105                	addi	sp,sp,32
80005b28:	8082                	ret

80005b2a <TRNG_StartCmd>:
  * @brief    
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_StartCmd(FunctionalState state)
{
80005b2a:	1101                	addi	sp,sp,-32
80005b2c:	ce22                	sw	s0,28(sp)
80005b2e:	1000                	addi	s0,sp,32
80005b30:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_START_Msk, state << TRNG_CR_START_Pos);
80005b34:	300047b7          	lui	a5,0x30004
80005b38:	439c                	lw	a5,0(a5)
80005b3a:	ffe7f693          	andi	a3,a5,-2
80005b3e:	300047b7          	lui	a5,0x30004
80005b42:	fec42703          	lw	a4,-20(s0)
80005b46:	8f55                	or	a4,a4,a3
80005b48:	c398                	sw	a4,0(a5)
}
80005b4a:	0001                	nop
80005b4c:	4472                	lw	s0,28(sp)
80005b4e:	6105                	addi	sp,sp,32
80005b50:	8082                	ret

80005b52 <TRNG_PseudorandomGeneratorCmd>:
  * @brief        
  * @param   state   0 -    , 1 -  
  * @retval  void
  */
__STATIC_INLINE void TRNG_PseudorandomGeneratorCmd(FunctionalState state)
{
80005b52:	1101                	addi	sp,sp,-32
80005b54:	ce22                	sw	s0,28(sp)
80005b56:	1000                	addi	s0,sp,32
80005b58:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_LFSR_Msk, state << TRNG_CR_LFSR_Pos);
80005b5c:	300047b7          	lui	a5,0x30004
80005b60:	439c                	lw	a5,0(a5)
80005b62:	ffd7f693          	andi	a3,a5,-3
80005b66:	fec42783          	lw	a5,-20(s0)
80005b6a:	00179713          	slli	a4,a5,0x1
80005b6e:	300047b7          	lui	a5,0x30004
80005b72:	8f55                	or	a4,a4,a3
80005b74:	c398                	sw	a4,0(a5)
}
80005b76:	0001                	nop
80005b78:	4472                	lw	s0,28(sp)
80005b7a:	6105                	addi	sp,sp,32
80005b7c:	8082                	ret

80005b7e <TRNG_BypassHandlerCmd>:
  * @brief     
  * @param   state     0 -   , 1 -   
  * @retval  void
  */
__STATIC_INLINE void TRNG_BypassHandlerCmd(FunctionalState state)
{
80005b7e:	1101                	addi	sp,sp,-32
80005b80:	ce22                	sw	s0,28(sp)
80005b82:	1000                	addi	s0,sp,32
80005b84:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_CONDBYPASS_Msk, state << TRNG_CR_CONDBYPASS_Pos);
80005b88:	300047b7          	lui	a5,0x30004
80005b8c:	439c                	lw	a5,0(a5)
80005b8e:	ff77f693          	andi	a3,a5,-9
80005b92:	fec42783          	lw	a5,-20(s0)
80005b96:	00379713          	slli	a4,a5,0x3
80005b9a:	300047b7          	lui	a5,0x30004
80005b9e:	8f55                	or	a4,a4,a3
80005ba0:	c398                	sw	a4,0(a5)
}
80005ba2:	0001                	nop
80005ba4:	4472                	lw	s0,28(sp)
80005ba6:	6105                	addi	sp,sp,32
80005ba8:	8082                	ret

80005baa <TRNG_SwResetCmd>:
  * 		     !
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_SwResetCmd(FunctionalState state)
{
80005baa:	1101                	addi	sp,sp,-32
80005bac:	ce22                	sw	s0,28(sp)
80005bae:	1000                	addi	s0,sp,32
80005bb0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_SOFTRST_Msk, state << TRNG_CR_SOFTRST_Pos);
80005bb4:	300047b7          	lui	a5,0x30004
80005bb8:	439c                	lw	a5,0(a5)
80005bba:	eff7f693          	andi	a3,a5,-257
80005bbe:	fec42783          	lw	a5,-20(s0)
80005bc2:	00879713          	slli	a4,a5,0x8
80005bc6:	300047b7          	lui	a5,0x30004
80005bca:	8f55                	or	a4,a4,a3
80005bcc:	c398                	sw	a4,0(a5)
}
80005bce:	0001                	nop
80005bd0:	4472                	lw	s0,28(sp)
80005bd2:	6105                	addi	sp,sp,32
80005bd4:	8082                	ret

80005bd6 <TRNG_ForceGeneratorCmd>:
  * @brief     ,  FIFO 
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void TRNG_ForceGeneratorCmd(FunctionalState state)
{
80005bd6:	1101                	addi	sp,sp,-32
80005bd8:	ce22                	sw	s0,28(sp)
80005bda:	1000                	addi	s0,sp,32
80005bdc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FORCEROS_Msk, state << TRNG_CR_FORCEROS_Pos);
80005be0:	300047b7          	lui	a5,0x30004
80005be4:	4398                	lw	a4,0(a5)
80005be6:	77fd                	lui	a5,0xfffff
80005be8:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__data_source_start+0x7fff9283>
80005bec:	00f776b3          	and	a3,a4,a5
80005bf0:	fec42783          	lw	a5,-20(s0)
80005bf4:	00b79713          	slli	a4,a5,0xb
80005bf8:	300047b7          	lui	a5,0x30004
80005bfc:	8f55                	or	a4,a4,a3
80005bfe:	c398                	sw	a4,0(a5)
}
80005c00:	0001                	nop
80005c02:	4472                	lw	s0,28(sp)
80005c04:	6105                	addi	sp,sp,32
80005c06:	8082                	ret

80005c08 <TRNG_SetBlockAmountForHandler>:
  * @param   countBlock     
  * 		    
  * @retval  void
  */
__STATIC_INLINE void TRNG_SetBlockAmountForHandler(uint32_t countBlock)
{
80005c08:	1101                	addi	sp,sp,-32
80005c0a:	ce22                	sw	s0,28(sp)
80005c0c:	1000                	addi	s0,sp,32
80005c0e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_COUNTBLOCK(countBlock));

	MODIFY_REG(TRNG->CR, TRNG_CR_COUNTBLOCK_Msk, countBlock << TRNG_CR_COUNTBLOCK_Pos);
80005c12:	300047b7          	lui	a5,0x30004
80005c16:	4398                	lw	a4,0(a5)
80005c18:	fff107b7          	lui	a5,0xfff10
80005c1c:	17fd                	addi	a5,a5,-1 # fff0ffff <__data_source_start+0x7ff09a83>
80005c1e:	00f776b3          	and	a3,a4,a5
80005c22:	fec42783          	lw	a5,-20(s0)
80005c26:	01079713          	slli	a4,a5,0x10
80005c2a:	300047b7          	lui	a5,0x30004
80005c2e:	8f55                	or	a4,a4,a3
80005c30:	c398                	sw	a4,0(a5)
}
80005c32:	0001                	nop
80005c34:	4472                	lw	s0,28(sp)
80005c36:	6105                	addi	sp,sp,32
80005c38:	8082                	ret

80005c3a <TRNG_FIFOfillOnStartCmd>:
  * @brief       FIFO   
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_FIFOfillOnStartCmd(FunctionalState state)
{
80005c3a:	1101                	addi	sp,sp,-32
80005c3c:	ce22                	sw	s0,28(sp)
80005c3e:	1000                	addi	s0,sp,32
80005c40:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FIFOFILLST_Msk, state << TRNG_CR_FIFOFILLST_Pos);
80005c44:	300047b7          	lui	a5,0x30004
80005c48:	4398                	lw	a4,0(a5)
80005c4a:	fff007b7          	lui	a5,0xfff00
80005c4e:	17fd                	addi	a5,a5,-1 # ffefffff <__data_source_start+0x7fef9a83>
80005c50:	00f776b3          	and	a3,a4,a5
80005c54:	fec42783          	lw	a5,-20(s0)
80005c58:	01479713          	slli	a4,a5,0x14
80005c5c:	300047b7          	lui	a5,0x30004
80005c60:	8f55                	or	a4,a4,a3
80005c62:	c398                	sw	a4,0(a5)
}
80005c64:	0001                	nop
80005c66:	4472                	lw	s0,28(sp)
80005c68:	6105                	addi	sp,sp,32
80005c6a:	8082                	ret

80005c6c <TRNG_BlendMethodConfig>:
  * @brief     
  * @param   method  
  * @retval  void
  */
__STATIC_INLINE void TRNG_BlendMethodConfig(TRNG_BLENDMETHOD_TypeDef method)
{
80005c6c:	1101                	addi	sp,sp,-32
80005c6e:	ce22                	sw	s0,28(sp)
80005c70:	1000                	addi	s0,sp,32
80005c72:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_BLENDMETHOD(method));

	MODIFY_REG(TRNG->CR, TRNG_CR_BLENDMETHOD_Msk, method << TRNG_CR_BLENDMETHOD_Pos);
80005c76:	300047b7          	lui	a5,0x30004
80005c7a:	4398                	lw	a4,0(a5)
80005c7c:	400007b7          	lui	a5,0x40000
80005c80:	17fd                	addi	a5,a5,-1 # 3fffffff <STACK_SIZE+0x3ffff7ff>
80005c82:	00f776b3          	and	a3,a4,a5
80005c86:	fec42783          	lw	a5,-20(s0)
80005c8a:	01e79713          	slli	a4,a5,0x1e
80005c8e:	300047b7          	lui	a5,0x30004
80005c92:	8f55                	or	a4,a4,a3
80005c94:	c398                	sw	a4,0(a5)
}
80005c96:	0001                	nop
80005c98:	4472                	lw	s0,28(sp)
80005c9a:	6105                	addi	sp,sp,32
80005c9c:	8082                	ret

80005c9e <TRNG_GetFIFOlength>:
/**
  * @brief      32-    FIFO
  * @retval  length   32-    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOlength()
{
80005c9e:	1141                	addi	sp,sp,-16
80005ca0:	c622                	sw	s0,12(sp)
80005ca2:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFOLEV);
80005ca4:	300047b7          	lui	a5,0x30004
80005ca8:	43dc                	lw	a5,4(a5)
}
80005caa:	853e                	mv	a0,a5
80005cac:	4432                	lw	s0,12(sp)
80005cae:	0141                	addi	sp,sp,16
80005cb0:	8082                	ret

80005cb2 <TRNG_GetFIFOValue>:
/**
  * @brief      FIFO 
  * @retval  Val    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOValue()
{
80005cb2:	1141                	addi	sp,sp,-16
80005cb4:	c622                	sw	s0,12(sp)
80005cb6:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFO[0].FIFO);
80005cb8:	300047b7          	lui	a5,0x30004
80005cbc:	0807a783          	lw	a5,128(a5) # 30004080 <STACK_SIZE+0x30003880>
}
80005cc0:	853e                	mv	a0,a5
80005cc2:	4432                	lw	s0,12(sp)
80005cc4:	0141                	addi	sp,sp,16
80005cc6:	8082                	ret

80005cc8 <TRNG_DeInit>:
/**
  * @brief      TRNG   
  * @retval  void
  */
void TRNG_DeInit()
{
80005cc8:	1141                	addi	sp,sp,-16
80005cca:	c606                	sw	ra,12(sp)
80005ccc:	c422                	sw	s0,8(sp)
80005cce:	0800                	addi	s0,sp,16
	TRNG_SwResetCmd(ENABLE);
80005cd0:	4505                	li	a0,1
80005cd2:	3de1                	jal	80005baa <TRNG_SwResetCmd>

    RCU_APBRstCmd(RCU_APBRst_TRNG, DISABLE);
80005cd4:	4581                	li	a1,0
80005cd6:	4541                	li	a0,16
80005cd8:	3d11                	jal	80005aec <RCU_APBRstCmd>
    RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
80005cda:	4585                	li	a1,1
80005cdc:	4541                	li	a0,16
80005cde:	3539                	jal	80005aec <RCU_APBRstCmd>

    TRNG_SwResetCmd(DISABLE);
80005ce0:	4501                	li	a0,0
80005ce2:	35e1                	jal	80005baa <TRNG_SwResetCmd>
}
80005ce4:	0001                	nop
80005ce6:	40b2                	lw	ra,12(sp)
80005ce8:	4422                	lw	s0,8(sp)
80005cea:	0141                	addi	sp,sp,16
80005cec:	8082                	ret

80005cee <TRNG_Init>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                         
  * @retval  void
  */
void TRNG_Init(TRNG_Init_TypeDef* InitStruct)
{
80005cee:	1101                	addi	sp,sp,-32
80005cf0:	ce06                	sw	ra,28(sp)
80005cf2:	cc22                	sw	s0,24(sp)
80005cf4:	1000                	addi	s0,sp,32
80005cf6:	fea42623          	sw	a0,-20(s0)
	TRNG_PseudorandomGeneratorCmd(InitStruct->PseudoRandomEnable);
80005cfa:	fec42783          	lw	a5,-20(s0)
80005cfe:	439c                	lw	a5,0(a5)
80005d00:	853e                	mv	a0,a5
80005d02:	3d81                	jal	80005b52 <TRNG_PseudorandomGeneratorCmd>
//	TRNG_TestSourceCmd(InitStruct->TestSourceEnable);
	TRNG_BypassHandlerCmd(InitStruct->BypassHandler);
80005d04:	fec42783          	lw	a5,-20(s0)
80005d08:	43dc                	lw	a5,4(a5)
80005d0a:	853e                	mv	a0,a5
80005d0c:	3d8d                	jal	80005b7e <TRNG_BypassHandlerCmd>
//	TRNG_ITTestFailCmd(InitStruct->ITOnAnyTestFail);
//	TRNG_ITFIFOfullCmd(InitStruct->ITOnFIFOfull);
	TRNG_ForceGeneratorCmd(InitStruct->ForceGenerator);
80005d0e:	fec42783          	lw	a5,-20(s0)
80005d12:	479c                	lw	a5,8(a5)
80005d14:	853e                	mv	a0,a5
80005d16:	35c1                	jal	80005bd6 <TRNG_ForceGeneratorCmd>
//	TRNG_IgnoreHardwareTestsCmd(InitStruct->IgnoreHardwareTests);
	TRNG_SetBlockAmountForHandler(InitStruct->AmountBlocksForHandler);
80005d18:	fec42783          	lw	a5,-20(s0)
80005d1c:	47dc                	lw	a5,12(a5)
80005d1e:	853e                	mv	a0,a5
80005d20:	35e5                	jal	80005c08 <TRNG_SetBlockAmountForHandler>
	TRNG_FIFOfillOnStartCmd(InitStruct->FIFOfillOnStart);
80005d22:	fec42783          	lw	a5,-20(s0)
80005d26:	4b9c                	lw	a5,16(a5)
80005d28:	853e                	mv	a0,a5
80005d2a:	3f01                	jal	80005c3a <TRNG_FIFOfillOnStartCmd>
//	TRNG_RepeatTestDisableCmd(InitStruct->RepeatTestDisable);
//	TRNG_ProportionTestDisableCmd(InitStruct->ProportionTestDisable);
//	TRNG_AutoCorrelationTestDisableConfig(InitStruct->AutocorrelationTestDisable);
//	TRNG_CorrelationTestDisableConfig(InitStruct->CorrelationTestDisable);
	TRNG_BlendMethodConfig(InitStruct->BlendMethod);
80005d2c:	fec42783          	lw	a5,-20(s0)
80005d30:	4bdc                	lw	a5,20(a5)
80005d32:	853e                	mv	a0,a5
80005d34:	3f25                	jal	80005c6c <TRNG_BlendMethodConfig>
	TRNG_SwResetCmd(DISABLE);
80005d36:	4501                	li	a0,0
80005d38:	3d8d                	jal	80005baa <TRNG_SwResetCmd>
}
80005d3a:	0001                	nop
80005d3c:	40f2                	lw	ra,28(sp)
80005d3e:	4462                	lw	s0,24(sp)
80005d40:	6105                	addi	sp,sp,32
80005d42:	8082                	ret

80005d44 <TRNG_StructInit>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                        
  * @retval  void
  */
void TRNG_StructInit(TRNG_Init_TypeDef* InitStruct)
{
80005d44:	1101                	addi	sp,sp,-32
80005d46:	ce22                	sw	s0,28(sp)
80005d48:	1000                	addi	s0,sp,32
80005d4a:	fea42623          	sw	a0,-20(s0)
	InitStruct->PseudoRandomEnable = DISABLE;
80005d4e:	fec42783          	lw	a5,-20(s0)
80005d52:	0007a023          	sw	zero,0(a5)
//	InitStruct->TestSourceEnable = DISABLE;
	InitStruct->BypassHandler = DISABLE;
80005d56:	fec42783          	lw	a5,-20(s0)
80005d5a:	0007a223          	sw	zero,4(a5)
//	InitStruct->ITOnAnyTestFail = DISABLE;
//	InitStruct->ITOnFIFOfull = DISABLE;
	InitStruct->ForceGenerator = DISABLE;
80005d5e:	fec42783          	lw	a5,-20(s0)
80005d62:	0007a423          	sw	zero,8(a5)
//	InitStruct->IgnoreHardwareTests = DISABLE;
	InitStruct->AmountBlocksForHandler = 0x0;
80005d66:	fec42783          	lw	a5,-20(s0)
80005d6a:	0007a623          	sw	zero,12(a5)
	InitStruct->FIFOfillOnStart = DISABLE;
80005d6e:	fec42783          	lw	a5,-20(s0)
80005d72:	0007a823          	sw	zero,16(a5)
//	InitStruct->RepeatTestDisable = DISABLE;
//	InitStruct->ProportionTestDisable = DISABLE;
//	InitStruct->AutocorrelationTestDisable = TRNG_AUTOCORRELATIONDISABLE_Nothing;
//	InitStruct->CorrelationTestDisable = TRNG_CORRELATIONDISABLE_Nothing;
	InitStruct->BlendMethod = TRNG_BLENDMETHOD_Concatenation;
80005d76:	fec42783          	lw	a5,-20(s0)
80005d7a:	0007aa23          	sw	zero,20(a5)
	InitStruct->WarmPeriod = 0x00000200;
80005d7e:	fec42783          	lw	a5,-20(s0)
80005d82:	20000713          	li	a4,512
80005d86:	cf98                	sw	a4,24(a5)
	InitStruct->CoolPeriod = 0x00000000;
80005d88:	fec42783          	lw	a5,-20(s0)
80005d8c:	0007ae23          	sw	zero,28(a5)
	InitStruct->SamplePeriod = 0x0000001E;
80005d90:	fec42783          	lw	a5,-20(s0)
80005d94:	4779                	li	a4,30
80005d96:	d398                	sw	a4,32(a5)
}
80005d98:	0001                	nop
80005d9a:	4472                	lw	s0,28(sp)
80005d9c:	6105                	addi	sp,sp,32
80005d9e:	8082                	ret

80005da0 <TRNG_GenerateKey>:
  * @param   key   ,      keyLength
  * @param   keyLength    32- 
  * @retval  void
  */
void TRNG_GenerateKey(uint32_t *key, uint32_t keyLength)
{
80005da0:	715d                	addi	sp,sp,-80
80005da2:	c686                	sw	ra,76(sp)
80005da4:	c4a2                	sw	s0,72(sp)
80005da6:	c2a6                	sw	s1,68(sp)
80005da8:	0880                	addi	s0,sp,80
80005daa:	faa42e23          	sw	a0,-68(s0)
80005dae:	fab42c23          	sw	a1,-72(s0)
	TRNG_DeInit();
80005db2:	3f19                	jal	80005cc8 <TRNG_DeInit>
	RCU_APBClkCmd(RCU_APBClk_TRNG, ENABLE);
80005db4:	4585                	li	a1,1
80005db6:	4541                	li	a0,16
80005db8:	39dd                	jal	80005aae <RCU_APBClkCmd>
	RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
80005dba:	4585                	li	a1,1
80005dbc:	4541                	li	a0,16
80005dbe:	333d                	jal	80005aec <RCU_APBRstCmd>
	TRNG_SwResetCmd(ENABLE);
80005dc0:	4505                	li	a0,1
80005dc2:	33e5                	jal	80005baa <TRNG_SwResetCmd>
	TRNG_Init_TypeDef trngInit;
	TRNG_StructInit(&trngInit);
80005dc4:	fcc40793          	addi	a5,s0,-52
80005dc8:	853e                	mv	a0,a5
80005dca:	3fad                	jal	80005d44 <TRNG_StructInit>

	// Start filling FIFO with noise source, with conditioning, all start-up tests and wait until interrupt triggers
	trngInit.WarmPeriod       = 0x00000200; //
80005dcc:	20000793          	li	a5,512
80005dd0:	fef42223          	sw	a5,-28(s0)
	trngInit.SamplePeriod     = 0x00000020;
80005dd4:	02000793          	li	a5,32
80005dd8:	fef42623          	sw	a5,-20(s0)
	trngInit.CoolPeriod       = 0x00000000;
80005ddc:	fe042423          	sw	zero,-24(s0)
	trngInit.AmountBlocksForHandler = 0x4;
80005de0:	4791                	li	a5,4
80005de2:	fcf42c23          	sw	a5,-40(s0)
	trngInit.BypassHandler    = DISABLE;
80005de6:	fc042823          	sw	zero,-48(s0)

	TRNG_Init(&trngInit);
80005dea:	fcc40793          	addi	a5,s0,-52
80005dee:	853e                	mv	a0,a5
80005df0:	3dfd                	jal	80005cee <TRNG_Init>

	TRNG_StartCmd(ENABLE);
80005df2:	4505                	li	a0,1
80005df4:	3b1d                	jal	80005b2a <TRNG_StartCmd>

	while (TRNG_GetFIFOlength() != keyLength) {}
80005df6:	0001                	nop
80005df8:	355d                	jal	80005c9e <TRNG_GetFIFOlength>
80005dfa:	872a                	mv	a4,a0
80005dfc:	fb842783          	lw	a5,-72(s0)
80005e00:	fee79ce3          	bne	a5,a4,80005df8 <TRNG_GenerateKey+0x58>

	TRNG_StartCmd(DISABLE);
80005e04:	4501                	li	a0,0
80005e06:	3315                	jal	80005b2a <TRNG_StartCmd>

	while (keyLength--)
80005e08:	a811                	j	80005e1c <TRNG_GenerateKey+0x7c>
	{
		*key++ = TRNG_GetFIFOValue();
80005e0a:	fbc42483          	lw	s1,-68(s0)
80005e0e:	00448793          	addi	a5,s1,4
80005e12:	faf42e23          	sw	a5,-68(s0)
80005e16:	3d71                	jal	80005cb2 <TRNG_GetFIFOValue>
80005e18:	87aa                	mv	a5,a0
80005e1a:	c09c                	sw	a5,0(s1)
	while (keyLength--)
80005e1c:	fb842783          	lw	a5,-72(s0)
80005e20:	fff78713          	addi	a4,a5,-1
80005e24:	fae42c23          	sw	a4,-72(s0)
80005e28:	f3ed                	bnez	a5,80005e0a <TRNG_GenerateKey+0x6a>
	}

	TRNG_SwResetCmd(ENABLE);
80005e2a:	4505                	li	a0,1
80005e2c:	3bbd                	jal	80005baa <TRNG_SwResetCmd>
}
80005e2e:	0001                	nop
80005e30:	40b6                	lw	ra,76(sp)
80005e32:	4426                	lw	s0,72(sp)
80005e34:	4496                	lw	s1,68(sp)
80005e36:	6161                	addi	sp,sp,80
80005e38:	8082                	ret

80005e3a <RCU_UARTRstCmd>:
{
80005e3a:	1101                	addi	sp,sp,-32
80005e3c:	ce22                	sw	s0,28(sp)
80005e3e:	1000                	addi	s0,sp,32
80005e40:	fea42623          	sw	a0,-20(s0)
80005e44:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.RSTDIS, State);
80005e48:	3000e6b7          	lui	a3,0x3000e
80005e4c:	fe842783          	lw	a5,-24(s0)
80005e50:	8b85                	andi	a5,a5,1
80005e52:	0ff7f713          	zext.b	a4,a5
80005e56:	fec42783          	lw	a5,-20(s0)
80005e5a:	07f1                	addi	a5,a5,28
80005e5c:	078a                	slli	a5,a5,0x2
80005e5e:	97b6                	add	a5,a5,a3
80005e60:	8b05                	andi	a4,a4,1
80005e62:	0722                	slli	a4,a4,0x8
80005e64:	4394                	lw	a3,0(a5)
80005e66:	eff6f693          	andi	a3,a3,-257
80005e6a:	8f55                	or	a4,a4,a3
80005e6c:	c398                	sw	a4,0(a5)
}
80005e6e:	0001                	nop
80005e70:	4472                	lw	s0,28(sp)
80005e72:	6105                	addi	sp,sp,32
80005e74:	8082                	ret

80005e76 <UART_DataWidthConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void UART_DataWidthConfig(UART_TypeDef* UARTx, UART_DataWidth_TypeDef DataWidth)
{
80005e76:	1101                	addi	sp,sp,-32
80005e78:	ce22                	sw	s0,28(sp)
80005e7a:	1000                	addi	s0,sp,32
80005e7c:	fea42623          	sw	a0,-20(s0)
80005e80:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_DATA_WIDTH(DataWidth));

    WRITE_REG(UARTx->LCRH_bit.WLEN, DataWidth);
80005e84:	fe842783          	lw	a5,-24(s0)
80005e88:	8b8d                	andi	a5,a5,3
80005e8a:	0ff7f713          	zext.b	a4,a5
80005e8e:	fec42783          	lw	a5,-20(s0)
80005e92:	8b0d                	andi	a4,a4,3
80005e94:	0716                	slli	a4,a4,0x5
80005e96:	02c7c683          	lbu	a3,44(a5)
80005e9a:	f9f6f693          	andi	a3,a3,-97
80005e9e:	8f55                	or	a4,a4,a3
80005ea0:	02e78623          	sb	a4,44(a5)
}
80005ea4:	0001                	nop
80005ea6:	4472                	lw	s0,28(sp)
80005ea8:	6105                	addi	sp,sp,32
80005eaa:	8082                	ret

80005eac <UART_StopBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   StopBit   -
  * @retval  void
  */
__STATIC_INLINE void UART_StopBitConfig(UART_TypeDef* UARTx, UART_StopBit_TypeDef StopBit)
{
80005eac:	1101                	addi	sp,sp,-32
80005eae:	ce22                	sw	s0,28(sp)
80005eb0:	1000                	addi	s0,sp,32
80005eb2:	fea42623          	sw	a0,-20(s0)
80005eb6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_STOP_BIT(StopBit));

    WRITE_REG(UARTx->LCRH_bit.STP2, StopBit);
80005eba:	fe842783          	lw	a5,-24(s0)
80005ebe:	8b85                	andi	a5,a5,1
80005ec0:	0ff7f713          	zext.b	a4,a5
80005ec4:	fec42783          	lw	a5,-20(s0)
80005ec8:	8b05                	andi	a4,a4,1
80005eca:	070e                	slli	a4,a4,0x3
80005ecc:	02c7c683          	lbu	a3,44(a5)
80005ed0:	9add                	andi	a3,a3,-9
80005ed2:	8f55                	or	a4,a4,a3
80005ed4:	02e78623          	sb	a4,44(a5)
}
80005ed8:	0001                	nop
80005eda:	4472                	lw	s0,28(sp)
80005edc:	6105                	addi	sp,sp,32
80005ede:	8082                	ret

80005ee0 <UART_ParityBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   ParityBit  
  * @retval  void
  */
__STATIC_INLINE void UART_ParityBitConfig(UART_TypeDef* UARTx, UART_ParityBit_TypeDef ParityBit)
{
80005ee0:	1101                	addi	sp,sp,-32
80005ee2:	ce22                	sw	s0,28(sp)
80005ee4:	1000                	addi	s0,sp,32
80005ee6:	fea42623          	sw	a0,-20(s0)
80005eea:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_PARITY_BIT(ParityBit));

    MODIFY_REG(UARTx->LCRH, UART_LCRH_PEN_Msk | UART_LCRH_SPS_Msk | UART_LCRH_EPS_Msk, ParityBit);
80005eee:	fec42783          	lw	a5,-20(s0)
80005ef2:	57dc                	lw	a5,44(a5)
80005ef4:	f797f713          	andi	a4,a5,-135
80005ef8:	fe842783          	lw	a5,-24(s0)
80005efc:	8f5d                	or	a4,a4,a5
80005efe:	fec42783          	lw	a5,-20(s0)
80005f02:	d7d8                	sw	a4,44(a5)
}
80005f04:	0001                	nop
80005f06:	4472                	lw	s0,28(sp)
80005f08:	6105                	addi	sp,sp,32
80005f0a:	8082                	ret

80005f0c <UART_BaudDivConfig>:
  *                         0-63.  ,  IntDiv
  *                    65535,  FracDiv    0.
  * @retval  void
  */
__STATIC_INLINE void UART_BaudDivConfig(UART_TypeDef* UARTx, uint32_t IntDiv, uint32_t FracDiv)
{
80005f0c:	1101                	addi	sp,sp,-32
80005f0e:	ce22                	sw	s0,28(sp)
80005f10:	1000                	addi	s0,sp,32
80005f12:	fea42623          	sw	a0,-20(s0)
80005f16:	feb42423          	sw	a1,-24(s0)
80005f1a:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_INT_DIV(IntDiv));
    assert_param(IS_UART_FRAC_DIV(FracDiv));

    WRITE_REG(UARTx->IBRD, IntDiv);
80005f1e:	fec42783          	lw	a5,-20(s0)
80005f22:	fe842703          	lw	a4,-24(s0)
80005f26:	d3d8                	sw	a4,36(a5)
    WRITE_REG(UARTx->FBRD, FracDiv);
80005f28:	fec42783          	lw	a5,-20(s0)
80005f2c:	fe442703          	lw	a4,-28(s0)
80005f30:	d798                	sw	a4,40(a5)
}
80005f32:	0001                	nop
80005f34:	4472                	lw	s0,28(sp)
80005f36:	6105                	addi	sp,sp,32
80005f38:	8082                	ret

80005f3a <UART_FIFOCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_FIFOCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005f3a:	1101                	addi	sp,sp,-32
80005f3c:	ce22                	sw	s0,28(sp)
80005f3e:	1000                	addi	s0,sp,32
80005f40:	fea42623          	sw	a0,-20(s0)
80005f44:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->LCRH_bit.FEN, State);
80005f48:	fe842783          	lw	a5,-24(s0)
80005f4c:	8b85                	andi	a5,a5,1
80005f4e:	0ff7f713          	zext.b	a4,a5
80005f52:	fec42783          	lw	a5,-20(s0)
80005f56:	8b05                	andi	a4,a4,1
80005f58:	0712                	slli	a4,a4,0x4
80005f5a:	02c7c683          	lbu	a3,44(a5)
80005f5e:	9abd                	andi	a3,a3,-17
80005f60:	8f55                	or	a4,a4,a3
80005f62:	02e78623          	sb	a4,44(a5)
}
80005f66:	0001                	nop
80005f68:	4472                	lw	s0,28(sp)
80005f6a:	6105                	addi	sp,sp,32
80005f6c:	8082                	ret

80005f6e <UART_RxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_RxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005f6e:	1101                	addi	sp,sp,-32
80005f70:	ce22                	sw	s0,28(sp)
80005f72:	1000                	addi	s0,sp,32
80005f74:	fea42623          	sw	a0,-20(s0)
80005f78:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.RXE, State);
80005f7c:	fe842783          	lw	a5,-24(s0)
80005f80:	8b85                	andi	a5,a5,1
80005f82:	0ff7f713          	zext.b	a4,a5
80005f86:	fec42783          	lw	a5,-20(s0)
80005f8a:	8b05                	andi	a4,a4,1
80005f8c:	0726                	slli	a4,a4,0x9
80005f8e:	0307d683          	lhu	a3,48(a5)
80005f92:	dff6f693          	andi	a3,a3,-513
80005f96:	8f55                	or	a4,a4,a3
80005f98:	02e79823          	sh	a4,48(a5)
}
80005f9c:	0001                	nop
80005f9e:	4472                	lw	s0,28(sp)
80005fa0:	6105                	addi	sp,sp,32
80005fa2:	8082                	ret

80005fa4 <UART_TxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_TxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80005fa4:	1101                	addi	sp,sp,-32
80005fa6:	ce22                	sw	s0,28(sp)
80005fa8:	1000                	addi	s0,sp,32
80005faa:	fea42623          	sw	a0,-20(s0)
80005fae:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.TXE, State);
80005fb2:	fe842783          	lw	a5,-24(s0)
80005fb6:	8b85                	andi	a5,a5,1
80005fb8:	0ff7f713          	zext.b	a4,a5
80005fbc:	fec42783          	lw	a5,-20(s0)
80005fc0:	8b05                	andi	a4,a4,1
80005fc2:	0722                	slli	a4,a4,0x8
80005fc4:	0307d683          	lhu	a3,48(a5)
80005fc8:	eff6f693          	andi	a3,a3,-257
80005fcc:	8f55                	or	a4,a4,a3
80005fce:	02e79823          	sh	a4,48(a5)
}
80005fd2:	0001                	nop
80005fd4:	4472                	lw	s0,28(sp)
80005fd6:	6105                	addi	sp,sp,32
80005fd8:	8082                	ret

80005fda <UART_AutoBaudConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
void UART_AutoBaudConfig(UART_TypeDef* UARTx, uint32_t BaudRate)
{
80005fda:	7179                	addi	sp,sp,-48
80005fdc:	d606                	sw	ra,44(sp)
80005fde:	d422                	sw	s0,40(sp)
80005fe0:	1800                	addi	s0,sp,48
80005fe2:	fca42e23          	sw	a0,-36(s0)
80005fe6:	fcb42c23          	sw	a1,-40(s0)
    UART_Num_TypeDef UARTx_Num;
    uint32_t uart_clk_freq, int_div, frac_div;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
80005fea:	fdc42703          	lw	a4,-36(s0)
80005fee:	300067b7          	lui	a5,0x30006
80005ff2:	00f71563          	bne	a4,a5,80005ffc <UART_AutoBaudConfig+0x22>
        UARTx_Num = UART0_Num;
80005ff6:	fe042623          	sw	zero,-20(s0)
80005ffa:	a805                	j	8000602a <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART1) {
80005ffc:	fdc42703          	lw	a4,-36(s0)
80006000:	300077b7          	lui	a5,0x30007
80006004:	00f71663          	bne	a4,a5,80006010 <UART_AutoBaudConfig+0x36>
        UARTx_Num = UART1_Num;
80006008:	4785                	li	a5,1
8000600a:	fef42623          	sw	a5,-20(s0)
8000600e:	a831                	j	8000602a <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART2) {
80006010:	fdc42703          	lw	a4,-36(s0)
80006014:	300087b7          	lui	a5,0x30008
80006018:	00f71663          	bne	a4,a5,80006024 <UART_AutoBaudConfig+0x4a>
        UARTx_Num = UART2_Num;
8000601c:	4789                	li	a5,2
8000601e:	fef42623          	sw	a5,-20(s0)
80006022:	a021                	j	8000602a <UART_AutoBaudConfig+0x50>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
80006024:	478d                	li	a5,3
80006026:	fef42623          	sw	a5,-20(s0)
    }

    uart_clk_freq = RCU_GetUARTClkFreq(UARTx_Num);
8000602a:	fec42503          	lw	a0,-20(s0)
8000602e:	d12ff0ef          	jal	ra,80005540 <RCU_GetUARTClkFreq>
80006032:	fea42423          	sw	a0,-24(s0)
    int_div = uart_clk_freq / (16 * BaudRate);
80006036:	fd842783          	lw	a5,-40(s0)
8000603a:	0792                	slli	a5,a5,0x4
8000603c:	fe842703          	lw	a4,-24(s0)
80006040:	02f757b3          	divu	a5,a4,a5
80006044:	fef42223          	sw	a5,-28(s0)
    frac_div = (uint32_t)((uart_clk_freq / (16.0f * BaudRate) - int_div) * 64.0f + 0.5f);
80006048:	fe842783          	lw	a5,-24(s0)
8000604c:	d017f753          	fcvt.s.wu	fa4,a5
80006050:	fd842783          	lw	a5,-40(s0)
80006054:	d017f6d3          	fcvt.s.wu	fa3,a5
80006058:	800067b7          	lui	a5,0x80006
8000605c:	5647a787          	flw	fa5,1380(a5) # 80006564 <__data_source_start+0xffffffe8>
80006060:	10f6f7d3          	fmul.s	fa5,fa3,fa5
80006064:	18f77753          	fdiv.s	fa4,fa4,fa5
80006068:	fe442783          	lw	a5,-28(s0)
8000606c:	d017f7d3          	fcvt.s.wu	fa5,a5
80006070:	08f77753          	fsub.s	fa4,fa4,fa5
80006074:	800067b7          	lui	a5,0x80006
80006078:	5687a787          	flw	fa5,1384(a5) # 80006568 <__data_source_start+0xffffffec>
8000607c:	10f77753          	fmul.s	fa4,fa4,fa5
80006080:	800067b7          	lui	a5,0x80006
80006084:	56c7a787          	flw	fa5,1388(a5) # 8000656c <__data_source_start+0xfffffff0>
80006088:	00f777d3          	fadd.s	fa5,fa4,fa5
8000608c:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80006090:	fef42023          	sw	a5,-32(s0)
    UART_BaudDivConfig(UARTx, int_div, frac_div);
80006094:	fe042603          	lw	a2,-32(s0)
80006098:	fe442583          	lw	a1,-28(s0)
8000609c:	fdc42503          	lw	a0,-36(s0)
800060a0:	35b5                	jal	80005f0c <UART_BaudDivConfig>
}
800060a2:	0001                	nop
800060a4:	50b2                	lw	ra,44(sp)
800060a6:	5422                	lw	s0,40(sp)
800060a8:	6145                	addi	sp,sp,48
800060aa:	8082                	ret

800060ac <UART_DeInit>:
  * @brief      UART   
  * @param   UARTx     UART,  x=0|1|2|3
  * @retval  void
  */
void UART_DeInit(UART_TypeDef* UARTx)
{
800060ac:	7179                	addi	sp,sp,-48
800060ae:	d606                	sw	ra,44(sp)
800060b0:	d422                	sw	s0,40(sp)
800060b2:	1800                	addi	s0,sp,48
800060b4:	fca42e23          	sw	a0,-36(s0)
    UART_Num_TypeDef UARTx_Num;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
800060b8:	fdc42703          	lw	a4,-36(s0)
800060bc:	300067b7          	lui	a5,0x30006
800060c0:	00f71563          	bne	a4,a5,800060ca <UART_DeInit+0x1e>
        UARTx_Num = UART0_Num;
800060c4:	fe042623          	sw	zero,-20(s0)
800060c8:	a805                	j	800060f8 <UART_DeInit+0x4c>
    } else if (UARTx == UART1) {
800060ca:	fdc42703          	lw	a4,-36(s0)
800060ce:	300077b7          	lui	a5,0x30007
800060d2:	00f71663          	bne	a4,a5,800060de <UART_DeInit+0x32>
        UARTx_Num = UART1_Num;
800060d6:	4785                	li	a5,1
800060d8:	fef42623          	sw	a5,-20(s0)
800060dc:	a831                	j	800060f8 <UART_DeInit+0x4c>
    } else if (UARTx == UART2) {
800060de:	fdc42703          	lw	a4,-36(s0)
800060e2:	300087b7          	lui	a5,0x30008
800060e6:	00f71663          	bne	a4,a5,800060f2 <UART_DeInit+0x46>
        UARTx_Num = UART2_Num;
800060ea:	4789                	li	a5,2
800060ec:	fef42623          	sw	a5,-20(s0)
800060f0:	a021                	j	800060f8 <UART_DeInit+0x4c>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
800060f2:	478d                	li	a5,3
800060f4:	fef42623          	sw	a5,-20(s0)
    }

    RCU_UARTRstCmd(UARTx_Num, DISABLE);
800060f8:	4581                	li	a1,0
800060fa:	fec42503          	lw	a0,-20(s0)
800060fe:	3b35                	jal	80005e3a <RCU_UARTRstCmd>
    RCU_UARTRstCmd(UARTx_Num, ENABLE);
80006100:	4585                	li	a1,1
80006102:	fec42503          	lw	a0,-20(s0)
80006106:	3b15                	jal	80005e3a <RCU_UARTRstCmd>
}
80006108:	0001                	nop
8000610a:	50b2                	lw	ra,44(sp)
8000610c:	5422                	lw	s0,40(sp)
8000610e:	6145                	addi	sp,sp,48
80006110:	8082                	ret

80006112 <UART_Init>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void UART_Init(UART_TypeDef* UARTx, UART_Init_TypeDef* InitStruct)
{
80006112:	1101                	addi	sp,sp,-32
80006114:	ce06                	sw	ra,28(sp)
80006116:	cc22                	sw	s0,24(sp)
80006118:	1000                	addi	s0,sp,32
8000611a:	fea42623          	sw	a0,-20(s0)
8000611e:	feb42423          	sw	a1,-24(s0)
    UART_AutoBaudConfig(UARTx, InitStruct->BaudRate);
80006122:	fe842783          	lw	a5,-24(s0)
80006126:	47dc                	lw	a5,12(a5)
80006128:	85be                	mv	a1,a5
8000612a:	fec42503          	lw	a0,-20(s0)
8000612e:	3575                	jal	80005fda <UART_AutoBaudConfig>
    UART_DataWidthConfig(UARTx, InitStruct->DataWidth);
80006130:	fe842783          	lw	a5,-24(s0)
80006134:	479c                	lw	a5,8(a5)
80006136:	85be                	mv	a1,a5
80006138:	fec42503          	lw	a0,-20(s0)
8000613c:	3b2d                	jal	80005e76 <UART_DataWidthConfig>
    UART_StopBitConfig(UARTx, InitStruct->StopBit);
8000613e:	fe842783          	lw	a5,-24(s0)
80006142:	439c                	lw	a5,0(a5)
80006144:	85be                	mv	a1,a5
80006146:	fec42503          	lw	a0,-20(s0)
8000614a:	338d                	jal	80005eac <UART_StopBitConfig>
    UART_ParityBitConfig(UARTx, InitStruct->ParityBit);
8000614c:	fe842783          	lw	a5,-24(s0)
80006150:	43dc                	lw	a5,4(a5)
80006152:	85be                	mv	a1,a5
80006154:	fec42503          	lw	a0,-20(s0)
80006158:	3361                	jal	80005ee0 <UART_ParityBitConfig>
    UART_FIFOCmd(UARTx, InitStruct->FIFO);
8000615a:	fe842783          	lw	a5,-24(s0)
8000615e:	4b9c                	lw	a5,16(a5)
80006160:	85be                	mv	a1,a5
80006162:	fec42503          	lw	a0,-20(s0)
80006166:	3bd1                	jal	80005f3a <UART_FIFOCmd>
    UART_TxCmd(UARTx, InitStruct->Tx);
80006168:	fe842783          	lw	a5,-24(s0)
8000616c:	4f9c                	lw	a5,24(a5)
8000616e:	85be                	mv	a1,a5
80006170:	fec42503          	lw	a0,-20(s0)
80006174:	3d05                	jal	80005fa4 <UART_TxCmd>
    UART_RxCmd(UARTx, InitStruct->Rx);
80006176:	fe842783          	lw	a5,-24(s0)
8000617a:	4bdc                	lw	a5,20(a5)
8000617c:	85be                	mv	a1,a5
8000617e:	fec42503          	lw	a0,-20(s0)
80006182:	33f5                	jal	80005f6e <UART_RxCmd>
}
80006184:	0001                	nop
80006186:	40f2                	lw	ra,28(sp)
80006188:	4462                	lw	s0,24(sp)
8000618a:	6105                	addi	sp,sp,32
8000618c:	8082                	ret

8000618e <UART_StructInit>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                        .
  * @retval  void
  */
void UART_StructInit(UART_Init_TypeDef* InitStruct)
{
8000618e:	1101                	addi	sp,sp,-32
80006190:	ce22                	sw	s0,28(sp)
80006192:	1000                	addi	s0,sp,32
80006194:	fea42623          	sw	a0,-20(s0)
    InitStruct->BaudRate = 9600;
80006198:	fec42783          	lw	a5,-20(s0)
8000619c:	6709                	lui	a4,0x2
8000619e:	58070713          	addi	a4,a4,1408 # 2580 <STACK_SIZE+0x1d80>
800061a2:	c7d8                	sw	a4,12(a5)
    InitStruct->DataWidth = UART_DataWidth_8;
800061a4:	fec42783          	lw	a5,-20(s0)
800061a8:	470d                	li	a4,3
800061aa:	c798                	sw	a4,8(a5)
    InitStruct->FIFO = DISABLE;
800061ac:	fec42783          	lw	a5,-20(s0)
800061b0:	0007a823          	sw	zero,16(a5) # 30008010 <STACK_SIZE+0x30007810>
    InitStruct->ParityBit = UART_ParityBit_Disable;
800061b4:	fec42783          	lw	a5,-20(s0)
800061b8:	0007a223          	sw	zero,4(a5)
    InitStruct->StopBit = UART_StopBit_1;
800061bc:	fec42783          	lw	a5,-20(s0)
800061c0:	0007a023          	sw	zero,0(a5)
    InitStruct->Rx = DISABLE;
800061c4:	fec42783          	lw	a5,-20(s0)
800061c8:	0007aa23          	sw	zero,20(a5)
    InitStruct->Tx = DISABLE;
800061cc:	fec42783          	lw	a5,-20(s0)
800061d0:	0007ac23          	sw	zero,24(a5)
}
800061d4:	0001                	nop
800061d6:	4472                	lw	s0,28(sp)
800061d8:	6105                	addi	sp,sp,32
800061da:	8082                	ret

800061dc <memcpy>:
800061dc:	832a                	mv	t1,a0
800061de:	ca09                	beqz	a2,800061f0 <memcpy+0x14>
800061e0:	00058383          	lb	t2,0(a1)
800061e4:	00730023          	sb	t2,0(t1)
800061e8:	167d                	addi	a2,a2,-1 # 3000ffff <STACK_SIZE+0x3000f7ff>
800061ea:	0305                	addi	t1,t1,1
800061ec:	0585                	addi	a1,a1,1
800061ee:	fa6d                	bnez	a2,800061e0 <memcpy+0x4>
800061f0:	8082                	ret

800061f2 <memset>:
800061f2:	832a                	mv	t1,a0
800061f4:	c611                	beqz	a2,80006200 <memset+0xe>
800061f6:	00b30023          	sb	a1,0(t1)
800061fa:	167d                	addi	a2,a2,-1
800061fc:	0305                	addi	t1,t1,1
800061fe:	fe65                	bnez	a2,800061f6 <memset+0x4>
80006200:	8082                	ret

80006202 <strcmp>:
80006202:	00054603          	lbu	a2,0(a0) # 28000000 <STACK_SIZE+0x27fff800>
80006206:	0005c683          	lbu	a3,0(a1)
8000620a:	0505                	addi	a0,a0,1
8000620c:	0585                	addi	a1,a1,1
8000620e:	00d61363          	bne	a2,a3,80006214 <strcmp+0x12>
80006212:	fa65                	bnez	a2,80006202 <strcmp>
80006214:	40d60533          	sub	a0,a2,a3
80006218:	8082                	ret
