#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1558042e0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x155804450 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x155804490 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x1558044d0 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x1558242c0_0 .var "addr", 31 0;
v0x155824350_0 .var "data", 31 0;
v0x1558243e0_0 .var "sys_clk", 0 0;
v0x155824470_0 .var "sys_rst", 0 0;
S_0x155804690 .scope module, "u_singleCycleCpu" "singleCycleCpu" 2 35, 3 4 0, S_0x1558042e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x1558237d0_0 .net "ALUctr", 2 0, L_0x155825ab0;  1 drivers
v0x155823900_0 .net "ALUsrc", 0 0, L_0x155825100;  1 drivers
v0x155823990_0 .net "ExtOp", 0 0, L_0x1558257b0;  1 drivers
v0x155823aa0_0 .net "MemWr", 0 0, L_0x155825420;  1 drivers
v0x155823bb0_0 .net "MemtoReg", 0 0, L_0x1558252e0;  1 drivers
v0x155823c40_0 .net "RegDst", 0 0, L_0x155825270;  1 drivers
v0x155823d50_0 .net "RegWr", 0 0, L_0x155824e50;  1 drivers
v0x155823de0_0 .net "branch", 0 0, L_0x155825490;  1 drivers
v0x155823ef0_0 .net "clk", 0 0, v0x1558243e0_0;  1 drivers
v0x155824000_0 .net "func", 5 0, L_0x155826290;  1 drivers
v0x155824090_0 .net "jump", 0 0, L_0x1558255e0;  1 drivers
v0x1558241a0_0 .net "op", 5 0, L_0x155826170;  1 drivers
v0x155824230_0 .net "rtype", 0 0, L_0x155824b60;  1 drivers
S_0x155804800 .scope module, "ctr" "cpuCtr" 3 22, 4 6 0, S_0x155804690;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ExtOp";
    .port_info 10 /OUTPUT 3 "ALUctr";
    .port_info 11 /OUTPUT 1 "rtype";
v0x155815f00_0 .net "ALUOp0", 2 0, L_0x155825910;  1 drivers
v0x1558173f0_0 .net "ALUOp1", 2 0, v0x155804db0_0;  1 drivers
v0x1558174a0_0 .net "ALUSrc", 0 0, L_0x155825100;  alias, 1 drivers
v0x155817570_0 .net "ALUctr", 2 0, L_0x155825ab0;  alias, 1 drivers
v0x155817600_0 .net "ExtOp", 0 0, L_0x1558257b0;  alias, 1 drivers
v0x1558176d0_0 .net "Jump", 0 0, L_0x1558255e0;  alias, 1 drivers
v0x155817780_0 .net "MemWr", 0 0, L_0x155825420;  alias, 1 drivers
v0x155817830_0 .net "MemtoReg", 0 0, L_0x1558252e0;  alias, 1 drivers
v0x1558178c0_0 .net "RegDst", 0 0, L_0x155825270;  alias, 1 drivers
v0x1558179f0_0 .net "RegWr", 0 0, L_0x155824e50;  alias, 1 drivers
v0x155817a80_0 .net "Rtype", 0 0, L_0x155824500;  1 drivers
v0x155817b50_0 .net "addiu", 0 0, L_0x1558246c0;  1 drivers
v0x155817c20_0 .net "beq", 0 0, L_0x155824a20;  1 drivers
v0x155817cf0_0 .net "branch", 0 0, L_0x155825490;  alias, 1 drivers
v0x155817d80_0 .net "func", 5 0, L_0x155826290;  alias, 1 drivers
v0x155817e10_0 .net "jump", 0 0, L_0x155824ac0;  1 drivers
v0x155817ee0_0 .net "lw", 0 0, L_0x155824760;  1 drivers
v0x1558180b0_0 .net "op", 5 0, L_0x155826170;  alias, 1 drivers
v0x155818140_0 .net "ori", 0 0, L_0x155824620;  1 drivers
v0x1558181d0_0 .net "rtype", 0 0, L_0x155824b60;  alias, 1 drivers
v0x155818260_0 .net "sw", 0 0, L_0x155824840;  1 drivers
L_0x155825ab0 .functor MUXZ 3, L_0x155825910, v0x155804db0_0, L_0x155824500, C4<>;
S_0x155804b40 .scope module, "u_aluCtr" "aluCtr" 4 64, 5 1 0, S_0x155804800;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v0x155804db0_0 .var "ALUctr", 2 0;
v0x155814e70_0 .net "func", 5 0, L_0x155826290;  alias, 1 drivers
E_0x155804d50 .event anyedge, v0x155814e70_0;
S_0x155814f50 .scope module, "u_insDecoder" "insDecoder" 4 30, 6 1 0, S_0x155804800;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "ori";
    .port_info 3 /OUTPUT 1 "addiu";
    .port_info 4 /OUTPUT 1 "lw";
    .port_info 5 /OUTPUT 1 "sw";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /OUTPUT 1 "jump";
v0x155815210_0 .net "Rtype", 0 0, L_0x155824500;  alias, 1 drivers
L_0x148050010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1558152b0_0 .net/2u *"_ivl_0", 5 0, L_0x148050010;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x155815360_0 .net/2u *"_ivl_12", 5 0, L_0x1480500e8;  1 drivers
L_0x148050130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x155815420_0 .net/2u *"_ivl_16", 5 0, L_0x148050130;  1 drivers
L_0x148050178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1558154d0_0 .net/2u *"_ivl_20", 5 0, L_0x148050178;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1558155c0_0 .net/2u *"_ivl_24", 5 0, L_0x1480501c0;  1 drivers
L_0x148050058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x155815670_0 .net/2u *"_ivl_4", 5 0, L_0x148050058;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x155815720_0 .net/2u *"_ivl_8", 5 0, L_0x1480500a0;  1 drivers
v0x1558157d0_0 .net "addiu", 0 0, L_0x1558246c0;  alias, 1 drivers
v0x1558158e0_0 .net "beq", 0 0, L_0x155824a20;  alias, 1 drivers
v0x155815970_0 .net "jump", 0 0, L_0x155824ac0;  alias, 1 drivers
v0x155815a10_0 .net "lw", 0 0, L_0x155824760;  alias, 1 drivers
v0x155815ab0_0 .net "op", 5 0, L_0x155826170;  alias, 1 drivers
v0x155815b60_0 .net "ori", 0 0, L_0x155824620;  alias, 1 drivers
v0x155815c00_0 .net "sw", 0 0, L_0x155824840;  alias, 1 drivers
L_0x155824500 .cmp/eq 6, L_0x155826170, L_0x148050010;
L_0x155824620 .cmp/eq 6, L_0x155826170, L_0x148050058;
L_0x1558246c0 .cmp/eq 6, L_0x155826170, L_0x1480500a0;
L_0x155824760 .cmp/eq 6, L_0x155826170, L_0x1480500e8;
L_0x155824840 .cmp/eq 6, L_0x155826170, L_0x148050130;
L_0x155824a20 .cmp/eq 6, L_0x155826170, L_0x148050178;
L_0x155824ac0 .cmp/eq 6, L_0x155826170, L_0x1480501c0;
S_0x155815d20 .scope module, "u_mainCtr" "mainCtr" 4 43, 7 1 0, S_0x155804800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rtype";
    .port_info 1 /INPUT 1 "ori";
    .port_info 2 /INPUT 1 "addiu";
    .port_info 3 /INPUT 1 "lw";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "beq";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "MemWr";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "Jump";
    .port_info 14 /OUTPUT 1 "ExtOp";
    .port_info 15 /OUTPUT 3 "ALUOp";
    .port_info 16 /OUTPUT 1 "rtype";
L_0x155824b60 .functor BUFZ 1, L_0x155824500, C4<0>, C4<0>, C4<0>;
L_0x155824c50 .functor OR 1, L_0x155824500, L_0x155824620, C4<0>, C4<0>;
L_0x155824d60 .functor OR 1, L_0x155824c50, L_0x1558246c0, C4<0>, C4<0>;
L_0x155824e50 .functor OR 1, L_0x155824d60, L_0x155824760, C4<0>, C4<0>;
L_0x155824fc0 .functor OR 1, L_0x155824620, L_0x1558246c0, C4<0>, C4<0>;
L_0x155825030 .functor OR 1, L_0x155824fc0, L_0x155824760, C4<0>, C4<0>;
L_0x155825100 .functor OR 1, L_0x155825030, L_0x155824840, C4<0>, C4<0>;
L_0x155825270 .functor BUFZ 1, L_0x155824500, C4<0>, C4<0>, C4<0>;
L_0x1558252e0 .functor BUFZ 1, L_0x155824760, C4<0>, C4<0>, C4<0>;
L_0x155825420 .functor BUFZ 1, L_0x155824840, C4<0>, C4<0>, C4<0>;
L_0x155825490 .functor BUFZ 1, L_0x155824a20, C4<0>, C4<0>, C4<0>;
L_0x1558255e0 .functor BUFZ 1, L_0x155824ac0, C4<0>, C4<0>, C4<0>;
L_0x1558256d0 .functor OR 1, L_0x1558246c0, L_0x155824760, C4<0>, C4<0>;
L_0x1558257b0 .functor OR 1, L_0x1558256d0, L_0x155824840, C4<0>, C4<0>;
L_0x155825820 .functor BUFZ 1, L_0x155824a20, C4<0>, C4<0>, C4<0>;
L_0x155825740 .functor BUFZ 1, L_0x155824620, C4<0>, C4<0>, C4<0>;
L_0x1558259b0 .functor BUFZ 1, L_0x155824500, C4<0>, C4<0>, C4<0>;
v0x155816130_0 .net "ALUOp", 2 0, L_0x155825910;  alias, 1 drivers
v0x1558161c0_0 .net "ALUSrc", 0 0, L_0x155825100;  alias, 1 drivers
v0x155816250_0 .net "ExtOp", 0 0, L_0x1558257b0;  alias, 1 drivers
v0x155816300_0 .net "Jump", 0 0, L_0x1558255e0;  alias, 1 drivers
v0x155816390_0 .net "MemWr", 0 0, L_0x155825420;  alias, 1 drivers
v0x155816470_0 .net "MemtoReg", 0 0, L_0x1558252e0;  alias, 1 drivers
v0x155816510_0 .net "RegDst", 0 0, L_0x155825270;  alias, 1 drivers
v0x1558165b0_0 .net "RegWr", 0 0, L_0x155824e50;  alias, 1 drivers
v0x155816650_0 .net "Rtype", 0 0, L_0x155824500;  alias, 1 drivers
v0x155816760_0 .net *"_ivl_10", 0 0, L_0x155825030;  1 drivers
v0x1558167f0_0 .net *"_ivl_2", 0 0, L_0x155824c50;  1 drivers
v0x155816880_0 .net *"_ivl_24", 0 0, L_0x1558256d0;  1 drivers
v0x155816920_0 .net *"_ivl_31", 0 0, L_0x155825820;  1 drivers
v0x1558169d0_0 .net *"_ivl_35", 0 0, L_0x155825740;  1 drivers
v0x155816a80_0 .net *"_ivl_4", 0 0, L_0x155824d60;  1 drivers
v0x155816b30_0 .net *"_ivl_40", 0 0, L_0x1558259b0;  1 drivers
v0x155816be0_0 .net *"_ivl_8", 0 0, L_0x155824fc0;  1 drivers
v0x155816d90_0 .net "addiu", 0 0, L_0x1558246c0;  alias, 1 drivers
v0x155816e40_0 .net "beq", 0 0, L_0x155824a20;  alias, 1 drivers
v0x155816ed0_0 .net "branch", 0 0, L_0x155825490;  alias, 1 drivers
v0x155816f60_0 .net "jump", 0 0, L_0x155824ac0;  alias, 1 drivers
v0x155816ff0_0 .net "lw", 0 0, L_0x155824760;  alias, 1 drivers
v0x155817080_0 .net "ori", 0 0, L_0x155824620;  alias, 1 drivers
v0x155817110_0 .net "rtype", 0 0, L_0x155824b60;  alias, 1 drivers
v0x1558171a0_0 .net "sw", 0 0, L_0x155824840;  alias, 1 drivers
L_0x155825910 .concat8 [ 1 1 1 0], L_0x1558259b0, L_0x155825740, L_0x155825820;
S_0x155818350 .scope module, "dp" "datapath" 3 36, 8 8 0, S_0x155804690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "ExtOp";
    .port_info 3 /INPUT 3 "ALUctr";
    .port_info 4 /INPUT 1 "ALUsrc";
    .port_info 5 /INPUT 1 "MemWr";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /OUTPUT 6 "op";
    .port_info 11 /OUTPUT 6 "func";
L_0x155826840 .functor AND 1, L_0x155824e50, L_0x155826760, C4<1>, C4<1>;
v0x155822270_0 .net "ALUctr", 2 0, L_0x155825ab0;  alias, 1 drivers
v0x155822320_0 .net "ALUsrc", 0 0, L_0x155825100;  alias, 1 drivers
v0x1558223c0_0 .net "B", 31 0, L_0x1558271a0;  1 drivers
v0x155822450_0 .net "ExtOp", 0 0, L_0x1558257b0;  alias, 1 drivers
v0x1558224e0_0 .net "MemWr", 0 0, L_0x155825420;  alias, 1 drivers
v0x1558225b0_0 .net "MemtoReg", 0 0, L_0x1558252e0;  alias, 1 drivers
v0x155822680_0 .net "Rd", 4 0, L_0x1558264f0;  1 drivers
v0x155822710_0 .net "RegDst", 0 0, L_0x155825270;  alias, 1 drivers
v0x1558227a0_0 .net "RegWr", 0 0, L_0x155824e50;  alias, 1 drivers
v0x1558228b0_0 .net "RegWr_real", 0 0, L_0x155826840;  1 drivers
v0x155822940_0 .net "Rs", 4 0, L_0x1558263b0;  1 drivers
v0x1558229d0_0 .net "Rt", 4 0, L_0x155826450;  1 drivers
v0x155822aa0_0 .net "Rw", 4 0, L_0x155826930;  1 drivers
v0x155822b70_0 .net *"_ivl_13", 0 0, L_0x155826760;  1 drivers
v0x155822c00_0 .net "branch", 0 0, L_0x155825490;  alias, 1 drivers
v0x155822c90_0 .net "busA", 31 0, v0x155821c00_0;  1 drivers
v0x155822da0_0 .net "busB", 31 0, v0x155821c90_0;  1 drivers
v0x155822f30_0 .net "busW", 31 0, L_0x1558286a0;  1 drivers
v0x155822fc0_0 .net "clk", 0 0, v0x1558243e0_0;  alias, 1 drivers
v0x155823050_0 .net "func", 5 0, L_0x155826290;  alias, 1 drivers
v0x1558230e0_0 .net "imm16", 15 0, L_0x1558266c0;  1 drivers
v0x155823180_0 .net "imm32", 31 0, L_0x1558270c0;  1 drivers
v0x155823230_0 .net "instruction", 31 0, v0x15581e830_0;  1 drivers
v0x155823300_0 .net "jump", 0 0, L_0x1558255e0;  alias, 1 drivers
v0x155823390_0 .net "memdata", 31 0, v0x15581fc70_0;  1 drivers
v0x155823430_0 .net "op", 5 0, L_0x155826170;  alias, 1 drivers
v0x155823500_0 .net "overflow", 0 0, L_0x1558283e0;  1 drivers
v0x155823590_0 .net "result", 31 0, v0x15581b8c0_0;  1 drivers
v0x155823620_0 .net "zero", 0 0, L_0x1558282f0;  1 drivers
L_0x155826170 .part v0x15581e830_0, 26, 6;
L_0x155826290 .part v0x15581e830_0, 0, 6;
L_0x1558263b0 .part v0x15581e830_0, 21, 5;
L_0x155826450 .part v0x15581e830_0, 16, 5;
L_0x1558264f0 .part v0x15581e830_0, 11, 5;
L_0x1558266c0 .part v0x15581e830_0, 0, 16;
L_0x155826760 .reduce/nor L_0x1558283e0;
L_0x1558271a0 .functor MUXZ 32, v0x155821c90_0, L_0x1558270c0, L_0x155825100, C4<>;
L_0x1558286a0 .functor MUXZ 32, v0x15581b8c0_0, v0x15581fc70_0, L_0x1558252e0, C4<>;
S_0x155818630 .scope module, "alu" "ALU" 8 73, 9 10 0, S_0x155818350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x1558187f0 .param/l "n" 0 9 11, +C4<00000000000000000000000000100000>;
L_0x1558283e0 .functor AND 1, L_0x155828020, v0x15581a700_0, C4<1>, C4<1>;
L_0x155828450 .functor XOR 1, v0x15581a850_0, L_0x155827ae0, C4<0>, C4<0>;
L_0x155828500 .functor XOR 1, L_0x155828020, L_0x155828110, C4<0>, C4<0>;
v0x15581c560_0 .net "A", 31 0, v0x155821c00_0;  alias, 1 drivers
v0x15581c650_0 .net "ALUctr", 2 0, L_0x155825ab0;  alias, 1 drivers
v0x15581c720_0 .net "Add_Carry", 0 0, L_0x155827ae0;  1 drivers
v0x15581c7b0_0 .net "Add_Overflow", 0 0, L_0x155828020;  1 drivers
v0x15581c840_0 .net "Add_Result", 31 0, L_0x155827360;  1 drivers
v0x15581c950_0 .net "Add_Sign", 0 0, L_0x155828110;  1 drivers
v0x15581c9e0_0 .net "B", 31 0, L_0x1558271a0;  alias, 1 drivers
v0x15581cab0_0 .net "B_to_add", 31 0, v0x15581c4c0_0;  1 drivers
v0x15581cb80_0 .net "OPctr", 1 0, v0x15581a660_0;  1 drivers
v0x15581cc90_0 .net "OVctr", 0 0, v0x15581a700_0;  1 drivers
v0x15581cd20_0 .net "Overflow", 0 0, L_0x1558283e0;  alias, 1 drivers
v0x15581cdb0_0 .net "Result", 31 0, v0x15581b8c0_0;  alias, 1 drivers
v0x15581ce40_0 .net "SIGctr", 0 0, v0x15581a7b0_0;  1 drivers
v0x15581cf10_0 .net "SUBctr", 0 0, v0x15581a850_0;  1 drivers
v0x15581cfa0_0 .net "SUBctr_ext", 31 0, v0x15581a150_0;  1 drivers
v0x15581d070_0 .net "Zero", 0 0, L_0x1558282f0;  alias, 1 drivers
v0x15581d100_0 .net "less", 0 0, v0x15581ada0_0;  1 drivers
v0x15581d2d0_0 .net "mux2_op1", 0 0, L_0x155828450;  1 drivers
v0x15581d360_0 .net "mux2_op2", 0 0, L_0x155828500;  1 drivers
v0x15581d3f0_0 .net "mux3_op2", 31 0, L_0x155828630;  1 drivers
v0x15581d480_0 .net "mux3_op3", 31 0, v0x15581b1a0_0;  1 drivers
S_0x1558189b0 .scope module, "adder" "adder32" 9 38, 10 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x155818b80 .param/l "n" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x155827a30 .functor XOR 1, L_0x1558272c0, v0x15581a850_0, C4<0>, C4<0>;
L_0x155827ae0 .functor NOT 1, L_0x155827a30, C4<0>, C4<0>, C4<0>;
L_0x155827cf0 .functor XOR 1, L_0x1558272c0, L_0x155827bd0, C4<0>, C4<0>;
L_0x155827e50 .functor XOR 1, L_0x155827cf0, L_0x155827d60, C4<0>, C4<0>;
L_0x155828020 .functor XOR 1, L_0x155827e50, L_0x155827f00, C4<0>, C4<0>;
L_0x1558282f0 .functor NOT 1, L_0x155828250, C4<0>, C4<0>, C4<0>;
v0x155818d20_0 .net "A", 31 0, v0x155821c00_0;  alias, 1 drivers
v0x155818de0_0 .net "Add_Carry", 0 0, L_0x155827ae0;  alias, 1 drivers
v0x155818e80_0 .net "Add_Overflow", 0 0, L_0x155828020;  alias, 1 drivers
v0x155818f10_0 .net "Add_Result", 31 0, L_0x155827360;  alias, 1 drivers
v0x155818fa0_0 .net "Add_Sign", 0 0, L_0x155828110;  alias, 1 drivers
v0x155819040_0 .net "B", 31 0, v0x15581c4c0_0;  alias, 1 drivers
v0x1558190f0_0 .net "Cin", 0 0, v0x15581a850_0;  alias, 1 drivers
v0x155819190_0 .net "Zero", 0 0, L_0x1558282f0;  alias, 1 drivers
L_0x1480502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155819230_0 .net *"_ivl_10", 0 0, L_0x1480502e0;  1 drivers
v0x155819340_0 .net *"_ivl_11", 32 0, L_0x1558275e0;  1 drivers
v0x1558193f0_0 .net *"_ivl_13", 32 0, L_0x155827750;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1558194a0_0 .net *"_ivl_16", 31 0, L_0x148050328;  1 drivers
v0x155819550_0 .net *"_ivl_17", 32 0, L_0x1558278b0;  1 drivers
v0x155819600_0 .net *"_ivl_19", 0 0, L_0x155827a30;  1 drivers
v0x1558196b0_0 .net *"_ivl_24", 0 0, L_0x155827bd0;  1 drivers
v0x155819760_0 .net *"_ivl_25", 0 0, L_0x155827cf0;  1 drivers
v0x155819810_0 .net *"_ivl_28", 0 0, L_0x155827d60;  1 drivers
v0x1558199a0_0 .net *"_ivl_29", 0 0, L_0x155827e50;  1 drivers
v0x155819a30_0 .net *"_ivl_3", 32 0, L_0x155827400;  1 drivers
v0x155819ae0_0 .net *"_ivl_32", 0 0, L_0x155827f00;  1 drivers
v0x155819b90_0 .net *"_ivl_38", 0 0, L_0x155828250;  1 drivers
L_0x148050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155819c30_0 .net *"_ivl_6", 0 0, L_0x148050298;  1 drivers
v0x155819ce0_0 .net *"_ivl_7", 32 0, L_0x1558274e0;  1 drivers
v0x155819d90_0 .net "cout", 0 0, L_0x1558272c0;  1 drivers
L_0x1558272c0 .part L_0x1558278b0, 32, 1;
L_0x155827360 .part L_0x1558278b0, 0, 32;
L_0x155827400 .concat [ 32 1 0 0], v0x155821c00_0, L_0x148050298;
L_0x1558274e0 .concat [ 32 1 0 0], v0x15581c4c0_0, L_0x1480502e0;
L_0x1558275e0 .arith/sum 33, L_0x155827400, L_0x1558274e0;
L_0x155827750 .concat [ 1 32 0 0], v0x15581a850_0, L_0x148050328;
L_0x1558278b0 .arith/sum 33, L_0x1558275e0, L_0x155827750;
L_0x155827bd0 .part L_0x155827360, 31, 1;
L_0x155827d60 .part v0x155821c00_0, 31, 1;
L_0x155827f00 .part v0x15581c4c0_0, 31, 1;
L_0x155828110 .part L_0x155827360, 31, 1;
L_0x155828250 .reduce/or L_0x155827360;
S_0x155819ef0 .scope module, "extend" "extend32" 9 34, 11 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x15581a0a0_0 .net "SUBctr", 0 0, v0x15581a850_0;  alias, 1 drivers
v0x15581a150_0 .var "extend_out", 31 0;
E_0x15581a060 .event anyedge, v0x1558190f0_0;
S_0x15581a220 .scope module, "gen" "crtgenerator" 9 31, 12 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x15581a400 .param/l "n" 0 12 2, +C4<00000000000000000000000000000011>;
v0x15581a590_0 .net "ALUctr", 2 0, L_0x155825ab0;  alias, 1 drivers
v0x15581a660_0 .var "OPctr", 1 0;
v0x15581a700_0 .var "OVctr", 0 0;
v0x15581a7b0_0 .var "SIGctr", 0 0;
v0x15581a850_0 .var "SUBctr", 0 0;
E_0x15581a550 .event anyedge, v0x155817570_0;
S_0x15581a9c0 .scope module, "mux1" "mux2to1_1bit" 9 49, 13 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x15581ac50_0 .net "choice1", 0 0, L_0x155828450;  alias, 1 drivers
v0x15581ad00_0 .net "choice2", 0 0, L_0x155828500;  alias, 1 drivers
v0x15581ada0_0 .var "out", 0 0;
v0x15581ae30_0 .net "sel", 0 0, v0x15581a7b0_0;  alias, 1 drivers
E_0x15581abe0 .event anyedge, v0x15581a7b0_0, v0x15581ac50_0, v0x15581ad00_0;
S_0x15581af20 .scope module, "mux2" "mux2to1_32bit_01mux" 9 52, 14 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x15581b1a0_0 .var "out", 31 0;
v0x15581b260_0 .net "sel", 0 0, v0x15581ada0_0;  alias, 1 drivers
E_0x15581b150 .event anyedge, v0x15581ada0_0;
S_0x15581b310 .scope module, "mux3" "mux3to1_32bit" 9 56, 15 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x15581b4d0 .param/l "n" 0 15 2, +C4<00000000000000000000000000100000>;
v0x15581b680_0 .net "choice1", 31 0, L_0x155827360;  alias, 1 drivers
v0x15581b750_0 .net "choice2", 31 0, L_0x155828630;  alias, 1 drivers
v0x15581b7f0_0 .net "choice3", 31 0, v0x15581b1a0_0;  alias, 1 drivers
v0x15581b8c0_0 .var "out", 31 0;
v0x15581b960_0 .net "sel", 1 0, v0x15581a660_0;  alias, 1 drivers
E_0x15581b620 .event anyedge, v0x15581a660_0, v0x155818f10_0, v0x15581b750_0, v0x15581b1a0_0;
S_0x15581bab0 .scope module, "or_gate" "or32" 9 54, 16 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x15581bc70 .param/l "n" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x155828630 .functor OR 32, v0x155821c00_0, L_0x1558271a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15581bde0_0 .net "operendA", 31 0, v0x155821c00_0;  alias, 1 drivers
v0x15581bea0_0 .net "operendB", 31 0, L_0x1558271a0;  alias, 1 drivers
v0x15581bf30_0 .net "out", 31 0, L_0x155828630;  alias, 1 drivers
S_0x15581bfd0 .scope module, "x" "xor32" 9 36, 17 1 0, S_0x155818630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x15581c190 .param/l "n" 0 17 2, +C4<00000000000000000000000000100000>;
v0x15581c360_0 .net "operendA", 31 0, L_0x1558271a0;  alias, 1 drivers
v0x15581c430_0 .net "operendB", 31 0, v0x15581a150_0;  alias, 1 drivers
v0x15581c4c0_0 .var "out", 31 0;
E_0x15581c300 .event anyedge, v0x15581bea0_0, v0x15581a150_0;
S_0x15581d550 .scope module, "extendByExtop" "extendByExtop" 8 67, 18 1 0, S_0x155818350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "imm32";
v0x15581d760_0 .net "ExtOp", 0 0, L_0x1558257b0;  alias, 1 drivers
v0x15581d830_0 .net *"_ivl_1", 0 0, L_0x155826a50;  1 drivers
v0x15581d8c0_0 .net *"_ivl_2", 15 0, L_0x155826af0;  1 drivers
v0x15581d960_0 .net *"_ivl_4", 31 0, L_0x155826ca0;  1 drivers
L_0x148050250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15581da10_0 .net/2u *"_ivl_6", 15 0, L_0x148050250;  1 drivers
v0x15581db00_0 .net *"_ivl_8", 31 0, L_0x155827020;  1 drivers
v0x15581dbb0_0 .net "imm16", 15 0, L_0x1558266c0;  alias, 1 drivers
v0x15581dc60_0 .net "imm32", 31 0, L_0x1558270c0;  alias, 1 drivers
L_0x155826a50 .part L_0x1558266c0, 15, 1;
LS_0x155826af0_0_0 .concat [ 1 1 1 1], L_0x155826a50, L_0x155826a50, L_0x155826a50, L_0x155826a50;
LS_0x155826af0_0_4 .concat [ 1 1 1 1], L_0x155826a50, L_0x155826a50, L_0x155826a50, L_0x155826a50;
LS_0x155826af0_0_8 .concat [ 1 1 1 1], L_0x155826a50, L_0x155826a50, L_0x155826a50, L_0x155826a50;
LS_0x155826af0_0_12 .concat [ 1 1 1 1], L_0x155826a50, L_0x155826a50, L_0x155826a50, L_0x155826a50;
L_0x155826af0 .concat [ 4 4 4 4], LS_0x155826af0_0_0, LS_0x155826af0_0_4, LS_0x155826af0_0_8, LS_0x155826af0_0_12;
L_0x155826ca0 .concat [ 16 16 0 0], L_0x1558266c0, L_0x155826af0;
L_0x155827020 .concat [ 16 16 0 0], L_0x1558266c0, L_0x148050250;
L_0x1558270c0 .functor MUXZ 32, L_0x155827020, L_0x155826ca0, L_0x1558257b0, C4<>;
S_0x15581dd40 .scope module, "ifu" "IFU" 8 38, 19 5 0, S_0x155818350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x148050208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15581eec0_0 .net/2u *"_ivl_0", 1 0, L_0x148050208;  1 drivers
v0x15581ef80_0 .net "branch", 0 0, L_0x155825490;  alias, 1 drivers
v0x15581f060_0 .net "clk", 0 0, v0x1558243e0_0;  alias, 1 drivers
v0x15581f0f0_0 .net "curAddr", 31 2, v0x15581ed00_0;  1 drivers
v0x15581f1a0_0 .net "extend_imme", 31 2, L_0x155826030;  1 drivers
v0x15581f270_0 .net "instruction", 31 0, v0x15581e830_0;  alias, 1 drivers
v0x15581f320_0 .net "jump", 0 0, L_0x1558255e0;  alias, 1 drivers
v0x15581f3f0_0 .var "nextAddr", 31 2;
v0x15581f480_0 .net "zero", 0 0, L_0x1558282f0;  alias, 1 drivers
E_0x15581dfb0 .event anyedge, v0x15581ed00_0;
L_0x155825c50 .concat [ 2 30 0 0], L_0x148050208, v0x15581ed00_0;
L_0x1558260d0 .part v0x15581e830_0, 0, 16;
S_0x15581e000 .scope module, "extend16to30" "Extend16to30" 19 31, 20 1 0, S_0x15581dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x15581e210_0 .net *"_ivl_1", 0 0, L_0x155825cf0;  1 drivers
v0x15581e2d0_0 .net *"_ivl_2", 13 0, L_0x155825d90;  1 drivers
v0x15581e380_0 .net "in", 15 0, L_0x1558260d0;  1 drivers
v0x15581e440_0 .net "out", 29 0, L_0x155826030;  alias, 1 drivers
L_0x155825cf0 .part L_0x1558260d0, 15, 1;
LS_0x155825d90_0_0 .concat [ 1 1 1 1], L_0x155825cf0, L_0x155825cf0, L_0x155825cf0, L_0x155825cf0;
LS_0x155825d90_0_4 .concat [ 1 1 1 1], L_0x155825cf0, L_0x155825cf0, L_0x155825cf0, L_0x155825cf0;
LS_0x155825d90_0_8 .concat [ 1 1 1 1], L_0x155825cf0, L_0x155825cf0, L_0x155825cf0, L_0x155825cf0;
LS_0x155825d90_0_12 .concat [ 1 1 0 0], L_0x155825cf0, L_0x155825cf0;
L_0x155825d90 .concat [ 4 4 4 2], LS_0x155825d90_0_0, LS_0x155825d90_0_4, LS_0x155825d90_0_8, LS_0x155825d90_0_12;
L_0x155826030 .concat [ 16 14 0 0], L_0x1558260d0, L_0x155825d90;
S_0x15581e520 .scope module, "insMem" "InsMEM" 19 26, 21 1 0, S_0x15581dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x15581e770_0 .net "InsAddr", 31 0, L_0x155825c50;  1 drivers
v0x15581e830_0 .var "InsData", 31 0;
v0x15581e8e0 .array "rom", 0 511, 7 0;
E_0x15581e710 .event anyedge, v0x15581e770_0;
S_0x15581e9c0 .scope module, "pc" "PC" 19 20, 22 1 0, S_0x15581dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x15581ec50_0 .net "clk", 0 0, v0x1558243e0_0;  alias, 1 drivers
v0x15581ed00_0 .var "curAddr", 29 0;
v0x15581edb0_0 .net "nextAddr", 29 0, v0x15581f3f0_0;  1 drivers
E_0x15581ec10 .event posedge, v0x15581ec50_0;
S_0x15581f5e0 .scope module, "mem" "MEM" 8 82, 23 3 0, S_0x155818350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "dataout";
    .port_info 4 /INPUT 1 "clk";
P_0x15581f7a0 .param/l "n" 0 23 6, +C4<00000000000000000000000000100000>;
v0x15581f940_0 .net "Address", 31 0, v0x15581b8c0_0;  alias, 1 drivers
v0x15581fa30_0 .net "WE", 0 0, L_0x155825420;  alias, 1 drivers
v0x15581fb10_0 .net "clk", 0 0, v0x1558243e0_0;  alias, 1 drivers
v0x15581fbe0_0 .net "data", 31 0, v0x155821c90_0;  alias, 1 drivers
v0x15581fc70_0 .var "dataout", 31 0;
v0x15581fd40 .array "mem", 0 255, 7 0;
v0x15581fd40_0 .array/port v0x15581fd40, 0;
v0x15581fd40_1 .array/port v0x15581fd40, 1;
v0x15581fd40_2 .array/port v0x15581fd40, 2;
E_0x15581f8a0/0 .event anyedge, v0x15581b8c0_0, v0x15581fd40_0, v0x15581fd40_1, v0x15581fd40_2;
v0x15581fd40_3 .array/port v0x15581fd40, 3;
v0x15581fd40_4 .array/port v0x15581fd40, 4;
v0x15581fd40_5 .array/port v0x15581fd40, 5;
v0x15581fd40_6 .array/port v0x15581fd40, 6;
E_0x15581f8a0/1 .event anyedge, v0x15581fd40_3, v0x15581fd40_4, v0x15581fd40_5, v0x15581fd40_6;
v0x15581fd40_7 .array/port v0x15581fd40, 7;
v0x15581fd40_8 .array/port v0x15581fd40, 8;
v0x15581fd40_9 .array/port v0x15581fd40, 9;
v0x15581fd40_10 .array/port v0x15581fd40, 10;
E_0x15581f8a0/2 .event anyedge, v0x15581fd40_7, v0x15581fd40_8, v0x15581fd40_9, v0x15581fd40_10;
v0x15581fd40_11 .array/port v0x15581fd40, 11;
v0x15581fd40_12 .array/port v0x15581fd40, 12;
v0x15581fd40_13 .array/port v0x15581fd40, 13;
v0x15581fd40_14 .array/port v0x15581fd40, 14;
E_0x15581f8a0/3 .event anyedge, v0x15581fd40_11, v0x15581fd40_12, v0x15581fd40_13, v0x15581fd40_14;
v0x15581fd40_15 .array/port v0x15581fd40, 15;
v0x15581fd40_16 .array/port v0x15581fd40, 16;
v0x15581fd40_17 .array/port v0x15581fd40, 17;
v0x15581fd40_18 .array/port v0x15581fd40, 18;
E_0x15581f8a0/4 .event anyedge, v0x15581fd40_15, v0x15581fd40_16, v0x15581fd40_17, v0x15581fd40_18;
v0x15581fd40_19 .array/port v0x15581fd40, 19;
v0x15581fd40_20 .array/port v0x15581fd40, 20;
v0x15581fd40_21 .array/port v0x15581fd40, 21;
v0x15581fd40_22 .array/port v0x15581fd40, 22;
E_0x15581f8a0/5 .event anyedge, v0x15581fd40_19, v0x15581fd40_20, v0x15581fd40_21, v0x15581fd40_22;
v0x15581fd40_23 .array/port v0x15581fd40, 23;
v0x15581fd40_24 .array/port v0x15581fd40, 24;
v0x15581fd40_25 .array/port v0x15581fd40, 25;
v0x15581fd40_26 .array/port v0x15581fd40, 26;
E_0x15581f8a0/6 .event anyedge, v0x15581fd40_23, v0x15581fd40_24, v0x15581fd40_25, v0x15581fd40_26;
v0x15581fd40_27 .array/port v0x15581fd40, 27;
v0x15581fd40_28 .array/port v0x15581fd40, 28;
v0x15581fd40_29 .array/port v0x15581fd40, 29;
v0x15581fd40_30 .array/port v0x15581fd40, 30;
E_0x15581f8a0/7 .event anyedge, v0x15581fd40_27, v0x15581fd40_28, v0x15581fd40_29, v0x15581fd40_30;
v0x15581fd40_31 .array/port v0x15581fd40, 31;
v0x15581fd40_32 .array/port v0x15581fd40, 32;
v0x15581fd40_33 .array/port v0x15581fd40, 33;
v0x15581fd40_34 .array/port v0x15581fd40, 34;
E_0x15581f8a0/8 .event anyedge, v0x15581fd40_31, v0x15581fd40_32, v0x15581fd40_33, v0x15581fd40_34;
v0x15581fd40_35 .array/port v0x15581fd40, 35;
v0x15581fd40_36 .array/port v0x15581fd40, 36;
v0x15581fd40_37 .array/port v0x15581fd40, 37;
v0x15581fd40_38 .array/port v0x15581fd40, 38;
E_0x15581f8a0/9 .event anyedge, v0x15581fd40_35, v0x15581fd40_36, v0x15581fd40_37, v0x15581fd40_38;
v0x15581fd40_39 .array/port v0x15581fd40, 39;
v0x15581fd40_40 .array/port v0x15581fd40, 40;
v0x15581fd40_41 .array/port v0x15581fd40, 41;
v0x15581fd40_42 .array/port v0x15581fd40, 42;
E_0x15581f8a0/10 .event anyedge, v0x15581fd40_39, v0x15581fd40_40, v0x15581fd40_41, v0x15581fd40_42;
v0x15581fd40_43 .array/port v0x15581fd40, 43;
v0x15581fd40_44 .array/port v0x15581fd40, 44;
v0x15581fd40_45 .array/port v0x15581fd40, 45;
v0x15581fd40_46 .array/port v0x15581fd40, 46;
E_0x15581f8a0/11 .event anyedge, v0x15581fd40_43, v0x15581fd40_44, v0x15581fd40_45, v0x15581fd40_46;
v0x15581fd40_47 .array/port v0x15581fd40, 47;
v0x15581fd40_48 .array/port v0x15581fd40, 48;
v0x15581fd40_49 .array/port v0x15581fd40, 49;
v0x15581fd40_50 .array/port v0x15581fd40, 50;
E_0x15581f8a0/12 .event anyedge, v0x15581fd40_47, v0x15581fd40_48, v0x15581fd40_49, v0x15581fd40_50;
v0x15581fd40_51 .array/port v0x15581fd40, 51;
v0x15581fd40_52 .array/port v0x15581fd40, 52;
v0x15581fd40_53 .array/port v0x15581fd40, 53;
v0x15581fd40_54 .array/port v0x15581fd40, 54;
E_0x15581f8a0/13 .event anyedge, v0x15581fd40_51, v0x15581fd40_52, v0x15581fd40_53, v0x15581fd40_54;
v0x15581fd40_55 .array/port v0x15581fd40, 55;
v0x15581fd40_56 .array/port v0x15581fd40, 56;
v0x15581fd40_57 .array/port v0x15581fd40, 57;
v0x15581fd40_58 .array/port v0x15581fd40, 58;
E_0x15581f8a0/14 .event anyedge, v0x15581fd40_55, v0x15581fd40_56, v0x15581fd40_57, v0x15581fd40_58;
v0x15581fd40_59 .array/port v0x15581fd40, 59;
v0x15581fd40_60 .array/port v0x15581fd40, 60;
v0x15581fd40_61 .array/port v0x15581fd40, 61;
v0x15581fd40_62 .array/port v0x15581fd40, 62;
E_0x15581f8a0/15 .event anyedge, v0x15581fd40_59, v0x15581fd40_60, v0x15581fd40_61, v0x15581fd40_62;
v0x15581fd40_63 .array/port v0x15581fd40, 63;
v0x15581fd40_64 .array/port v0x15581fd40, 64;
v0x15581fd40_65 .array/port v0x15581fd40, 65;
v0x15581fd40_66 .array/port v0x15581fd40, 66;
E_0x15581f8a0/16 .event anyedge, v0x15581fd40_63, v0x15581fd40_64, v0x15581fd40_65, v0x15581fd40_66;
v0x15581fd40_67 .array/port v0x15581fd40, 67;
v0x15581fd40_68 .array/port v0x15581fd40, 68;
v0x15581fd40_69 .array/port v0x15581fd40, 69;
v0x15581fd40_70 .array/port v0x15581fd40, 70;
E_0x15581f8a0/17 .event anyedge, v0x15581fd40_67, v0x15581fd40_68, v0x15581fd40_69, v0x15581fd40_70;
v0x15581fd40_71 .array/port v0x15581fd40, 71;
v0x15581fd40_72 .array/port v0x15581fd40, 72;
v0x15581fd40_73 .array/port v0x15581fd40, 73;
v0x15581fd40_74 .array/port v0x15581fd40, 74;
E_0x15581f8a0/18 .event anyedge, v0x15581fd40_71, v0x15581fd40_72, v0x15581fd40_73, v0x15581fd40_74;
v0x15581fd40_75 .array/port v0x15581fd40, 75;
v0x15581fd40_76 .array/port v0x15581fd40, 76;
v0x15581fd40_77 .array/port v0x15581fd40, 77;
v0x15581fd40_78 .array/port v0x15581fd40, 78;
E_0x15581f8a0/19 .event anyedge, v0x15581fd40_75, v0x15581fd40_76, v0x15581fd40_77, v0x15581fd40_78;
v0x15581fd40_79 .array/port v0x15581fd40, 79;
v0x15581fd40_80 .array/port v0x15581fd40, 80;
v0x15581fd40_81 .array/port v0x15581fd40, 81;
v0x15581fd40_82 .array/port v0x15581fd40, 82;
E_0x15581f8a0/20 .event anyedge, v0x15581fd40_79, v0x15581fd40_80, v0x15581fd40_81, v0x15581fd40_82;
v0x15581fd40_83 .array/port v0x15581fd40, 83;
v0x15581fd40_84 .array/port v0x15581fd40, 84;
v0x15581fd40_85 .array/port v0x15581fd40, 85;
v0x15581fd40_86 .array/port v0x15581fd40, 86;
E_0x15581f8a0/21 .event anyedge, v0x15581fd40_83, v0x15581fd40_84, v0x15581fd40_85, v0x15581fd40_86;
v0x15581fd40_87 .array/port v0x15581fd40, 87;
v0x15581fd40_88 .array/port v0x15581fd40, 88;
v0x15581fd40_89 .array/port v0x15581fd40, 89;
v0x15581fd40_90 .array/port v0x15581fd40, 90;
E_0x15581f8a0/22 .event anyedge, v0x15581fd40_87, v0x15581fd40_88, v0x15581fd40_89, v0x15581fd40_90;
v0x15581fd40_91 .array/port v0x15581fd40, 91;
v0x15581fd40_92 .array/port v0x15581fd40, 92;
v0x15581fd40_93 .array/port v0x15581fd40, 93;
v0x15581fd40_94 .array/port v0x15581fd40, 94;
E_0x15581f8a0/23 .event anyedge, v0x15581fd40_91, v0x15581fd40_92, v0x15581fd40_93, v0x15581fd40_94;
v0x15581fd40_95 .array/port v0x15581fd40, 95;
v0x15581fd40_96 .array/port v0x15581fd40, 96;
v0x15581fd40_97 .array/port v0x15581fd40, 97;
v0x15581fd40_98 .array/port v0x15581fd40, 98;
E_0x15581f8a0/24 .event anyedge, v0x15581fd40_95, v0x15581fd40_96, v0x15581fd40_97, v0x15581fd40_98;
v0x15581fd40_99 .array/port v0x15581fd40, 99;
v0x15581fd40_100 .array/port v0x15581fd40, 100;
v0x15581fd40_101 .array/port v0x15581fd40, 101;
v0x15581fd40_102 .array/port v0x15581fd40, 102;
E_0x15581f8a0/25 .event anyedge, v0x15581fd40_99, v0x15581fd40_100, v0x15581fd40_101, v0x15581fd40_102;
v0x15581fd40_103 .array/port v0x15581fd40, 103;
v0x15581fd40_104 .array/port v0x15581fd40, 104;
v0x15581fd40_105 .array/port v0x15581fd40, 105;
v0x15581fd40_106 .array/port v0x15581fd40, 106;
E_0x15581f8a0/26 .event anyedge, v0x15581fd40_103, v0x15581fd40_104, v0x15581fd40_105, v0x15581fd40_106;
v0x15581fd40_107 .array/port v0x15581fd40, 107;
v0x15581fd40_108 .array/port v0x15581fd40, 108;
v0x15581fd40_109 .array/port v0x15581fd40, 109;
v0x15581fd40_110 .array/port v0x15581fd40, 110;
E_0x15581f8a0/27 .event anyedge, v0x15581fd40_107, v0x15581fd40_108, v0x15581fd40_109, v0x15581fd40_110;
v0x15581fd40_111 .array/port v0x15581fd40, 111;
v0x15581fd40_112 .array/port v0x15581fd40, 112;
v0x15581fd40_113 .array/port v0x15581fd40, 113;
v0x15581fd40_114 .array/port v0x15581fd40, 114;
E_0x15581f8a0/28 .event anyedge, v0x15581fd40_111, v0x15581fd40_112, v0x15581fd40_113, v0x15581fd40_114;
v0x15581fd40_115 .array/port v0x15581fd40, 115;
v0x15581fd40_116 .array/port v0x15581fd40, 116;
v0x15581fd40_117 .array/port v0x15581fd40, 117;
v0x15581fd40_118 .array/port v0x15581fd40, 118;
E_0x15581f8a0/29 .event anyedge, v0x15581fd40_115, v0x15581fd40_116, v0x15581fd40_117, v0x15581fd40_118;
v0x15581fd40_119 .array/port v0x15581fd40, 119;
v0x15581fd40_120 .array/port v0x15581fd40, 120;
v0x15581fd40_121 .array/port v0x15581fd40, 121;
v0x15581fd40_122 .array/port v0x15581fd40, 122;
E_0x15581f8a0/30 .event anyedge, v0x15581fd40_119, v0x15581fd40_120, v0x15581fd40_121, v0x15581fd40_122;
v0x15581fd40_123 .array/port v0x15581fd40, 123;
v0x15581fd40_124 .array/port v0x15581fd40, 124;
v0x15581fd40_125 .array/port v0x15581fd40, 125;
v0x15581fd40_126 .array/port v0x15581fd40, 126;
E_0x15581f8a0/31 .event anyedge, v0x15581fd40_123, v0x15581fd40_124, v0x15581fd40_125, v0x15581fd40_126;
v0x15581fd40_127 .array/port v0x15581fd40, 127;
v0x15581fd40_128 .array/port v0x15581fd40, 128;
v0x15581fd40_129 .array/port v0x15581fd40, 129;
v0x15581fd40_130 .array/port v0x15581fd40, 130;
E_0x15581f8a0/32 .event anyedge, v0x15581fd40_127, v0x15581fd40_128, v0x15581fd40_129, v0x15581fd40_130;
v0x15581fd40_131 .array/port v0x15581fd40, 131;
v0x15581fd40_132 .array/port v0x15581fd40, 132;
v0x15581fd40_133 .array/port v0x15581fd40, 133;
v0x15581fd40_134 .array/port v0x15581fd40, 134;
E_0x15581f8a0/33 .event anyedge, v0x15581fd40_131, v0x15581fd40_132, v0x15581fd40_133, v0x15581fd40_134;
v0x15581fd40_135 .array/port v0x15581fd40, 135;
v0x15581fd40_136 .array/port v0x15581fd40, 136;
v0x15581fd40_137 .array/port v0x15581fd40, 137;
v0x15581fd40_138 .array/port v0x15581fd40, 138;
E_0x15581f8a0/34 .event anyedge, v0x15581fd40_135, v0x15581fd40_136, v0x15581fd40_137, v0x15581fd40_138;
v0x15581fd40_139 .array/port v0x15581fd40, 139;
v0x15581fd40_140 .array/port v0x15581fd40, 140;
v0x15581fd40_141 .array/port v0x15581fd40, 141;
v0x15581fd40_142 .array/port v0x15581fd40, 142;
E_0x15581f8a0/35 .event anyedge, v0x15581fd40_139, v0x15581fd40_140, v0x15581fd40_141, v0x15581fd40_142;
v0x15581fd40_143 .array/port v0x15581fd40, 143;
v0x15581fd40_144 .array/port v0x15581fd40, 144;
v0x15581fd40_145 .array/port v0x15581fd40, 145;
v0x15581fd40_146 .array/port v0x15581fd40, 146;
E_0x15581f8a0/36 .event anyedge, v0x15581fd40_143, v0x15581fd40_144, v0x15581fd40_145, v0x15581fd40_146;
v0x15581fd40_147 .array/port v0x15581fd40, 147;
v0x15581fd40_148 .array/port v0x15581fd40, 148;
v0x15581fd40_149 .array/port v0x15581fd40, 149;
v0x15581fd40_150 .array/port v0x15581fd40, 150;
E_0x15581f8a0/37 .event anyedge, v0x15581fd40_147, v0x15581fd40_148, v0x15581fd40_149, v0x15581fd40_150;
v0x15581fd40_151 .array/port v0x15581fd40, 151;
v0x15581fd40_152 .array/port v0x15581fd40, 152;
v0x15581fd40_153 .array/port v0x15581fd40, 153;
v0x15581fd40_154 .array/port v0x15581fd40, 154;
E_0x15581f8a0/38 .event anyedge, v0x15581fd40_151, v0x15581fd40_152, v0x15581fd40_153, v0x15581fd40_154;
v0x15581fd40_155 .array/port v0x15581fd40, 155;
v0x15581fd40_156 .array/port v0x15581fd40, 156;
v0x15581fd40_157 .array/port v0x15581fd40, 157;
v0x15581fd40_158 .array/port v0x15581fd40, 158;
E_0x15581f8a0/39 .event anyedge, v0x15581fd40_155, v0x15581fd40_156, v0x15581fd40_157, v0x15581fd40_158;
v0x15581fd40_159 .array/port v0x15581fd40, 159;
v0x15581fd40_160 .array/port v0x15581fd40, 160;
v0x15581fd40_161 .array/port v0x15581fd40, 161;
v0x15581fd40_162 .array/port v0x15581fd40, 162;
E_0x15581f8a0/40 .event anyedge, v0x15581fd40_159, v0x15581fd40_160, v0x15581fd40_161, v0x15581fd40_162;
v0x15581fd40_163 .array/port v0x15581fd40, 163;
v0x15581fd40_164 .array/port v0x15581fd40, 164;
v0x15581fd40_165 .array/port v0x15581fd40, 165;
v0x15581fd40_166 .array/port v0x15581fd40, 166;
E_0x15581f8a0/41 .event anyedge, v0x15581fd40_163, v0x15581fd40_164, v0x15581fd40_165, v0x15581fd40_166;
v0x15581fd40_167 .array/port v0x15581fd40, 167;
v0x15581fd40_168 .array/port v0x15581fd40, 168;
v0x15581fd40_169 .array/port v0x15581fd40, 169;
v0x15581fd40_170 .array/port v0x15581fd40, 170;
E_0x15581f8a0/42 .event anyedge, v0x15581fd40_167, v0x15581fd40_168, v0x15581fd40_169, v0x15581fd40_170;
v0x15581fd40_171 .array/port v0x15581fd40, 171;
v0x15581fd40_172 .array/port v0x15581fd40, 172;
v0x15581fd40_173 .array/port v0x15581fd40, 173;
v0x15581fd40_174 .array/port v0x15581fd40, 174;
E_0x15581f8a0/43 .event anyedge, v0x15581fd40_171, v0x15581fd40_172, v0x15581fd40_173, v0x15581fd40_174;
v0x15581fd40_175 .array/port v0x15581fd40, 175;
v0x15581fd40_176 .array/port v0x15581fd40, 176;
v0x15581fd40_177 .array/port v0x15581fd40, 177;
v0x15581fd40_178 .array/port v0x15581fd40, 178;
E_0x15581f8a0/44 .event anyedge, v0x15581fd40_175, v0x15581fd40_176, v0x15581fd40_177, v0x15581fd40_178;
v0x15581fd40_179 .array/port v0x15581fd40, 179;
v0x15581fd40_180 .array/port v0x15581fd40, 180;
v0x15581fd40_181 .array/port v0x15581fd40, 181;
v0x15581fd40_182 .array/port v0x15581fd40, 182;
E_0x15581f8a0/45 .event anyedge, v0x15581fd40_179, v0x15581fd40_180, v0x15581fd40_181, v0x15581fd40_182;
v0x15581fd40_183 .array/port v0x15581fd40, 183;
v0x15581fd40_184 .array/port v0x15581fd40, 184;
v0x15581fd40_185 .array/port v0x15581fd40, 185;
v0x15581fd40_186 .array/port v0x15581fd40, 186;
E_0x15581f8a0/46 .event anyedge, v0x15581fd40_183, v0x15581fd40_184, v0x15581fd40_185, v0x15581fd40_186;
v0x15581fd40_187 .array/port v0x15581fd40, 187;
v0x15581fd40_188 .array/port v0x15581fd40, 188;
v0x15581fd40_189 .array/port v0x15581fd40, 189;
v0x15581fd40_190 .array/port v0x15581fd40, 190;
E_0x15581f8a0/47 .event anyedge, v0x15581fd40_187, v0x15581fd40_188, v0x15581fd40_189, v0x15581fd40_190;
v0x15581fd40_191 .array/port v0x15581fd40, 191;
v0x15581fd40_192 .array/port v0x15581fd40, 192;
v0x15581fd40_193 .array/port v0x15581fd40, 193;
v0x15581fd40_194 .array/port v0x15581fd40, 194;
E_0x15581f8a0/48 .event anyedge, v0x15581fd40_191, v0x15581fd40_192, v0x15581fd40_193, v0x15581fd40_194;
v0x15581fd40_195 .array/port v0x15581fd40, 195;
v0x15581fd40_196 .array/port v0x15581fd40, 196;
v0x15581fd40_197 .array/port v0x15581fd40, 197;
v0x15581fd40_198 .array/port v0x15581fd40, 198;
E_0x15581f8a0/49 .event anyedge, v0x15581fd40_195, v0x15581fd40_196, v0x15581fd40_197, v0x15581fd40_198;
v0x15581fd40_199 .array/port v0x15581fd40, 199;
v0x15581fd40_200 .array/port v0x15581fd40, 200;
v0x15581fd40_201 .array/port v0x15581fd40, 201;
v0x15581fd40_202 .array/port v0x15581fd40, 202;
E_0x15581f8a0/50 .event anyedge, v0x15581fd40_199, v0x15581fd40_200, v0x15581fd40_201, v0x15581fd40_202;
v0x15581fd40_203 .array/port v0x15581fd40, 203;
v0x15581fd40_204 .array/port v0x15581fd40, 204;
v0x15581fd40_205 .array/port v0x15581fd40, 205;
v0x15581fd40_206 .array/port v0x15581fd40, 206;
E_0x15581f8a0/51 .event anyedge, v0x15581fd40_203, v0x15581fd40_204, v0x15581fd40_205, v0x15581fd40_206;
v0x15581fd40_207 .array/port v0x15581fd40, 207;
v0x15581fd40_208 .array/port v0x15581fd40, 208;
v0x15581fd40_209 .array/port v0x15581fd40, 209;
v0x15581fd40_210 .array/port v0x15581fd40, 210;
E_0x15581f8a0/52 .event anyedge, v0x15581fd40_207, v0x15581fd40_208, v0x15581fd40_209, v0x15581fd40_210;
v0x15581fd40_211 .array/port v0x15581fd40, 211;
v0x15581fd40_212 .array/port v0x15581fd40, 212;
v0x15581fd40_213 .array/port v0x15581fd40, 213;
v0x15581fd40_214 .array/port v0x15581fd40, 214;
E_0x15581f8a0/53 .event anyedge, v0x15581fd40_211, v0x15581fd40_212, v0x15581fd40_213, v0x15581fd40_214;
v0x15581fd40_215 .array/port v0x15581fd40, 215;
v0x15581fd40_216 .array/port v0x15581fd40, 216;
v0x15581fd40_217 .array/port v0x15581fd40, 217;
v0x15581fd40_218 .array/port v0x15581fd40, 218;
E_0x15581f8a0/54 .event anyedge, v0x15581fd40_215, v0x15581fd40_216, v0x15581fd40_217, v0x15581fd40_218;
v0x15581fd40_219 .array/port v0x15581fd40, 219;
v0x15581fd40_220 .array/port v0x15581fd40, 220;
v0x15581fd40_221 .array/port v0x15581fd40, 221;
v0x15581fd40_222 .array/port v0x15581fd40, 222;
E_0x15581f8a0/55 .event anyedge, v0x15581fd40_219, v0x15581fd40_220, v0x15581fd40_221, v0x15581fd40_222;
v0x15581fd40_223 .array/port v0x15581fd40, 223;
v0x15581fd40_224 .array/port v0x15581fd40, 224;
v0x15581fd40_225 .array/port v0x15581fd40, 225;
v0x15581fd40_226 .array/port v0x15581fd40, 226;
E_0x15581f8a0/56 .event anyedge, v0x15581fd40_223, v0x15581fd40_224, v0x15581fd40_225, v0x15581fd40_226;
v0x15581fd40_227 .array/port v0x15581fd40, 227;
v0x15581fd40_228 .array/port v0x15581fd40, 228;
v0x15581fd40_229 .array/port v0x15581fd40, 229;
v0x15581fd40_230 .array/port v0x15581fd40, 230;
E_0x15581f8a0/57 .event anyedge, v0x15581fd40_227, v0x15581fd40_228, v0x15581fd40_229, v0x15581fd40_230;
v0x15581fd40_231 .array/port v0x15581fd40, 231;
v0x15581fd40_232 .array/port v0x15581fd40, 232;
v0x15581fd40_233 .array/port v0x15581fd40, 233;
v0x15581fd40_234 .array/port v0x15581fd40, 234;
E_0x15581f8a0/58 .event anyedge, v0x15581fd40_231, v0x15581fd40_232, v0x15581fd40_233, v0x15581fd40_234;
v0x15581fd40_235 .array/port v0x15581fd40, 235;
v0x15581fd40_236 .array/port v0x15581fd40, 236;
v0x15581fd40_237 .array/port v0x15581fd40, 237;
v0x15581fd40_238 .array/port v0x15581fd40, 238;
E_0x15581f8a0/59 .event anyedge, v0x15581fd40_235, v0x15581fd40_236, v0x15581fd40_237, v0x15581fd40_238;
v0x15581fd40_239 .array/port v0x15581fd40, 239;
v0x15581fd40_240 .array/port v0x15581fd40, 240;
v0x15581fd40_241 .array/port v0x15581fd40, 241;
v0x15581fd40_242 .array/port v0x15581fd40, 242;
E_0x15581f8a0/60 .event anyedge, v0x15581fd40_239, v0x15581fd40_240, v0x15581fd40_241, v0x15581fd40_242;
v0x15581fd40_243 .array/port v0x15581fd40, 243;
v0x15581fd40_244 .array/port v0x15581fd40, 244;
v0x15581fd40_245 .array/port v0x15581fd40, 245;
v0x15581fd40_246 .array/port v0x15581fd40, 246;
E_0x15581f8a0/61 .event anyedge, v0x15581fd40_243, v0x15581fd40_244, v0x15581fd40_245, v0x15581fd40_246;
v0x15581fd40_247 .array/port v0x15581fd40, 247;
v0x15581fd40_248 .array/port v0x15581fd40, 248;
v0x15581fd40_249 .array/port v0x15581fd40, 249;
v0x15581fd40_250 .array/port v0x15581fd40, 250;
E_0x15581f8a0/62 .event anyedge, v0x15581fd40_247, v0x15581fd40_248, v0x15581fd40_249, v0x15581fd40_250;
v0x15581fd40_251 .array/port v0x15581fd40, 251;
v0x15581fd40_252 .array/port v0x15581fd40, 252;
v0x15581fd40_253 .array/port v0x15581fd40, 253;
v0x15581fd40_254 .array/port v0x15581fd40, 254;
E_0x15581f8a0/63 .event anyedge, v0x15581fd40_251, v0x15581fd40_252, v0x15581fd40_253, v0x15581fd40_254;
v0x15581fd40_255 .array/port v0x15581fd40, 255;
E_0x15581f8a0/64 .event anyedge, v0x15581fd40_255;
E_0x15581f8a0 .event/or E_0x15581f8a0/0, E_0x15581f8a0/1, E_0x15581f8a0/2, E_0x15581f8a0/3, E_0x15581f8a0/4, E_0x15581f8a0/5, E_0x15581f8a0/6, E_0x15581f8a0/7, E_0x15581f8a0/8, E_0x15581f8a0/9, E_0x15581f8a0/10, E_0x15581f8a0/11, E_0x15581f8a0/12, E_0x15581f8a0/13, E_0x15581f8a0/14, E_0x15581f8a0/15, E_0x15581f8a0/16, E_0x15581f8a0/17, E_0x15581f8a0/18, E_0x15581f8a0/19, E_0x15581f8a0/20, E_0x15581f8a0/21, E_0x15581f8a0/22, E_0x15581f8a0/23, E_0x15581f8a0/24, E_0x15581f8a0/25, E_0x15581f8a0/26, E_0x15581f8a0/27, E_0x15581f8a0/28, E_0x15581f8a0/29, E_0x15581f8a0/30, E_0x15581f8a0/31, E_0x15581f8a0/32, E_0x15581f8a0/33, E_0x15581f8a0/34, E_0x15581f8a0/35, E_0x15581f8a0/36, E_0x15581f8a0/37, E_0x15581f8a0/38, E_0x15581f8a0/39, E_0x15581f8a0/40, E_0x15581f8a0/41, E_0x15581f8a0/42, E_0x15581f8a0/43, E_0x15581f8a0/44, E_0x15581f8a0/45, E_0x15581f8a0/46, E_0x15581f8a0/47, E_0x15581f8a0/48, E_0x15581f8a0/49, E_0x15581f8a0/50, E_0x15581f8a0/51, E_0x15581f8a0/52, E_0x15581f8a0/53, E_0x15581f8a0/54, E_0x15581f8a0/55, E_0x15581f8a0/56, E_0x15581f8a0/57, E_0x15581f8a0/58, E_0x15581f8a0/59, E_0x15581f8a0/60, E_0x15581f8a0/61, E_0x15581f8a0/62, E_0x15581f8a0/63, E_0x15581f8a0/64;
E_0x15581f8f0 .event negedge, v0x15581ec50_0;
S_0x155820e40 .scope module, "muxReg" "muxReg" 8 52, 24 1 0, S_0x155818350;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Rd";
    .port_info 1 /INPUT 5 "Rt";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "Rw";
v0x1558210a0_0 .net "Rd", 4 0, L_0x1558264f0;  alias, 1 drivers
v0x155821130_0 .net "RegDst", 0 0, L_0x155825270;  alias, 1 drivers
v0x155821210_0 .net "Rt", 4 0, L_0x155826450;  alias, 1 drivers
v0x1558212a0_0 .net "Rw", 4 0, L_0x155826930;  alias, 1 drivers
L_0x155826930 .functor MUXZ 5, L_0x155826450, L_0x1558264f0, L_0x155825270, C4<>;
S_0x1558213b0 .scope module, "regs" "Reg" 8 58, 25 2 0, S_0x155818350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x155821570 .param/l "n" 0 25 5, +C4<00000000000000000000000000100000>;
v0x1558218d0_0 .net "Clock", 0 0, v0x1558243e0_0;  alias, 1 drivers
v0x155821970_0 .net "Ra", 4 0, L_0x1558263b0;  alias, 1 drivers
v0x155821a10_0 .net "Rb", 4 0, L_0x155826450;  alias, 1 drivers
v0x155821aa0_0 .net "RegWr", 0 0, L_0x155826840;  alias, 1 drivers
v0x155821b30_0 .net "Rw", 4 0, L_0x155826930;  alias, 1 drivers
v0x155821c00_0 .var "busA", 31 0;
v0x155821c90_0 .var "busB", 31 0;
v0x155821d40_0 .net "busW", 31 0, L_0x1558286a0;  alias, 1 drivers
v0x155821dd0 .array "mem", 31 0, 31 0;
v0x155821dd0_0 .array/port v0x155821dd0, 0;
v0x155821dd0_1 .array/port v0x155821dd0, 1;
v0x155821dd0_2 .array/port v0x155821dd0, 2;
E_0x155821770/0 .event anyedge, v0x155821970_0, v0x155821dd0_0, v0x155821dd0_1, v0x155821dd0_2;
v0x155821dd0_3 .array/port v0x155821dd0, 3;
v0x155821dd0_4 .array/port v0x155821dd0, 4;
v0x155821dd0_5 .array/port v0x155821dd0, 5;
v0x155821dd0_6 .array/port v0x155821dd0, 6;
E_0x155821770/1 .event anyedge, v0x155821dd0_3, v0x155821dd0_4, v0x155821dd0_5, v0x155821dd0_6;
v0x155821dd0_7 .array/port v0x155821dd0, 7;
v0x155821dd0_8 .array/port v0x155821dd0, 8;
v0x155821dd0_9 .array/port v0x155821dd0, 9;
v0x155821dd0_10 .array/port v0x155821dd0, 10;
E_0x155821770/2 .event anyedge, v0x155821dd0_7, v0x155821dd0_8, v0x155821dd0_9, v0x155821dd0_10;
v0x155821dd0_11 .array/port v0x155821dd0, 11;
v0x155821dd0_12 .array/port v0x155821dd0, 12;
v0x155821dd0_13 .array/port v0x155821dd0, 13;
v0x155821dd0_14 .array/port v0x155821dd0, 14;
E_0x155821770/3 .event anyedge, v0x155821dd0_11, v0x155821dd0_12, v0x155821dd0_13, v0x155821dd0_14;
v0x155821dd0_15 .array/port v0x155821dd0, 15;
v0x155821dd0_16 .array/port v0x155821dd0, 16;
v0x155821dd0_17 .array/port v0x155821dd0, 17;
v0x155821dd0_18 .array/port v0x155821dd0, 18;
E_0x155821770/4 .event anyedge, v0x155821dd0_15, v0x155821dd0_16, v0x155821dd0_17, v0x155821dd0_18;
v0x155821dd0_19 .array/port v0x155821dd0, 19;
v0x155821dd0_20 .array/port v0x155821dd0, 20;
v0x155821dd0_21 .array/port v0x155821dd0, 21;
v0x155821dd0_22 .array/port v0x155821dd0, 22;
E_0x155821770/5 .event anyedge, v0x155821dd0_19, v0x155821dd0_20, v0x155821dd0_21, v0x155821dd0_22;
v0x155821dd0_23 .array/port v0x155821dd0, 23;
v0x155821dd0_24 .array/port v0x155821dd0, 24;
v0x155821dd0_25 .array/port v0x155821dd0, 25;
v0x155821dd0_26 .array/port v0x155821dd0, 26;
E_0x155821770/6 .event anyedge, v0x155821dd0_23, v0x155821dd0_24, v0x155821dd0_25, v0x155821dd0_26;
v0x155821dd0_27 .array/port v0x155821dd0, 27;
v0x155821dd0_28 .array/port v0x155821dd0, 28;
v0x155821dd0_29 .array/port v0x155821dd0, 29;
v0x155821dd0_30 .array/port v0x155821dd0, 30;
E_0x155821770/7 .event anyedge, v0x155821dd0_27, v0x155821dd0_28, v0x155821dd0_29, v0x155821dd0_30;
v0x155821dd0_31 .array/port v0x155821dd0, 31;
E_0x155821770/8 .event anyedge, v0x155821dd0_31, v0x155821210_0;
E_0x155821770 .event/or E_0x155821770/0, E_0x155821770/1, E_0x155821770/2, E_0x155821770/3, E_0x155821770/4, E_0x155821770/5, E_0x155821770/6, E_0x155821770/7, E_0x155821770/8;
    .scope S_0x155804b40;
T_0 ;
    %wait E_0x155804d50;
    %load/vec4 v0x155814e70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x155804db0_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x155804db0_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x155804db0_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x155804db0_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x155804db0_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15581e9c0;
T_1 ;
    %wait E_0x15581ec10;
    %load/vec4 v0x15581edb0_0;
    %store/vec4 v0x15581ed00_0, 0, 30;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15581e520;
T_2 ;
    %vpi_call 21 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x15581e8e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x15581e520;
T_3 ;
    %wait E_0x15581e710;
    %load/vec4 v0x15581e770_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581e8e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581e830_0, 4, 8;
    %load/vec4 v0x15581e770_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581e8e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581e830_0, 4, 8;
    %load/vec4 v0x15581e770_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581e8e0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581e830_0, 4, 8;
    %ix/getv 4, v0x15581e770_0;
    %load/vec4a v0x15581e8e0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581e830_0, 4, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15581dd40;
T_4 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x15581f3f0_0, 0, 30;
    %end;
    .thread T_4;
    .scope S_0x15581dd40;
T_5 ;
    %wait E_0x15581dfb0;
    %delay 10000, 0;
    %load/vec4 v0x15581f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15581f0f0_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x15581f270_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15581f3f0_0, 0, 30;
    %vpi_call 19 40 "$display", "[DEBUG] jump curAddr: %h, nextAddr: %d", v0x15581f0f0_0, v0x15581f3f0_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15581ef80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x15581f480_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15581f0f0_0;
    %addi 1, 0, 30;
    %load/vec4 v0x15581f1a0_0;
    %add;
    %store/vec4 v0x15581f3f0_0, 0, 30;
    %vpi_call 19 44 "$display", "[DEBUG] branch curAddr: %d, nextAddr: %d branch=%d zero=%d", v0x15581f0f0_0, v0x15581f3f0_0, v0x15581ef80_0, v0x15581f480_0 {0 0 0};
    %vpi_call 19 45 "$display", "[DEBUG] extend_imme: %d", v0x15581f1a0_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15581f0f0_0;
    %addi 1, 0, 30;
    %store/vec4 v0x15581f3f0_0, 0, 30;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1558213b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155821dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155821dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155821dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155821dd0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x1558213b0;
T_7 ;
    %wait E_0x15581f8f0;
    %load/vec4 v0x155821aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x155821d40_0;
    %load/vec4 v0x155821b30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155821dd0, 0, 4;
    %vpi_call 25 36 "$display", "[DEBUG] write %h to reg%h", v0x155821d40_0, v0x155821b30_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1558213b0;
T_8 ;
    %wait E_0x155821770;
    %load/vec4 v0x155821970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x155821dd0, 4;
    %assign/vec4 v0x155821c00_0, 0;
    %load/vec4 v0x155821a10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x155821dd0, 4;
    %assign/vec4 v0x155821c90_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15581a220;
T_9 ;
    %wait E_0x15581a550;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x15581a850_0, 0, 1;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x15581a700_0, 0, 1;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x15581a7b0_0, 0, 1;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581a660_0, 4, 1;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x15581a590_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15581a660_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x155819ef0;
T_10 ;
    %wait E_0x15581a060;
    %load/vec4 v0x15581a0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15581a150_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15581a150_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15581bfd0;
T_11 ;
    %wait E_0x15581c300;
    %load/vec4 v0x15581c360_0;
    %load/vec4 v0x15581c430_0;
    %xor;
    %store/vec4 v0x15581c4c0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15581a9c0;
T_12 ;
    %wait E_0x15581abe0;
    %load/vec4 v0x15581ae30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x15581ac50_0;
    %store/vec4 v0x15581ada0_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x15581ad00_0;
    %store/vec4 v0x15581ada0_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x15581af20;
T_13 ;
    %wait E_0x15581b150;
    %load/vec4 v0x15581b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15581b1a0_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15581b1a0_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x15581b310;
T_14 ;
    %wait E_0x15581b620;
    %load/vec4 v0x15581b960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x15581b680_0;
    %store/vec4 v0x15581b8c0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x15581b750_0;
    %store/vec4 v0x15581b8c0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x15581b7f0_0;
    %store/vec4 v0x15581b8c0_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15581f5e0;
T_15 ;
    %vpi_call 23 22 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/data/data.txt", v0x15581fd40 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x15581f5e0;
T_16 ;
    %wait E_0x15581f8f0;
    %load/vec4 v0x15581fa30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x15581fbe0_0;
    %split/vec4 8;
    %ix/getv 4, v0x15581f940_0;
    %store/vec4a v0x15581fd40, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x15581f940_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x15581fd40, 4, 0;
    %split/vec4 8;
    %load/vec4 v0x15581f940_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x15581fd40, 4, 0;
    %load/vec4 v0x15581f940_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x15581fd40, 4, 0;
    %load/vec4 v0x15581f940_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %load/vec4 v0x15581f940_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15581f940_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x15581f940_0;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 23 30 "$display", "[DEBUG] write %h to memory address:%h, %h", v0x15581fbe0_0, v0x15581f940_0, S<0,vec4,u32> {1 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15581f5e0;
T_17 ;
    %wait E_0x15581f8a0;
    %load/vec4 v0x15581f940_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %load/vec4 v0x15581f940_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15581f940_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x15581f940_0;
    %load/vec4a v0x15581fd40, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15581fc70_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1558042e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1558243e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155824470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155824350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1558242c0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x1558042e0;
T_19 ;
    %delay 100000, 0;
    %load/vec4 v0x1558243e0_0;
    %inv;
    %store/vec4 v0x1558243e0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1558042e0;
T_20 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155824470_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1558042e0;
T_21 ;
    %wait E_0x15581ec10;
    %load/vec4 v0x155824470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1558242c0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1558242c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1558242c0_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1558042e0;
T_22 ;
    %wait E_0x15581ec10;
    %load/vec4 v0x155824470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155824350_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x155824350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155824350_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1558042e0;
T_23 ;
    %vpi_call 2 42 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1558042e0 {0 0 0};
    %delay 50000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/singleCycleCpu/user/src/singleCycleCpu.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/cpuCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/aluCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/insDecoder.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/mainCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/datapath.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/extendByExtop.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/MEM/user/src/MEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/datapath/user/src/muxReg.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
