JDF B
// Created by Version 3.0 
PROJECT Untitled
DESIGN test_fifodcx16kwx2rx4 Normal
DEVKIT LC5512MV-45F256C
ENTRY Schematic/Verilog HDL
TESTFIXTURE tb_test_fifodcx16kwx2rx4.tf
MODULE test_fifodcx16kwx2rx4.v
MODSTYLE test_fifodcx16kwx2rx4 Normal
MODSTYLE L_FIFODCX Normal
SYNTHESIS_TOOL Precision
