

================================================================
== Vivado HLS Report for 'lenetSynthMatlab'
================================================================
* Date:           Sat Dec  8 21:20:54 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hlsProject
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.572|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6978124|  6978124|  6978124|  6978124|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  1783164|  1783164|    297194|          -|          -|     6|    no    |
        | + Loop 1.1                  |   297192|   297192|     10614|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |    10612|    10612|       379|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |      160|      160|        32|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1      |       30|       30|         6|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.2          |       28|       28|         7|          -|          -|     4|    no    |
        |- Loop 2                     |    20440|    20440|       730|          -|          -|    28|    no    |
        | + Loop 2.1                  |      728|      728|        26|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1              |       24|       24|         4|          -|          -|     6|    no    |
        |- memset_pool1ActivationMap  |     1175|     1175|         1|          -|          -|  1176|    no    |
        |- Loop 4                     |    20592|    20592|      3432|          -|          -|     6|    no    |
        | + Loop 4.1                  |     3430|     3430|       245|          -|          -|    14|    no    |
        |  ++ Loop 4.1.1              |      238|      238|        17|          -|          -|    14|    no    |
        |   +++ Loop 4.1.1.1          |       12|       12|         6|          -|          -|     2|    no    |
        |- Loop 5                     |  4163552|  4163552|    260222|          -|          -|    16|    no    |
        | + Loop 5.1                  |   260220|   260220|     26022|          -|          -|    10|    no    |
        |  ++ Loop 5.1.1              |    26020|    26020|      2602|          -|          -|    10|    no    |
        |   +++ Loop 5.1.1.1          |     1260|     1260|       252|          -|          -|     5|    no    |
        |    ++++ Loop 5.1.1.1.1      |      250|      250|        50|          -|          -|     5|    no    |
        |     +++++ Loop 5.1.1.1.1.1  |       48|       48|         8|          -|          -|     6|    no    |
        |   +++ Loop 5.1.1.2          |       35|       35|         7|          -|          -|     5|    no    |
        |- Loop 6                     |     6620|     6620|       662|          -|          -|    10|    no    |
        | + Loop 6.1                  |      660|      660|        66|          -|          -|    10|    no    |
        |  ++ Loop 6.1.1              |       64|       64|         4|          -|          -|    16|    no    |
        |- memset_pool2ActivationMap  |      399|      399|         1|          -|          -|   400|    no    |
        |- Loop 8                     |     6992|     6992|       437|          -|          -|    16|    no    |
        | + Loop 8.1                  |      435|      435|        87|          -|          -|     5|    no    |
        |  ++ Loop 8.1.1              |       80|       80|        16|          -|          -|     5|    no    |
        |   +++ Loop 8.1.1.1          |       12|       12|         6|          -|          -|     2|    no    |
        |- Loop 9                     |   843840|   843840|      7032|          -|          -|   120|    no    |
        | + Loop 9.1                  |     3260|     3260|       652|          -|          -|     5|    no    |
        |  ++ Loop 9.1.1              |      650|      650|       130|          -|          -|     5|    no    |
        |   +++ Loop 9.1.1.1          |      128|      128|         8|          -|          -|    16|    no    |
        | + Loop 9.2                  |      105|      105|         7|          -|          -|    15|    no    |
        |- Loop 10                    |      480|      480|         4|          -|          -|   120|    no    |
        |- Loop 11                    |   121548|   121548|      1447|          -|          -|    84|    no    |
        | + Loop 11.1                 |     1440|     1440|        12|          -|          -|   120|    no    |
        |- Loop 12                    |     9310|     9310|       931|          -|          -|    10|    no    |
        | + Loop 12.1                 |      924|      924|        11|          -|          -|    84|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 170
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond33)
	27  / (exitcond33)
3 --> 
	4  / (!exitcond32)
	2  / (exitcond32)
4 --> 
	5  / (!exitcond31)
	3  / (exitcond31)
5 --> 
	12  / (exitcond30)
	6  / (!exitcond30)
6 --> 
	7  / (!exitcond29)
	5  / (exitcond29)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!exitcond_i)
	22  / (exitcond_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	15  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	4  / true
27 --> 
	28  / (!exitcond28)
	33  / (exitcond28)
28 --> 
	29  / (!exitcond27)
	27  / (exitcond27)
29 --> 
	30  / (!exitcond26)
	28  / (exitcond26)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	29  / true
33 --> 
	33  / (!tmp_3)
	34  / (tmp_3)
34 --> 
	35  / (!exitcond25)
	51  / (exitcond25)
35 --> 
	36  / (!exitcond24)
	34  / (exitcond24)
36 --> 
	46  / (exitcond23)
	37  / (!exitcond23)
37 --> 
	38  / (!exitcond22)
	43  / (exitcond22)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	37  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	36  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	35  / true
51 --> 
	52  / (!exitcond21)
	81  / (exitcond21)
52 --> 
	53  / (!exitcond20)
	51  / (exitcond20)
53 --> 
	54  / (!exitcond19)
	52  / (exitcond19)
54 --> 
	64  / (exitcond18)
	55  / (!exitcond18)
55 --> 
	56  / (!exitcond17)
	54  / (exitcond17)
56 --> 
	57  / (!exitcond16)
	55  / (exitcond16)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	56  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / (!exitcond_i1)
	76  / (exitcond_i1)
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	69  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	53  / true
81 --> 
	82  / (!exitcond15)
	87  / (exitcond15)
82 --> 
	83  / (!exitcond14)
	81  / (exitcond14)
83 --> 
	84  / (!exitcond13)
	82  / (exitcond13)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	83  / true
87 --> 
	87  / (!tmp_17)
	88  / (tmp_17)
88 --> 
	89  / (!exitcond12)
	104  / (exitcond12)
89 --> 
	90  / (!exitcond11)
	88  / (exitcond11)
90 --> 
	99  / (exitcond10)
	91  / (!exitcond10)
91 --> 
	92  / (!exitcond9)
	97  / (exitcond9)
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	91  / true
97 --> 
	98  / true
98 --> 
	90  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	89  / true
104 --> 
	105  / (!exitcond8)
	132  / (exitcond8)
105 --> 
	115  / (exitcond7)
	106  / (!exitcond7)
106 --> 
	107  / (!exitcond6)
	105  / (exitcond6)
107 --> 
	108  / (!exitcond5)
	106  / (exitcond5)
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	107  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / (!exitcond_i2)
	127  / (exitcond_i2)
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	120  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	104  / true
132 --> 
	133  / (!exitcond4)
	136  / (exitcond4)
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	132  / true
136 --> 
	137  / (!exitcond3)
	154  / (exitcond3)
137 --> 
	138  / (!exitcond2)
	149  / (exitcond2)
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	137  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	136  / true
154 --> 
	155  / (!exitcond1)
155 --> 
	156  / (!exitcond)
	166  / (exitcond)
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	155  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	154  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %inputImg) nounwind, !map !98"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %netScores) nounwind, !map !104"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @lenetSynthMatlab_str) nounwind"   --->   Operation 173 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%pool1ActivationMap = alloca [1176 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:33]   --->   Operation 174 'alloca' 'pool1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv1ActivationMap = alloca [4704 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:37]   --->   Operation 175 'alloca' 'conv1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%relu1ActivationMap = alloca [4704 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:38]   --->   Operation 176 'alloca' 'relu1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%fv10 = alloca [25 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:39]   --->   Operation 177 'alloca' 'fv10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%fv11 = alloca [5 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:40]   --->   Operation 178 'alloca' 'fv11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%pool2ActivationMap = alloca [400 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:42]   --->   Operation 179 'alloca' 'pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv2ActivationMap = alloca [1600 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:43]   --->   Operation 180 'alloca' 'conv2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%relu2ActivationMap = alloca [1600 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:47]   --->   Operation 181 'alloca' 'relu2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%fv12 = alloca [150 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:48]   --->   Operation 182 'alloca' 'fv12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%fv13 = alloca [30 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:49]   --->   Operation 183 'alloca' 'fv13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%fv14 = alloca [6 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:50]   --->   Operation 184 'alloca' 'fv14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap = alloca [400 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:52]   --->   Operation 185 'alloca' 'b_pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%fv15 = alloca [80 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:53]   --->   Operation 186 'alloca' 'fv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%fc1ActivationMap = alloca [120 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:54]   --->   Operation 187 'alloca' 'fc1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%fv16 = alloca [16 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:55]   --->   Operation 188 'alloca' 'fv16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%relu3ActivationMap = alloca [120 x double], align 16" [../generatedCCode/lenetSynthMatlab.c:56]   --->   Operation 189 'alloca' 'relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap = alloca [84 x float], align 16" [../generatedCCode/lenetSynthMatlab.c:59]   --->   Operation 190 'alloca' 'd_relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%fv11_addr = getelementptr [5 x float]* %fv11, i64 0, i64 0"   --->   Operation 191 'getelementptr' 'fv11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.66ns)   --->   "br label %.loopexit" [../generatedCCode/lenetSynthMatlab.c:76]   --->   Operation 192 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%f = phi i3 [ 0, %0 ], [ %f_5, %.loopexit.loopexit ]"   --->   Operation 193 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%f_cast = zext i3 %f to i14" [../generatedCCode/lenetSynthMatlab.c:76]   --->   Operation 194 'zext' 'f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.18ns)   --->   "%exitcond33 = icmp eq i3 %f, -2" [../generatedCCode/lenetSynthMatlab.c:76]   --->   Operation 195 'icmp' 'exitcond33' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 196 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.68ns)   --->   "%f_5 = add i3 %f, 1" [../generatedCCode/lenetSynthMatlab.c:76]   --->   Operation 197 'add' 'f_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond33, label %.preheader53.preheader, label %.preheader57.preheader" [../generatedCCode/lenetSynthMatlab.c:76]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (1.66ns)   --->   "br label %.preheader57"   --->   Operation 199 'br' <Predicate = (!exitcond33)> <Delay = 1.66>
ST_2 : Operation 200 [1/1] (1.66ns)   --->   "br label %.preheader53"   --->   Operation 200 'br' <Predicate = (exitcond33)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%r = phi i5 [ %r_4, %.preheader57.loopexit ], [ 0, %.preheader57.preheader ]"   --->   Operation 201 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %next_mul, %.preheader57.loopexit ], [ 0, %.preheader57.preheader ]"   --->   Operation 202 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14"   --->   Operation 203 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.13ns)   --->   "%next_mul = add i13 %phi_mul, 168"   --->   Operation 204 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.44ns)   --->   "%exitcond32 = icmp eq i5 %r, -4" [../generatedCCode/lenetSynthMatlab.c:80]   --->   Operation 205 'icmp' 'exitcond32' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.86ns)   --->   "%r_4 = add i5 %r, 1" [../generatedCCode/lenetSynthMatlab.c:80]   --->   Operation 207 'add' 'r_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %exitcond32, label %.loopexit.loopexit, label %.preheader56.preheader" [../generatedCCode/lenetSynthMatlab.c:80]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.66ns)   --->   "br label %.preheader56" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 209 'br' <Predicate = (!exitcond32)> <Delay = 1.66>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 210 'br' <Predicate = (exitcond32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%c = phi i5 [ %c_4, %b_sum.exit ], [ 0, %.preheader56.preheader ]"   --->   Operation 211 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%c_cast1 = zext i5 %c to i10" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 212 'zext' 'c_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.44ns)   --->   "%exitcond31 = icmp eq i5 %c, -4" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 213 'icmp' 'exitcond31' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 214 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.86ns)   --->   "%c_4 = add i5 %c, 1" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 215 'add' 'c_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %exitcond31, label %.preheader57.loopexit, label %.preheader55.preheader" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.66ns)   --->   "br label %.preheader55" [../generatedCCode/lenetSynthMatlab.c:85]   --->   Operation 217 'br' <Predicate = (!exitcond31)> <Delay = 1.66>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader57"   --->   Operation 218 'br' <Predicate = (exitcond31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.86>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%k4 = phi i3 [ %k_9, %.preheader55.loopexit ], [ 0, %.preheader55.preheader ]"   --->   Operation 219 'phi' 'k4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%k4_cast = zext i3 %k4 to i5" [../generatedCCode/lenetSynthMatlab.c:85]   --->   Operation 220 'zext' 'k4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (1.18ns)   --->   "%exitcond30 = icmp eq i3 %k4, -3" [../generatedCCode/lenetSynthMatlab.c:85]   --->   Operation 221 'icmp' 'exitcond30' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (1.68ns)   --->   "%k_9 = add i3 %k4, 1" [../generatedCCode/lenetSynthMatlab.c:85]   --->   Operation 223 'add' 'k_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %exitcond30, label %2, label %.preheader54.preheader" [../generatedCCode/lenetSynthMatlab.c:85]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.86ns)   --->   "%tmp_18 = add i5 %k4_cast, %r" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 225 'add' 'tmp_18' <Predicate = (!exitcond30)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k4, i2 0)" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 226 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (1.66ns)   --->   "br label %.preheader54" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 227 'br' <Predicate = (!exitcond30)> <Delay = 1.66>
ST_5 : Operation 228 [2/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../generatedCCode/lenetSynthMatlab.c:94]   --->   Operation 228 'call' <Predicate = (exitcond30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.37>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%colOutIdx1 = phi i3 [ %colOutIdx_2, %1 ], [ 0, %.preheader54.preheader ]"   --->   Operation 229 'phi' 'colOutIdx1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%colOutIdx1_cast = zext i3 %colOutIdx1 to i5" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 230 'zext' 'colOutIdx1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (1.18ns)   --->   "%exitcond29 = icmp eq i3 %colOutIdx1, -3" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 231 'icmp' 'exitcond29' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 232 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (1.68ns)   --->   "%colOutIdx_2 = add i3 %colOutIdx1, 1" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 233 'add' 'colOutIdx_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %exitcond29, label %.preheader55.loopexit, label %1" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_18, i2 0, i3 %colOutIdx1)" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 235 'bitconcatenate' 'tmp' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (2.12ns)   --->   "%tmp_21 = add i10 %tmp, %c_cast1" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 236 'add' 'tmp_21' <Predicate = (!exitcond29)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_22 = zext i10 %tmp_21 to i64" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 237 'zext' 'tmp_22' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%inputImg_addr = getelementptr [1024 x float]* %inputImg, i64 0, i64 %tmp_22" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 238 'getelementptr' 'inputImg_addr' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_6 : Operation 239 [2/2] (3.25ns)   --->   "%inputImg_load = load float* %inputImg_addr, align 4" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 239 'load' 'inputImg_load' <Predicate = (!exitcond29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i5 %p_shl6, %colOutIdx1_cast" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 240 'add' 'tmp2' <Predicate = (!exitcond29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%tmp_23 = add i5 %tmp2, %k4_cast" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 241 'add' 'tmp_23' <Predicate = (!exitcond29)> <Delay = 3.27> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader55"   --->   Operation 242 'br' <Predicate = (exitcond29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 243 [1/2] (3.25ns)   --->   "%inputImg_load = load float* %inputImg_addr, align 4" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 243 'load' 'inputImg_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 5.78>
ST_8 : Operation 244 [4/4] (5.78ns)   --->   "%tmp_25 = fmul float %inputImg_load, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 244 'fmul' 'tmp_25' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 245 [3/4] (5.78ns)   --->   "%tmp_25 = fmul float %inputImg_load, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 245 'fmul' 'tmp_25' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 246 [2/4] (5.78ns)   --->   "%tmp_25 = fmul float %inputImg_load, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 246 'fmul' 'tmp_25' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.93>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_24 = zext i5 %tmp_23 to i64" [../generatedCCode/lenetSynthMatlab.c:87]   --->   Operation 247 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/4] (5.78ns)   --->   "%tmp_25 = fmul float %inputImg_load, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 248 'fmul' 'tmp_25' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%fv10_addr = getelementptr inbounds [25 x float]* %fv10, i64 0, i64 %tmp_24" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 249 'getelementptr' 'fv10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (2.15ns)   --->   "store float %tmp_25, float* %fv10_addr, align 4" [../generatedCCode/lenetSynthMatlab.c:89]   --->   Operation 250 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader54" [../generatedCCode/lenetSynthMatlab.c:86]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 252 [1/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../generatedCCode/lenetSynthMatlab.c:94]   --->   Operation 252 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 2.15>
ST_13 : Operation 253 [2/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../generatedCCode/sum.c:25->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 253 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 7> <Delay = 2.15>
ST_14 : Operation 254 [1/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../generatedCCode/sum.c:25->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 254 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 255 [1/1] (1.66ns)   --->   "br label %3" [../generatedCCode/sum.c:26->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 255 'br' <Predicate = true> <Delay = 1.66>

State 15 <SV = 8> <Delay = 8.26>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%y5_i = phi float [ %y, %2 ], [ %y_1, %4 ]"   --->   Operation 256 'phi' 'y5_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%k_i = phi i3 [ 0, %2 ], [ %k_10, %4 ]"   --->   Operation 257 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (1.18ns)   --->   "%exitcond_i = icmp eq i3 %k_i, -4" [../generatedCCode/sum.c:26->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 258 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 259 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (1.68ns)   --->   "%k_10 = add i3 %k_i, 1" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 260 'add' 'k_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %b_sum.exit, label %4" [../generatedCCode/sum.c:26->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_i = zext i3 %k_10 to i64" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 262 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%fv11_addr_1 = getelementptr [5 x float]* %fv11, i64 0, i64 %tmp_i" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 263 'getelementptr' 'fv11_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_15 : Operation 264 [2/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 264 'load' 'fv11_load' <Predicate = (!exitcond_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 265 [5/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 265 'fadd' 'tmp_11' <Predicate = (exitcond_i)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 266 'bitconcatenate' 'p_shl4' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4 to i9" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 267 'zext' 'p_shl4_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 268 'bitconcatenate' 'p_shl5' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %p_shl5 to i9" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 269 'zext' 'p_shl5_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (2.11ns)   --->   "%tmp_13 = sub i9 %p_shl4_cast, %p_shl5_cast" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 270 'sub' 'tmp_13' <Predicate = (exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i9 %tmp_13 to i14" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 271 'sext' 'tmp_13_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i14 %tmp_13_cast, %phi_mul_cast" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 272 'add' 'tmp3' <Predicate = (exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 273 [1/1] (3.94ns) (root node of TernaryAdder)   --->   "%tmp_15 = add i14 %f_cast, %tmp3" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 273 'add' 'tmp_15' <Predicate = (exitcond_i)> <Delay = 3.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 9> <Delay = 2.15>
ST_16 : Operation 274 [1/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 274 'load' 'fv11_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 10> <Delay = 8.26>
ST_17 : Operation 275 [5/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 275 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 8.26>
ST_18 : Operation 276 [4/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 276 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 8.26>
ST_19 : Operation 277 [3/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 277 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 8.26>
ST_20 : Operation 278 [2/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 278 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 8.26>
ST_21 : Operation 279 [1/5] (8.26ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 279 'fadd' 'y_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "br label %3" [../generatedCCode/sum.c:26->../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 8.26>
ST_22 : Operation 281 [4/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 281 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 8.26>
ST_23 : Operation 282 [3/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 282 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 8.26>
ST_24 : Operation 283 [2/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 283 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 8.26>
ST_25 : Operation 284 [1/5] (8.26ns)   --->   "%tmp_11 = fadd float %y5_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 284 'fadd' 'tmp_11' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 8.37>
ST_26 : Operation 285 [1/1] (5.12ns)   --->   "%tmp_12 = fpext float %tmp_11 to double" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 285 'fpext' 'tmp_12' <Predicate = true> <Delay = 5.12> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i14 %tmp_15 to i32" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 286 'sext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_16 = zext i32 %tmp_15_cast to i64" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 287 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a = getelementptr inbounds [4704 x double]* %conv1ActivationMap, i64 0, i64 %tmp_16" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 288 'getelementptr' 'conv1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (3.25ns)   --->   "store double %tmp_12, double* %conv1ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:95]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader56" [../generatedCCode/lenetSynthMatlab.c:82]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 2> <Delay = 2.13>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ %k, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 291 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i13 [ %next_mul3, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 292 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%phi_mul2_cast = zext i13 %phi_mul2 to i14"   --->   Operation 293 'zext' 'phi_mul2_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (2.13ns)   --->   "%next_mul3 = add i13 %phi_mul2, 168"   --->   Operation 294 'add' 'next_mul3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (1.44ns)   --->   "%exitcond28 = icmp eq i5 %k_1, -4" [../generatedCCode/lenetSynthMatlab.c:102]   --->   Operation 295 'icmp' 'exitcond28' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 296 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (1.86ns)   --->   "%k = add i5 %k_1, 1" [../generatedCCode/lenetSynthMatlab.c:102]   --->   Operation 297 'add' 'k' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "br i1 %exitcond28, label %meminst.preheader, label %.preheader52.preheader" [../generatedCCode/lenetSynthMatlab.c:102]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (1.66ns)   --->   "br label %.preheader52" [../generatedCCode/lenetSynthMatlab.c:103]   --->   Operation 299 'br' <Predicate = (!exitcond28)> <Delay = 1.66>
ST_27 : Operation 300 [1/1] (1.66ns)   --->   "br label %meminst" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 300 'br' <Predicate = (exitcond28)> <Delay = 1.66>

State 28 <SV = 3> <Delay = 2.11>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%colOutIdx_1 = phi i5 [ %colOutIdx, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]"   --->   Operation 301 'phi' 'colOutIdx_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 302 [1/1] (1.44ns)   --->   "%exitcond27 = icmp eq i5 %colOutIdx_1, -4" [../generatedCCode/lenetSynthMatlab.c:103]   --->   Operation 302 'icmp' 'exitcond27' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 303 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (1.86ns)   --->   "%colOutIdx = add i5 %colOutIdx_1, 1" [../generatedCCode/lenetSynthMatlab.c:103]   --->   Operation 304 'add' 'colOutIdx' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "br i1 %exitcond27, label %.preheader53.loopexit, label %.preheader51.preheader" [../generatedCCode/lenetSynthMatlab.c:103]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %colOutIdx_1, i3 0)" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 306 'bitconcatenate' 'p_shl' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 307 'zext' 'p_shl_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %colOutIdx_1, i1 false)" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 308 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1 to i9" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 309 'zext' 'p_shl1_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (2.11ns)   --->   "%tmp_4 = sub i9 %p_shl_cast, %p_shl1_cast" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 310 'sub' 'tmp_4' <Predicate = (!exitcond27)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/1] (1.66ns)   --->   "br label %.preheader51" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 311 'br' <Predicate = (!exitcond27)> <Delay = 1.66>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "br label %.preheader53"   --->   Operation 312 'br' <Predicate = (exitcond27)> <Delay = 0.00>

State 29 <SV = 4> <Delay = 7.51>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_4, %5 ], [ 0, %.preheader51.preheader ]"   --->   Operation 313 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i9" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 314 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (1.18ns)   --->   "%exitcond26 = icmp eq i3 %b_k, -2" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 315 'icmp' 'exitcond26' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 316 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (1.68ns)   --->   "%b_k_4 = add i3 %b_k, 1" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 317 'add' 'b_k_4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %exitcond26, label %.preheader52.loopexit, label %5" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (2.11ns)   --->   "%tmp4 = add i9 %tmp_4, %b_k_cast" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 319 'add' 'tmp4' <Predicate = (!exitcond26)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i9 %tmp4 to i14" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 320 'sext' 'tmp4_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (2.13ns)   --->   "%tmp_7 = add i14 %tmp4_cast, %phi_mul2_cast" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 321 'add' 'tmp_7' <Predicate = (!exitcond26)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i14 %tmp_7 to i32" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 322 'sext' 'tmp_7_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 323 'zext' 'tmp_8' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a_1 = getelementptr inbounds [4704 x double]* %conv1ActivationMap, i64 0, i64 %tmp_8" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 324 'getelementptr' 'conv1ActivationMap_a_1' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_29 : Operation 325 [2/2] (3.25ns)   --->   "%rowOutIdx = load double* %conv1ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 325 'load' 'rowOutIdx' <Predicate = (!exitcond26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "br label %.preheader52"   --->   Operation 326 'br' <Predicate = (exitcond26)> <Delay = 0.00>

State 30 <SV = 5> <Delay = 3.25>
ST_30 : Operation 327 [1/2] (3.25ns)   --->   "%rowOutIdx = load double* %conv1ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 327 'load' 'rowOutIdx' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 6> <Delay = 7.88>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%rowOutIdx_to_int = bitcast double %rowOutIdx to i64" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 328 'bitcast' 'rowOutIdx_to_int' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %rowOutIdx_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 329 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %rowOutIdx_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 330 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (1.81ns)   --->   "%notlhs = icmp ne i11 %tmp_6, -1" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 331 'icmp' 'notlhs' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 332 [1/1] (2.77ns)   --->   "%notrhs = icmp eq i52 %tmp_9, 0" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 332 'icmp' 'notrhs' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [../generatedCCode/lenetSynthMatlab.c:105]   --->   Operation 333 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 334 [1/1] (6.89ns)   --->   "%tmp_1 = fcmp olt double %rowOutIdx, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:106]   --->   Operation 334 'dcmp' 'tmp_1' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_14 = and i1 %tmp_s, %tmp_1" [../generatedCCode/lenetSynthMatlab.c:106]   --->   Operation 335 'and' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 336 [1/1] (0.98ns) (out node of the LUT)   --->   "%rowOutIdx_1 = select i1 %tmp_14, double 0.000000e+00, double %rowOutIdx" [../generatedCCode/lenetSynthMatlab.c:106]   --->   Operation 336 'select' 'rowOutIdx_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 7> <Delay = 3.25>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a = getelementptr inbounds [4704 x double]* %relu1ActivationMap, i64 0, i64 %tmp_8" [../generatedCCode/lenetSynthMatlab.c:110]   --->   Operation 337 'getelementptr' 'relu1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (3.25ns)   --->   "store double %rowOutIdx_1, double* %relu1ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:110]   --->   Operation 338 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader51" [../generatedCCode/lenetSynthMatlab.c:104]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 3> <Delay = 3.25>
ST_33 : Operation 340 [1/1] (0.00ns)   --->   "%invdar = phi i11 [ %indvarinc, %meminst ], [ 0, %meminst.preheader ]" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 340 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 341 [1/1] (2.12ns)   --->   "%indvarinc = add i11 %invdar, 1" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 341 'add' 'indvarinc' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %invdar to i64" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 342 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a = getelementptr [1176 x double]* %pool1ActivationMap, i64 0, i64 %tmp_2" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 343 'getelementptr' 'pool1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 344 [1/1] (3.25ns)   --->   "store double 0.000000e+00, double* %pool1ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 345 [1/1] (1.81ns)   --->   "%tmp_3 = icmp eq i11 %invdar, -873" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 345 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool1Activati) nounwind"   --->   Operation 346 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 347 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader149.preheader, label %meminst" [../generatedCCode/lenetSynthMatlab.c:117]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%maxval_1 = alloca double"   --->   Operation 349 'alloca' 'maxval_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%maxval_1_3 = alloca double"   --->   Operation 350 'alloca' 'maxval_1_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (1.66ns)   --->   "br label %.preheader149" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 351 'br' <Predicate = (tmp_3)> <Delay = 1.66>

State 34 <SV = 4> <Delay = 2.11>
ST_34 : Operation 352 [1/1] (0.00ns)   --->   "%f_1 = phi i3 [ 0, %.preheader149.preheader ], [ %f_6, %.preheader149.loopexit ]"   --->   Operation 352 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "%maxval_1_load = load double* %maxval_1"   --->   Operation 353 'load' 'maxval_1_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%maxval_1_3_load = load double* %maxval_1_3"   --->   Operation 354 'load' 'maxval_1_3_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (0.00ns)   --->   "%f_1_cast = zext i3 %f_1 to i9" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 355 'zext' 'f_1_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%f_1_cast1 = zext i3 %f_1 to i8" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 356 'zext' 'f_1_cast1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (1.18ns)   --->   "%exitcond25 = icmp eq i3 %f_1, -2" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 357 'icmp' 'exitcond25' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 358 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (1.68ns)   --->   "%f_6 = add i3 %f_1, 1" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 359 'add' 'f_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "br i1 %exitcond25, label %.preheader49.preheader, label %.preheader50.preheader" [../generatedCCode/lenetSynthMatlab.c:120]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (2.11ns)   --->   "%tmp_5 = add i8 %f_1_cast1, -84" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 361 'add' 'tmp_5' <Predicate = (!exitcond25)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i8 %tmp_5 to i32" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 362 'sext' 'tmp_5_cast' <Predicate = (!exitcond25)> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (1.66ns)   --->   "br label %.preheader50" [../generatedCCode/lenetSynthMatlab.c:125]   --->   Operation 363 'br' <Predicate = (!exitcond25)> <Delay = 1.66>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%fv14_addr = getelementptr [6 x float]* %fv14, i64 0, i64 0"   --->   Operation 364 'getelementptr' 'fv14_addr' <Predicate = (exitcond25)> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (1.66ns)   --->   "br label %.preheader49" [../generatedCCode/lenetSynthMatlab.c:169]   --->   Operation 365 'br' <Predicate = (exitcond25)> <Delay = 1.66>

State 35 <SV = 5> <Delay = 4.46>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%x_assign = phi double [ 1.000000e+00, %.preheader50.preheader ], [ %rowOutIdx_3, %11 ]"   --->   Operation 366 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 367 [1/1] (0.00ns)   --->   "%r_1 = phi i4 [ 0, %.preheader50.preheader ], [ %r_5, %11 ]"   --->   Operation 367 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 368 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i13 [ 0, %.preheader50.preheader ], [ %next_mul5, %11 ]"   --->   Operation 368 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 369 [1/1] (0.00ns)   --->   "%phi_mul4_cast = zext i13 %phi_mul4 to i14"   --->   Operation 369 'zext' 'phi_mul4_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 370 [1/1] (2.13ns)   --->   "%next_mul5 = add i13 %phi_mul4, 336"   --->   Operation 370 'add' 'next_mul5' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 371 [1/1] (1.44ns)   --->   "%exitcond24 = icmp eq i4 %r_1, -2" [../generatedCCode/lenetSynthMatlab.c:125]   --->   Operation 371 'icmp' 'exitcond24' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 372 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (1.77ns)   --->   "%r_5 = add i4 %r_1, 1" [../generatedCCode/lenetSynthMatlab.c:125]   --->   Operation 373 'add' 'r_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %exitcond24, label %.preheader149.loopexit, label %6" [../generatedCCode/lenetSynthMatlab.c:125]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%k_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_1, i1 false)" [../generatedCCode/lenetSynthMatlab.c:126]   --->   Operation 375 'bitconcatenate' 'k_8' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_19 = or i5 %k_8, 1" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 376 'or' 'tmp_19' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i5 %tmp_19 to i14" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 377 'zext' 'tmp_43_cast' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_35 : Operation 378 [1/1] (4.46ns)   --->   "%tmp_20 = mul i14 %tmp_43_cast, 168" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 378 'mul' 'tmp_20' <Predicate = (!exitcond24)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 379 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 379 'bitcast' 'p_Val2_s' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_35 : Operation 380 [1/1] (1.66ns)   --->   "br label %7" [../generatedCCode/lenetSynthMatlab.c:132]   --->   Operation 380 'br' <Predicate = (!exitcond24)> <Delay = 1.66>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "br label %.preheader149"   --->   Operation 381 'br' <Predicate = (exitcond24)> <Delay = 0.00>

State 36 <SV = 6> <Delay = 8.39>
ST_36 : Operation 382 [1/1] (0.00ns)   --->   "%c_1 = phi i4 [ 0, %6 ], [ %colOutIdx_15, %10 ]"   --->   Operation 382 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 383 [1/1] (1.44ns)   --->   "%exitcond23 = icmp eq i4 %c_1, -2" [../generatedCCode/lenetSynthMatlab.c:132]   --->   Operation 383 'icmp' 'exitcond23' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 384 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 385 [1/1] (1.77ns)   --->   "%colOutIdx_15 = add i4 %c_1, 1" [../generatedCCode/lenetSynthMatlab.c:132]   --->   Operation 385 'add' 'colOutIdx_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 386 [1/1] (0.00ns)   --->   "br i1 %exitcond23, label %11, label %8" [../generatedCCode/lenetSynthMatlab.c:132]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 387 [1/1] (0.00ns)   --->   "%b_k_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_1, i1 false)" [../generatedCCode/lenetSynthMatlab.c:133]   --->   Operation 387 'bitconcatenate' 'b_k_5' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_36 : Operation 388 [1/1] (0.00ns)   --->   "%b_k_5_cast = zext i5 %b_k_5 to i8" [../generatedCCode/lenetSynthMatlab.c:133]   --->   Operation 388 'zext' 'b_k_5_cast' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_36 : Operation 389 [1/1] (1.66ns)   --->   "br label %9" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 389 'br' <Predicate = (!exitcond23)> <Delay = 1.66>
ST_36 : Operation 390 [6/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 390 'dadd' 'rowOutIdx_3' <Predicate = (exitcond23)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 7> <Delay = 7.09>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %8 ], [ %j_2, %._crit_edge ]"   --->   Operation 391 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i2 %j to i1" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 392 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 393 [1/1] (0.93ns)   --->   "%exitcond22 = icmp eq i2 %j, -2" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 393 'icmp' 'exitcond22' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 394 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 394 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 395 [1/1] (1.58ns)   --->   "%j_2 = add i2 1, %j" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 395 'add' 'j_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 396 [1/1] (0.00ns)   --->   "br i1 %exitcond22, label %10, label %._crit_edge" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 397 [1/1] (0.00ns)   --->   "%p_shl13 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %c_1, i1 %tmp_26, i3 0)" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 397 'bitconcatenate' 'p_shl13' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_37 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i8 %p_shl13 to i9" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 398 'zext' 'p_shl13_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_37 : Operation 399 [1/1] (0.00ns)   --->   "%p_shl14 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1(i4 %c_1, i1 %tmp_26, i1 false)" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 399 'bitconcatenate' 'p_shl14' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_37 : Operation 400 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i6 %p_shl14 to i9" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 400 'zext' 'p_shl14_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_37 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40 = sub i9 %p_shl13_cast, %p_shl14_cast" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 401 'sub' 'tmp_40' <Predicate = (!exitcond22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 402 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i9 %tmp_40, %f_1_cast" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 402 'add' 'tmp_44' <Predicate = (!exitcond22)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_44 to i14" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 403 'sext' 'tmp_44_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_37 : Operation 404 [1/1] (2.13ns)   --->   "%tmp_45 = add i14 %tmp_44_cast, %phi_mul4_cast" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 404 'add' 'tmp_45' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 405 [1/1] (2.13ns)   --->   "%tmp_49 = add i14 %tmp_44_cast, %tmp_20" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 405 'add' 'tmp_49' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%p_shl15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_1, i3 0)" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 406 'bitconcatenate' 'p_shl15' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i7 %p_shl15 to i8" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 407 'zext' 'p_shl15_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 408 [1/1] (2.03ns)   --->   "%tmp_39 = sub i8 %p_shl15_cast, %b_k_5_cast" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 408 'sub' 'tmp_39' <Predicate = (exitcond22)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 409 'bitselect' 'tmp_43' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 410 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 410 'partselect' 'loc_V' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 411 'trunc' 'tmp_48' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_48, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 412 'bitconcatenate' 'tmp_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 413 'zext' 'tmp_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 414 'zext' 'tmp_i_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 415 [1/1] (2.12ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 415 'add' 'sh_assign' <Predicate = (exitcond22)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 416 'bitselect' 'tmp_54' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 417 [1/1] (2.12ns)   --->   "%tmp_139_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 417 'sub' 'tmp_139_i_i_i' <Predicate = (exitcond22)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_139_i_i_i_cast = sext i11 %tmp_139_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 418 'sext' 'tmp_139_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 419 [1/1] (0.68ns)   --->   "%sh_assign_1 = select i1 %tmp_54, i12 %tmp_139_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 419 'select' 'sh_assign_1' <Predicate = (exitcond22)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 420 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 420 'sext' 'sh_assign_1_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_140_i_i_i = zext i32 %sh_assign_1_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 421 'zext' 'tmp_140_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_140_i_i_i_cast = zext i32 %sh_assign_1_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 422 'zext' 'tmp_140_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_141_i_i_i = lshr i54 %tmp_i_i_i, %tmp_140_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 423 'lshr' 'tmp_141_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_142_i_i_i = shl i137 %tmp_i_i_i_cast, %tmp_140_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 424 'shl' 'tmp_142_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_141_i_i_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 425 'bitselect' 'tmp_56' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_58 = zext i1 %tmp_56 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 426 'zext' 'tmp_58' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_142_i_i_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 427 'partselect' 'tmp_63' <Predicate = (exitcond22)> <Delay = 0.00>
ST_37 : Operation 428 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %tmp_54, i32 %tmp_58, i32 %tmp_63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 428 'select' 'p_Val2_2' <Predicate = (exitcond22)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 8> <Delay = 3.25>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i14 %tmp_45 to i32" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 429 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_46 = zext i32 %tmp_45_cast to i64" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 430 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_1 = getelementptr inbounds [4704 x double]* %relu1ActivationMap, i64 0, i64 %tmp_46" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 431 'getelementptr' 'relu1ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 432 [2/2] (3.25ns)   --->   "%b_maxval = load double* %relu1ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 432 'load' 'b_maxval' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i14 %tmp_49 to i32" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 433 'sext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_52 = zext i32 %tmp_55_cast to i64" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 434 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_2 = getelementptr inbounds [4704 x double]* %relu1ActivationMap, i64 0, i64 %tmp_52" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 435 'getelementptr' 'relu1ActivationMap_a_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [2/2] (3.25ns)   --->   "%b_maxval_1 = load double* %relu1ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 436 'load' 'b_maxval_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 39 <SV = 9> <Delay = 3.25>
ST_39 : Operation 437 [1/2] (3.25ns)   --->   "%b_maxval = load double* %relu1ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 437 'load' 'b_maxval' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 438 [1/2] (3.25ns)   --->   "%b_maxval_1 = load double* %relu1ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 438 'load' 'b_maxval_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 10> <Delay = 8.57>
ST_40 : Operation 439 [1/1] (0.00ns)   --->   "%b_maxval_to_int = bitcast double %b_maxval to i64" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 439 'bitcast' 'b_maxval_to_int' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_53 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %b_maxval_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 440 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %b_maxval_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 441 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%b_maxval_1_to_int = bitcast double %b_maxval_1 to i64" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 442 'bitcast' 'b_maxval_1_to_int' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %b_maxval_1_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 443 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %b_maxval_1_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 444 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 445 [1/1] (1.81ns)   --->   "%notlhs3 = icmp ne i11 %tmp_53, -1" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 445 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 446 [1/1] (2.77ns)   --->   "%notrhs3 = icmp eq i52 %tmp_64, 0" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 446 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_57 = or i1 %notrhs3, %notlhs3" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 447 'or' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 448 [1/1] (1.81ns)   --->   "%notlhs4 = icmp ne i11 %tmp_55, -1" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 448 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 449 [1/1] (2.77ns)   --->   "%notrhs4 = icmp eq i52 %tmp_66, 0" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 449 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_60 = or i1 %notrhs4, %notlhs4" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 450 'or' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_65 = and i1 %tmp_57, %tmp_60" [../generatedCCode/lenetSynthMatlab.c:137]   --->   Operation 451 'and' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 452 [1/1] (6.89ns)   --->   "%tmp_67 = fcmp olt double %b_maxval, %b_maxval_1" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 452 'dcmp' 'tmp_67' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 453 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_76 = and i1 %tmp_65, %tmp_67" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 453 'and' 'tmp_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 454 [1/1] (0.69ns) (out node of the LUT)   --->   "%b_maxval_6 = select i1 %tmp_76, i14 %tmp_49, i14 %tmp_45" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 454 'select' 'b_maxval_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 11> <Delay = 3.25>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%b_maxval_6_cast6 = sext i14 %b_maxval_6 to i32" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 455 'sext' 'b_maxval_6_cast6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (0.00ns)   --->   "%b_maxval_6_cast = zext i32 %b_maxval_6_cast6 to i64" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 456 'zext' 'b_maxval_6_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 457 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_3 = getelementptr [4704 x double]* %relu1ActivationMap, i64 0, i64 %b_maxval_6_cast" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 457 'getelementptr' 'relu1ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 458 [2/2] (3.25ns)   --->   "%b_maxval_8 = load double* %relu1ActivationMap_a_3, align 8" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 458 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 42 <SV = 12> <Delay = 4.24>
ST_42 : Operation 459 [1/1] (0.00ns)   --->   "%maxval_1_load_2 = load double* %maxval_1" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 459 'load' 'maxval_1_load_2' <Predicate = (tmp_26)> <Delay = 0.00>
ST_42 : Operation 460 [1/1] (0.00ns)   --->   "%maxval_1_3_load_2 = load double* %maxval_1_3" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 460 'load' 'maxval_1_3_load_2' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_42 : Operation 461 [1/2] (3.25ns)   --->   "%b_maxval_8 = load double* %relu1ActivationMap_a_3, align 8" [../generatedCCode/lenetSynthMatlab.c:139]   --->   Operation 461 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 462 [1/1] (0.98ns)   --->   "%maxval_1_1 = select i1 %tmp_26, double %b_maxval_8, double %maxval_1_3_load_2" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 462 'select' 'maxval_1_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 463 [1/1] (0.98ns)   --->   "%maxval_1_2 = select i1 %tmp_26, double %maxval_1_load_2, double %b_maxval_8" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 463 'select' 'maxval_1_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 464 [1/1] (0.00ns)   --->   "store double %maxval_1_1, double* %maxval_1_3" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 464 'store' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 465 [1/1] (0.00ns)   --->   "store double %maxval_1_2, double* %maxval_1" [../generatedCCode/lenetSynthMatlab.c:146]   --->   Operation 465 'store' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 466 [1/1] (0.00ns)   --->   "br label %9" [../generatedCCode/lenetSynthMatlab.c:136]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 8> <Delay = 3.49>
ST_43 : Operation 467 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i = sub i32 0, %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 467 'sub' 'p_Val2_6_i_i_i' <Predicate = (tmp_43)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 468 [1/1] (0.79ns)   --->   "%p_Val2_6 = select i1 %tmp_43, i32 %p_Val2_6_i_i_i, i32 %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 468 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 9> <Delay = 8.47>
ST_44 : Operation 469 [1/1] (0.00ns)   --->   "%maxval_1_load_1 = load double* %maxval_1"   --->   Operation 469 'load' 'maxval_1_load_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 470 [1/1] (0.00ns)   --->   "%maxval_1_3_load_1 = load double* %maxval_1_3"   --->   Operation 470 'load' 'maxval_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 471 [1/1] (6.89ns)   --->   "%tmp_37 = fcmp olt double %maxval_1_load_1, %maxval_1_3_load_1" [../generatedCCode/lenetSynthMatlab.c:149]   --->   Operation 471 'dcmp' 'tmp_37' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 472 [1/1] (8.47ns)   --->   "%tmp_59 = mul i32 84, %p_Val2_6" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 472 'mul' 'tmp_59' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 10> <Delay = 7.99>
ST_45 : Operation 473 [1/1] (0.00ns)   --->   "%maxval_0_3_to_int = bitcast double %maxval_1_load_1 to i64"   --->   Operation 473 'bitcast' 'maxval_0_3_to_int' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_28 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %maxval_0_3_to_int, i32 52, i32 62)"   --->   Operation 474 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %maxval_0_3_to_int to i52"   --->   Operation 475 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 476 [1/1] (0.00ns)   --->   "%maxval_1_3_to_int = bitcast double %maxval_1_3_load_1 to i64"   --->   Operation 476 'bitcast' 'maxval_1_3_to_int' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %maxval_1_3_to_int, i32 52, i32 62)"   --->   Operation 477 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %maxval_1_3_to_int to i52"   --->   Operation 478 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 479 [1/1] (1.81ns)   --->   "%notlhs1 = icmp ne i11 %tmp_28, -1"   --->   Operation 479 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 480 [1/1] (2.77ns)   --->   "%notrhs1 = icmp eq i52 %tmp_29, 0"   --->   Operation 480 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_33 = or i1 %notrhs1, %notlhs1"   --->   Operation 481 'or' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 482 [1/1] (1.81ns)   --->   "%notlhs2 = icmp ne i11 %tmp_30, -1"   --->   Operation 482 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 483 [1/1] (2.77ns)   --->   "%notrhs2 = icmp eq i52 %tmp_31, 0"   --->   Operation 483 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_35 = or i1 %notrhs2, %notlhs2"   --->   Operation 484 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = and i1 %tmp_33, %tmp_35"   --->   Operation 485 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [../generatedCCode/lenetSynthMatlab.c:149]   --->   Operation 486 'and' 'tmp_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i8 %tmp_39 to i32" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 487 'sext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_58_cast, %tmp_59" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 488 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 489 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_61 = add i32 %tmp5, %tmp_5_cast" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 489 'add' 'tmp_61' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_62 = sext i32 %tmp_61 to i64" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 490 'sext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 491 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_1 = getelementptr inbounds [1176 x double]* %pool1ActivationMap, i64 0, i64 %tmp_62" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 491 'getelementptr' 'pool1ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 492 [1/1] (0.98ns) (out node of the LUT)   --->   "%maxval_1_3_maxval_0_3 = select i1 %tmp_38, double %maxval_1_3_load_1, double %maxval_1_load_1" [../generatedCCode/lenetSynthMatlab.c:149]   --->   Operation 492 'select' 'maxval_1_3_maxval_0_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 493 [1/1] (3.25ns)   --->   "store double %maxval_1_3_maxval_0_3, double* %pool1ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:150]   --->   Operation 493 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "br label %7" [../generatedCCode/lenetSynthMatlab.c:132]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 7> <Delay = 8.39>
ST_46 : Operation 495 [5/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 495 'dadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 8> <Delay = 8.39>
ST_47 : Operation 496 [4/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 496 'dadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 8.39>
ST_48 : Operation 497 [3/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 497 'dadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 8.39>
ST_49 : Operation 498 [2/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 498 'dadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 11> <Delay = 8.39>
ST_50 : Operation 499 [1/6] (8.39ns)   --->   "%rowOutIdx_3 = fadd double %x_assign, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:162]   --->   Operation 499 'dadd' 'rowOutIdx_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 500 [1/1] (0.00ns)   --->   "br label %.preheader50" [../generatedCCode/lenetSynthMatlab.c:125]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 5> <Delay = 1.86>
ST_51 : Operation 501 [1/1] (0.00ns)   --->   "%f_2 = phi i5 [ 0, %.preheader49.preheader ], [ %f_7, %.preheader49.loopexit ]"   --->   Operation 501 'phi' 'f_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 502 [1/1] (0.00ns)   --->   "%f_2_cast = zext i5 %f_2 to i8" [../generatedCCode/lenetSynthMatlab.c:169]   --->   Operation 502 'zext' 'f_2_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 503 [1/1] (1.44ns)   --->   "%exitcond21 = icmp eq i5 %f_2, -16" [../generatedCCode/lenetSynthMatlab.c:169]   --->   Operation 503 'icmp' 'exitcond21' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 504 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 504 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 505 [1/1] (1.86ns)   --->   "%f_7 = add i5 %f_2, 1" [../generatedCCode/lenetSynthMatlab.c:169]   --->   Operation 505 'add' 'f_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 506 [1/1] (0.00ns)   --->   "br i1 %exitcond21, label %.preheader43.preheader, label %.preheader48.preheader" [../generatedCCode/lenetSynthMatlab.c:169]   --->   Operation 506 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 507 [1/1] (1.66ns)   --->   "br label %.preheader48" [../generatedCCode/lenetSynthMatlab.c:173]   --->   Operation 507 'br' <Predicate = (!exitcond21)> <Delay = 1.66>
ST_51 : Operation 508 [1/1] (1.66ns)   --->   "br label %.preheader43" [../generatedCCode/lenetSynthMatlab.c:199]   --->   Operation 508 'br' <Predicate = (exitcond21)> <Delay = 1.66>

State 52 <SV = 6> <Delay = 2.12>
ST_52 : Operation 509 [1/1] (0.00ns)   --->   "%r_2 = phi i4 [ %r_6, %.preheader48.loopexit ], [ 0, %.preheader48.preheader ]"   --->   Operation 509 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 510 [1/1] (1.44ns)   --->   "%exitcond20 = icmp eq i4 %r_2, -6" [../generatedCCode/lenetSynthMatlab.c:173]   --->   Operation 510 'icmp' 'exitcond20' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 511 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 511 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 512 [1/1] (1.77ns)   --->   "%r_6 = add i4 %r_2, 1" [../generatedCCode/lenetSynthMatlab.c:173]   --->   Operation 512 'add' 'r_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 513 [1/1] (0.00ns)   --->   "br i1 %exitcond20, label %.preheader49.loopexit, label %.preheader47.preheader" [../generatedCCode/lenetSynthMatlab.c:173]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl7 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r_2, i7 0)" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 514 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_52 : Operation 515 [1/1] (0.00ns)   --->   "%p_shl8 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %r_2, i5 0)" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 515 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_52 : Operation 516 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i9 %p_shl8 to i11" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 516 'zext' 'p_shl8_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_52 : Operation 517 [1/1] (2.12ns)   --->   "%tmp9 = add i11 %p_shl8_cast, %p_shl7" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 517 'add' 'tmp9' <Predicate = (!exitcond20)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 518 [1/1] (1.66ns)   --->   "br label %.preheader47" [../generatedCCode/lenetSynthMatlab.c:175]   --->   Operation 518 'br' <Predicate = (!exitcond20)> <Delay = 1.66>
ST_52 : Operation 519 [1/1] (0.00ns)   --->   "br label %.preheader49"   --->   Operation 519 'br' <Predicate = (exitcond20)> <Delay = 0.00>

State 53 <SV = 7> <Delay = 1.77>
ST_53 : Operation 520 [1/1] (0.00ns)   --->   "%c_2 = phi i4 [ %c_5, %e_sum.exit ], [ 0, %.preheader47.preheader ]"   --->   Operation 520 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 521 [1/1] (1.44ns)   --->   "%exitcond19 = icmp eq i4 %c_2, -6" [../generatedCCode/lenetSynthMatlab.c:175]   --->   Operation 521 'icmp' 'exitcond19' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 522 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 522 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 523 [1/1] (1.77ns)   --->   "%c_5 = add i4 %c_2, 1" [../generatedCCode/lenetSynthMatlab.c:175]   --->   Operation 523 'add' 'c_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 524 [1/1] (0.00ns)   --->   "br i1 %exitcond19, label %.preheader48.loopexit, label %.preheader46.preheader" [../generatedCCode/lenetSynthMatlab.c:175]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 525 [1/1] (1.66ns)   --->   "br label %.preheader46" [../generatedCCode/lenetSynthMatlab.c:178]   --->   Operation 525 'br' <Predicate = (!exitcond19)> <Delay = 1.66>
ST_53 : Operation 526 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 526 'br' <Predicate = (exitcond19)> <Delay = 0.00>

State 54 <SV = 8> <Delay = 6.14>
ST_54 : Operation 527 [1/1] (0.00ns)   --->   "%k_2 = phi i3 [ %k_14, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]"   --->   Operation 527 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 528 [1/1] (0.00ns)   --->   "%k_2_cast = zext i3 %k_2 to i4" [../generatedCCode/lenetSynthMatlab.c:178]   --->   Operation 528 'zext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 529 [1/1] (1.18ns)   --->   "%exitcond18 = icmp eq i3 %k_2, -3" [../generatedCCode/lenetSynthMatlab.c:178]   --->   Operation 529 'icmp' 'exitcond18' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 530 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 530 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 531 [1/1] (1.68ns)   --->   "%k_14 = add i3 %k_2, 1" [../generatedCCode/lenetSynthMatlab.c:178]   --->   Operation 531 'add' 'k_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %exitcond18, label %13, label %.preheader45.preheader" [../generatedCCode/lenetSynthMatlab.c:178]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 533 [1/1] (1.77ns)   --->   "%tmp_68 = add i4 %k_2_cast, %r_2" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 533 'add' 'tmp_68' <Predicate = (!exitcond18)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_68_cast_cast = zext i4 %tmp_68 to i12" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 534 'zext' 'tmp_68_cast_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_54 : Operation 535 [1/1] (4.37ns)   --->   "%tmp_69 = mul i12 %tmp_68_cast_cast, 84" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 535 'mul' 'tmp_69' <Predicate = (!exitcond18)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 536 [1/1] (0.00ns)   --->   "%p_shl11 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k_2, i5 0)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 536 'bitconcatenate' 'p_shl11' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_54 : Operation 537 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i8 %p_shl11 to i9" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 537 'zext' 'p_shl11_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_54 : Operation 538 [1/1] (0.00ns)   --->   "%p_shl12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_2, i1 false)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 538 'bitconcatenate' 'p_shl12' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_54 : Operation 539 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i4 %p_shl12 to i9" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 539 'zext' 'p_shl12_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_54 : Operation 540 [1/1] (2.11ns)   --->   "%tmp_73 = sub i9 %p_shl11_cast, %p_shl12_cast" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 540 'sub' 'tmp_73' <Predicate = (!exitcond18)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 541 [1/1] (1.66ns)   --->   "br label %.preheader45" [../generatedCCode/lenetSynthMatlab.c:179]   --->   Operation 541 'br' <Predicate = (!exitcond18)> <Delay = 1.66>
ST_54 : Operation 542 [2/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../generatedCCode/lenetSynthMatlab.c:190]   --->   Operation 542 'call' <Predicate = (exitcond18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 9> <Delay = 3.80>
ST_55 : Operation 543 [1/1] (0.00ns)   --->   "%colOutIdx_3 = phi i3 [ 0, %.preheader45.preheader ], [ %colOutIdx_10, %.preheader45.loopexit ]"   --->   Operation 543 'phi' 'colOutIdx_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 544 [1/1] (0.00ns)   --->   "%colOutIdx_3_cast = zext i3 %colOutIdx_3 to i4" [../generatedCCode/lenetSynthMatlab.c:179]   --->   Operation 544 'zext' 'colOutIdx_3_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 545 [1/1] (1.18ns)   --->   "%exitcond17 = icmp eq i3 %colOutIdx_3, -3" [../generatedCCode/lenetSynthMatlab.c:179]   --->   Operation 545 'icmp' 'exitcond17' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 546 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 546 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 547 [1/1] (1.68ns)   --->   "%colOutIdx_10 = add i3 %colOutIdx_3, 1" [../generatedCCode/lenetSynthMatlab.c:179]   --->   Operation 547 'add' 'colOutIdx_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 548 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader46.loopexit, label %.preheader44.preheader" [../generatedCCode/lenetSynthMatlab.c:179]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 549 [1/1] (1.77ns)   --->   "%tmp_79 = add i4 %colOutIdx_3_cast, %c_2" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 549 'add' 'tmp_79' <Predicate = (!exitcond17)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 550 [1/1] (0.00ns)   --->   "%p_shl17 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_79, i3 0)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 550 'bitconcatenate' 'p_shl17' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 551 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %p_shl17 to i8" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 551 'zext' 'p_shl17_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 552 [1/1] (0.00ns)   --->   "%p_shl18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_79, i1 false)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 552 'bitconcatenate' 'p_shl18' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 553 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i5 %p_shl18 to i8" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 553 'zext' 'p_shl18_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 554 [1/1] (2.03ns)   --->   "%tmp_85 = sub i8 %p_shl17_cast, %p_shl18_cast" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 554 'sub' 'tmp_85' <Predicate = (!exitcond17)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 555 [1/1] (0.00ns)   --->   "%p_shl19 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx_3, i3 0)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 555 'bitconcatenate' 'p_shl19' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 556 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i6 %p_shl19 to i7" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 556 'zext' 'p_shl19_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 557 [1/1] (0.00ns)   --->   "%p_shl20 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx_3, i1 false)" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 557 'bitconcatenate' 'p_shl20' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 558 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i4 %p_shl20 to i7" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 558 'zext' 'p_shl20_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_55 : Operation 559 [1/1] (1.94ns)   --->   "%tmp_86 = sub i7 %p_shl19_cast, %p_shl20_cast" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 559 'sub' 'tmp_86' <Predicate = (!exitcond17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 560 [1/1] (1.66ns)   --->   "br label %.preheader44" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 560 'br' <Predicate = (!exitcond17)> <Delay = 1.66>
ST_55 : Operation 561 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 561 'br' <Predicate = (exitcond17)> <Delay = 0.00>

State 56 <SV = 10> <Delay = 7.50>
ST_56 : Operation 562 [1/1] (0.00ns)   --->   "%b_k_1 = phi i3 [ %b_k_8, %12 ], [ 0, %.preheader44.preheader ]"   --->   Operation 562 'phi' 'b_k_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 563 [1/1] (0.00ns)   --->   "%b_k_1_cast = zext i3 %b_k_1 to i7" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 563 'zext' 'b_k_1_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 564 [1/1] (0.00ns)   --->   "%b_k_1_cast1 = zext i3 %b_k_1 to i8" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 564 'zext' 'b_k_1_cast1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 565 [1/1] (1.18ns)   --->   "%exitcond16 = icmp eq i3 %b_k_1, -2" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 565 'icmp' 'exitcond16' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 566 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 566 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 567 [1/1] (1.68ns)   --->   "%b_k_8 = add i3 %b_k_1, 1" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 567 'add' 'b_k_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %.preheader45.loopexit, label %12" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 569 [1/1] (2.11ns)   --->   "%tmp7 = add i8 %tmp_85, %b_k_1_cast1" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 569 'add' 'tmp7' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 570 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i8 %tmp7 to i12" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 570 'sext' 'tmp7_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_56 : Operation 571 [1/1] (2.13ns)   --->   "%tmp_100 = add i12 %tmp7_cast, %tmp_69" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 571 'add' 'tmp_100' <Predicate = (!exitcond16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_100_cast = sext i12 %tmp_100 to i32" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 572 'sext' 'tmp_100_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_56 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_101 = zext i32 %tmp_100_cast to i64" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 573 'zext' 'tmp_101' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_56 : Operation 574 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_2 = getelementptr inbounds [1176 x double]* %pool1ActivationMap, i64 0, i64 %tmp_101" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 574 'getelementptr' 'pool1ActivationMap_a_2' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_56 : Operation 575 [2/2] (3.25ns)   --->   "%pool1ActivationMap_l = load double* %pool1ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 575 'load' 'pool1ActivationMap_l' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 576 [1/1] (2.03ns)   --->   "%tmp8 = add i7 %tmp_86, %b_k_1_cast" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 576 'add' 'tmp8' <Predicate = (!exitcond16)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 577 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i7 %tmp8 to i9" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 577 'sext' 'tmp8_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_56 : Operation 578 [1/1] (2.11ns)   --->   "%tmp_103 = add i9 %tmp8_cast, %tmp_73" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 578 'add' 'tmp_103' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "br label %.preheader45"   --->   Operation 579 'br' <Predicate = (exitcond16)> <Delay = 0.00>

State 57 <SV = 11> <Delay = 3.25>
ST_57 : Operation 580 [1/2] (3.25ns)   --->   "%pool1ActivationMap_l = load double* %pool1ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 580 'load' 'pool1ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 58 <SV = 12> <Delay = 6.45>
ST_58 : Operation 581 [1/1] (6.45ns)   --->   "%tmp_110 = fptrunc double %pool1ActivationMap_l to float" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 581 'fptrunc' 'tmp_110' <Predicate = true> <Delay = 6.45> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 13> <Delay = 5.78>
ST_59 : Operation 582 [4/4] (5.78ns)   --->   "%tmp_111 = fmul float %tmp_110, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 582 'fmul' 'tmp_111' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 14> <Delay = 5.78>
ST_60 : Operation 583 [3/4] (5.78ns)   --->   "%tmp_111 = fmul float %tmp_110, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 583 'fmul' 'tmp_111' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 15> <Delay = 5.78>
ST_61 : Operation 584 [2/4] (5.78ns)   --->   "%tmp_111 = fmul float %tmp_110, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 584 'fmul' 'tmp_111' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 16> <Delay = 5.78>
ST_62 : Operation 585 [1/4] (5.78ns)   --->   "%tmp_111 = fmul float %tmp_110, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 585 'fmul' 'tmp_111' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 17> <Delay = 3.25>
ST_63 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_103_cast = sext i9 %tmp_103 to i32" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 586 'sext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_104 = zext i32 %tmp_103_cast to i64" [../generatedCCode/lenetSynthMatlab.c:181]   --->   Operation 587 'zext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 588 [1/1] (0.00ns)   --->   "%fv12_addr = getelementptr inbounds [150 x float]* %fv12, i64 0, i64 %tmp_104" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 588 'getelementptr' 'fv12_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 589 [1/1] (3.25ns)   --->   "store float %tmp_111, float* %fv12_addr, align 4" [../generatedCCode/lenetSynthMatlab.c:183]   --->   Operation 589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_63 : Operation 590 [1/1] (0.00ns)   --->   "br label %.preheader44" [../generatedCCode/lenetSynthMatlab.c:180]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 9> <Delay = 0.00>
ST_64 : Operation 591 [1/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../generatedCCode/lenetSynthMatlab.c:190]   --->   Operation 591 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 10> <Delay = 0.00>
ST_65 : Operation 592 [2/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../generatedCCode/lenetSynthMatlab.c:191]   --->   Operation 592 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 11> <Delay = 0.00>
ST_66 : Operation 593 [1/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../generatedCCode/lenetSynthMatlab.c:191]   --->   Operation 593 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 12> <Delay = 2.15>
ST_67 : Operation 594 [2/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../generatedCCode/sum.c:86->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 594 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 68 <SV = 13> <Delay = 2.15>
ST_68 : Operation 595 [1/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../generatedCCode/sum.c:86->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 595 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 596 [1/1] (1.66ns)   --->   "br label %14" [../generatedCCode/sum.c:87->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 596 'br' <Predicate = true> <Delay = 1.66>

State 69 <SV = 14> <Delay = 8.26>
ST_69 : Operation 597 [1/1] (0.00ns)   --->   "%y3_i = phi float [ %y_2, %13 ], [ %y_3, %15 ]"   --->   Operation 597 'phi' 'y3_i' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 598 [1/1] (0.00ns)   --->   "%k_i1 = phi i3 [ 0, %13 ], [ %k_20, %15 ]"   --->   Operation 598 'phi' 'k_i1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 599 [1/1] (1.18ns)   --->   "%exitcond_i1 = icmp eq i3 %k_i1, -3" [../generatedCCode/sum.c:87->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 599 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 600 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 600 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 601 [1/1] (1.68ns)   --->   "%k_20 = add i3 %k_i1, 1" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 601 'add' 'k_20' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 602 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %e_sum.exit, label %15" [../generatedCCode/sum.c:87->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i3 %k_20 to i64" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 603 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_69 : Operation 604 [1/1] (0.00ns)   --->   "%fv14_addr_1 = getelementptr [6 x float]* %fv14, i64 0, i64 %tmp_i1" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 604 'getelementptr' 'fv14_addr_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_69 : Operation 605 [2/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 605 'load' 'fv14_load' <Predicate = (!exitcond_i1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_69 : Operation 606 [5/5] (8.26ns)   --->   "%tmp_70 = fadd float %y3_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 606 'fadd' 'tmp_70' <Predicate = (exitcond_i1)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_2, i4 0)" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 607 'bitconcatenate' 'tmp_72' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_69 : Operation 608 [1/1] (2.11ns)   --->   "%tmp10 = add i8 %tmp_72, %f_2_cast" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 608 'add' 'tmp10' <Predicate = (exitcond_i1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 609 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i8 %tmp10 to i11" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 609 'zext' 'tmp10_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_69 : Operation 610 [1/1] (2.12ns)   --->   "%tmp_74 = add i11 %tmp9, %tmp10_cast" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 610 'add' 'tmp_74' <Predicate = (exitcond_i1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 15> <Delay = 2.15>
ST_70 : Operation 611 [1/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 611 'load' 'fv14_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 71 <SV = 16> <Delay = 8.26>
ST_71 : Operation 612 [5/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 612 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 17> <Delay = 8.26>
ST_72 : Operation 613 [4/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 613 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 18> <Delay = 8.26>
ST_73 : Operation 614 [3/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 614 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 19> <Delay = 8.26>
ST_74 : Operation 615 [2/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 615 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 20> <Delay = 8.26>
ST_75 : Operation 616 [1/5] (8.26ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 616 'fadd' 'y_3' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 617 [1/1] (0.00ns)   --->   "br label %14" [../generatedCCode/sum.c:87->../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>

State 76 <SV = 15> <Delay = 8.26>
ST_76 : Operation 618 [4/5] (8.26ns)   --->   "%tmp_70 = fadd float %y3_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 618 'fadd' 'tmp_70' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 16> <Delay = 8.26>
ST_77 : Operation 619 [3/5] (8.26ns)   --->   "%tmp_70 = fadd float %y3_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 619 'fadd' 'tmp_70' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 17> <Delay = 8.26>
ST_78 : Operation 620 [2/5] (8.26ns)   --->   "%tmp_70 = fadd float %y3_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 620 'fadd' 'tmp_70' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 18> <Delay = 8.26>
ST_79 : Operation 621 [1/5] (8.26ns)   --->   "%tmp_70 = fadd float %y3_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 621 'fadd' 'tmp_70' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 19> <Delay = 8.37>
ST_80 : Operation 622 [1/1] (5.12ns)   --->   "%tmp_71 = fpext float %tmp_70 to double" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 622 'fpext' 'tmp_71' <Predicate = true> <Delay = 5.12> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_75 = zext i11 %tmp_74 to i64" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 623 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 624 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a = getelementptr inbounds [1600 x double]* %conv2ActivationMap, i64 0, i64 %tmp_75" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 624 'getelementptr' 'conv2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 625 [1/1] (3.25ns)   --->   "store double %tmp_71, double* %conv2ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:192]   --->   Operation 625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_80 : Operation 626 [1/1] (0.00ns)   --->   "br label %.preheader47" [../generatedCCode/lenetSynthMatlab.c:175]   --->   Operation 626 'br' <Predicate = true> <Delay = 0.00>

State 81 <SV = 6> <Delay = 2.12>
ST_81 : Operation 627 [1/1] (0.00ns)   --->   "%k_3 = phi i4 [ %k_11, %.preheader43.loopexit ], [ 0, %.preheader43.preheader ]"   --->   Operation 627 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 628 [1/1] (1.44ns)   --->   "%exitcond15 = icmp eq i4 %k_3, -6" [../generatedCCode/lenetSynthMatlab.c:199]   --->   Operation 628 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 629 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 629 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 630 [1/1] (1.77ns)   --->   "%k_11 = add i4 %k_3, 1" [../generatedCCode/lenetSynthMatlab.c:199]   --->   Operation 630 'add' 'k_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %meminst60.preheader, label %.preheader42.preheader" [../generatedCCode/lenetSynthMatlab.c:199]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 632 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k_3, i7 0)" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 632 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_81 : Operation 633 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k_3, i5 0)" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 633 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_81 : Operation 634 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i11" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 634 'zext' 'p_shl3_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_81 : Operation 635 [1/1] (2.12ns)   --->   "%tmp6 = add i11 %p_shl3_cast, %p_shl2" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 635 'add' 'tmp6' <Predicate = (!exitcond15)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 636 [1/1] (1.66ns)   --->   "br label %.preheader42" [../generatedCCode/lenetSynthMatlab.c:200]   --->   Operation 636 'br' <Predicate = (!exitcond15)> <Delay = 1.66>
ST_81 : Operation 637 [1/1] (1.66ns)   --->   "br label %meminst60" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 637 'br' <Predicate = (exitcond15)> <Delay = 1.66>

State 82 <SV = 7> <Delay = 1.77>
ST_82 : Operation 638 [1/1] (0.00ns)   --->   "%colOutIdx_4 = phi i4 [ 0, %.preheader42.preheader ], [ %colOutIdx_5, %.preheader42.loopexit ]"   --->   Operation 638 'phi' 'colOutIdx_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 639 [1/1] (1.44ns)   --->   "%exitcond14 = icmp eq i4 %colOutIdx_4, -6" [../generatedCCode/lenetSynthMatlab.c:200]   --->   Operation 639 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 640 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 641 [1/1] (1.77ns)   --->   "%colOutIdx_5 = add i4 %colOutIdx_4, 1" [../generatedCCode/lenetSynthMatlab.c:200]   --->   Operation 641 'add' 'colOutIdx_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader43.loopexit, label %.preheader41.preheader" [../generatedCCode/lenetSynthMatlab.c:200]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %colOutIdx_4, i4 0)" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 643 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_82 : Operation 644 [1/1] (1.66ns)   --->   "br label %.preheader41" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 644 'br' <Predicate = (!exitcond14)> <Delay = 1.66>
ST_82 : Operation 645 [1/1] (0.00ns)   --->   "br label %.preheader43"   --->   Operation 645 'br' <Predicate = (exitcond14)> <Delay = 0.00>

State 83 <SV = 8> <Delay = 7.49>
ST_83 : Operation 646 [1/1] (0.00ns)   --->   "%b_k_2 = phi i5 [ %b_k_6, %16 ], [ 0, %.preheader41.preheader ]"   --->   Operation 646 'phi' 'b_k_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 647 [1/1] (0.00ns)   --->   "%b_k_2_cast = zext i5 %b_k_2 to i8" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 647 'zext' 'b_k_2_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 648 [1/1] (1.44ns)   --->   "%exitcond13 = icmp eq i5 %b_k_2, -16" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 648 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 649 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 649 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 650 [1/1] (1.86ns)   --->   "%b_k_6 = add i5 %b_k_2, 1" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 650 'add' 'b_k_6' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 651 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader42.loopexit, label %16" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 651 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 652 [1/1] (2.11ns)   --->   "%tmp12 = add i8 %tmp_27, %b_k_2_cast" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 652 'add' 'tmp12' <Predicate = (!exitcond13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 653 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i8 %tmp12 to i11" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 653 'zext' 'tmp12_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_83 : Operation 654 [1/1] (2.12ns)   --->   "%tmp_50 = add i11 %tmp12_cast, %tmp6" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 654 'add' 'tmp_50' <Predicate = (!exitcond13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_51 = zext i11 %tmp_50 to i64" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 655 'zext' 'tmp_51' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_83 : Operation 656 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a_1 = getelementptr inbounds [1600 x double]* %conv2ActivationMap, i64 0, i64 %tmp_51" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 656 'getelementptr' 'conv2ActivationMap_a_1' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_83 : Operation 657 [2/2] (3.25ns)   --->   "%rowOutIdx_5 = load double* %conv2ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 657 'load' 'rowOutIdx_5' <Predicate = (!exitcond13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 658 [1/1] (0.00ns)   --->   "br label %.preheader42"   --->   Operation 658 'br' <Predicate = (exitcond13)> <Delay = 0.00>

State 84 <SV = 9> <Delay = 3.25>
ST_84 : Operation 659 [1/2] (3.25ns)   --->   "%rowOutIdx_5 = load double* %conv2ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 659 'load' 'rowOutIdx_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 85 <SV = 10> <Delay = 7.88>
ST_85 : Operation 660 [1/1] (0.00ns)   --->   "%rowOutIdx_7_to_int = bitcast double %rowOutIdx_5 to i64" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 660 'bitcast' 'rowOutIdx_7_to_int' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_78 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %rowOutIdx_7_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 661 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i64 %rowOutIdx_7_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 662 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 663 [1/1] (1.81ns)   --->   "%notlhs5 = icmp ne i11 %tmp_78, -1" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 663 'icmp' 'notlhs5' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 664 [1/1] (2.77ns)   --->   "%notrhs5 = icmp eq i52 %tmp_84, 0" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 664 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_87 = or i1 %notrhs5, %notlhs5" [../generatedCCode/lenetSynthMatlab.c:202]   --->   Operation 665 'or' 'tmp_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 666 [1/1] (6.89ns)   --->   "%tmp_98 = fcmp olt double %rowOutIdx_5, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:203]   --->   Operation 666 'dcmp' 'tmp_98' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_99 = and i1 %tmp_87, %tmp_98" [../generatedCCode/lenetSynthMatlab.c:203]   --->   Operation 667 'and' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 668 [1/1] (0.98ns) (out node of the LUT)   --->   "%rowOutIdx_2 = select i1 %tmp_99, double 0.000000e+00, double %rowOutIdx_5" [../generatedCCode/lenetSynthMatlab.c:203]   --->   Operation 668 'select' 'rowOutIdx_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 11> <Delay = 3.25>
ST_86 : Operation 669 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a = getelementptr inbounds [1600 x double]* %relu2ActivationMap, i64 0, i64 %tmp_51" [../generatedCCode/lenetSynthMatlab.c:207]   --->   Operation 669 'getelementptr' 'relu2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 670 [1/1] (3.25ns)   --->   "store double %rowOutIdx_2, double* %relu2ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:207]   --->   Operation 670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_86 : Operation 671 [1/1] (0.00ns)   --->   "br label %.preheader41" [../generatedCCode/lenetSynthMatlab.c:201]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 7> <Delay = 3.25>
ST_87 : Operation 672 [1/1] (0.00ns)   --->   "%invdar1 = phi i9 [ %indvarinc1, %meminst60 ], [ 0, %meminst60.preheader ]" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 672 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 673 [1/1] (2.11ns)   --->   "%indvarinc1 = add i9 %invdar1, 1" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 673 'add' 'indvarinc1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_10 = zext i9 %invdar1 to i64" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 674 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 675 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a = getelementptr [400 x double]* %pool2ActivationMap, i64 0, i64 %tmp_10" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 675 'getelementptr' 'pool2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 676 [1/1] (3.25ns)   --->   "store double 0.000000e+00, double* %pool2ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_87 : Operation 677 [1/1] (1.58ns)   --->   "%tmp_17 = icmp eq i9 %invdar1, -113" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 677 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 678 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool2Activati) nounwind"   --->   Operation 678 'specloopname' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 679 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 679 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 680 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %.preheader64.preheader, label %meminst60" [../generatedCCode/lenetSynthMatlab.c:214]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 681 [1/1] (0.00ns)   --->   "%maxval_1_6 = alloca double"   --->   Operation 681 'alloca' 'maxval_1_6' <Predicate = (tmp_17)> <Delay = 0.00>
ST_87 : Operation 682 [1/1] (0.00ns)   --->   "%maxval_1_7 = alloca double"   --->   Operation 682 'alloca' 'maxval_1_7' <Predicate = (tmp_17)> <Delay = 0.00>
ST_87 : Operation 683 [1/1] (1.66ns)   --->   "store double %maxval_1_3_load, double* %maxval_1_7"   --->   Operation 683 'store' <Predicate = (tmp_17)> <Delay = 1.66>
ST_87 : Operation 684 [1/1] (1.66ns)   --->   "store double %maxval_1_load, double* %maxval_1_6"   --->   Operation 684 'store' <Predicate = (tmp_17)> <Delay = 1.66>
ST_87 : Operation 685 [1/1] (1.66ns)   --->   "br label %.preheader64" [../generatedCCode/lenetSynthMatlab.c:217]   --->   Operation 685 'br' <Predicate = (tmp_17)> <Delay = 1.66>

State 88 <SV = 8> <Delay = 2.11>
ST_88 : Operation 686 [1/1] (0.00ns)   --->   "%f_3 = phi i5 [ 0, %.preheader64.preheader ], [ %f_8, %.preheader64.loopexit ]"   --->   Operation 686 'phi' 'f_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 687 [1/1] (0.00ns)   --->   "%f_3_cast = zext i5 %f_3 to i8" [../generatedCCode/lenetSynthMatlab.c:217]   --->   Operation 687 'zext' 'f_3_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 688 [1/1] (1.44ns)   --->   "%exitcond12 = icmp eq i5 %f_3, -16" [../generatedCCode/lenetSynthMatlab.c:217]   --->   Operation 688 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 689 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 689 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 690 [1/1] (1.86ns)   --->   "%f_8 = add i5 %f_3, 1" [../generatedCCode/lenetSynthMatlab.c:217]   --->   Operation 690 'add' 'f_8' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 691 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader39.preheader, label %.preheader40.preheader" [../generatedCCode/lenetSynthMatlab.c:217]   --->   Operation 691 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 692 [1/1] (2.11ns)   --->   "%tmp_32 = add i8 %f_3_cast, -80" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 692 'add' 'tmp_32' <Predicate = (!exitcond12)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 693 [1/1] (1.66ns)   --->   "br label %.preheader40" [../generatedCCode/lenetSynthMatlab.c:222]   --->   Operation 693 'br' <Predicate = (!exitcond12)> <Delay = 1.66>
ST_88 : Operation 694 [1/1] (0.00ns)   --->   "%fv16_addr = getelementptr [16 x float]* %fv16, i64 0, i64 0"   --->   Operation 694 'getelementptr' 'fv16_addr' <Predicate = (exitcond12)> <Delay = 0.00>
ST_88 : Operation 695 [1/1] (1.66ns)   --->   "br label %.preheader39" [../generatedCCode/lenetSynthMatlab.c:266]   --->   Operation 695 'br' <Predicate = (exitcond12)> <Delay = 1.66>

State 89 <SV = 9> <Delay = 1.68>
ST_89 : Operation 696 [1/1] (0.00ns)   --->   "%x_assign_5 = phi double [ 1.000000e+00, %.preheader40.preheader ], [ %rowOutIdx_7, %20 ]"   --->   Operation 696 'phi' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 697 [1/1] (0.00ns)   --->   "%r_3 = phi i3 [ 0, %.preheader40.preheader ], [ %r_7, %20 ]"   --->   Operation 697 'phi' 'r_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 698 [1/1] (1.18ns)   --->   "%exitcond11 = icmp eq i3 %r_3, -3" [../generatedCCode/lenetSynthMatlab.c:222]   --->   Operation 698 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 699 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 699 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 700 [1/1] (1.68ns)   --->   "%r_7 = add i3 %r_3, 1" [../generatedCCode/lenetSynthMatlab.c:222]   --->   Operation 700 'add' 'r_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader64.loopexit, label %17" [../generatedCCode/lenetSynthMatlab.c:222]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 702 [1/1] (0.00ns)   --->   "%k_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_3, i1 false)" [../generatedCCode/lenetSynthMatlab.c:223]   --->   Operation 702 'bitconcatenate' 'k_12' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 703 [1/1] (0.00ns)   --->   "%p_shl16 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %r_3, i6 0)" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 703 'bitconcatenate' 'p_shl16' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 704 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i9 %p_shl16 to i11" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 704 'zext' 'p_shl22_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_77 = or i4 %k_12, 1" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 705 'or' 'tmp_77' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 706 [1/1] (0.00ns)   --->   "%p_shl21 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_77, i7 0)" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 706 'bitconcatenate' 'p_shl21' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 707 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i11 %p_shl21 to i12" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 707 'zext' 'p_shl23_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 708 [1/1] (0.00ns)   --->   "%p_shl22 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_77, i5 0)" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 708 'bitconcatenate' 'p_shl22' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 709 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i9 %p_shl22 to i12" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 709 'zext' 'p_shl24_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 710 [1/1] (0.00ns)   --->   "%p_Val2_s_37 = bitcast double %x_assign_5 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 710 'bitcast' 'p_Val2_s_37' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_89 : Operation 711 [1/1] (1.66ns)   --->   "br label %18" [../generatedCCode/lenetSynthMatlab.c:229]   --->   Operation 711 'br' <Predicate = (!exitcond11)> <Delay = 1.66>
ST_89 : Operation 712 [1/1] (0.00ns)   --->   "br label %.preheader64"   --->   Operation 712 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 90 <SV = 10> <Delay = 8.39>
ST_90 : Operation 713 [1/1] (0.00ns)   --->   "%c_3 = phi i3 [ 0, %17 ], [ %colOutIdx_16, %19 ]"   --->   Operation 713 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 714 [1/1] (1.18ns)   --->   "%exitcond10 = icmp eq i3 %c_3, -3" [../generatedCCode/lenetSynthMatlab.c:229]   --->   Operation 714 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 715 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 715 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 716 [1/1] (1.68ns)   --->   "%colOutIdx_16 = add i3 %c_3, 1" [../generatedCCode/lenetSynthMatlab.c:229]   --->   Operation 716 'add' 'colOutIdx_16' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 717 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %20, label %.preheader101.preheader" [../generatedCCode/lenetSynthMatlab.c:229]   --->   Operation 717 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 718 [1/1] (1.66ns)   --->   "br label %.preheader101" [../generatedCCode/lenetSynthMatlab.c:233]   --->   Operation 718 'br' <Predicate = (!exitcond10)> <Delay = 1.66>
ST_90 : Operation 719 [6/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 719 'dadd' 'rowOutIdx_7' <Predicate = (exitcond10)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 11> <Delay = 7.09>
ST_91 : Operation 720 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j_3, %._crit_edge58 ], [ 0, %.preheader101.preheader ]"   --->   Operation 720 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 721 [1/1] (0.93ns)   --->   "%exitcond9 = icmp eq i2 %j_1, -2" [../generatedCCode/lenetSynthMatlab.c:233]   --->   Operation 721 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 722 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 722 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 723 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_1, 1" [../generatedCCode/lenetSynthMatlab.c:233]   --->   Operation 723 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 724 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %19, label %._crit_edge58" [../generatedCCode/lenetSynthMatlab.c:233]   --->   Operation 724 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i2 %j_1 to i1" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 725 'trunc' 'tmp_148' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_91 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %c_3, i1 %tmp_148, i4 0)" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 726 'bitconcatenate' 'tmp_116' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_91 : Operation 727 [1/1] (2.11ns)   --->   "%tmp_117 = add i8 %tmp_116, %f_3_cast" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 727 'add' 'tmp_117' <Predicate = (!exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i8 %tmp_117 to i12" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 728 'zext' 'tmp_117_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_91 : Operation 729 [1/1] (0.00ns)   --->   "%tmp13 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_3, i8 %tmp_117)" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 729 'bitconcatenate' 'tmp13' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_91 : Operation 730 [1/1] (2.12ns)   --->   "%tmp_118 = add i11 %p_shl22_cast, %tmp13" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 730 'add' 'tmp_118' <Predicate = (!exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i12 %tmp_117_cast, %p_shl23_cast" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 731 'add' 'tmp14' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 732 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%tmp_120 = add i12 %p_shl24_cast, %tmp14" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 732 'add' 'tmp_120' <Predicate = (!exitcond9)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_123 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %c_3, i4 0)" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 733 'bitconcatenate' 'tmp_123' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i7 %tmp_123 to i8" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 734 'zext' 'tmp_123_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s_37, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 735 'bitselect' 'tmp_133' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 736 [1/1] (0.00ns)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s_37, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 736 'partselect' 'loc_V_2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i64 %p_Val2_s_37 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 737 'trunc' 'tmp_136' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_i_i_i2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_136, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 738 'bitconcatenate' 'tmp_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_i_i_i2_cast = zext i54 %tmp_i_i_i2 to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 739 'zext' 'tmp_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i11 %loc_V_2 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 740 'zext' 'tmp_i_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 741 [1/1] (2.12ns)   --->   "%sh_assign_4 = add i12 -1023, %tmp_i_i_i_i2_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 741 'add' 'sh_assign_4' <Predicate = (exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 742 'bitselect' 'tmp_137' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 743 [1/1] (2.12ns)   --->   "%tmp_139_i_i_i2 = sub i11 1023, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 743 'sub' 'tmp_139_i_i_i2' <Predicate = (exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_139_i_i_i2_cast = sext i11 %tmp_139_i_i_i2 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 744 'sext' 'tmp_139_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 745 [1/1] (0.68ns)   --->   "%sh_assign_5 = select i1 %tmp_137, i12 %tmp_139_i_i_i2_cast, i12 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 745 'select' 'sh_assign_5' <Predicate = (exitcond9)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 746 [1/1] (0.00ns)   --->   "%sh_assign_5_cast = sext i12 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 746 'sext' 'sh_assign_5_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_140_i_i_i2 = zext i32 %sh_assign_5_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 747 'zext' 'tmp_140_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_140_i_i_i2_cast = zext i32 %sh_assign_5_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 748 'zext' 'tmp_140_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_141_i_i_i2 = lshr i54 %tmp_i_i_i2, %tmp_140_i_i_i2_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 749 'lshr' 'tmp_141_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_142_i_i_i2 = shl i137 %tmp_i_i_i2_cast, %tmp_140_i_i_i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 750 'shl' 'tmp_142_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_141_i_i_i2, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 751 'bitselect' 'tmp_139' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_134 = zext i1 %tmp_139 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 752 'zext' 'tmp_134' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_135 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_142_i_i_i2, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 753 'partselect' 'tmp_135' <Predicate = (exitcond9)> <Delay = 0.00>
ST_91 : Operation 754 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_137, i32 %tmp_134, i32 %tmp_135" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 754 'select' 'p_Val2_9' <Predicate = (exitcond9)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 755 [1/1] (2.11ns)   --->   "%tmp16 = add i8 %tmp_123_cast, %tmp_32" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 755 'add' 'tmp16' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 12> <Delay = 3.25>
ST_92 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_119 = zext i11 %tmp_118 to i64" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 756 'zext' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 757 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_1 = getelementptr inbounds [1600 x double]* %relu2ActivationMap, i64 0, i64 %tmp_119" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 757 'getelementptr' 'relu2ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 758 [2/2] (3.25ns)   --->   "%b_maxval_3 = load double* %relu2ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 758 'load' 'b_maxval_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_92 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_121 = zext i12 %tmp_120 to i64" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 759 'zext' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 760 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_2 = getelementptr inbounds [1600 x double]* %relu2ActivationMap, i64 0, i64 %tmp_121" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 760 'getelementptr' 'relu2ActivationMap_a_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 761 [2/2] (3.25ns)   --->   "%b_maxval_4 = load double* %relu2ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 761 'load' 'b_maxval_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 93 <SV = 13> <Delay = 3.25>
ST_93 : Operation 762 [1/2] (3.25ns)   --->   "%b_maxval_3 = load double* %relu2ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 762 'load' 'b_maxval_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_93 : Operation 763 [1/2] (3.25ns)   --->   "%b_maxval_4 = load double* %relu2ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 763 'load' 'b_maxval_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 94 <SV = 14> <Delay = 8.55>
ST_94 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node b_maxval_7)   --->   "%tmp_119_cast_cast = zext i11 %tmp_118 to i12" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 764 'zext' 'tmp_119_cast_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 765 [1/1] (0.00ns)   --->   "%b_maxval_3_to_int = bitcast double %b_maxval_3 to i64" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 765 'bitcast' 'b_maxval_3_to_int' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_138 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %b_maxval_3_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 766 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i64 %b_maxval_3_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 767 'trunc' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 768 [1/1] (0.00ns)   --->   "%b_maxval_4_to_int = bitcast double %b_maxval_4 to i64" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 768 'bitcast' 'b_maxval_4_to_int' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_140 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %b_maxval_4_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 769 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i64 %b_maxval_4_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 770 'trunc' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 771 [1/1] (1.81ns)   --->   "%notlhs9 = icmp ne i11 %tmp_138, -1" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 771 'icmp' 'notlhs9' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 772 [1/1] (2.77ns)   --->   "%notrhs9 = icmp eq i52 %tmp_149, 0" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 772 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node tmp_146)   --->   "%tmp_142 = or i1 %notrhs9, %notlhs9" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 773 'or' 'tmp_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 774 [1/1] (1.81ns)   --->   "%notlhs10 = icmp ne i11 %tmp_140, -1" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 774 'icmp' 'notlhs10' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 775 [1/1] (2.77ns)   --->   "%notrhs10 = icmp eq i52 %tmp_150, 0" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 775 'icmp' 'notrhs10' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node tmp_146)   --->   "%tmp_143 = or i1 %notrhs10, %notlhs10" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 776 'or' 'tmp_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node tmp_146)   --->   "%tmp_144 = and i1 %tmp_142, %tmp_143" [../generatedCCode/lenetSynthMatlab.c:234]   --->   Operation 777 'and' 'tmp_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 778 [1/1] (6.89ns)   --->   "%tmp_145 = fcmp olt double %b_maxval_3, %b_maxval_4" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 778 'dcmp' 'tmp_145' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 779 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_146 = and i1 %tmp_144, %tmp_145" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 779 'and' 'tmp_146' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 780 [1/1] (0.68ns) (out node of the LUT)   --->   "%b_maxval_7 = select i1 %tmp_146, i12 %tmp_120, i12 %tmp_119_cast_cast" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 780 'select' 'b_maxval_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 95 <SV = 15> <Delay = 3.25>
ST_95 : Operation 781 [1/1] (0.00ns)   --->   "%b_maxval_7_cast = zext i12 %b_maxval_7 to i64" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 781 'zext' 'b_maxval_7_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 782 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_3 = getelementptr [1600 x double]* %relu2ActivationMap, i64 0, i64 %b_maxval_7_cast" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 782 'getelementptr' 'relu2ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 783 [2/2] (3.25ns)   --->   "%b_maxval_9 = load double* %relu2ActivationMap_a_3, align 8" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 783 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 96 <SV = 16> <Delay = 5.90>
ST_96 : Operation 784 [1/1] (0.00ns)   --->   "%maxval_1_6_load_1 = load double* %maxval_1_6" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 784 'load' 'maxval_1_6_load_1' <Predicate = (tmp_148)> <Delay = 0.00>
ST_96 : Operation 785 [1/1] (0.00ns)   --->   "%maxval_1_7_load_1 = load double* %maxval_1_7" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 785 'load' 'maxval_1_7_load_1' <Predicate = (!tmp_148)> <Delay = 0.00>
ST_96 : Operation 786 [1/2] (3.25ns)   --->   "%b_maxval_9 = load double* %relu2ActivationMap_a_3, align 8" [../generatedCCode/lenetSynthMatlab.c:236]   --->   Operation 786 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_96 : Operation 787 [1/1] (0.98ns)   --->   "%maxval_1_4 = select i1 %tmp_148, double %b_maxval_9, double %maxval_1_7_load_1" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 787 'select' 'maxval_1_4' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 788 [1/1] (0.98ns)   --->   "%maxval_1_5 = select i1 %tmp_148, double %maxval_1_6_load_1, double %b_maxval_9" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 788 'select' 'maxval_1_5' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 789 [1/1] (1.66ns)   --->   "store double %maxval_1_4, double* %maxval_1_7" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 789 'store' <Predicate = true> <Delay = 1.66>
ST_96 : Operation 790 [1/1] (1.66ns)   --->   "store double %maxval_1_5, double* %maxval_1_6" [../generatedCCode/lenetSynthMatlab.c:243]   --->   Operation 790 'store' <Predicate = true> <Delay = 1.66>
ST_96 : Operation 791 [1/1] (0.00ns)   --->   "br label %.preheader101" [../generatedCCode/lenetSynthMatlab.c:233]   --->   Operation 791 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 12> <Delay = 8.00>
ST_97 : Operation 792 [1/1] (0.00ns)   --->   "%maxval_1_6_load = load double* %maxval_1_6"   --->   Operation 792 'load' 'maxval_1_6_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 793 [1/1] (0.00ns)   --->   "%maxval_1_7_load = load double* %maxval_1_7"   --->   Operation 793 'load' 'maxval_1_7_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 794 [1/1] (6.89ns)   --->   "%tmp_131 = fcmp olt double %maxval_1_6_load, %maxval_1_7_load" [../generatedCCode/lenetSynthMatlab.c:246]   --->   Operation 794 'dcmp' 'tmp_131' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 795 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i2 = sub i32 0, %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 795 'sub' 'p_Val2_6_i_i_i2' <Predicate = (tmp_133)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 796 [1/1] (0.79ns)   --->   "%p_Val2_1 = select i1 %tmp_133, i32 %p_Val2_6_i_i_i2, i32 %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 796 'select' 'p_Val2_1' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_141 = shl i32 %p_Val2_1, 6" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 797 'shl' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_147 = shl i32 %p_Val2_1, 4" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 798 'shl' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i32 %tmp_141, %tmp_147" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 799 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 800 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i8 %tmp16 to i32" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 800 'sext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 801 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_126 = add i32 %tmp16_cast, %tmp15" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 801 'add' 'tmp_126' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 13> <Delay = 7.99>
ST_98 : Operation 802 [1/1] (0.00ns)   --->   "%maxval_0_8_to_int = bitcast double %maxval_1_6_load to i64"   --->   Operation 802 'bitcast' 'maxval_0_8_to_int' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_115 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %maxval_0_8_to_int, i32 52, i32 62)"   --->   Operation 803 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i64 %maxval_0_8_to_int to i52"   --->   Operation 804 'trunc' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 805 [1/1] (0.00ns)   --->   "%maxval_1_8_to_int = bitcast double %maxval_1_7_load to i64"   --->   Operation 805 'bitcast' 'maxval_1_8_to_int' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_124 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %maxval_1_8_to_int, i32 52, i32 62)"   --->   Operation 806 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i64 %maxval_1_8_to_int to i52"   --->   Operation 807 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 808 [1/1] (1.81ns)   --->   "%notlhs7 = icmp ne i11 %tmp_115, -1"   --->   Operation 808 'icmp' 'notlhs7' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 809 [1/1] (2.77ns)   --->   "%notrhs7 = icmp eq i52 %tmp_122, 0"   --->   Operation 809 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node tmp_132)   --->   "%tmp_128 = or i1 %notrhs7, %notlhs7"   --->   Operation 810 'or' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 811 [1/1] (1.81ns)   --->   "%notlhs8 = icmp ne i11 %tmp_124, -1"   --->   Operation 811 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 812 [1/1] (2.77ns)   --->   "%notrhs8 = icmp eq i52 %tmp_125, 0"   --->   Operation 812 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node tmp_132)   --->   "%tmp_129 = or i1 %notrhs8, %notlhs8"   --->   Operation 813 'or' 'tmp_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node tmp_132)   --->   "%tmp_130 = and i1 %tmp_128, %tmp_129"   --->   Operation 814 'and' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 815 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_132 = and i1 %tmp_130, %tmp_131" [../generatedCCode/lenetSynthMatlab.c:246]   --->   Operation 815 'and' 'tmp_132' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_127 = sext i32 %tmp_126 to i64" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 816 'sext' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 817 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_1 = getelementptr inbounds [400 x double]* %pool2ActivationMap, i64 0, i64 %tmp_127" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 817 'getelementptr' 'pool2ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 818 [1/1] (0.98ns) (out node of the LUT)   --->   "%maxval_1_8_maxval_0_8 = select i1 %tmp_132, double %maxval_1_7_load, double %maxval_1_6_load" [../generatedCCode/lenetSynthMatlab.c:246]   --->   Operation 818 'select' 'maxval_1_8_maxval_0_8' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 819 [1/1] (3.25ns)   --->   "store double %maxval_1_8_maxval_0_8, double* %pool2ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:247]   --->   Operation 819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_98 : Operation 820 [1/1] (0.00ns)   --->   "br label %18" [../generatedCCode/lenetSynthMatlab.c:229]   --->   Operation 820 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 11> <Delay = 8.39>
ST_99 : Operation 821 [5/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 821 'dadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 12> <Delay = 8.39>
ST_100 : Operation 822 [4/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 822 'dadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 13> <Delay = 8.39>
ST_101 : Operation 823 [3/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 823 'dadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 14> <Delay = 8.39>
ST_102 : Operation 824 [2/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 824 'dadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 15> <Delay = 8.39>
ST_103 : Operation 825 [1/6] (8.39ns)   --->   "%rowOutIdx_7 = fadd double %x_assign_5, 1.000000e+00" [../generatedCCode/lenetSynthMatlab.c:259]   --->   Operation 825 'dadd' 'rowOutIdx_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 826 [1/1] (0.00ns)   --->   "br label %.preheader40" [../generatedCCode/lenetSynthMatlab.c:222]   --->   Operation 826 'br' <Predicate = true> <Delay = 0.00>

State 104 <SV = 9> <Delay = 2.03>
ST_104 : Operation 827 [1/1] (0.00ns)   --->   "%f_4 = phi i7 [ %f_9, %h_sum.exit ], [ 0, %.preheader39.preheader ]"   --->   Operation 827 'phi' 'f_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 828 [1/1] (1.46ns)   --->   "%exitcond8 = icmp eq i7 %f_4, -8" [../generatedCCode/lenetSynthMatlab.c:266]   --->   Operation 828 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 829 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 829 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 830 [1/1] (2.03ns)   --->   "%f_9 = add i7 %f_4, 1" [../generatedCCode/lenetSynthMatlab.c:266]   --->   Operation 830 'add' 'f_9' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 831 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader35.preheader, label %.preheader38.preheader" [../generatedCCode/lenetSynthMatlab.c:266]   --->   Operation 831 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 832 [1/1] (1.66ns)   --->   "br label %.preheader38" [../generatedCCode/lenetSynthMatlab.c:268]   --->   Operation 832 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_104 : Operation 833 [1/1] (1.66ns)   --->   "br label %.preheader35" [../generatedCCode/lenetSynthMatlab.c:285]   --->   Operation 833 'br' <Predicate = (exitcond8)> <Delay = 1.66>

State 105 <SV = 10> <Delay = 2.11>
ST_105 : Operation 834 [1/1] (0.00ns)   --->   "%k_4 = phi i3 [ %k_13, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 834 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 835 [1/1] (1.18ns)   --->   "%exitcond7 = icmp eq i3 %k_4, -3" [../generatedCCode/lenetSynthMatlab.c:268]   --->   Operation 835 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 836 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 836 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 837 [1/1] (1.68ns)   --->   "%k_13 = add i3 %k_4, 1" [../generatedCCode/lenetSynthMatlab.c:268]   --->   Operation 837 'add' 'k_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 838 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %22, label %.preheader37.preheader" [../generatedCCode/lenetSynthMatlab.c:268]   --->   Operation 838 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 839 [1/1] (0.00ns)   --->   "%p_shl9 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %k_4, i6 0)" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 839 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_105 : Operation 840 [1/1] (0.00ns)   --->   "%p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_4, i4 0)" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 840 'bitconcatenate' 'p_shl10' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_105 : Operation 841 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i7 %p_shl10 to i9" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 841 'zext' 'p_shl10_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_105 : Operation 842 [1/1] (2.11ns)   --->   "%tmp19 = add i9 %p_shl10_cast, %p_shl9" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 842 'add' 'tmp19' <Predicate = (!exitcond7)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 843 [1/1] (1.66ns)   --->   "br label %.preheader37" [../generatedCCode/lenetSynthMatlab.c:269]   --->   Operation 843 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_105 : Operation 844 [2/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../generatedCCode/lenetSynthMatlab.c:278]   --->   Operation 844 'call' <Predicate = (exitcond7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 11> <Delay = 1.68>
ST_106 : Operation 845 [1/1] (0.00ns)   --->   "%colOutIdx_6 = phi i3 [ 0, %.preheader37.preheader ], [ %colOutIdx_9, %.preheader37.loopexit ]"   --->   Operation 845 'phi' 'colOutIdx_6' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 846 [1/1] (1.18ns)   --->   "%exitcond6 = icmp eq i3 %colOutIdx_6, -3" [../generatedCCode/lenetSynthMatlab.c:269]   --->   Operation 846 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 847 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 847 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 848 [1/1] (1.68ns)   --->   "%colOutIdx_9 = add i3 %colOutIdx_6, 1" [../generatedCCode/lenetSynthMatlab.c:269]   --->   Operation 848 'add' 'colOutIdx_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 849 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader38.loopexit, label %.preheader36.preheader" [../generatedCCode/lenetSynthMatlab.c:269]   --->   Operation 849 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %colOutIdx_6, i4 0)" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 850 'bitconcatenate' 'tmp_83' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_106 : Operation 851 [1/1] (1.66ns)   --->   "br label %.preheader36" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 851 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_106 : Operation 852 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 852 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 107 <SV = 12> <Delay = 7.40>
ST_107 : Operation 853 [1/1] (0.00ns)   --->   "%b_k_3 = phi i5 [ %b_k_7, %21 ], [ 0, %.preheader36.preheader ]"   --->   Operation 853 'phi' 'b_k_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 854 [1/1] (0.00ns)   --->   "%b_k_3_cast = zext i5 %b_k_3 to i7" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 854 'zext' 'b_k_3_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 855 [1/1] (1.44ns)   --->   "%exitcond5 = icmp eq i5 %b_k_3, -16" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 855 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 856 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 856 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 857 [1/1] (1.86ns)   --->   "%b_k_7 = add i5 %b_k_3, 1" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 857 'add' 'b_k_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 858 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader37.loopexit, label %21" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 859 [1/1] (2.03ns)   --->   "%tmp20 = add i7 %tmp_83, %b_k_3_cast" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 859 'add' 'tmp20' <Predicate = (!exitcond5)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 860 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i7 %tmp20 to i9" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 860 'zext' 'tmp20_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_107 : Operation 861 [1/1] (2.11ns)   --->   "%tmp_105 = add i9 %tmp20_cast, %tmp19" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 861 'add' 'tmp_105' <Predicate = (!exitcond5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_106 = zext i9 %tmp_105 to i64" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 862 'zext' 'tmp_106' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_107 : Operation 863 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_2 = getelementptr inbounds [400 x double]* %pool2ActivationMap, i64 0, i64 %tmp_106" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 863 'getelementptr' 'pool2ActivationMap_a_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_107 : Operation 864 [2/2] (3.25ns)   --->   "%pool2ActivationMap_l = load double* %pool2ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 864 'load' 'pool2ActivationMap_l' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_107 : Operation 865 [1/1] (0.00ns)   --->   "br label %.preheader37"   --->   Operation 865 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 108 <SV = 13> <Delay = 3.25>
ST_108 : Operation 866 [1/2] (3.25ns)   --->   "%pool2ActivationMap_l = load double* %pool2ActivationMap_a_2, align 8" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 866 'load' 'pool2ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 109 <SV = 14> <Delay = 6.45>
ST_109 : Operation 867 [1/1] (6.45ns)   --->   "%tmp_107 = fptrunc double %pool2ActivationMap_l to float" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 867 'fptrunc' 'tmp_107' <Predicate = true> <Delay = 6.45> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 15> <Delay = 5.78>
ST_110 : Operation 868 [4/4] (5.78ns)   --->   "%tmp_108 = fmul float %tmp_107, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 868 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 16> <Delay = 5.78>
ST_111 : Operation 869 [3/4] (5.78ns)   --->   "%tmp_108 = fmul float %tmp_107, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 869 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 17> <Delay = 5.78>
ST_112 : Operation 870 [2/4] (5.78ns)   --->   "%tmp_108 = fmul float %tmp_107, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 870 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 18> <Delay = 5.78>
ST_113 : Operation 871 [1/4] (5.78ns)   --->   "%tmp_108 = fmul float %tmp_107, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 871 'fmul' 'tmp_108' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 19> <Delay = 3.25>
ST_114 : Operation 872 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap_1 = getelementptr inbounds [400 x float]* %b_pool2ActivationMap, i64 0, i64 %tmp_106" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 872 'getelementptr' 'b_pool2ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 873 [1/1] (3.25ns)   --->   "store float %tmp_108, float* %b_pool2ActivationMap_1, align 4" [../generatedCCode/lenetSynthMatlab.c:271]   --->   Operation 873 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_114 : Operation 874 [1/1] (0.00ns)   --->   "br label %.preheader36" [../generatedCCode/lenetSynthMatlab.c:270]   --->   Operation 874 'br' <Predicate = true> <Delay = 0.00>

State 115 <SV = 11> <Delay = 0.00>
ST_115 : Operation 875 [1/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../generatedCCode/lenetSynthMatlab.c:278]   --->   Operation 875 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 12> <Delay = 0.00>
ST_116 : Operation 876 [2/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../generatedCCode/lenetSynthMatlab.c:279]   --->   Operation 876 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 13> <Delay = 0.00>
ST_117 : Operation 877 [1/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../generatedCCode/lenetSynthMatlab.c:279]   --->   Operation 877 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 14> <Delay = 2.15>
ST_118 : Operation 878 [2/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../generatedCCode/sum.c:147->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 878 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 119 <SV = 15> <Delay = 2.15>
ST_119 : Operation 879 [1/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../generatedCCode/sum.c:147->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 879 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_119 : Operation 880 [1/1] (1.66ns)   --->   "br label %23" [../generatedCCode/sum.c:148->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 880 'br' <Predicate = true> <Delay = 1.66>

State 120 <SV = 16> <Delay = 8.26>
ST_120 : Operation 881 [1/1] (0.00ns)   --->   "%y1_i = phi float [ %y_4, %22 ], [ %y_5, %24 ]"   --->   Operation 881 'phi' 'y1_i' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 882 [1/1] (0.00ns)   --->   "%k_i2 = phi i4 [ 0, %22 ], [ %k_15, %24 ]"   --->   Operation 882 'phi' 'k_i2' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 883 [1/1] (1.44ns)   --->   "%exitcond_i2 = icmp eq i4 %k_i2, -1" [../generatedCCode/sum.c:148->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 883 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 884 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind"   --->   Operation 884 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 885 [1/1] (1.77ns)   --->   "%k_15 = add i4 %k_i2, 1" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 885 'add' 'k_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 886 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %h_sum.exit, label %24" [../generatedCCode/sum.c:148->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 886 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i4 %k_15 to i64" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 887 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_120 : Operation 888 [1/1] (0.00ns)   --->   "%fv16_addr_1 = getelementptr [16 x float]* %fv16, i64 0, i64 %tmp_i2" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 888 'getelementptr' 'fv16_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_120 : Operation 889 [2/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 889 'load' 'fv16_load' <Predicate = (!exitcond_i2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_120 : Operation 890 [5/5] (8.26ns)   --->   "%tmp_42 = fadd float %y1_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 890 'fadd' 'tmp_42' <Predicate = (exitcond_i2)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 17> <Delay = 2.15>
ST_121 : Operation 891 [1/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 891 'load' 'fv16_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 122 <SV = 18> <Delay = 8.26>
ST_122 : Operation 892 [5/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 892 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 19> <Delay = 8.26>
ST_123 : Operation 893 [4/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 893 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 20> <Delay = 8.26>
ST_124 : Operation 894 [3/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 894 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 21> <Delay = 8.26>
ST_125 : Operation 895 [2/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 895 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 22> <Delay = 8.26>
ST_126 : Operation 896 [1/5] (8.26ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 896 'fadd' 'y_5' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 897 [1/1] (0.00ns)   --->   "br label %23" [../generatedCCode/sum.c:148->../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 897 'br' <Predicate = true> <Delay = 0.00>

State 127 <SV = 17> <Delay = 8.26>
ST_127 : Operation 898 [4/5] (8.26ns)   --->   "%tmp_42 = fadd float %y1_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 898 'fadd' 'tmp_42' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 18> <Delay = 8.26>
ST_128 : Operation 899 [3/5] (8.26ns)   --->   "%tmp_42 = fadd float %y1_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 899 'fadd' 'tmp_42' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 19> <Delay = 8.26>
ST_129 : Operation 900 [2/5] (8.26ns)   --->   "%tmp_42 = fadd float %y1_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 900 'fadd' 'tmp_42' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 20> <Delay = 8.26>
ST_130 : Operation 901 [1/5] (8.26ns)   --->   "%tmp_42 = fadd float %y1_i, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 901 'fadd' 'tmp_42' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 21> <Delay = 8.37>
ST_131 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_41 = zext i7 %f_4 to i64" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 902 'zext' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 903 [1/1] (5.12ns)   --->   "%tmp_47 = fpext float %tmp_42 to double" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 903 'fpext' 'tmp_47' <Predicate = true> <Delay = 5.12> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 904 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add = getelementptr inbounds [120 x double]* %fc1ActivationMap, i64 0, i64 %tmp_41" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 904 'getelementptr' 'fc1ActivationMap_add' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 905 [1/1] (3.25ns)   --->   "store double %tmp_47, double* %fc1ActivationMap_add, align 8" [../generatedCCode/lenetSynthMatlab.c:280]   --->   Operation 905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_131 : Operation 906 [1/1] (0.00ns)   --->   "br label %.preheader39" [../generatedCCode/lenetSynthMatlab.c:266]   --->   Operation 906 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 10> <Delay = 3.25>
ST_132 : Operation 907 [1/1] (0.00ns)   --->   "%k_5 = phi i7 [ %k_21, %25 ], [ 0, %.preheader35.preheader ]"   --->   Operation 907 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 908 [1/1] (1.46ns)   --->   "%exitcond4 = icmp eq i7 %k_5, -8" [../generatedCCode/lenetSynthMatlab.c:285]   --->   Operation 908 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 909 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 909 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 910 [1/1] (2.03ns)   --->   "%k_21 = add i7 %k_5, 1" [../generatedCCode/lenetSynthMatlab.c:285]   --->   Operation 910 'add' 'k_21' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 911 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader34.preheader, label %25" [../generatedCCode/lenetSynthMatlab.c:285]   --->   Operation 911 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_34 = zext i7 %k_5 to i64" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 912 'zext' 'tmp_34' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_132 : Operation 913 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add_1 = getelementptr inbounds [120 x double]* %fc1ActivationMap, i64 0, i64 %tmp_34" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 913 'getelementptr' 'fc1ActivationMap_add_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_132 : Operation 914 [2/2] (3.25ns)   --->   "%rowOutIdx_6 = load double* %fc1ActivationMap_add_1, align 8" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 914 'load' 'rowOutIdx_6' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_132 : Operation 915 [1/1] (1.66ns)   --->   "br label %.preheader34" [../generatedCCode/lenetSynthMatlab.c:298]   --->   Operation 915 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 133 <SV = 11> <Delay = 3.25>
ST_133 : Operation 916 [1/2] (3.25ns)   --->   "%rowOutIdx_6 = load double* %fc1ActivationMap_add_1, align 8" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 916 'load' 'rowOutIdx_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 134 <SV = 12> <Delay = 7.88>
ST_134 : Operation 917 [1/1] (0.00ns)   --->   "%rowOutIdx_8_to_int = bitcast double %rowOutIdx_6 to i64" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 917 'bitcast' 'rowOutIdx_8_to_int' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_102 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %rowOutIdx_8_to_int, i32 52, i32 62)" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 918 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i64 %rowOutIdx_8_to_int to i52" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 919 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 920 [1/1] (1.81ns)   --->   "%notlhs6 = icmp ne i11 %tmp_102, -1" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 920 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 921 [1/1] (2.77ns)   --->   "%notrhs6 = icmp eq i52 %tmp_109, 0" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 921 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_112 = or i1 %notrhs6, %notlhs6" [../generatedCCode/lenetSynthMatlab.c:286]   --->   Operation 922 'or' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 923 [1/1] (6.89ns)   --->   "%tmp_113 = fcmp olt double %rowOutIdx_6, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:287]   --->   Operation 923 'dcmp' 'tmp_113' <Predicate = true> <Delay = 6.89> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_114 = and i1 %tmp_112, %tmp_113" [../generatedCCode/lenetSynthMatlab.c:287]   --->   Operation 924 'and' 'tmp_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 925 [1/1] (0.98ns) (out node of the LUT)   --->   "%rowOutIdx_4 = select i1 %tmp_114, double 0.000000e+00, double %rowOutIdx_6" [../generatedCCode/lenetSynthMatlab.c:287]   --->   Operation 925 'select' 'rowOutIdx_4' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 135 <SV = 13> <Delay = 3.25>
ST_135 : Operation 926 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a = getelementptr inbounds [120 x double]* %relu3ActivationMap, i64 0, i64 %tmp_34" [../generatedCCode/lenetSynthMatlab.c:291]   --->   Operation 926 'getelementptr' 'relu3ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 927 [1/1] (3.25ns)   --->   "store double %rowOutIdx_4, double* %relu3ActivationMap_a, align 8" [../generatedCCode/lenetSynthMatlab.c:291]   --->   Operation 927 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_135 : Operation 928 [1/1] (0.00ns)   --->   "br label %.preheader35" [../generatedCCode/lenetSynthMatlab.c:285]   --->   Operation 928 'br' <Predicate = true> <Delay = 0.00>

State 136 <SV = 11> <Delay = 2.03>
ST_136 : Operation 929 [1/1] (0.00ns)   --->   "%k_6 = phi i7 [ %k_22, %29 ], [ 0, %.preheader34.preheader ]"   --->   Operation 929 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 930 [1/1] (1.46ns)   --->   "%exitcond3 = icmp eq i7 %k_6, -44" [../generatedCCode/lenetSynthMatlab.c:298]   --->   Operation 930 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 931 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 931 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 932 [1/1] (2.03ns)   --->   "%k_22 = add i7 %k_6, 1" [../generatedCCode/lenetSynthMatlab.c:298]   --->   Operation 932 'add' 'k_22' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 933 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %26" [../generatedCCode/lenetSynthMatlab.c:298]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_80 = zext i7 %k_6 to i64" [../generatedCCode/lenetSynthMatlab.c:299]   --->   Operation 934 'zext' 'tmp_80' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_136 : Operation 935 [1/1] (1.66ns)   --->   "br label %27" [../generatedCCode/lenetSynthMatlab.c:300]   --->   Operation 935 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_136 : Operation 936 [1/1] (1.66ns)   --->   "br label %.preheader" [../generatedCCode/lenetSynthMatlab.c:308]   --->   Operation 936 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 137 <SV = 12> <Delay = 8.26>
ST_137 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_82 = phi float [ 0.000000e+00, %26 ], [ %tmp_93, %28 ]" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 937 'phi' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 938 [1/1] (0.00ns)   --->   "%colOutIdx_7 = phi i7 [ 0, %26 ], [ %colOutIdx_13, %28 ]"   --->   Operation 938 'phi' 'colOutIdx_7' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 939 [1/1] (1.46ns)   --->   "%exitcond2 = icmp eq i7 %colOutIdx_7, -8" [../generatedCCode/lenetSynthMatlab.c:300]   --->   Operation 939 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 940 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 940 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 941 [1/1] (2.03ns)   --->   "%colOutIdx_13 = add i7 %colOutIdx_7, 1" [../generatedCCode/lenetSynthMatlab.c:300]   --->   Operation 941 'add' 'colOutIdx_13' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 942 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %29, label %28" [../generatedCCode/lenetSynthMatlab.c:300]   --->   Operation 942 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_90 = zext i7 %colOutIdx_7 to i64" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 943 'zext' 'tmp_90' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_137 : Operation 944 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a_1 = getelementptr inbounds [120 x double]* %relu3ActivationMap, i64 0, i64 %tmp_90" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 944 'getelementptr' 'relu3ActivationMap_a_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_137 : Operation 945 [2/2] (3.25ns)   --->   "%relu3ActivationMap_l = load double* %relu3ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 945 'load' 'relu3ActivationMap_l' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_137 : Operation 946 [5/5] (8.26ns)   --->   "%tmp_89 = fadd float %tmp_82, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 946 'fadd' 'tmp_89' <Predicate = (exitcond2)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 13> <Delay = 3.25>
ST_138 : Operation 947 [1/2] (3.25ns)   --->   "%relu3ActivationMap_l = load double* %relu3ActivationMap_a_1, align 8" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 947 'load' 'relu3ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 139 <SV = 14> <Delay = 6.45>
ST_139 : Operation 948 [1/1] (6.45ns)   --->   "%tmp_91 = fptrunc double %relu3ActivationMap_l to float" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 948 'fptrunc' 'tmp_91' <Predicate = true> <Delay = 6.45> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.45> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 15> <Delay = 5.78>
ST_140 : Operation 949 [4/4] (5.78ns)   --->   "%tmp_92 = fmul float %tmp_91, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 949 'fmul' 'tmp_92' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 16> <Delay = 5.78>
ST_141 : Operation 950 [3/4] (5.78ns)   --->   "%tmp_92 = fmul float %tmp_91, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 950 'fmul' 'tmp_92' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 17> <Delay = 5.78>
ST_142 : Operation 951 [2/4] (5.78ns)   --->   "%tmp_92 = fmul float %tmp_91, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 951 'fmul' 'tmp_92' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 18> <Delay = 5.78>
ST_143 : Operation 952 [1/4] (5.78ns)   --->   "%tmp_92 = fmul float %tmp_91, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 952 'fmul' 'tmp_92' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 19> <Delay = 8.26>
ST_144 : Operation 953 [5/5] (8.26ns)   --->   "%tmp_93 = fadd float %tmp_82, %tmp_92" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 953 'fadd' 'tmp_93' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 20> <Delay = 8.26>
ST_145 : Operation 954 [4/5] (8.26ns)   --->   "%tmp_93 = fadd float %tmp_82, %tmp_92" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 954 'fadd' 'tmp_93' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 21> <Delay = 8.26>
ST_146 : Operation 955 [3/5] (8.26ns)   --->   "%tmp_93 = fadd float %tmp_82, %tmp_92" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 955 'fadd' 'tmp_93' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 22> <Delay = 8.26>
ST_147 : Operation 956 [2/5] (8.26ns)   --->   "%tmp_93 = fadd float %tmp_82, %tmp_92" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 956 'fadd' 'tmp_93' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 23> <Delay = 8.26>
ST_148 : Operation 957 [1/5] (8.26ns)   --->   "%tmp_93 = fadd float %tmp_82, %tmp_92" [../generatedCCode/lenetSynthMatlab.c:301]   --->   Operation 957 'fadd' 'tmp_93' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 958 [1/1] (0.00ns)   --->   "br label %27" [../generatedCCode/lenetSynthMatlab.c:300]   --->   Operation 958 'br' <Predicate = true> <Delay = 0.00>

State 149 <SV = 13> <Delay = 8.26>
ST_149 : Operation 959 [4/5] (8.26ns)   --->   "%tmp_89 = fadd float %tmp_82, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 959 'fadd' 'tmp_89' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 14> <Delay = 8.26>
ST_150 : Operation 960 [3/5] (8.26ns)   --->   "%tmp_89 = fadd float %tmp_82, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 960 'fadd' 'tmp_89' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 15> <Delay = 8.26>
ST_151 : Operation 961 [2/5] (8.26ns)   --->   "%tmp_89 = fadd float %tmp_82, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 961 'fadd' 'tmp_89' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 16> <Delay = 8.26>
ST_152 : Operation 962 [1/5] (8.26ns)   --->   "%tmp_89 = fadd float %tmp_82, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 962 'fadd' 'tmp_89' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 17> <Delay = 3.25>
ST_153 : Operation 963 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_1 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_80" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 963 'getelementptr' 'd_relu3ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 964 [1/1] (3.25ns)   --->   "store float %tmp_89, float* %d_relu3ActivationMap_1, align 4" [../generatedCCode/lenetSynthMatlab.c:305]   --->   Operation 964 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_153 : Operation 965 [1/1] (0.00ns)   --->   "br label %.preheader34" [../generatedCCode/lenetSynthMatlab.c:298]   --->   Operation 965 'br' <Predicate = true> <Delay = 0.00>

State 154 <SV = 12> <Delay = 1.77>
ST_154 : Operation 966 [1/1] (0.00ns)   --->   "%k_7 = phi i4 [ %k_16, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 966 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 967 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %k_7, -6" [../generatedCCode/lenetSynthMatlab.c:308]   --->   Operation 967 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 968 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 968 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 969 [1/1] (1.77ns)   --->   "%k_16 = add i4 %k_7, 1" [../generatedCCode/lenetSynthMatlab.c:308]   --->   Operation 969 'add' 'k_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 970 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %34, label %30" [../generatedCCode/lenetSynthMatlab.c:308]   --->   Operation 970 'br' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_81 = zext i4 %k_7 to i64" [../generatedCCode/lenetSynthMatlab.c:309]   --->   Operation 971 'zext' 'tmp_81' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_154 : Operation 972 [1/1] (1.66ns)   --->   "br label %31" [../generatedCCode/lenetSynthMatlab.c:310]   --->   Operation 972 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_154 : Operation 973 [1/1] (0.00ns)   --->   "ret void" [../generatedCCode/lenetSynthMatlab.c:317]   --->   Operation 973 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 155 <SV = 13> <Delay = 8.26>
ST_155 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_88 = phi float [ 0.000000e+00, %30 ], [ %tmp_97, %32 ]" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 974 'phi' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 975 [1/1] (0.00ns)   --->   "%colOutIdx_8 = phi i7 [ 0, %30 ], [ %colOutIdx_14, %32 ]"   --->   Operation 975 'phi' 'colOutIdx_8' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 976 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %colOutIdx_8, -44" [../generatedCCode/lenetSynthMatlab.c:310]   --->   Operation 976 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 977 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 977 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 978 [1/1] (2.03ns)   --->   "%colOutIdx_14 = add i7 %colOutIdx_8, 1" [../generatedCCode/lenetSynthMatlab.c:310]   --->   Operation 978 'add' 'colOutIdx_14' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 979 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %33, label %32" [../generatedCCode/lenetSynthMatlab.c:310]   --->   Operation 979 'br' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_95 = zext i7 %colOutIdx_8 to i64" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 980 'zext' 'tmp_95' <Predicate = (!exitcond)> <Delay = 0.00>
ST_155 : Operation 981 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_2 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_95" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 981 'getelementptr' 'd_relu3ActivationMap_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_155 : Operation 982 [2/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 982 'load' 'd_relu3ActivationMap_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_155 : Operation 983 [5/5] (8.26ns)   --->   "%tmp_94 = fadd float %tmp_88, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 983 'fadd' 'tmp_94' <Predicate = (exitcond)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 14> <Delay = 3.25>
ST_156 : Operation 984 [1/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 984 'load' 'd_relu3ActivationMap_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 157 <SV = 15> <Delay = 5.78>
ST_157 : Operation 985 [4/4] (5.78ns)   --->   "%tmp_96 = fmul float %d_relu3ActivationMap_3, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 985 'fmul' 'tmp_96' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 16> <Delay = 5.78>
ST_158 : Operation 986 [3/4] (5.78ns)   --->   "%tmp_96 = fmul float %d_relu3ActivationMap_3, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 986 'fmul' 'tmp_96' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 17> <Delay = 5.78>
ST_159 : Operation 987 [2/4] (5.78ns)   --->   "%tmp_96 = fmul float %d_relu3ActivationMap_3, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 987 'fmul' 'tmp_96' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 18> <Delay = 5.78>
ST_160 : Operation 988 [1/4] (5.78ns)   --->   "%tmp_96 = fmul float %d_relu3ActivationMap_3, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 988 'fmul' 'tmp_96' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 19> <Delay = 8.26>
ST_161 : Operation 989 [5/5] (8.26ns)   --->   "%tmp_97 = fadd float %tmp_88, %tmp_96" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 989 'fadd' 'tmp_97' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 20> <Delay = 8.26>
ST_162 : Operation 990 [4/5] (8.26ns)   --->   "%tmp_97 = fadd float %tmp_88, %tmp_96" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 990 'fadd' 'tmp_97' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 21> <Delay = 8.26>
ST_163 : Operation 991 [3/5] (8.26ns)   --->   "%tmp_97 = fadd float %tmp_88, %tmp_96" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 991 'fadd' 'tmp_97' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 22> <Delay = 8.26>
ST_164 : Operation 992 [2/5] (8.26ns)   --->   "%tmp_97 = fadd float %tmp_88, %tmp_96" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 992 'fadd' 'tmp_97' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 23> <Delay = 8.26>
ST_165 : Operation 993 [1/5] (8.26ns)   --->   "%tmp_97 = fadd float %tmp_88, %tmp_96" [../generatedCCode/lenetSynthMatlab.c:311]   --->   Operation 993 'fadd' 'tmp_97' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 994 [1/1] (0.00ns)   --->   "br label %31" [../generatedCCode/lenetSynthMatlab.c:310]   --->   Operation 994 'br' <Predicate = true> <Delay = 0.00>

State 166 <SV = 14> <Delay = 8.26>
ST_166 : Operation 995 [4/5] (8.26ns)   --->   "%tmp_94 = fadd float %tmp_88, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 995 'fadd' 'tmp_94' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 15> <Delay = 8.26>
ST_167 : Operation 996 [3/5] (8.26ns)   --->   "%tmp_94 = fadd float %tmp_88, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 996 'fadd' 'tmp_94' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 16> <Delay = 8.26>
ST_168 : Operation 997 [2/5] (8.26ns)   --->   "%tmp_94 = fadd float %tmp_88, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 997 'fadd' 'tmp_94' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 17> <Delay = 8.26>
ST_169 : Operation 998 [1/5] (8.26ns)   --->   "%tmp_94 = fadd float %tmp_88, 0.000000e+00" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 998 'fadd' 'tmp_94' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 18> <Delay = 2.15>
ST_170 : Operation 999 [1/1] (0.00ns)   --->   "%netScores_addr = getelementptr [10 x float]* %netScores, i64 0, i64 %tmp_81" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 999 'getelementptr' 'netScores_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1000 [1/1] (2.15ns)   --->   "store float %tmp_94, float* %netScores_addr, align 4" [../generatedCCode/lenetSynthMatlab.c:315]   --->   Operation 1000 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_170 : Operation 1001 [1/1] (0.00ns)   --->   "br label %.preheader" [../generatedCCode/lenetSynthMatlab.c:308]   --->   Operation 1001 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:76) [26]  (1.66 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:76) [26]  (0 ns)
	'add' operation ('f', ../generatedCCode/lenetSynthMatlab.c:76) [30]  (1.68 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [36]  (0 ns)
	'add' operation ('next_mul') [38]  (2.13 ns)

 <State 4>: 1.86ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../generatedCCode/lenetSynthMatlab.c:82) [46]  (0 ns)
	'add' operation ('c', ../generatedCCode/lenetSynthMatlab.c:82) [50]  (1.86 ns)

 <State 5>: 1.86ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:85) [55]  (0 ns)
	'add' operation ('tmp_18', ../generatedCCode/lenetSynthMatlab.c:87) [62]  (1.86 ns)

 <State 6>: 5.38ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:86) [66]  (0 ns)
	'add' operation ('tmp_21', ../generatedCCode/lenetSynthMatlab.c:87) [74]  (2.12 ns)
	'getelementptr' operation ('inputImg_addr', ../generatedCCode/lenetSynthMatlab.c:87) [76]  (0 ns)
	'load' operation ('inputImg_load', ../generatedCCode/lenetSynthMatlab.c:87) on array 'inputImg' [77]  (3.26 ns)

 <State 7>: 3.26ns
The critical path consists of the following:
	'load' operation ('inputImg_load', ../generatedCCode/lenetSynthMatlab.c:87) on array 'inputImg' [77]  (3.26 ns)

 <State 8>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', ../generatedCCode/lenetSynthMatlab.c:89) [81]  (5.78 ns)

 <State 9>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', ../generatedCCode/lenetSynthMatlab.c:89) [81]  (5.78 ns)

 <State 10>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', ../generatedCCode/lenetSynthMatlab.c:89) [81]  (5.78 ns)

 <State 11>: 7.94ns
The critical path consists of the following:
	'fmul' operation ('tmp_25', ../generatedCCode/lenetSynthMatlab.c:89) [81]  (5.78 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:89) of variable 'tmp_25', ../generatedCCode/lenetSynthMatlab.c:89 on array 'fv10', ../generatedCCode/lenetSynthMatlab.c:39 [83]  (2.15 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:25->../generatedCCode/lenetSynthMatlab.c:95) on array 'fv11', ../generatedCCode/lenetSynthMatlab.c:40 [89]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:25->../generatedCCode/lenetSynthMatlab.c:95) on array 'fv11', ../generatedCCode/lenetSynthMatlab.c:40 [89]  (2.15 ns)

 <State 15>: 8.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../generatedCCode/sum.c:25->../generatedCCode/lenetSynthMatlab.c:95) ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [92]  (0 ns)
	'fadd' operation ('tmp_11', ../generatedCCode/lenetSynthMatlab.c:95) [105]  (8.26 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv11_load', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) on array 'fv11', ../generatedCCode/lenetSynthMatlab.c:40 [101]  (2.15 ns)

 <State 17>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [102]  (8.26 ns)

 <State 18>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [102]  (8.26 ns)

 <State 19>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [102]  (8.26 ns)

 <State 20>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [102]  (8.26 ns)

 <State 21>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:27->../generatedCCode/lenetSynthMatlab.c:95) [102]  (8.26 ns)

 <State 22>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../generatedCCode/lenetSynthMatlab.c:95) [105]  (8.26 ns)

 <State 23>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../generatedCCode/lenetSynthMatlab.c:95) [105]  (8.26 ns)

 <State 24>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../generatedCCode/lenetSynthMatlab.c:95) [105]  (8.26 ns)

 <State 25>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../generatedCCode/lenetSynthMatlab.c:95) [105]  (8.26 ns)

 <State 26>: 8.38ns
The critical path consists of the following:
	'fpext' operation ('tmp_12', ../generatedCCode/lenetSynthMatlab.c:95) [106]  (5.12 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:95) of variable 'tmp_12', ../generatedCCode/lenetSynthMatlab.c:95 on array 'conv1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:37 [118]  (3.26 ns)

 <State 27>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul2') with incoming values : ('next_mul3') [128]  (0 ns)
	'add' operation ('next_mul3') [130]  (2.13 ns)

 <State 28>: 2.12ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:103) [138]  (0 ns)
	'sub' operation ('tmp_4', ../generatedCCode/lenetSynthMatlab.c:105) [148]  (2.12 ns)

 <State 29>: 7.51ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../generatedCCode/lenetSynthMatlab.c:104) [151]  (0 ns)
	'add' operation ('tmp4', ../generatedCCode/lenetSynthMatlab.c:105) [158]  (2.12 ns)
	'add' operation ('tmp_7', ../generatedCCode/lenetSynthMatlab.c:105) [160]  (2.13 ns)
	'getelementptr' operation ('conv1ActivationMap_a_1', ../generatedCCode/lenetSynthMatlab.c:105) [163]  (0 ns)
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:105) on array 'conv1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:37 [164]  (3.26 ns)

 <State 30>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:105) on array 'conv1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:37 [164]  (3.26 ns)

 <State 31>: 7.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ../generatedCCode/lenetSynthMatlab.c:106) [171]  (6.9 ns)
	'and' operation ('tmp_14', ../generatedCCode/lenetSynthMatlab.c:106) [172]  (0 ns)
	'select' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:106) [173]  (0.987 ns)

 <State 32>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a', ../generatedCCode/lenetSynthMatlab.c:110) [174]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:110) of variable 'rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:106 on array 'relu1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:38 [175]  (3.26 ns)

 <State 33>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar', ../generatedCCode/lenetSynthMatlab.c:117) with incoming values : ('indvarinc', ../generatedCCode/lenetSynthMatlab.c:117) [184]  (0 ns)
	'getelementptr' operation ('pool1ActivationMap_a', ../generatedCCode/lenetSynthMatlab.c:117) [187]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:117) of constant 0 on array 'pool1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:33 [188]  (3.26 ns)

 <State 34>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:120) [198]  (0 ns)
	'add' operation ('tmp_5', ../generatedCCode/lenetSynthMatlab.c:150) [208]  (2.12 ns)

 <State 35>: 4.46ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../generatedCCode/lenetSynthMatlab.c:125) [213]  (0 ns)
	'or' operation ('tmp_19', ../generatedCCode/lenetSynthMatlab.c:139) [223]  (0 ns)
	'mul' operation ('tmp_20', ../generatedCCode/lenetSynthMatlab.c:139) [225]  (4.46 ns)

 <State 36>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 37>: 7.09ns
The critical path consists of the following:
	'add' operation ('sh_assign', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [318]  (2.13 ns)
	'select' operation ('sh_assign_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [322]  (0.682 ns)
	'lshr' operation ('tmp_141_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [326]  (0 ns)
	'select' operation ('p_Val2_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [331]  (4.29 ns)

 <State 38>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a_1', ../generatedCCode/lenetSynthMatlab.c:137) [258]  (0 ns)
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:137) on array 'relu1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:38 [259]  (3.26 ns)

 <State 39>: 3.26ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:137) on array 'relu1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:38 [259]  (3.26 ns)

 <State 40>: 8.57ns
The critical path consists of the following:
	'dcmp' operation ('tmp_67', ../generatedCCode/lenetSynthMatlab.c:139) [278]  (6.9 ns)
	'and' operation ('tmp_76', ../generatedCCode/lenetSynthMatlab.c:139) [279]  (0.978 ns)
	'select' operation ('b_maxval_6', ../generatedCCode/lenetSynthMatlab.c:139) [280]  (0.698 ns)

 <State 41>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu1ActivationMap_a_3', ../generatedCCode/lenetSynthMatlab.c:139) [283]  (0 ns)
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:139) on array 'relu1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:38 [284]  (3.26 ns)

 <State 42>: 4.24ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:139) on array 'relu1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:38 [284]  (3.26 ns)
	'select' operation ('maxval[1]', ../generatedCCode/lenetSynthMatlab.c:146) [285]  (0.987 ns)

 <State 43>: 3.5ns
The critical path consists of the following:
	'sub' operation ('p_Val2_6_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [332]  (2.7 ns)
	'select' operation ('p_Val2_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:150) [333]  (0.796 ns)

 <State 44>: 8.47ns
The critical path consists of the following:
	'mul' operation ('tmp_59', ../generatedCCode/lenetSynthMatlab.c:150) [334]  (8.47 ns)

 <State 45>: 8ns
The critical path consists of the following:
	'icmp' operation ('notrhs1') [300]  (2.77 ns)
	'or' operation ('tmp_33') [301]  (0 ns)
	'and' operation ('tmp_36') [305]  (0 ns)
	'and' operation ('tmp_38', ../generatedCCode/lenetSynthMatlab.c:149) [307]  (0.978 ns)
	'select' operation ('maxval_1_3_maxval_0_3', ../generatedCCode/lenetSynthMatlab.c:149) [339]  (0.987 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:150) of variable 'maxval_1_3_maxval_0_3', ../generatedCCode/lenetSynthMatlab.c:149 on array 'pool1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:33 [340]  (3.26 ns)

 <State 46>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 47>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 48>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 49>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 50>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:162) [343]  (8.39 ns)

 <State 51>: 1.86ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:169) [351]  (0 ns)
	'add' operation ('f', ../generatedCCode/lenetSynthMatlab.c:169) [355]  (1.86 ns)

 <State 52>: 2.13ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../generatedCCode/lenetSynthMatlab.c:173) [360]  (0 ns)
	'add' operation ('tmp9', ../generatedCCode/lenetSynthMatlab.c:192) [369]  (2.13 ns)

 <State 53>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../generatedCCode/lenetSynthMatlab.c:175) [372]  (0 ns)
	'add' operation ('c', ../generatedCCode/lenetSynthMatlab.c:175) [375]  (1.78 ns)

 <State 54>: 6.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:178) [380]  (0 ns)
	'add' operation ('tmp_68', ../generatedCCode/lenetSynthMatlab.c:181) [387]  (1.78 ns)
	'mul' operation ('tmp_69', ../generatedCCode/lenetSynthMatlab.c:181) [389]  (4.37 ns)

 <State 55>: 3.81ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:179) [397]  (0 ns)
	'add' operation ('tmp_79', ../generatedCCode/lenetSynthMatlab.c:181) [404]  (1.78 ns)
	'sub' operation ('tmp_85', ../generatedCCode/lenetSynthMatlab.c:181) [409]  (2.03 ns)

 <State 56>: 7.5ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../generatedCCode/lenetSynthMatlab.c:180) [417]  (0 ns)
	'add' operation ('tmp7', ../generatedCCode/lenetSynthMatlab.c:181) [425]  (2.12 ns)
	'add' operation ('tmp_100', ../generatedCCode/lenetSynthMatlab.c:181) [427]  (2.13 ns)
	'getelementptr' operation ('pool1ActivationMap_a_2', ../generatedCCode/lenetSynthMatlab.c:181) [430]  (0 ns)
	'load' operation ('pool1ActivationMap_l', ../generatedCCode/lenetSynthMatlab.c:181) on array 'pool1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:33 [431]  (3.26 ns)

 <State 57>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool1ActivationMap_l', ../generatedCCode/lenetSynthMatlab.c:181) on array 'pool1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:33 [431]  (3.26 ns)

 <State 58>: 6.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_110', ../generatedCCode/lenetSynthMatlab.c:183) [437]  (6.46 ns)

 <State 59>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_111', ../generatedCCode/lenetSynthMatlab.c:183) [438]  (5.78 ns)

 <State 60>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_111', ../generatedCCode/lenetSynthMatlab.c:183) [438]  (5.78 ns)

 <State 61>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_111', ../generatedCCode/lenetSynthMatlab.c:183) [438]  (5.78 ns)

 <State 62>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_111', ../generatedCCode/lenetSynthMatlab.c:183) [438]  (5.78 ns)

 <State 63>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('fv12_addr', ../generatedCCode/lenetSynthMatlab.c:183) [439]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:183) of variable 'tmp_111', ../generatedCCode/lenetSynthMatlab.c:183 on array 'fv12', ../generatedCCode/lenetSynthMatlab.c:48 [440]  (3.26 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:86->../generatedCCode/lenetSynthMatlab.c:192) on array 'fv14', ../generatedCCode/lenetSynthMatlab.c:50 [449]  (2.15 ns)

 <State 68>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:86->../generatedCCode/lenetSynthMatlab.c:192) on array 'fv14', ../generatedCCode/lenetSynthMatlab.c:50 [449]  (2.15 ns)

 <State 69>: 8.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../generatedCCode/sum.c:86->../generatedCCode/lenetSynthMatlab.c:192) ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [452]  (0 ns)
	'fadd' operation ('tmp_70', ../generatedCCode/lenetSynthMatlab.c:192) [465]  (8.26 ns)

 <State 70>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv14_load', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) on array 'fv14', ../generatedCCode/lenetSynthMatlab.c:50 [461]  (2.15 ns)

 <State 71>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [462]  (8.26 ns)

 <State 72>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [462]  (8.26 ns)

 <State 73>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [462]  (8.26 ns)

 <State 74>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [462]  (8.26 ns)

 <State 75>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:88->../generatedCCode/lenetSynthMatlab.c:192) [462]  (8.26 ns)

 <State 76>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_70', ../generatedCCode/lenetSynthMatlab.c:192) [465]  (8.26 ns)

 <State 77>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_70', ../generatedCCode/lenetSynthMatlab.c:192) [465]  (8.26 ns)

 <State 78>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_70', ../generatedCCode/lenetSynthMatlab.c:192) [465]  (8.26 ns)

 <State 79>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_70', ../generatedCCode/lenetSynthMatlab.c:192) [465]  (8.26 ns)

 <State 80>: 8.38ns
The critical path consists of the following:
	'fpext' operation ('tmp_71', ../generatedCCode/lenetSynthMatlab.c:192) [466]  (5.12 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:192) of variable 'tmp_71', ../generatedCCode/lenetSynthMatlab.c:192 on array 'conv2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:43 [473]  (3.26 ns)

 <State 81>: 2.13ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:199) [482]  (0 ns)
	'add' operation ('tmp6', ../generatedCCode/lenetSynthMatlab.c:202) [491]  (2.13 ns)

 <State 82>: 1.78ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:200) [494]  (0 ns)
	'add' operation ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:200) [497]  (1.78 ns)

 <State 83>: 7.5ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../generatedCCode/lenetSynthMatlab.c:201) [503]  (0 ns)
	'add' operation ('tmp12', ../generatedCCode/lenetSynthMatlab.c:202) [510]  (2.12 ns)
	'add' operation ('tmp_50', ../generatedCCode/lenetSynthMatlab.c:202) [512]  (2.13 ns)
	'getelementptr' operation ('conv2ActivationMap_a_1', ../generatedCCode/lenetSynthMatlab.c:202) [514]  (0 ns)
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:202) on array 'conv2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:43 [515]  (3.26 ns)

 <State 84>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:202) on array 'conv2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:43 [515]  (3.26 ns)

 <State 85>: 7.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_98', ../generatedCCode/lenetSynthMatlab.c:203) [522]  (6.9 ns)
	'and' operation ('tmp_99', ../generatedCCode/lenetSynthMatlab.c:203) [523]  (0 ns)
	'select' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:203) [524]  (0.987 ns)

 <State 86>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a', ../generatedCCode/lenetSynthMatlab.c:207) [525]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:207) of variable 'rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:203 on array 'relu2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:47 [526]  (3.26 ns)

 <State 87>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar1', ../generatedCCode/lenetSynthMatlab.c:214) with incoming values : ('indvarinc1', ../generatedCCode/lenetSynthMatlab.c:214) [535]  (0 ns)
	'getelementptr' operation ('pool2ActivationMap_a', ../generatedCCode/lenetSynthMatlab.c:214) [538]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:214) of constant 0 on array 'pool2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:42 [539]  (3.26 ns)

 <State 88>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:217) [551]  (0 ns)
	'add' operation ('tmp_32', ../generatedCCode/lenetSynthMatlab.c:247) [558]  (2.12 ns)

 <State 89>: 1.68ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../generatedCCode/lenetSynthMatlab.c:222) [562]  (0 ns)
	'add' operation ('r', ../generatedCCode/lenetSynthMatlab.c:222) [565]  (1.68 ns)

 <State 90>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 91>: 7.09ns
The critical path consists of the following:
	'add' operation ('sh_assign_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [660]  (2.13 ns)
	'select' operation ('sh_assign_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [664]  (0.682 ns)
	'lshr' operation ('tmp_141_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [668]  (0 ns)
	'select' operation ('p_Val2_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [673]  (4.29 ns)

 <State 92>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a_1', ../generatedCCode/lenetSynthMatlab.c:234) [603]  (0 ns)
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:234) on array 'relu2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:47 [604]  (3.26 ns)

 <State 93>: 3.26ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:234) on array 'relu2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:47 [604]  (3.26 ns)

 <State 94>: 8.56ns
The critical path consists of the following:
	'dcmp' operation ('tmp_145', ../generatedCCode/lenetSynthMatlab.c:236) [623]  (6.9 ns)
	'and' operation ('tmp_146', ../generatedCCode/lenetSynthMatlab.c:236) [624]  (0.978 ns)
	'select' operation ('b_maxval_7', ../generatedCCode/lenetSynthMatlab.c:236) [625]  (0.682 ns)

 <State 95>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu2ActivationMap_a_3', ../generatedCCode/lenetSynthMatlab.c:236) [627]  (0 ns)
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:236) on array 'relu2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:47 [628]  (3.26 ns)

 <State 96>: 5.91ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../generatedCCode/lenetSynthMatlab.c:236) on array 'relu2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:47 [628]  (3.26 ns)
	'select' operation ('maxval[1]', ../generatedCCode/lenetSynthMatlab.c:243) [629]  (0.987 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:243) of variable 'maxval[1]', ../generatedCCode/lenetSynthMatlab.c:243 on local variable 'maxval[1]' [631]  (1.66 ns)

 <State 97>: 8ns
The critical path consists of the following:
	'sub' operation ('p_Val2_6_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [674]  (2.7 ns)
	'select' operation ('p_Val2_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../generatedCCode/lenetSynthMatlab.c:247) [675]  (0.796 ns)
	'shl' operation ('tmp_141', ../generatedCCode/lenetSynthMatlab.c:247) [676]  (0 ns)
	'add' operation ('tmp15', ../generatedCCode/lenetSynthMatlab.c:247) [678]  (0 ns)
	'add' operation ('tmp_126', ../generatedCCode/lenetSynthMatlab.c:247) [681]  (4.5 ns)

 <State 98>: 8ns
The critical path consists of the following:
	'icmp' operation ('notrhs7') [644]  (2.77 ns)
	'or' operation ('tmp_128') [645]  (0 ns)
	'and' operation ('tmp_130') [649]  (0 ns)
	'and' operation ('tmp_132', ../generatedCCode/lenetSynthMatlab.c:246) [651]  (0.978 ns)
	'select' operation ('maxval_1_8_maxval_0_8', ../generatedCCode/lenetSynthMatlab.c:246) [684]  (0.987 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:247) of variable 'maxval_1_8_maxval_0_8', ../generatedCCode/lenetSynthMatlab.c:246 on array 'pool2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:42 [685]  (3.26 ns)

 <State 99>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 100>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 101>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 102>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 103>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:259) [688]  (8.39 ns)

 <State 104>: 2.03ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../generatedCCode/lenetSynthMatlab.c:266) [696]  (0 ns)
	'add' operation ('f', ../generatedCCode/lenetSynthMatlab.c:266) [699]  (2.03 ns)

 <State 105>: 2.12ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:268) [704]  (0 ns)
	'add' operation ('tmp19', ../generatedCCode/lenetSynthMatlab.c:271) [713]  (2.12 ns)

 <State 106>: 1.68ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:269) [716]  (0 ns)
	'add' operation ('colOutIdx', ../generatedCCode/lenetSynthMatlab.c:269) [719]  (1.68 ns)

 <State 107>: 7.41ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../generatedCCode/lenetSynthMatlab.c:270) [725]  (0 ns)
	'add' operation ('tmp20', ../generatedCCode/lenetSynthMatlab.c:271) [732]  (2.03 ns)
	'add' operation ('tmp_105', ../generatedCCode/lenetSynthMatlab.c:271) [734]  (2.12 ns)
	'getelementptr' operation ('pool2ActivationMap_a_2', ../generatedCCode/lenetSynthMatlab.c:271) [736]  (0 ns)
	'load' operation ('pool2ActivationMap_l', ../generatedCCode/lenetSynthMatlab.c:271) on array 'pool2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:42 [737]  (3.26 ns)

 <State 108>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool2ActivationMap_l', ../generatedCCode/lenetSynthMatlab.c:271) on array 'pool2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:42 [737]  (3.26 ns)

 <State 109>: 6.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_107', ../generatedCCode/lenetSynthMatlab.c:271) [738]  (6.46 ns)

 <State 110>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../generatedCCode/lenetSynthMatlab.c:271) [739]  (5.78 ns)

 <State 111>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../generatedCCode/lenetSynthMatlab.c:271) [739]  (5.78 ns)

 <State 112>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../generatedCCode/lenetSynthMatlab.c:271) [739]  (5.78 ns)

 <State 113>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../generatedCCode/lenetSynthMatlab.c:271) [739]  (5.78 ns)

 <State 114>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('b_pool2ActivationMap_1', ../generatedCCode/lenetSynthMatlab.c:271) [740]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:271) of variable 'tmp_108', ../generatedCCode/lenetSynthMatlab.c:271 on array 'b_pool2ActivationMap', ../generatedCCode/lenetSynthMatlab.c:52 [741]  (3.26 ns)

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:147->../generatedCCode/lenetSynthMatlab.c:280) on array 'fv16', ../generatedCCode/lenetSynthMatlab.c:55 [750]  (2.15 ns)

 <State 119>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../generatedCCode/sum.c:147->../generatedCCode/lenetSynthMatlab.c:280) on array 'fv16', ../generatedCCode/lenetSynthMatlab.c:55 [750]  (2.15 ns)

 <State 120>: 8.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../generatedCCode/sum.c:147->../generatedCCode/lenetSynthMatlab.c:280) ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [753]  (0 ns)
	'fadd' operation ('tmp_42', ../generatedCCode/lenetSynthMatlab.c:280) [767]  (8.26 ns)

 <State 121>: 2.15ns
The critical path consists of the following:
	'load' operation ('fv16_load', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) on array 'fv16', ../generatedCCode/lenetSynthMatlab.c:55 [762]  (2.15 ns)

 <State 122>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [763]  (8.26 ns)

 <State 123>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [763]  (8.26 ns)

 <State 124>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [763]  (8.26 ns)

 <State 125>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [763]  (8.26 ns)

 <State 126>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('y', ../generatedCCode/sum.c:149->../generatedCCode/lenetSynthMatlab.c:280) [763]  (8.26 ns)

 <State 127>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', ../generatedCCode/lenetSynthMatlab.c:280) [767]  (8.26 ns)

 <State 128>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', ../generatedCCode/lenetSynthMatlab.c:280) [767]  (8.26 ns)

 <State 129>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', ../generatedCCode/lenetSynthMatlab.c:280) [767]  (8.26 ns)

 <State 130>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_42', ../generatedCCode/lenetSynthMatlab.c:280) [767]  (8.26 ns)

 <State 131>: 8.38ns
The critical path consists of the following:
	'fpext' operation ('tmp_47', ../generatedCCode/lenetSynthMatlab.c:280) [768]  (5.12 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:280) of variable 'tmp_47', ../generatedCCode/lenetSynthMatlab.c:280 on array 'fc1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:54 [770]  (3.26 ns)

 <State 132>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:285) [775]  (0 ns)
	'getelementptr' operation ('fc1ActivationMap_add_1', ../generatedCCode/lenetSynthMatlab.c:286) [782]  (0 ns)
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:286) on array 'fc1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:54 [783]  (3.26 ns)

 <State 133>: 3.26ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:286) on array 'fc1ActivationMap', ../generatedCCode/lenetSynthMatlab.c:54 [783]  (3.26 ns)

 <State 134>: 7.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_113', ../generatedCCode/lenetSynthMatlab.c:287) [790]  (6.9 ns)
	'and' operation ('tmp_114', ../generatedCCode/lenetSynthMatlab.c:287) [791]  (0 ns)
	'select' operation ('rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:287) [792]  (0.987 ns)

 <State 135>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('relu3ActivationMap_a', ../generatedCCode/lenetSynthMatlab.c:291) [793]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:291) of variable 'rowOutIdx', ../generatedCCode/lenetSynthMatlab.c:287 on array 'relu3ActivationMap', ../generatedCCode/lenetSynthMatlab.c:56 [794]  (3.26 ns)

 <State 136>: 2.03ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:298) [799]  (0 ns)
	'add' operation ('k', ../generatedCCode/lenetSynthMatlab.c:298) [802]  (2.03 ns)

 <State 137>: 8.26ns
The critical path consists of the following:
	'phi' operation ('tmp_82', ../generatedCCode/lenetSynthMatlab.c:301) with incoming values : ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [808]  (0 ns)
	'fadd' operation ('tmp_89', ../generatedCCode/lenetSynthMatlab.c:305) [823]  (8.26 ns)

 <State 138>: 3.26ns
The critical path consists of the following:
	'load' operation ('relu3ActivationMap_l', ../generatedCCode/lenetSynthMatlab.c:301) on array 'relu3ActivationMap', ../generatedCCode/lenetSynthMatlab.c:56 [817]  (3.26 ns)

 <State 139>: 6.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_91', ../generatedCCode/lenetSynthMatlab.c:301) [818]  (6.46 ns)

 <State 140>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', ../generatedCCode/lenetSynthMatlab.c:301) [819]  (5.78 ns)

 <State 141>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', ../generatedCCode/lenetSynthMatlab.c:301) [819]  (5.78 ns)

 <State 142>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', ../generatedCCode/lenetSynthMatlab.c:301) [819]  (5.78 ns)

 <State 143>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_92', ../generatedCCode/lenetSynthMatlab.c:301) [819]  (5.78 ns)

 <State 144>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [820]  (8.26 ns)

 <State 145>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [820]  (8.26 ns)

 <State 146>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [820]  (8.26 ns)

 <State 147>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [820]  (8.26 ns)

 <State 148>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_93', ../generatedCCode/lenetSynthMatlab.c:301) [820]  (8.26 ns)

 <State 149>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_89', ../generatedCCode/lenetSynthMatlab.c:305) [823]  (8.26 ns)

 <State 150>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_89', ../generatedCCode/lenetSynthMatlab.c:305) [823]  (8.26 ns)

 <State 151>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_89', ../generatedCCode/lenetSynthMatlab.c:305) [823]  (8.26 ns)

 <State 152>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_89', ../generatedCCode/lenetSynthMatlab.c:305) [823]  (8.26 ns)

 <State 153>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('d_relu3ActivationMap_1', ../generatedCCode/lenetSynthMatlab.c:305) [824]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:305) of variable 'tmp_89', ../generatedCCode/lenetSynthMatlab.c:305 on array 'd_relu3ActivationMap', ../generatedCCode/lenetSynthMatlab.c:59 [825]  (3.26 ns)

 <State 154>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../generatedCCode/lenetSynthMatlab.c:308) [830]  (0 ns)
	'add' operation ('k', ../generatedCCode/lenetSynthMatlab.c:308) [833]  (1.78 ns)

 <State 155>: 8.26ns
The critical path consists of the following:
	'phi' operation ('tmp_88', ../generatedCCode/lenetSynthMatlab.c:311) with incoming values : ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [839]  (0 ns)
	'fadd' operation ('tmp_94', ../generatedCCode/lenetSynthMatlab.c:315) [853]  (8.26 ns)

 <State 156>: 3.26ns
The critical path consists of the following:
	'load' operation ('d_relu3ActivationMap_3', ../generatedCCode/lenetSynthMatlab.c:311) on array 'd_relu3ActivationMap', ../generatedCCode/lenetSynthMatlab.c:59 [848]  (3.26 ns)

 <State 157>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_96', ../generatedCCode/lenetSynthMatlab.c:311) [849]  (5.78 ns)

 <State 158>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_96', ../generatedCCode/lenetSynthMatlab.c:311) [849]  (5.78 ns)

 <State 159>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_96', ../generatedCCode/lenetSynthMatlab.c:311) [849]  (5.78 ns)

 <State 160>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_96', ../generatedCCode/lenetSynthMatlab.c:311) [849]  (5.78 ns)

 <State 161>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [850]  (8.26 ns)

 <State 162>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [850]  (8.26 ns)

 <State 163>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [850]  (8.26 ns)

 <State 164>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [850]  (8.26 ns)

 <State 165>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_97', ../generatedCCode/lenetSynthMatlab.c:311) [850]  (8.26 ns)

 <State 166>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', ../generatedCCode/lenetSynthMatlab.c:315) [853]  (8.26 ns)

 <State 167>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', ../generatedCCode/lenetSynthMatlab.c:315) [853]  (8.26 ns)

 <State 168>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', ../generatedCCode/lenetSynthMatlab.c:315) [853]  (8.26 ns)

 <State 169>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', ../generatedCCode/lenetSynthMatlab.c:315) [853]  (8.26 ns)

 <State 170>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('netScores_addr', ../generatedCCode/lenetSynthMatlab.c:315) [854]  (0 ns)
	'store' operation (../generatedCCode/lenetSynthMatlab.c:315) of variable 'tmp_94', ../generatedCCode/lenetSynthMatlab.c:315 on array 'netScores' [855]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
