/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv {1 {vlog -work ProcessorTests -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Testing_TB.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Testing_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Testing_TB

Top level modules:
	Testing_TB

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Memory_TB.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Memory_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package Memory_TB_sv_unit
-- Importing package MemoryModes
-- Compiling module Memory_TB

Top level modules:
	Memory_TB

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Testing.sv {1 {vlog -work ProcessorTests -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Testing.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Testing

Top level modules:
	Testing

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/RegisterFile_TB.sv {1 {vlog -work ProcessorTests -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/RegisterFile_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile_TB

Top level modules:
	RegisterFile_TB

} {} {}} /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package BranchModesPackage
-- Compiling package Branch_sv_unit
-- Importing package BranchModesPackage
-- Compiling module Branch

Top level modules:
	Branch

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/Branch_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package Branch_TB_sv_unit
-- Importing package BranchModesPackage
-- Compiling module Branch_TB

Top level modules:
	Branch_TB

} {} {}} /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package MemoryModes
-- Compiling package Memory_sv_unit
-- Importing package MemoryModes
-- Compiling module Memory

Top level modules:
	Memory

} {} {}} /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package ALUFunctCodes
-- Compiling package ALU_sv_unit
-- Importing package ALUFunctCodes
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/ALU_TB.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/ALU_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_TB

Top level modules:
	ALU_TB

} {} {}} /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv {1 {vlog -work work -sv -stats=none /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/PC_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_TB

Top level modules:
	PC_TB

} {} {}}
