{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000418"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "BE177176557E59FEACE2FE04795A2B22",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/EOC_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/rst_clk_wiz_1_100M_peripheral_reset",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/BTN1_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_CLK_2MHZ",
                                        "isBus": false,
                                        "parentNetId": 3
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/proc_sys_reset_0_peripheral_reset",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_DONE",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_RD",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_CONVST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_A",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_A[2]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_A[1]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_A[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_CS",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/DB_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/DB_1[7]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[6]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[5]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[4]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[3]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[2]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[1]"
                                            },
                                            {
                                                "name": "design_1_i/DB_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_RESET_OUT",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "design_1_i/rst_clk_wiz_1_100M_interconnect_aresetn",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_1",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B0FF74A9F11A54C5B2AA3D087C7AB7BE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/FPGA_ADC_interface_0_Data_axi_stream_TLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_3",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_2",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "B2AAFB943F445E498B2BFF4A09823ED7",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_0_M_AXIS_TREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_clock_converter_0_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_0_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_clock_converter_0_M_AXIS_TLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_6",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_3",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "20B6C98CDDA559408287133EB6EEDA88",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[31]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[30]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[29]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[28]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[27]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[26]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[25]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[24]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[23]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[22]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[21]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[20]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[19]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[18]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[17]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[16]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/axis_dwidth_converter_0_M_AXIS_TLAST",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const1>",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/<const0>",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 3,
                        "name": "design_1_i/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0",
                        "state_reg": [
                            {
                                "name": "design_1_i/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]",
                                "states": [
                                    {
                                        "name": "WRST_IN",
                                        "val": "00010"
                                    },
                                    {
                                        "name": "WRST_OUT",
                                        "val": "00100"
                                    },
                                    {
                                        "name": "WRST_GO2IDLE",
                                        "val": "10000"
                                    },
                                    {
                                        "name": "WRST_EXIT",
                                        "val": "01000"
                                    },
                                    {
                                        "name": "WRST_IDLE",
                                        "val": "00001"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}