<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd">
  <name>CY8C5888AXI_LP096</name>
  <version>0.1</version>
  <description>CY8C58LP</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
    <peripheral>
      <name>TIA_PD</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PM_ACT_CFG1</name>
          <description>Active Power Mode Configuration Register 1</description>
          <addressOffset>0x400043A1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_ACT_CFG9</name>
          <description>Active Power Mode Configuration Register 9</description>
          <addressOffset>0x400043A9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PM_STBY_CFG1</name>
          <description>Standby Power Mode Configuration Register 1</description>
          <addressOffset>0x400043B1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_clk_a</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_clk_a_0_</name>
                  <description>Enables clk_a 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_1_</name>
                  <description>Enables clk_a 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_2_</name>
                  <description>Enables clk_a 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_clk_a_3_</name>
                  <description>Enables clk_a 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__PM_STBY_CFG9</name>
          <description>Standby Power Mode Configuration Register 9</description>
          <addressOffset>0x400043B9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_swcap</name>
              <description>Enables subsystems during the standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>en_swcap_0_</name>
                  <description>Enables SC Block 0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_1_</name>
                  <description>Enables SC Block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_2_</name>
                  <description>Enables SC Block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>en_swcap_3_</name>
                  <description>Enables SC Block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR0</name>
          <description>Switched Capacitor Control Register 0</description>
          <addressOffset>0x40005800</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mode</name>
              <description>Configuration select for the SC block</description>
              <lsb>1</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_MODE_NAKED_OPAMP</name>
                  <description>Naked Op-Amp</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TIA</name>
                  <description>Transimpedance Amplifier (TIA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_CTMIXER</name>
                  <description>Continuous Time Mixer</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_NRZ_SH</name>
                  <description>Discrete Time Mixer - NRZ S/H</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_UNITY</name>
                  <description>Unity Gain Buffer</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_1ST_MOD</name>
                  <description>First Order Modulator</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_PGA</name>
                  <description>Programmable Gain Amplifier (PGA)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_MODE_TRACKANDHOLD</name>
                  <description>Track and Hold</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dft</name>
              <description>Configuration select for the SC block</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DFT_NORMAL</name>
                  <description>Normal Operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_VBOOST</name>
                  <description>Vboost DFT</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_MODE_DEPENDENT</name>
                  <description>Mode Dependent (PGA Mode = Voltage Integrator, TIA Mode = Charge Integrator, Naked Opamp Mode = Comparator)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DFT_RESET</name>
                  <description>DFT reset</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR1</name>
          <description>Switched Capacitor Control Register 1</description>
          <addressOffset>0x40005801</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>drive</name>
              <description>Selects between current settings (I_Load (uA)) in the output buffer</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>I_LOAD_175UA</name>
                  <description>175 uA</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_260UA</name>
                  <description>260 uA</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_330UA</name>
                  <description>330 uA</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>I_LOAD_400UA</name>
                  <description>400 uA</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>comp</name>
              <description>Selects between various compensation capacitor sizes</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_COMP_3P0PF</name>
                  <description>3.0pF</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_3P6PF</name>
                  <description>3.6pF</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_4P35PF</name>
                  <description>4.35pF</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_COMP_5P1PF</name>
                  <description>5.1pF</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>div2</name>
              <description>When 0, the sample clock only needs to be half the desired sample frequency for S/H Mixer mode</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIV2_DISABLE</name>
                  <description>no frequency division</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIV2_ENABLE</name>
                  <description>SC CLK is divided by two</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gain</name>
              <description>Controls the ratio of the feedback cap for S/H Mixer mode and PGA mode</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GAIN_0DB</name>
                  <description>0 dB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GAIN_6DB</name>
                  <description>6 dB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_CR2</name>
          <description>Switched Capacitor Control Register 2</description>
          <addressOffset>0x40005802</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>bias_ctrl</name>
              <description>Toggles the bias current in the amplifier between normal and 1/2</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BIAS_1X</name>
                  <description>1x current reference reduces bandwidth to increase stability</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BIAS_2X</name>
                  <description>normal operation - 2x current reference to increase bandwidth</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>r20_40b</name>
              <description>PGA Mode: input impedance (Rin), Mixer Mode: input and feedback impedance (Rmix)</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_R20_40B_40K</name>
                  <description>40kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_R20_40B_20K</name>
                  <description>20kOhm</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>redc</name>
              <description>Another stability control setting. Adjusts capactiance between amplifier output and first stage</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_REDC_00</name>
                  <description>Varies depending on mode.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_01</name>
                  <description>Varies depending on mode.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_10</name>
                  <description>Varies depending on mode.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_REDC_11</name>
                  <description>Varies depending on mode.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rval</name>
              <description>Programmable Gain Amplifier (PGA) and Transimpedance Amplifier (TIA): Feedback resistor (Rfb)</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_RVAL_20</name>
                  <description>20 kOhm</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_30</name>
                  <description>30 kOhm</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_40</name>
                  <description>40 kOhm</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_80</name>
                  <description>80 kOhm</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_120</name>
                  <description>120 kOhm</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_250</name>
                  <description>250 kOhm</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_500</name>
                  <description>500 kOhm</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_RVAL_1000</name>
                  <description>1 MegaOhm</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pga_gndvref</name>
              <description>Programmable Gain Amplifier Application - Ground VREF</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_DIS</name>
                  <description>VREF not grounded</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_PGA_GNDVREF_EN</name>
                  <description>VREF grounded</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC__BST</name>
          <description>Switched Capacitor Boost Clock Selection Register</description>
          <addressOffset>0x40005A0C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>mx_bst_clk</name>
              <description>Clock Selection</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MX_CLK_0</name>
                  <description>Select clk_a0 and clk_a0_dig</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_1</name>
                  <description>Select clk_a1 and clk_a1_dig</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_2</name>
                  <description>Select clk_a2 and clk_a2_dig</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_3</name>
                  <description>Select clk_a3 and clk_a3_dig</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_4</name>
                  <description>Select UDB generated clock</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_5</name>
                  <description>Reserved</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_6</name>
                  <description>Reserved</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MX_CLK_7</name>
                  <description>Reserved</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bst_clk_en</name>
              <description>Clock gating control</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_EN_0</name>
                  <description>disable clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_EN_1</name>
                  <description>enable clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SC_MISC</name>
          <description>Switched Cap Miscellaneous Control Register</description>
          <addressOffset>0x40005B56</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>diff_pga_0_2</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>diff_pga_1_3</name>
              <description>Switched Cap Pair Connect for Differential Amplifier Applications</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_DISABLED</name>
                  <description>Differential PGA pair connect disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SC_DIFF_PGA_ENABLED</name>
                  <description>Differential PGA pair connect enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sc_pump_auto</name>
              <description>Enable autopumping - if block enabled pump when low voltage detected</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>sc_pump_force</name>
              <description>Force pumping - if block enabled enable pump regardless of voltage state</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC_SAR_PD</name>
      <description>SAR ADC</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SAR_TR0</name>
          <description>SAR trim register</description>
          <addressOffset>0x40004614</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR0</name>
          <description>SAR status and control register 0</description>
          <addressOffset>0x40005900</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR1</name>
          <description>SAR status and control register 1</description>
          <addressOffset>0x40005901</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR2</name>
          <description>SAR status and control register 2</description>
          <addressOffset>0x40005902</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR3</name>
          <description>SAR status and control register 3</description>
          <addressOffset>0x40005903</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR4</name>
          <description>SAR status and control register 4</description>
          <addressOffset>0x40005904</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR5</name>
          <description>SAR status and control register 5</description>
          <addressOffset>0x40005905</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR6</name>
          <description>SAR status and control register 6</description>
          <addressOffset>0x40005906</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW0</name>
          <description>SAR Analog Routing Register 0</description>
          <addressOffset>0x40005B20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW2</name>
          <description>SAR Analog Routing Register 2</description>
          <addressOffset>0x40005B22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW3</name>
          <description>SAR Analog Routing Register 3</description>
          <addressOffset>0x40005B23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW4</name>
          <description>SAR Analog Routing Register 4</description>
          <addressOffset>0x40005B24</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW6</name>
          <description>SAR Analog Routing Register 6</description>
          <addressOffset>0x40005B26</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CLK</name>
          <description>SAR Clock Selection Register</description>
          <addressOffset>0x40005B27</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_WRK</name>
          <description>SAR working register</description>
          <addressOffset>0x40005BA0</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART</name>
      <description>UART</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>RX_UART_RX_ADDRESS1</name>
          <description>RX Address1 Register</description>
          <addressOffset>0x4000642D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>RX_UART_RX_ADDRESS2</name>
          <description>RX Address2 Register</description>
          <addressOffset>0x4000643D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>TX_UART_TX_DATA</name>
          <description>TX Data Register</description>
          <addressOffset>0x4000644B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>RX_UART_RX_DATA</name>
          <description>RX Data Register</description>
          <addressOffset>0x4000644D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>TX_UART_TX_STATUS</name>
          <description>TX status register</description>
          <addressOffset>0x4000646B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>UART_TX_STS_COMPLETE</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_TX_STS_FIFO_EMPTY</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_TX_STS_FIFO_FULL</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_TX_STS_FIFO_NOT_FULL</name>
              <description>No description available</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RX_UART_RX_STATUS</name>
          <description>RX status register</description>
          <addressOffset>0x4000646D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>UART_RX_STS_MRKSPC</name>
              <description>No description available</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_BREAK</name>
              <description>No description available</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_PAR_ERROR</name>
              <description>No description available</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_STOP_ERROR</name>
              <description>No description available</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_OVERRUN</name>
              <description>No description available</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_FIFO_NOTEMPTY</name>
              <description>No description available</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>UART_RX_STS_ADDR_MATCH</name>
              <description>No description available</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2C_CFG</name>
          <description>I2C Configuration Register</description>
          <addressOffset>0x4000647C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>start_gen</name>
              <description>Set to 1 to generate a Start condition on the bus. This bit must be cleared by firmware before initiating the next transaction.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_gen</name>
              <description>Set to 1 to generate a Stop condition on the bus. This bit must be cleared by firmware before initiating the next transaction.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>restart_gen</name>
              <description>Set to 1 to generate a Restart condition on the bus. This bit must be cleared by firmware after a Restart condition is generated.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>nack</name>
              <description>Set to 1 to NAK the next read byte. Clear to ACK next read byte. This bit must be cleared by firmware between bytes.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>transmit</name>
              <description>Set to 1 to set the current mode to transmit or clear to 0 to receive a byte of data. This bit must be cleared by firmware before starting the next transmit or receive transaction.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>master_en</name>
              <description>Set to 1 to enable the master functionality.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_DATA</name>
          <description>I2C Data Register</description>
          <addressOffset>0x4000650A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>Read received data or write data to transmit.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_CSR</name>
          <description>I2C Status Register</description>
          <addressOffset>0x40006569</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>lost_arb</name>
              <description>If set, indicates arbitration was lost (multi-master and multi-master-slave modes).</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>If set, indicates a Stop condition was detected on the bus.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>bus_busy</name>
              <description>If set, indicates the bus is busy. Data is currently being transmitted or received.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>address</name>
              <description>Address detection. If set, indicates that an address byte was sent.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>master_mode</name>
              <description>Indicates that a valid Start condition was generated and a hardware device is operating as bus master.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>lrb</name>
              <description>Last Received Bit. Indicates the state of the last received bit, which is the ACK/NAK received for the last byte transmitted. Cleared = ACK and set = NAK.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>Transmit or receive status since the last read of this register. In Transmit mode this bit indicates that eight bits of data plus ACK/NAK have been transmitted since the last read. In Receive mode this bit indicates that eight bits of data have been received since the last read of this register.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_INT_MASK</name>
          <description>I2C Interrupt Enable Mask</description>
          <addressOffset>0x40006589</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>lost_arb</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_busy</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>address</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>master_mode</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lrb</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>