<stg><name>knn_vote</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %knn_set_29_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_29_read)

]]></Node>
<StgValue><ssdm name="knn_set_29_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:1  %knn_set_28_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_28_read)

]]></Node>
<StgValue><ssdm name="knn_set_28_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:2  %knn_set_27_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_27_read)

]]></Node>
<StgValue><ssdm name="knn_set_27_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:3  %knn_set_26_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_26_read)

]]></Node>
<StgValue><ssdm name="knn_set_26_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:4  %knn_set_25_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_25_read)

]]></Node>
<StgValue><ssdm name="knn_set_25_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:5  %knn_set_24_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_24_read)

]]></Node>
<StgValue><ssdm name="knn_set_24_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:6  %knn_set_23_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_23_read)

]]></Node>
<StgValue><ssdm name="knn_set_23_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:7  %knn_set_22_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_22_read)

]]></Node>
<StgValue><ssdm name="knn_set_22_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:8  %knn_set_21_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_21_read)

]]></Node>
<StgValue><ssdm name="knn_set_21_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:9  %knn_set_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_20_read)

]]></Node>
<StgValue><ssdm name="knn_set_20_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:10  %knn_set_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_19_read)

]]></Node>
<StgValue><ssdm name="knn_set_19_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:11  %knn_set_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_18_read)

]]></Node>
<StgValue><ssdm name="knn_set_18_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:12  %knn_set_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_17_read)

]]></Node>
<StgValue><ssdm name="knn_set_17_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:13  %knn_set_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_16_read)

]]></Node>
<StgValue><ssdm name="knn_set_16_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:14  %knn_set_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_15_read)

]]></Node>
<StgValue><ssdm name="knn_set_15_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:15  %knn_set_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_14_read)

]]></Node>
<StgValue><ssdm name="knn_set_14_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:16  %knn_set_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_13_read)

]]></Node>
<StgValue><ssdm name="knn_set_13_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:17  %knn_set_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_12_read)

]]></Node>
<StgValue><ssdm name="knn_set_12_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:18  %knn_set_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_11_read)

]]></Node>
<StgValue><ssdm name="knn_set_11_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:19  %knn_set_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_10_read)

]]></Node>
<StgValue><ssdm name="knn_set_10_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:20  %knn_set_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_9_read)

]]></Node>
<StgValue><ssdm name="knn_set_9_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:21  %knn_set_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_8_read)

]]></Node>
<StgValue><ssdm name="knn_set_8_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:22  %knn_set_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_7_read)

]]></Node>
<StgValue><ssdm name="knn_set_7_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:23  %knn_set_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_6_read)

]]></Node>
<StgValue><ssdm name="knn_set_6_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:24  %knn_set_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_5_read)

]]></Node>
<StgValue><ssdm name="knn_set_5_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:25  %knn_set_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_4_read)

]]></Node>
<StgValue><ssdm name="knn_set_4_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:26  %knn_set_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_3_read)

]]></Node>
<StgValue><ssdm name="knn_set_3_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:27  %knn_set_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_2_read)

]]></Node>
<StgValue><ssdm name="knn_set_2_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:28  %knn_set_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_1_read)

]]></Node>
<StgValue><ssdm name="knn_set_1_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:29  %knn_set_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %knn_set_0_read)

]]></Node>
<StgValue><ssdm name="knn_set_0_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:30  br label %0

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i5 [ 0, %.preheader5.preheader ], [ %add_ln94, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %label_list_2_6 = phi i4 [ 0, %.preheader5.preheader ], [ %select_ln94_1, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="label_list_2_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %label_list_2_12 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_2_3, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="label_list_2_12"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %label_list_2 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_2_5, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="label_list_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %label_list_1 = phi i32 [ 9, %.preheader5.preheader ], [ %label_list_1_2, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="label_list_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %min_distance_list_2_1 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_0_1, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="min_distance_list_2_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %min_distance_list_2 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_0_3, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="min_distance_list_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %min_distance_list_1 = phi i32 [ 256, %.preheader5.preheader ], [ %min_distance_list_1_2, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="min_distance_list_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:8  %j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %INSERTION_SORT_OUTER ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="4">
<![CDATA[
:9  %zext_ln100 = zext i4 %label_list_2_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
:10  %trunc_ln100 = trunc i4 %label_list_2_6 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:11  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln100, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %sub_ln100 = sub i5 %shl_ln, %zext_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %icmp_ln94 = icmp eq i5 %indvar_flatten, -2

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %add_ln94 = add i5 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %icmp_ln94, label %.preheader2.preheader, label %INSERTION_SORT_OUTER

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INSERTION_SORT_OUTER:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INSERTION_SORT_OUTER:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:2  %icmp_ln95 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:3  %select_ln94 = select i1 %icmp_ln95, i2 0, i2 %j_0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:4  %add_ln94_1 = add i4 1, %label_list_2_6

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:5  %select_ln94_1 = select i1 %icmp_ln95, i4 %add_ln94_1, i4 %label_list_2_6

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:6  %zext_ln94 = zext i4 %select_ln94_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:7  %zext_ln100_2 = zext i4 %add_ln94_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:8  %trunc_ln100_1 = trunc i4 %add_ln94_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:9  %shl_ln100_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln100_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln100_mid1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
INSERTION_SORT_OUTER:10  %sub_ln100_1 = sub i5 %shl_ln100_mid1, %zext_ln100_2

]]></Node>
<StgValue><ssdm name="sub_ln100_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
INSERTION_SORT_OUTER:11  %select_ln94_2 = select i1 %icmp_ln95, i5 %sub_ln100_1, i5 %sub_ln100

]]></Node>
<StgValue><ssdm name="select_ln94_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INSERTION_SORT_OUTER:12  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INSERTION_SORT_OUTER:13  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
INSERTION_SORT_OUTER:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:15  %zext_ln100_1 = zext i2 %select_ln94 to i5

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
INSERTION_SORT_OUTER:16  %add_ln100 = add i5 %zext_ln100_1, %select_ln94_2

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="5">
<![CDATA[
INSERTION_SORT_OUTER:17  %min_distance_list_2_2 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %knn_set_0_read_1, i32 %knn_set_1_read_1, i32 %knn_set_2_read_1, i32 %knn_set_3_read_1, i32 %knn_set_4_read_1, i32 %knn_set_5_read_1, i32 %knn_set_6_read_1, i32 %knn_set_7_read_1, i32 %knn_set_8_read_1, i32 %knn_set_9_read_1, i32 %knn_set_10_read_1, i32 %knn_set_11_read_1, i32 %knn_set_12_read_1, i32 %knn_set_13_read_1, i32 %knn_set_14_read_1, i32 %knn_set_15_read_1, i32 %knn_set_16_read_1, i32 %knn_set_17_read_1, i32 %knn_set_18_read_1, i32 %knn_set_19_read_1, i32 %knn_set_20_read_1, i32 %knn_set_21_read_1, i32 %knn_set_22_read_1, i32 %knn_set_23_read_1, i32 %knn_set_24_read_1, i32 %knn_set_25_read_1, i32 %knn_set_26_read_1, i32 %knn_set_27_read_1, i32 %knn_set_28_read_1, i32 %knn_set_29_read_1, i5 %add_ln100)

]]></Node>
<StgValue><ssdm name="min_distance_list_2_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:18  %icmp_ln100 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_1

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:19  %select_ln100 = select i1 %icmp_ln100, i6 0, i6 -24

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:20  %icmp_ln100_1 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_2

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:21  %not_icmp_ln100 = xor i1 %icmp_ln100, true

]]></Node>
<StgValue><ssdm name="not_icmp_ln100"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:22  %phitmp_1_cast_cast = zext i1 %not_icmp_ln100 to i6

]]></Node>
<StgValue><ssdm name="phitmp_1_cast_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:23  %select_ln100_1 = select i1 %icmp_ln100_1, i6 %phitmp_1_cast_cast, i6 %select_ln100

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:24  %trunc_ln100_2 = trunc i6 %select_ln100_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:25  %icmp_ln100_2 = icmp slt i32 %min_distance_list_2_2, %min_distance_list_2_1

]]></Node>
<StgValue><ssdm name="icmp_ln100_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:26  %tmp = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln100_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
INSERTION_SORT_OUTER:27  %icmp_ln100_3 = icmp ne i4 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:28  %phitmp_2 = select i1 %icmp_ln100_3, i2 -2, i2 %trunc_ln100_2

]]></Node>
<StgValue><ssdm name="phitmp_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:29  %phitmp_2_cast_cast = zext i2 %phitmp_2 to i6

]]></Node>
<StgValue><ssdm name="phitmp_2_cast_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:30  %select_ln100_2 = select i1 %icmp_ln100_2, i6 %phitmp_2_cast_cast, i6 %select_ln100_1

]]></Node>
<StgValue><ssdm name="select_ln100_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:31  %tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln100_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
INSERTION_SORT_OUTER:32  %icmp_ln106 = icmp eq i5 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:33  %icmp_ln109 = icmp eq i6 %select_ln100_2, 2

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:34  %label_list_2_2 = select i1 %icmp_ln106, i32 %label_list_2, i32 %label_list_2_12

]]></Node>
<StgValue><ssdm name="label_list_2_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:35  %xor_ln106 = xor i1 %icmp_ln106, true

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:36  %and_ln109 = and i1 %icmp_ln109, %xor_ln106

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:37  %label_list_2_3 = select i1 %and_ln109, i32 %zext_ln94, i32 %label_list_2_2

]]></Node>
<StgValue><ssdm name="label_list_2_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:38  %min_distance_list_0 = select i1 %icmp_ln106, i32 %min_distance_list_2, i32 %min_distance_list_2_1

]]></Node>
<StgValue><ssdm name="min_distance_list_0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:39  %min_distance_list_0_1 = select i1 %and_ln109, i32 %min_distance_list_2_2, i32 %min_distance_list_0

]]></Node>
<StgValue><ssdm name="min_distance_list_0_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:40  %icmp_ln106_1 = icmp eq i6 %select_ln100_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
INSERTION_SORT_OUTER:41  %icmp_ln109_1 = icmp eq i6 %select_ln100_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln109_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:42  %label_list_2_4 = select i1 %icmp_ln106_1, i32 %label_list_1, i32 %label_list_2

]]></Node>
<StgValue><ssdm name="label_list_2_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:43  %xor_ln106_1 = xor i1 %icmp_ln106_1, true

]]></Node>
<StgValue><ssdm name="xor_ln106_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
INSERTION_SORT_OUTER:44  %and_ln109_1 = and i1 %icmp_ln109_1, %xor_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln109_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:45  %label_list_2_5 = select i1 %and_ln109_1, i32 %zext_ln94, i32 %label_list_2_4

]]></Node>
<StgValue><ssdm name="label_list_2_5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:46  %min_distance_list_0_2 = select i1 %icmp_ln106_1, i32 %min_distance_list_1, i32 %min_distance_list_2

]]></Node>
<StgValue><ssdm name="min_distance_list_0_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:47  %min_distance_list_0_3 = select i1 %and_ln109_1, i32 %min_distance_list_2_2, i32 %min_distance_list_0_2

]]></Node>
<StgValue><ssdm name="min_distance_list_0_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:48  %label_list_1_2 = select i1 %icmp_ln106_1, i32 %zext_ln94, i32 %label_list_1

]]></Node>
<StgValue><ssdm name="label_list_1_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:49  %min_distance_list_1_2 = select i1 %icmp_ln106_1, i32 %min_distance_list_2_2, i32 %min_distance_list_1

]]></Node>
<StgValue><ssdm name="min_distance_list_1_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INSERTION_SORT_OUTER:50  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
INSERTION_SORT_OUTER:51  %j = add i2 1, %select_ln94

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
INSERTION_SORT_OUTER:52  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:0  %vote_list_9 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:1  %vote_list_9_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:2  %vote_list_9_2 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:3  %vote_list_9_3 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:4  %vote_list_9_4 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:5  %vote_list_9_5 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:6  %vote_list_9_6 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_6"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:7  %vote_list_9_7 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:8  %vote_list_9_8 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_8"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:9  %vote_list_9_9 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_9"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:10  %vote_list_9_10 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_10"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:11  %vote_list_9_11 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_11"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:12  %vote_list_9_12 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_12"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:13  %vote_list_9_13 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_13"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:14  %vote_list_9_14 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_14"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:15  %vote_list_9_15 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_15"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:16  %vote_list_9_16 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_16"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:17  %vote_list_9_17 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_17"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:18  %vote_list_9_18 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_18"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:19  %vote_list_9_19 = alloca i32

]]></Node>
<StgValue><ssdm name="vote_list_9_19"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:20  store i32 0, i32* %vote_list_9_19

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:21  store i32 0, i32* %vote_list_9_18

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:22  store i32 0, i32* %vote_list_9_17

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:23  store i32 0, i32* %vote_list_9_16

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:24  store i32 0, i32* %vote_list_9_15

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:25  store i32 0, i32* %vote_list_9_14

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:26  store i32 0, i32* %vote_list_9_13

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:27  store i32 0, i32* %vote_list_9_12

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:28  store i32 0, i32* %vote_list_9_11

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:29  store i32 0, i32* %vote_list_9_10

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:30  store i32 0, i32* %vote_list_9_9

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:31  store i32 0, i32* %vote_list_9_8

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:32  store i32 0, i32* %vote_list_9_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:33  store i32 0, i32* %vote_list_9_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:34  store i32 0, i32* %vote_list_9_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:35  store i32 0, i32* %vote_list_9_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:36  store i32 0, i32* %vote_list_9_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:37  store i32 0, i32* %vote_list_9_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:38  store i32 0, i32* %vote_list_9_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader:39  store i32 0, i32* %vote_list_9

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:40  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0  %i4_0 = phi i2 [ %i, %INCREMENT_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1  %icmp_ln118 = icmp eq i2 %i4_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3  %i = add i2 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln118, label %.preheader.0, label %INCREMENT_begin

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:0  %vote_list_9_10_load = load i32* %vote_list_9_10

]]></Node>
<StgValue><ssdm name="vote_list_9_10_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:1  %vote_list_9_11_load = load i32* %vote_list_9_11

]]></Node>
<StgValue><ssdm name="vote_list_9_11_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:2  %vote_list_9_12_load = load i32* %vote_list_9_12

]]></Node>
<StgValue><ssdm name="vote_list_9_12_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:3  %vote_list_9_13_load = load i32* %vote_list_9_13

]]></Node>
<StgValue><ssdm name="vote_list_9_13_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:4  %vote_list_9_14_load = load i32* %vote_list_9_14

]]></Node>
<StgValue><ssdm name="vote_list_9_14_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:5  %vote_list_9_15_load = load i32* %vote_list_9_15

]]></Node>
<StgValue><ssdm name="vote_list_9_15_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:6  %vote_list_9_16_load = load i32* %vote_list_9_16

]]></Node>
<StgValue><ssdm name="vote_list_9_16_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:7  %vote_list_9_17_load = load i32* %vote_list_9_17

]]></Node>
<StgValue><ssdm name="vote_list_9_17_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:8  %vote_list_9_18_load = load i32* %vote_list_9_18

]]></Node>
<StgValue><ssdm name="vote_list_9_18_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:9  %vote_list_9_19_load = load i32* %vote_list_9_19

]]></Node>
<StgValue><ssdm name="vote_list_9_19_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INCREMENT_begin:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INCREMENT_begin:11  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
INCREMENT_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
INCREMENT_begin:13  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %label_list_1, i32 %label_list_2, i32 %label_list_2_12, i2 %i4_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32">
<![CDATA[
INCREMENT_begin:14  %trunc_ln120 = trunc i32 %tmp_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
INCREMENT_begin:15  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %vote_list_9_10_load, i32 %vote_list_9_11_load, i32 %vote_list_9_12_load, i32 %vote_list_9_13_load, i32 %vote_list_9_14_load, i32 %vote_list_9_15_load, i32 %vote_list_9_16_load, i32 %vote_list_9_17_load, i32 %vote_list_9_18_load, i32 %vote_list_9_19_load, i4 %trunc_ln120)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
INCREMENT_begin:16  %vote_list_0 = add nsw i32 1, %tmp_5

]]></Node>
<StgValue><ssdm name="vote_list_0"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
INCREMENT_begin:17  switch i4 %trunc_ln120, label %branch89 [
    i4 0, label %INCREMENT_begin.INCREMENT_end_crit_edge
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
    i4 7, label %branch87
    i4 -8, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch88:0  store i32 %vote_list_0, i32* %vote_list_9_18

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch88:1  store i32 %vote_list_0, i32* %vote_list_9_8

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch87:0  store i32 %vote_list_0, i32* %vote_list_9_17

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch87:1  store i32 %vote_list_0, i32* %vote_list_9_7

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch87:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch86:0  store i32 %vote_list_0, i32* %vote_list_9_16

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch86:1  store i32 %vote_list_0, i32* %vote_list_9_6

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch85:0  store i32 %vote_list_0, i32* %vote_list_9_15

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch85:1  store i32 %vote_list_0, i32* %vote_list_9_5

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch85:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch84:0  store i32 %vote_list_0, i32* %vote_list_9_14

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch84:1  store i32 %vote_list_0, i32* %vote_list_9_4

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch84:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch83:0  store i32 %vote_list_0, i32* %vote_list_9_13

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch83:1  store i32 %vote_list_0, i32* %vote_list_9_3

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch83:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch82:0  store i32 %vote_list_0, i32* %vote_list_9_12

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch82:1  store i32 %vote_list_0, i32* %vote_list_9_2

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch81:0  store i32 %vote_list_0, i32* %vote_list_9_11

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch81:1  store i32 %vote_list_0, i32* %vote_list_9_1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch81:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
INCREMENT_begin.INCREMENT_end_crit_edge:0  store i32 %vote_list_0, i32* %vote_list_9_10

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
INCREMENT_begin.INCREMENT_end_crit_edge:1  store i32 %vote_list_0, i32* %vote_list_9

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
INCREMENT_begin.INCREMENT_end_crit_edge:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch89:0  store i32 %vote_list_0, i32* %vote_list_9_19

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch89:1  store i32 %vote_list_0, i32* %vote_list_9_9

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch89:2  br label %INCREMENT_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INCREMENT_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
INCREMENT_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:0  %vote_list_9_load = load i32* %vote_list_9

]]></Node>
<StgValue><ssdm name="vote_list_9_load"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:1  %vote_list_9_1_load = load i32* %vote_list_9_1

]]></Node>
<StgValue><ssdm name="vote_list_9_1_load"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:2  %vote_list_9_2_load = load i32* %vote_list_9_2

]]></Node>
<StgValue><ssdm name="vote_list_9_2_load"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:3  %vote_list_9_3_load = load i32* %vote_list_9_3

]]></Node>
<StgValue><ssdm name="vote_list_9_3_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:4  %vote_list_9_4_load = load i32* %vote_list_9_4

]]></Node>
<StgValue><ssdm name="vote_list_9_4_load"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:10  %icmp_ln129 = icmp slt i32 %vote_list_9_1_load, %vote_list_9_load

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:11  %xor_ln129 = xor i1 %icmp_ln129, true

]]></Node>
<StgValue><ssdm name="xor_ln129"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="1">
<![CDATA[
.preheader.0:12  %zext_ln129 = zext i1 %xor_ln129 to i2

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:13  %select_ln129 = select i1 %icmp_ln129, i32 %vote_list_9_load, i32 %vote_list_9_1_load

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:14  %icmp_ln129_1 = icmp slt i32 %vote_list_9_2_load, %select_ln129

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.0:15  %select_ln129_1 = select i1 %icmp_ln129_1, i2 %zext_ln129, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln129_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="2">
<![CDATA[
.preheader.0:16  %zext_ln129_1 = zext i2 %select_ln129_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:17  %phi_ln = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i4 %zext_ln129_1)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %icmp_ln129_2 = icmp slt i32 %vote_list_9_3_load, %phi_ln

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.0:19  %select_ln129_2 = select i1 %icmp_ln129_2, i2 %select_ln129_1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln129_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="2">
<![CDATA[
.preheader.0:20  %zext_ln129_2 = zext i2 %select_ln129_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="2">
<![CDATA[
.preheader.0:21  %zext_ln129_3 = zext i2 %select_ln129_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:22  %phi_ln129_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i4 %zext_ln129_3)

]]></Node>
<StgValue><ssdm name="phi_ln129_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:23  %icmp_ln129_3 = icmp slt i32 %vote_list_9_4_load, %phi_ln129_1

]]></Node>
<StgValue><ssdm name="icmp_ln129_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.0:24  %select_ln129_3 = select i1 %icmp_ln129_3, i3 %zext_ln129_2, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln129_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="3">
<![CDATA[
.preheader.0:25  %zext_ln129_4 = zext i3 %select_ln129_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:26  %phi_ln129_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i4 %zext_ln129_4)

]]></Node>
<StgValue><ssdm name="phi_ln129_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:5  %vote_list_9_5_load = load i32* %vote_list_9_5

]]></Node>
<StgValue><ssdm name="vote_list_9_5_load"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:6  %vote_list_9_6_load = load i32* %vote_list_9_6

]]></Node>
<StgValue><ssdm name="vote_list_9_6_load"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:7  %vote_list_9_7_load = load i32* %vote_list_9_7

]]></Node>
<StgValue><ssdm name="vote_list_9_7_load"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:8  %vote_list_9_8_load = load i32* %vote_list_9_8

]]></Node>
<StgValue><ssdm name="vote_list_9_8_load"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0:9  %vote_list_9_9_load = load i32* %vote_list_9_9

]]></Node>
<StgValue><ssdm name="vote_list_9_9_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %icmp_ln129_4 = icmp slt i32 %vote_list_9_5_load, %phi_ln129_2

]]></Node>
<StgValue><ssdm name="icmp_ln129_4"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.0:28  %select_ln129_4 = select i1 %icmp_ln129_4, i3 %select_ln129_3, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln129_4"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="3">
<![CDATA[
.preheader.0:29  %zext_ln129_5 = zext i3 %select_ln129_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:30  %phi_ln129_3 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i4 %zext_ln129_5)

]]></Node>
<StgValue><ssdm name="phi_ln129_3"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:31  %icmp_ln129_5 = icmp slt i32 %vote_list_9_6_load, %phi_ln129_3

]]></Node>
<StgValue><ssdm name="icmp_ln129_5"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.0:32  %select_ln129_5 = select i1 %icmp_ln129_5, i3 %select_ln129_4, i3 -2

]]></Node>
<StgValue><ssdm name="select_ln129_5"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="3">
<![CDATA[
.preheader.0:33  %zext_ln129_6 = zext i3 %select_ln129_5 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:34  %phi_ln129_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i4 %zext_ln129_6)

]]></Node>
<StgValue><ssdm name="phi_ln129_4"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:35  %icmp_ln129_6 = icmp slt i32 %vote_list_9_7_load, %phi_ln129_4

]]></Node>
<StgValue><ssdm name="icmp_ln129_6"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.0:36  %select_ln129_6 = select i1 %icmp_ln129_6, i3 %select_ln129_5, i3 -1

]]></Node>
<StgValue><ssdm name="select_ln129_6"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="3">
<![CDATA[
.preheader.0:37  %zext_ln129_7 = zext i3 %select_ln129_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln129_7"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:38  %phi_ln129_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i4 %zext_ln129_7)

]]></Node>
<StgValue><ssdm name="phi_ln129_5"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %icmp_ln129_7 = icmp slt i32 %vote_list_9_8_load, %phi_ln129_5

]]></Node>
<StgValue><ssdm name="icmp_ln129_7"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0:40  %select_ln129_7 = select i1 %icmp_ln129_7, i4 %zext_ln129_7, i4 -8

]]></Node>
<StgValue><ssdm name="select_ln129_7"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader.0:41  %phi_ln129_6 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i4 %select_ln129_7)

]]></Node>
<StgValue><ssdm name="phi_ln129_6"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:42  %icmp_ln129_8 = icmp slt i32 %vote_list_9_9_load, %phi_ln129_6

]]></Node>
<StgValue><ssdm name="icmp_ln129_8"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0:43  %select_ln129_8 = select i1 %icmp_ln129_8, i4 %select_ln129_7, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln129_8"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="4">
<![CDATA[
.preheader.0:44  ret i4 %select_ln129_8

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
