<?xml version="1.0" encoding="UTF-8"?>
<module id="IMCOP" HW_revision="1" XML_version="1" description="Imaging Coprocessors">
	<register id="CLKC" acronym="CLKC" offset="0" width="32" description="Clock controller">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SQRCLK" width="1" begin="15" end="15" resetval="0" description="Sequencer clock control" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="_RESV" width="11" begin="14" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="VLCDCLK" width="2" begin="3" end="2" resetval="0" description="VLCD clock control" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLEALWAYS" value="1" token="ENABLEALWAYS" description="enable always"/>
			<bitenum id="ENABLEWHENOPERATING" value="2" token="ENABLEWHENOPERATING" description="enable when operating"/>
		</bitfield>
		<bitfield id="IMXCLK" width="2" begin="1" end="0" resetval="0" description="iMX clock control" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
		</bitfield>
	</register>
	<register id="RSV0_0" acronym="RSV0_0" offset="4" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_1" acronym="RSV0_1" offset="8" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_2" acronym="RSV0_2" offset="12" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_3" acronym="RSV0_3" offset="16" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_4" acronym="RSV0_4" offset="20" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_5" acronym="RSV0_5" offset="24" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_6" acronym="RSV0_6" offset="28" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_7" acronym="RSV0_7" offset="32" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_8" acronym="RSV0_8" offset="36" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_9" acronym="RSV0_9" offset="40" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_10" acronym="RSV0_10" offset="44" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_11" acronym="RSV0_11" offset="48" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_12" acronym="RSV0_12" offset="52" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_13" acronym="RSV0_13" offset="56" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_14" acronym="RSV0_14" offset="60" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_15" acronym="RSV0_15" offset="64" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_16" acronym="RSV0_16" offset="68" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_17" acronym="RSV0_17" offset="72" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_18" acronym="RSV0_18" offset="76" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_19" acronym="RSV0_19" offset="80" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_20" acronym="RSV0_20" offset="84" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_21" acronym="RSV0_21" offset="88" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_22" acronym="RSV0_22" offset="92" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_23" acronym="RSV0_23" offset="96" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_24" acronym="RSV0_24" offset="100" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_25" acronym="RSV0_25" offset="104" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_26" acronym="RSV0_26" offset="108" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_27" acronym="RSV0_27" offset="112" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_28" acronym="RSV0_28" offset="116" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_29" acronym="RSV0_29" offset="120" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_30" acronym="RSV0_30" offset="124" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_31" acronym="RSV0_31" offset="128" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_32" acronym="RSV0_32" offset="132" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_33" acronym="RSV0_33" offset="136" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_34" acronym="RSV0_34" offset="140" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_35" acronym="RSV0_35" offset="144" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_36" acronym="RSV0_36" offset="148" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_37" acronym="RSV0_37" offset="152" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_38" acronym="RSV0_38" offset="156" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_39" acronym="RSV0_39" offset="160" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_40" acronym="RSV0_40" offset="164" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_41" acronym="RSV0_41" offset="168" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_42" acronym="RSV0_42" offset="172" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_43" acronym="RSV0_43" offset="176" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_44" acronym="RSV0_44" offset="180" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_45" acronym="RSV0_45" offset="184" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_46" acronym="RSV0_46" offset="188" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_47" acronym="RSV0_47" offset="192" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_48" acronym="RSV0_48" offset="196" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_49" acronym="RSV0_49" offset="200" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_50" acronym="RSV0_50" offset="204" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_51" acronym="RSV0_51" offset="208" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_52" acronym="RSV0_52" offset="212" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_53" acronym="RSV0_53" offset="216" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_54" acronym="RSV0_54" offset="220" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_55" acronym="RSV0_55" offset="224" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_56" acronym="RSV0_56" offset="228" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_57" acronym="RSV0_57" offset="232" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_58" acronym="RSV0_58" offset="236" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_59" acronym="RSV0_59" offset="240" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_60" acronym="RSV0_60" offset="244" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_61" acronym="RSV0_61" offset="248" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV0_62" acronym="RSV0_62" offset="252" width="32" description="Reserved ">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="BUFSW" acronym="BUFSW" offset="256" width="32" description="Buffer switch">
		<bitfield id="_RESV" width="18" begin="31" end="14" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PMEM" width="2" begin="13" end="12" resetval="0" description="Sequencer Program Memory multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="SEQUENCER" value="1" token="SEQUENCER" description="Sequencer"/>
			<bitenum id="DEPENDSONSQR_RUN" value="2" token="DEPENDSONSQR_RUN" description="depends on sqr_run"/>
		</bitfield>
		<bitfield id="VMEM" width="2" begin="11" end="10" resetval="0" description="VLCD Working Memory Vmem multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="VLCD" value="1" token="VLCD" description="VLCD"/>
			<bitenum id="DEPENDSONVLCD_BUSY" value="2" token="DEPENDSONVLCD_BUSY" description="depends on vlcd_busy"/>
		</bitfield>
		<bitfield id="HMEM" width="2" begin="9" end="8" resetval="0" description="VLCD Huffman Memory Hmem multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="VLCD" value="1" token="VLCD" description="VLCD"/>
			<bitenum id="DEPENDSONVLCD_BUSY" value="2" token="DEPENDSONVLCD_BUSY" description="depends on vlcd_busy"/>
		</bitfield>
		<bitfield id="QMEM" width="2" begin="7" end="6" resetval="0" description="VLCD QIQ Memory Qmem multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="VLCD" value="1" token="VLCD" description="VLCD"/>
			<bitenum id="DEPENDSONVLCD_BUSY" value="2" token="DEPENDSONVLCD_BUSY" description="depends on vlcd_busy"/>
		</bitfield>
		<bitfield id="CMDMEM" width="2" begin="5" end="4" resetval="0" description="IMX Command Memory Cmdmem multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="IMX" value="1" token="IMX" description="iMX"/>
			<bitenum id="DEPENDSONIMX_BUSY" value="2" token="DEPENDSONIMX_BUSY" description="depends on imx_busy"/>
		</bitfield>
		<bitfield id="IWMEM" width="2" begin="3" end="2" resetval="0" description="IMX Working Memory Iwmem multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMABUS" value="0" token="CPDMABUS" description="cpdma bus"/>
			<bitenum id="IMX" value="1" token="IMX" description="iMX"/>
			<bitenum id="DEPENDSONIMX_BUSY" value="2" token="DEPENDSONIMX_BUSY" description="depends on imx_busy"/>
		</bitfield>
		<bitfield id="IBUF" width="2" begin="1" end="0" resetval="0" description="Image buffer multiplexer switch" range="-" rwaccess="RW">
			<bitenum id="CPDMA_LOWER_IMX_UPPER" value="0" token="CPDMA_LOWER_IMX_UPPER" description="cpdma bus gets lower half, iMX gets upper half"/>
			<bitenum id="CPDMA_UPPER_IMX_LOWER" value="1" token="CPDMA_UPPER_IMX_LOWER" description="cpdma bus gets upper half, iMX gets lower half"/>
		</bitfield>
	</register>
	<register id="RSV1_0" acronym="RSV1_0" offset="260" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_1" acronym="RSV1_1" offset="264" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_2" acronym="RSV1_2" offset="268" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_3" acronym="RSV1_3" offset="272" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_4" acronym="RSV1_4" offset="276" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_5" acronym="RSV1_5" offset="280" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_6" acronym="RSV1_6" offset="284" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_7" acronym="RSV1_7" offset="288" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_8" acronym="RSV1_8" offset="292" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_9" acronym="RSV1_9" offset="296" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_10" acronym="RSV1_10" offset="300" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_11" acronym="RSV1_11" offset="304" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_12" acronym="RSV1_12" offset="308" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_13" acronym="RSV1_13" offset="312" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_14" acronym="RSV1_14" offset="316" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_15" acronym="RSV1_15" offset="320" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_16" acronym="RSV1_16" offset="324" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_17" acronym="RSV1_17" offset="328" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_18" acronym="RSV1_18" offset="332" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_19" acronym="RSV1_19" offset="336" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_20" acronym="RSV1_20" offset="340" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_21" acronym="RSV1_21" offset="344" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_22" acronym="RSV1_22" offset="348" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_23" acronym="RSV1_23" offset="352" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_24" acronym="RSV1_24" offset="356" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_25" acronym="RSV1_25" offset="360" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_26" acronym="RSV1_26" offset="364" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_27" acronym="RSV1_27" offset="368" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_28" acronym="RSV1_28" offset="372" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_29" acronym="RSV1_29" offset="376" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_30" acronym="RSV1_30" offset="380" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_31" acronym="RSV1_31" offset="384" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_32" acronym="RSV1_32" offset="388" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_33" acronym="RSV1_33" offset="392" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_34" acronym="RSV1_34" offset="396" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_35" acronym="RSV1_35" offset="400" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_36" acronym="RSV1_36" offset="404" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_37" acronym="RSV1_37" offset="408" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_38" acronym="RSV1_38" offset="412" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_39" acronym="RSV1_39" offset="416" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_40" acronym="RSV1_40" offset="420" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_41" acronym="RSV1_41" offset="424" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_42" acronym="RSV1_42" offset="428" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_43" acronym="RSV1_43" offset="432" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_44" acronym="RSV1_44" offset="436" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_45" acronym="RSV1_45" offset="440" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_46" acronym="RSV1_46" offset="444" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_47" acronym="RSV1_47" offset="448" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_48" acronym="RSV1_48" offset="452" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_49" acronym="RSV1_49" offset="456" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_50" acronym="RSV1_50" offset="460" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_51" acronym="RSV1_51" offset="464" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_52" acronym="RSV1_52" offset="468" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_53" acronym="RSV1_53" offset="472" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_54" acronym="RSV1_54" offset="476" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_55" acronym="RSV1_55" offset="480" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_56" acronym="RSV1_56" offset="484" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_57" acronym="RSV1_57" offset="488" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_58" acronym="RSV1_58" offset="492" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_59" acronym="RSV1_59" offset="496" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_60" acronym="RSV1_60" offset="500" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_61" acronym="RSV1_61" offset="504" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV1_62" acronym="RSV1_62" offset="508" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="INTC_GEN" acronym="INTC_GEN" offset="512" width="32" description="Interrupt generation">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SQR_ARM" width="1" begin="3" end="3" resetval="0" description="Writing 1 generates an interrupt pulse from sequencer to ARM" range="-" rwaccess="W">
         
      </bitfield>
		<bitfield id="SQR_DSP" width="1" begin="2" end="2" resetval="0" description="Writing 1 generates an interrupt pulse from sequencer to DSP" range="-" rwaccess="W">
         
      </bitfield>
		<bitfield id="ARM_SQR" width="1" begin="1" end="1" resetval="0" description="Writing 1 generates an interrupt pulse from ARM to sequencer" range="-" rwaccess="W">
         
      </bitfield>
		<bitfield id="DSP_SQR" width="1" begin="0" end="0" resetval="0" description="Writing 1 generates an interrupt pulse from DSP to sequencer" range="-" rwaccess="W">
         
      </bitfield>
	</register>
	<register id="INTC_CFG" acronym="INTC_CFG" offset="516" width="32" description="Sequencer interrupt controller configuration">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SYNC_INT" width="1" begin="1" end="1" resetval="0" description="Sequencer in sync or interrupt mode" range="-" rwaccess="RW">
			<bitenum id="SYNC" value="0" token="SYNC" description="sync"/>
			<bitenum id="INTERRUPT" value="1" token="INTERRUPT" description="interrupt"/>
		</bitfield>
		<bitfield id="SYNC_LGC" width="1" begin="0" end="0" resetval="0" description="\hSequencer sync logic mode \nThis applies only to sync mode, and has no effect on interrupt mode.  Interrupts are always logically ORed." range="-" rwaccess="RW">
			<bitenum id="LOGICALAND" value="0" token="LOGICALAND" description="logical AND"/>
			<bitenum id="LOGICALOR" value="1" token="LOGICALOR" description="logical OR"/>
		</bitfield>
	</register>
	<register id="INTC_STAT" acronym="INTC_STAT" offset="520" width="32" description="Sequencer interrupt or sync state">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ARM_STAT" width="1" begin="5" end="5" resetval="0" description="\hStatus of interrupt from ARM to sequencer \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DSP_STAT" width="1" begin="4" end="4" resetval="0" description="\hStatus of interrupt from DSP to sequencer \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SDMA_STAT" width="1" begin="3" end="3" resetval="0" description="\hStatus of interrupt from system DMA to sequencer \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="LDMA_STAT" width="1" begin="2" end="2" resetval="0" description="\hStatus of interrupt from local DMA to sequencer \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="IMX_STAT" width="1" begin="1" end="1" resetval="0" description="\hStatus of interrupt from iMX \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="VLCD_STAT" width="1" begin="0" end="0" resetval="0" description="\hStatus of interrupt from VLCD \nread 0 = hasn't occurred \nread 1 = has occurred \nwrite 0 = no effect \nwrite 1 = clear status" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_MSK" acronym="INTC_MSK" offset="524" width="32" description="Sequencer sync/interrupt mask">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="ARM_MSK" width="1" begin="5" end="5" resetval="0" description="Sync/interrupt mask of interrupt from ARM to sequencer" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="DSP_MSK" width="1" begin="4" end="4" resetval="0" description="Sync/interrupt mask of interrupt from DSP to sequencer" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SDMA_MSK" width="1" begin="3" end="3" resetval="0" description="Sync/interrupt mask of interrupt from system DMA to sequencer" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="LDMA_MSK" width="1" begin="2" end="2" resetval="0" description="Sync/interrupt mask of interrupt from local DMA to sequencer" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="IMX_MSK" width="1" begin="1" end="1" resetval="0" description="Sync/interrupt mask of interrupt from iMX" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="VLCD_MSK" width="1" begin="0" end="0" resetval="0" description="Sync/interrupt mask of interrupt from VLCD" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
	</register>
	<register id="INTC_ARMCFG" acronym="INTC_ARMCFG" offset="528" width="32" description="ARM-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_DSPCFG" acronym="INTC_DSPCFG" offset="532" width="32" description="DSP-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_SDMACFG" acronym="INTC_SDMACFG" offset="536" width="32" description="System DMA-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_LDMACFG" acronym="INTC_LDMACFG" offset="540" width="32" description="Local DMA-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_IMXCFG" acronym="INTC_IMXCFG" offset="544" width="32" description="iMX-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_VLCDCFG" acronym="INTC_VLCDCFG" offset="548" width="32" description="VLCD-to-sequencer interrupt configuration">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="PRI" width="2" begin="15" end="14" resetval="0" description="Interrupt priority, 0 = lowest, 3 = highest" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTVEC" width="14" begin="13" end="0" resetval="0" description="Interrupt vector sent to sequencer for this interrupt" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="RSV2" acronym="RSV2" offset="552" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV3" acronym="RSV3" offset="556" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="INTC_DBGC" acronym="INTC_DBGC" offset="560" width="32" description="Sequencer debug control">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RSM" width="1" begin="3" end="3" resetval="0" description="\hResume from pause \nWriting 1 resumes sequencer execution from hardware/software breakpoint pause" range="-" rwaccess="W">
         
      </bitfield>
		<bitfield id="TMREN" width="1" begin="2" end="2" resetval="0" description="Performance timer enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="HWEN" width="1" begin="1" end="1" resetval="0" description="Hardware breakpoint enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
		<bitfield id="SWEN" width="1" begin="0" end="0" resetval="0" description="Software breakpoint enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="disable"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="enable"/>
		</bitfield>
	</register>
	<register id="INTC_HWBPA" acronym="INTC_HWBPA" offset="564" width="32" description="Sequencer hardware breakpoint address">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="BPA" width="16" begin="15" end="0" resetval="0" description="\hHardware breakpoint relative to pmem \nWhen sequencer accesses this location for program fetch, a hardware breakpoint is triggered." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_BPST" acronym="INTC_BPST" offset="568" width="32" description="Sequencer breakpoint status">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="HWST" width="1" begin="1" end="1" resetval="0" description="Sequencer paused from hardware breakpoint" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="SWST" width="1" begin="0" end="0" resetval="0" description="Sequencer paused from software breakpoint" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="INTC_TMR" acronym="INTC_TMR" offset="572" width="32" description="Sequencer performance timer">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="\hTimer Count \nValue of free-running timer, running at sequencer clock to facilitate profiling and performance tuning.  \nWriting any value will restart counting from that value." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTC_AERR" acronym="INTC_AERR" offset="576" width="32" description="Memory access error status">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="IWMEM" width="4" begin="23" end="20" resetval="0" description="\hIwmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
		<bitfield id="CMDMEM" width="4" begin="19" end="16" resetval="0" description="\hCmdmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
		<bitfield id="PMEM" width="4" begin="15" end="12" resetval="0" description="\hPmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
		<bitfield id="VMEM" width="4" begin="11" end="8" resetval="0" description="\hVmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
		<bitfield id="HMEM" width="4" begin="7" end="4" resetval="0" description="\hHmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
		<bitfield id="QMEM" width="4" begin="3" end="0" resetval="0" description="\hQmem access error status\n0 = no error, nonzero \nhost_id  = illegal access originated from the host\n\nwrite any value to clear" range="-" rwaccess="RW">
			<bitenum id="NO_ERROR" value="0" token="NO_ERROR" description="No error"/>
			<bitenum id="GEM_UMAP" value="1" token="GEM_UMAP" description="GEM UMAP"/>
			<bitenum id="SYSTEM_CFG" value="2" token="SYSTEM_CFG" description="System CFG Bus"/>
			<bitenum id="SEQ_DAP" value="3" token="SEQ_DAP" description="Sequencer Data Access Port"/>
			<bitenum id="SEQ_PAP" value="4" token="SEQ_PAP" description="Sequencer Program Access Port"/>
			<bitenum id="IMX" value="5" token="IMX" description="iMX"/>
			<bitenum id="VLCD" value="6" token="VLCD" description="VLCD"/>
			<bitenum id="LDMA" value="7" token="LDMA" description="LDMA"/>
		</bitfield>
	</register>
	<register id="RSV4_0" acronym="RSV4_0" offset="580" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_1" acronym="RSV4_1" offset="584" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_2" acronym="RSV4_2" offset="588" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_3" acronym="RSV4_3" offset="592" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_4" acronym="RSV4_4" offset="596" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_5" acronym="RSV4_5" offset="600" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_6" acronym="RSV4_6" offset="604" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_7" acronym="RSV4_7" offset="608" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_8" acronym="RSV4_8" offset="612" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_9" acronym="RSV4_9" offset="616" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_10" acronym="RSV4_10" offset="620" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_11" acronym="RSV4_11" offset="624" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_12" acronym="RSV4_12" offset="628" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_13" acronym="RSV4_13" offset="632" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_14" acronym="RSV4_14" offset="636" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_15" acronym="RSV4_15" offset="640" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_16" acronym="RSV4_16" offset="644" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_17" acronym="RSV4_17" offset="648" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_18" acronym="RSV4_18" offset="652" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_19" acronym="RSV4_19" offset="656" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_20" acronym="RSV4_20" offset="660" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_21" acronym="RSV4_21" offset="664" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_22" acronym="RSV4_22" offset="668" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_23" acronym="RSV4_23" offset="672" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_24" acronym="RSV4_24" offset="676" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_25" acronym="RSV4_25" offset="680" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_26" acronym="RSV4_26" offset="684" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_27" acronym="RSV4_27" offset="688" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_28" acronym="RSV4_28" offset="692" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_29" acronym="RSV4_29" offset="696" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_30" acronym="RSV4_30" offset="700" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_31" acronym="RSV4_31" offset="704" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_32" acronym="RSV4_32" offset="708" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_33" acronym="RSV4_33" offset="712" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_34" acronym="RSV4_34" offset="716" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_35" acronym="RSV4_35" offset="720" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_36" acronym="RSV4_36" offset="724" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_37" acronym="RSV4_37" offset="728" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_38" acronym="RSV4_38" offset="732" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_39" acronym="RSV4_39" offset="736" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_40" acronym="RSV4_40" offset="740" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_41" acronym="RSV4_41" offset="744" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_42" acronym="RSV4_42" offset="748" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_43" acronym="RSV4_43" offset="752" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_44" acronym="RSV4_44" offset="756" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_45" acronym="RSV4_45" offset="760" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV4_46" acronym="RSV4_46" offset="764" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="LDMA_ADR" acronym="LDMA_ADR" offset="768" width="32" description="Local DMA address">
		<bitfield id="DSTA" width="16" begin="31" end="16" resetval="0" description="Destination address for local DMA, in sequencer memory map" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SRCA" width="16" begin="15" end="0" resetval="0" description="Source address for local DMA, in sequencer memory map" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="LDMA_CTRL" acronym="LDMA_CTRL" offset="772" width="32" description="Local DMA control">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="START" width="1" begin="16" end="16" resetval="0" description="\hLDMA DMA Start/Status \nWrite any value to start DMA\nRead back completion status\n0 = idle/complete\n1 = busy" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="WCNT" width="16" begin="15" end="0" resetval="0" description="\hWord count\n16-bit/word \nwriting nonzero value starts DMA" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="RSV5_0" acronym="RSV5_0" offset="776" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_1" acronym="RSV5_1" offset="780" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_2" acronym="RSV5_2" offset="784" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_3" acronym="RSV5_3" offset="788" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_4" acronym="RSV5_4" offset="792" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_5" acronym="RSV5_5" offset="796" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_6" acronym="RSV5_6" offset="800" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_7" acronym="RSV5_7" offset="804" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_8" acronym="RSV5_8" offset="808" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_9" acronym="RSV5_9" offset="812" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_10" acronym="RSV5_10" offset="816" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_11" acronym="RSV5_11" offset="820" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_12" acronym="RSV5_12" offset="824" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_13" acronym="RSV5_13" offset="828" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_14" acronym="RSV5_14" offset="832" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_15" acronym="RSV5_15" offset="836" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_16" acronym="RSV5_16" offset="840" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_17" acronym="RSV5_17" offset="844" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_18" acronym="RSV5_18" offset="848" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_19" acronym="RSV5_19" offset="852" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_20" acronym="RSV5_20" offset="856" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_21" acronym="RSV5_21" offset="860" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_22" acronym="RSV5_22" offset="864" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_23" acronym="RSV5_23" offset="868" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_24" acronym="RSV5_24" offset="872" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_25" acronym="RSV5_25" offset="876" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_26" acronym="RSV5_26" offset="880" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_27" acronym="RSV5_27" offset="884" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_28" acronym="RSV5_28" offset="888" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_29" acronym="RSV5_29" offset="892" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_30" acronym="RSV5_30" offset="896" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_31" acronym="RSV5_31" offset="900" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_32" acronym="RSV5_32" offset="904" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_33" acronym="RSV5_33" offset="908" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_34" acronym="RSV5_34" offset="912" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_35" acronym="RSV5_35" offset="916" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_36" acronym="RSV5_36" offset="920" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_37" acronym="RSV5_37" offset="924" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_38" acronym="RSV5_38" offset="928" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_39" acronym="RSV5_39" offset="932" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_40" acronym="RSV5_40" offset="936" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_41" acronym="RSV5_41" offset="940" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_42" acronym="RSV5_42" offset="944" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_43" acronym="RSV5_43" offset="948" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_44" acronym="RSV5_44" offset="952" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_45" acronym="RSV5_45" offset="956" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_46" acronym="RSV5_46" offset="960" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_47" acronym="RSV5_47" offset="964" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_48" acronym="RSV5_48" offset="968" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_49" acronym="RSV5_49" offset="972" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_50" acronym="RSV5_50" offset="976" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_51" acronym="RSV5_51" offset="980" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_52" acronym="RSV5_52" offset="984" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_53" acronym="RSV5_53" offset="988" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_54" acronym="RSV5_54" offset="992" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_55" acronym="RSV5_55" offset="996" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_56" acronym="RSV5_56" offset="1000" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_57" acronym="RSV5_57" offset="1004" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_58" acronym="RSV5_58" offset="1008" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_59" acronym="RSV5_59" offset="1012" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_60" acronym="RSV5_60" offset="1016" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="RSV5_61" acronym="RSV5_61" offset="1020" width="32" description="Reserved">
		<bitfield id="RSV" width="32" begin="31" end="0" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="CFG_DMA" acronym="CFG_DMA" offset="1024" width="32" description="System CFG bus DMA setup">
		<bitfield id="_RESV" width="22" begin="31" end="10" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RBUSY" width="1" begin="9" end="9" resetval="0" description="Read request status" range="-" rwaccess="R">
			<bitenum id="DONE_IDLE" value="0" token="DONE_IDLE" description="done/idle"/>
			<bitenum id="BUSY" value="1" token="BUSY" description="busy"/>
		</bitfield>
		<bitfield id="WBUSY" width="1" begin="8" end="8" resetval="0" description="Write request status" range="-" rwaccess="R">
			<bitenum id="DONE_IDLE" value="0" token="DONE_IDLE" description="done/idle"/>
			<bitenum id="BUSY" value="1" token="BUSY" description="busy"/>
		</bitfield>
		<bitfield id="RLEN" width="4" begin="7" end="4" resetval="0" description="\hRead request length \nWill read RLEN+1 16-bit words" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="WLEN" width="4" begin="3" end="0" resetval="0" description="\hWrite request length \nWill write WLEN+1 16-bit words" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CFG_RADDR" acronym="CFG_RADDR" offset="1028" width="32" description="System CFG bus read address">
		<bitfield id="CFG_RADDR" width="32" begin="31" end="0" resetval="0" description="\hAddress submitted to system CFG bus for read  \nThe address stored here is used as the address to request a read on the system CFG bus. This is for the Sequencer, with its 16-bit address space, to access system CFG bus, which has 32-bit address space.  " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CFG_WADDR" acronym="CFG_WADDR" offset="1032" width="32" description="Systen CFG bus write address">
		<bitfield id="CFG_WADDR" width="32" begin="31" end="0" resetval="0" description="\hAddress submitted to system CFG bus for read \nThe address stored here is used as the address to request a write on the system CFG bus. This is for the 16-bit address space sequencer to access system CFG bus which has 32-bit address space. Note that t" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CFG_RDATA" acronym="CFG_RDATA" offset="1036" width="32" description="CFG bus request read data">
		<bitfield id="RDATAH" width="16" begin="31" end="16" resetval="0" description="\hCFG bus request read data, upper 16-bit \nReading this word extracts data from the Read FIFO. When the Read FIFO is empty, reading this word will return undefined value. Data is extracted lowest-addressed-word first." range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDATAL" width="16" begin="15" end="0" resetval="0" description="\hCFG bus request read data, lower 16-bit \nReading this word extracts data from the Read FIFO. When the Read FIFO is empty, reading this word will return undefined value. Data is extracted lowest-addressed-word first." range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="CFG_WDATA" acronym="CFG_WDATA" offset="1040" width="32" description="CFG bus request write data">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="WDATA" width="16" begin="15" end="0" resetval="0" description="\hCFG bus request write data \nWriting to this register fills the Write FIFO. When the Write FIFO is full, subsequent writes will be ignored." range="-" rwaccess="R">
         
      </bitfield>
	</register>
</module>
