// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   TA@TA-PC
//  Generated date: Fri Mar 29 21:19:40 2024
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module matrix_mult_core_fsm (
  clk, rst, fsm_output, st_loop1_tr0
);
  input clk;
  input rst;
  output [1:0] fsm_output;
  reg [1:0] fsm_output;
  input st_loop1_tr0;


  // FSM State Type Declaration for matrix_mult_core_fsm_1
  parameter
    st_main = 1'd0,
    st_loop1 = 1'd1,
    state_x = 1'b0;

  reg [0:0] state_var;
  reg [0:0] state_var_NS;

  always @(st_loop1_tr0 or state_var)
  begin : matrix_mult_core_fsm_1
    case (state_var)
      st_main : begin
        fsm_output = 2'b1;
        state_var_NS = st_loop1;
      end
      st_loop1 : begin
        fsm_output = 2'b10;
        if ( st_loop1_tr0 ) begin
          state_var_NS = st_main;
        end
        else begin
          state_var_NS = st_loop1;
        end
      end
      default : begin
        fsm_output = 2'b00;
        state_var_NS = st_main;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= st_main;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult_core
// ------------------------------------------------------------------


module matrix_mult_core (
  clk, rst, input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_addr_rd, input_matrix2_rsc_REGISTER_FILE_data_out,
      output_rsc_mgc_out_stdreg_d, addr_rsc_mgc_out_stdreg_d, input_matrix1_rsc_REGISTER_FILE_re_pff
);
  input clk;
  input rst;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;
  output [35:0] output_rsc_mgc_out_stdreg_d;
  reg [35:0] output_rsc_mgc_out_stdreg_d;
  output [7:0] addr_rsc_mgc_out_stdreg_d;
  reg [7:0] addr_rsc_mgc_out_stdreg_d;
  output input_matrix1_rsc_REGISTER_FILE_re_pff;


  // Interconnect Declarations
  wire [1:0] fsm_output;
  wire or_dcpl_27;
  wire and_dcpl_16;
  wire and_dcpl_19;
  reg [3:0] loop1_i_1_sva;
  reg [3:0] loop2_j_1_sva;
  reg exit_loop2_sva;
  reg [31:0] loop2_partial_out_sva;
  reg [3:0] loop3_k_1_sva;
  reg loop1_stage_0;
  reg exit_loop2_sva_4;
  reg exit_loop2_1_sva_1;
  reg [2:0] loop1_i_slc_loop1_i_1_itm;
  reg loop1_asn_1_itm_1;
  reg loop1_stage_0_2;
  reg [5:0] loop2_acc_3_itm_1_sg1;
  reg [1:0] loop2_acc_3_itm_3;
  wire or_23_cse;
  reg reg_exit_loop3_sva_st_1_cse;
  wire [4:0] loop3_acc_11_sdt;
  wire [5:0] xloop3_acc_11_sdt;
  wire and_dcpl;
  wire and_dcpl_24;
  wire exit_loop2_1_sva;
  wire [31:0] loop2_partial_out_sva_1;
  wire [32:0] xloop2_partial_out_sva_1;
  wire [2:0] loop3_acc_itm;
  wire [3:0] xloop3_acc_itm;
  wire [4:0] loop2_acc_itm;
  wire [5:0] xloop2_acc_itm;
  wire [3:0] loop1_acc_itm;
  wire [4:0] xloop1_acc_itm;
  wire [3:0] loop1_i_1_sva_1;
  wire [4:0] xloop1_i_1_sva_1;
  wire exit_loop2_sva_dfm_1_mx0;
  wire [3:0] loop2_j_1_sva_1;
  wire [4:0] xloop2_j_1_sva_1;
  wire [3:0] loop3_k_1_sva_1;
  wire [4:0] xloop3_k_1_sva_1;
  wire [4:0] loop2_acc_4_sdt;
  wire [5:0] xloop2_acc_4_sdt;

  matrix_mult_core_fsm matrix_mult_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .st_loop1_tr0((~(loop1_stage_0_2 | loop1_stage_0)))
    );
  assign xloop3_acc_itm = ({1'b1 , (loop3_k_1_sva_1[3:2])}) + 3'b1;
  assign loop3_acc_itm = xloop3_acc_itm[2:0];
  assign xloop2_acc_itm = conv_u2s_4_5(loop2_j_1_sva_1) + 5'b10011;
  assign loop2_acc_itm = xloop2_acc_itm[4:0];
  assign exit_loop2_1_sva = (~ (loop3_acc_itm[2])) & exit_loop2_sva_dfm_1_mx0;
  assign xloop2_partial_out_sva_1 = loop2_partial_out_sva + conv_s2s_64_32(conv_u2u_16_32(input_matrix1_rsc_REGISTER_FILE_data_out)
      * conv_u2u_16_32(input_matrix2_rsc_REGISTER_FILE_data_out));
  assign loop2_partial_out_sva_1 = xloop2_partial_out_sva_1[31:0];
  assign xloop1_acc_itm = conv_u2s_3_4(loop1_i_1_sva_1[3:1]) + 4'b1011;
  assign loop1_acc_itm = xloop1_acc_itm[3:0];
  assign xloop1_i_1_sva_1 = loop1_i_1_sva + 4'b1;
  assign loop1_i_1_sva_1 = xloop1_i_1_sva_1[3:0];
  assign exit_loop2_sva_dfm_1_mx0 = MUX_s_1_2_2({(~ (loop2_acc_itm[4])) , exit_loop2_sva},
      loop3_acc_itm[2]);
  assign xloop2_j_1_sva_1 = loop2_j_1_sva + 4'b1;
  assign loop2_j_1_sva_1 = xloop2_j_1_sva_1[3:0];
  assign xloop3_k_1_sva_1 = loop3_k_1_sva + 4'b1;
  assign loop3_k_1_sva_1 = xloop3_k_1_sva_1[3:0];
  assign xloop3_acc_11_sdt = conv_u2u_4_5(loop3_k_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
  assign loop3_acc_11_sdt = xloop3_acc_11_sdt[4:0];
  assign xloop2_acc_4_sdt = conv_u2u_4_5(loop1_i_1_sva) + conv_u2u_4_5(loop2_j_1_sva);
  assign loop2_acc_4_sdt = xloop2_acc_4_sdt[4:0];
  assign or_23_cse = ~(loop1_stage_0_2 & (fsm_output[1]) & reg_exit_loop3_sva_st_1_cse);
  assign or_dcpl_27 = (loop2_acc_itm[4]) | (loop3_acc_itm[2]);
  assign and_dcpl_16 = (fsm_output[1]) & loop1_stage_0;
  assign and_dcpl_19 = loop1_stage_0_2 & (~ loop1_asn_1_itm_1);
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = {(((({loop1_i_slc_loop1_i_1_itm
      , 2'b1}) + conv_u2u_2_5(loop3_k_1_sva[3:2])) + ({1'b1 , (~ loop1_i_1_sva)}))
      & ({{4{and_dcpl_16}}, and_dcpl_16})) , ((loop3_k_1_sva[1:0]) & ({{1{and_dcpl_16}},
      and_dcpl_16}))};
  assign input_matrix1_rsc_REGISTER_FILE_re_pff = ~ and_dcpl_16;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = {((conv_s2u_5_6(({2'b10 , (loop3_acc_11_sdt[4:2])})
      + conv_u2s_4_5(~ loop3_k_1_sva)) + ({loop3_k_1_sva , 2'b1})) & ({{5{and_dcpl_16}},
      and_dcpl_16})) , ((loop3_acc_11_sdt[1:0]) & ({{1{and_dcpl_16}}, and_dcpl_16}))};
  assign and_dcpl = ((~ exit_loop2_1_sva_1) | loop1_asn_1_itm_1) & and_dcpl_19;
  assign and_dcpl_24 = exit_loop2_1_sva_1 & (~ loop1_asn_1_itm_1) & and_dcpl_19;
  always @(posedge clk) begin
    if ( rst ) begin
      addr_rsc_mgc_out_stdreg_d <= 8'b0;
      output_rsc_mgc_out_stdreg_d <= 36'b0;
      loop1_asn_1_itm_1 <= 1'b0;
      reg_exit_loop3_sva_st_1_cse <= 1'b0;
      loop1_stage_0 <= 1'b0;
      loop1_i_1_sva <= 4'b0;
      loop2_j_1_sva <= 4'b0;
      exit_loop2_sva <= 1'b0;
      loop3_k_1_sva <= 4'b0;
      loop1_stage_0_2 <= 1'b0;
      loop1_i_slc_loop1_i_1_itm <= 3'b0;
      loop2_acc_3_itm_1_sg1 <= 6'b0;
      loop2_acc_3_itm_3 <= 2'b0;
      loop2_partial_out_sva <= 32'b0;
      exit_loop2_sva_4 <= 1'b0;
      exit_loop2_1_sva_1 <= 1'b0;
    end
    else begin
      addr_rsc_mgc_out_stdreg_d <= MUX_v_8_2_2({({loop2_acc_3_itm_1_sg1 , loop2_acc_3_itm_3})
          , addr_rsc_mgc_out_stdreg_d}, or_23_cse);
      output_rsc_mgc_out_stdreg_d <= MUX_v_36_2_2({({{4{loop2_partial_out_sva_1[31]}},
          loop2_partial_out_sva_1}) , output_rsc_mgc_out_stdreg_d}, or_23_cse);
      loop1_asn_1_itm_1 <= (~ (loop1_acc_itm[3])) & exit_loop2_1_sva;
      reg_exit_loop3_sva_st_1_cse <= ~ (loop3_acc_itm[2]);
      loop1_stage_0 <= ~((~(loop1_stage_0 & (or_dcpl_27 | (loop1_acc_itm[3])))) &
          (fsm_output[1]));
      loop1_i_1_sva <= (MUX_v_4_2_2({loop1_i_1_sva_1 , loop1_i_1_sva}, or_dcpl_27))
          & (signext_4_1(fsm_output[1]));
      loop2_j_1_sva <= (MUX_v_4_2_2({loop2_j_1_sva_1 , loop2_j_1_sva}, loop3_acc_itm[2]))
          & (signext_4_1(~ exit_loop2_1_sva)) & (signext_4_1(fsm_output[1]));
      exit_loop2_sva <= exit_loop2_sva_dfm_1_mx0 & (~ exit_loop2_1_sva) & (fsm_output[1]);
      loop3_k_1_sva <= (MUX_v_4_2_2({(signext_4_1(~ (loop3_acc_itm[2]))) , loop3_k_1_sva_1},
          ~((~((~ (loop2_acc_itm[4])) | (loop3_acc_itm[2]))) | exit_loop2_1_sva)))
          & (signext_4_1(~(((loop2_acc_itm[4]) & (~ (loop3_acc_itm[2]))) | exit_loop2_1_sva)))
          & (signext_4_1(fsm_output[1]));
      loop1_stage_0_2 <= loop1_stage_0 & (fsm_output[1]);
      loop1_i_slc_loop1_i_1_itm <= (MUX_v_3_2_2({(loop1_i_1_sva_1[2:0]) , (loop1_i_1_sva[2:0])},
          ~((~(or_dcpl_27 | (~ (fsm_output[1])))) | (fsm_output[0])))) & (signext_3_1(~
          (fsm_output[0])));
      loop2_acc_3_itm_1_sg1 <= conv_s2u_5_6(({2'b10 , (loop2_acc_4_sdt[4:2])}) +
          conv_u2s_4_5(~ loop1_i_1_sva)) + ({loop1_i_1_sva , 2'b1});
      loop2_acc_3_itm_3 <= loop2_acc_4_sdt[1:0];
      loop2_partial_out_sva <= (~((~((MUX_v_32_2_2({loop2_partial_out_sva , ((loop2_partial_out_sva_1
          | (signext_32_1(~(exit_loop2_sva_4 | (~ reg_exit_loop3_sva_st_1_cse)))))
          & (signext_32_1(~((~ exit_loop2_sva_4) & reg_exit_loop3_sva_st_1_cse))))},
          and_dcpl)) | (signext_32_1((~((~ loop1_stage_0_2) | loop1_asn_1_itm_1))
          & (~(and_dcpl | and_dcpl_24)))))) | ({{31{and_dcpl_24}}, and_dcpl_24})))
          & (signext_32_1(fsm_output[1]));
      exit_loop2_sva_4 <= ~ (loop2_acc_itm[4]);
      exit_loop2_1_sva_1 <= exit_loop2_1_sva;
    end
  end

  function [0:0] MUX_s_1_2_2;
    input [1:0] inputs;
    input [0:0] sel;
    reg [0:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[1:1];
      end
      1'b1 : begin
        result = inputs[0:0];
      end
      default : begin
        result = inputs[1:1];
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function [7:0] MUX_v_8_2_2;
    input [15:0] inputs;
    input [0:0] sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[15:8];
      end
      1'b1 : begin
        result = inputs[7:0];
      end
      default : begin
        result = inputs[15:8];
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function [35:0] MUX_v_36_2_2;
    input [71:0] inputs;
    input [0:0] sel;
    reg [35:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[71:36];
      end
      1'b1 : begin
        result = inputs[35:0];
      end
      default : begin
        result = inputs[71:36];
      end
    endcase
    MUX_v_36_2_2 = result;
  end
  endfunction


  function [3:0] MUX_v_4_2_2;
    input [7:0] inputs;
    input [0:0] sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[7:4];
      end
      1'b1 : begin
        result = inputs[3:0];
      end
      default : begin
        result = inputs[7:4];
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function [3:0] signext_4_1;
    input [0:0] vector;
  begin
    signext_4_1= {{3{vector[0]}}, vector};
  end
  endfunction


  function [2:0] MUX_v_3_2_2;
    input [5:0] inputs;
    input [0:0] sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[5:3];
      end
      1'b1 : begin
        result = inputs[2:0];
      end
      default : begin
        result = inputs[5:3];
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function [2:0] signext_3_1;
    input [0:0] vector;
  begin
    signext_3_1= {{2{vector[0]}}, vector};
  end
  endfunction


  function [31:0] MUX_v_32_2_2;
    input [63:0] inputs;
    input [0:0] sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[63:32];
      end
      1'b1 : begin
        result = inputs[31:0];
      end
      default : begin
        result = inputs[63:32];
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function [31:0] signext_32_1;
    input [0:0] vector;
  begin
    signext_32_1= {{31{vector[0]}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function signed [31:0] conv_s2s_64_32 ;
    input signed [63:0]  vector ;
  begin
    conv_s2s_64_32 = vector[31:0];
  end
  endfunction


  function  [31:0] conv_u2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_32 = {{16{1'b0}}, vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_u2u_2_5 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_5 = {{3{1'b0}}, vector};
  end
  endfunction


  function  [5:0] conv_s2u_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2u_5_6 = {vector[4], vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    matrix_mult
//  Generated from file(s):
//    2) $PROJECT_HOME/MATRIX_MULT.cpp
// ------------------------------------------------------------------


module matrix_mult (
  output_rsc_z, output_valid_rsc_z, addr_rsc_z, clk, rst, input_matrix1_rsc_REGISTER_FILE_data_in,
      input_matrix1_rsc_REGISTER_FILE_addr_rd, input_matrix1_rsc_REGISTER_FILE_addr_wr,
      input_matrix1_rsc_REGISTER_FILE_re, input_matrix1_rsc_REGISTER_FILE_we, input_matrix1_rsc_REGISTER_FILE_data_out,
      input_matrix2_rsc_REGISTER_FILE_data_in, input_matrix2_rsc_REGISTER_FILE_addr_rd,
      input_matrix2_rsc_REGISTER_FILE_addr_wr, input_matrix2_rsc_REGISTER_FILE_re,
      input_matrix2_rsc_REGISTER_FILE_we, input_matrix2_rsc_REGISTER_FILE_data_out
);
  output [35:0] output_rsc_z;
  output output_valid_rsc_z;
  output [7:0] addr_rsc_z;
  input clk;
  input rst;
  output [15:0] input_matrix1_rsc_REGISTER_FILE_data_in;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd;
  output [6:0] input_matrix1_rsc_REGISTER_FILE_addr_wr;
  output input_matrix1_rsc_REGISTER_FILE_re;
  output input_matrix1_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix1_rsc_REGISTER_FILE_data_out;
  output [15:0] input_matrix2_rsc_REGISTER_FILE_data_in;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd;
  output [7:0] input_matrix2_rsc_REGISTER_FILE_addr_wr;
  output input_matrix2_rsc_REGISTER_FILE_re;
  output input_matrix2_rsc_REGISTER_FILE_we;
  input [15:0] input_matrix2_rsc_REGISTER_FILE_data_out;


  // Interconnect Declarations
  wire [35:0] output_rsc_mgc_out_stdreg_d;
  wire [7:0] addr_rsc_mgc_out_stdreg_d;
  wire [6:0] input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  wire input_matrix1_rsc_REGISTER_FILE_re_iff;
  wire [7:0] input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;

  mgc_out_stdreg #(.rscid(3),
  .width(36)) output_rsc_mgc_out_stdreg (
      .d(output_rsc_mgc_out_stdreg_d),
      .z(output_rsc_z)
    );
  mgc_out_stdreg #(.rscid(4),
  .width(1)) output_valid_rsc_mgc_out_stdreg (
      .d(1'b1),
      .z(output_valid_rsc_z)
    );
  mgc_out_stdreg #(.rscid(5),
  .width(8)) addr_rsc_mgc_out_stdreg (
      .d(addr_rsc_mgc_out_stdreg_d),
      .z(addr_rsc_z)
    );
  matrix_mult_core matrix_mult_core_inst (
      .clk(clk),
      .rst(rst),
      .input_matrix1_rsc_REGISTER_FILE_addr_rd(input_matrix1_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix1_rsc_REGISTER_FILE_data_out(input_matrix1_rsc_REGISTER_FILE_data_out),
      .input_matrix2_rsc_REGISTER_FILE_addr_rd(input_matrix2_rsc_REGISTER_FILE_addr_rd_reg),
      .input_matrix2_rsc_REGISTER_FILE_data_out(input_matrix2_rsc_REGISTER_FILE_data_out),
      .output_rsc_mgc_out_stdreg_d(output_rsc_mgc_out_stdreg_d),
      .addr_rsc_mgc_out_stdreg_d(addr_rsc_mgc_out_stdreg_d),
      .input_matrix1_rsc_REGISTER_FILE_re_pff(input_matrix1_rsc_REGISTER_FILE_re_iff)
    );
  assign input_matrix1_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix1_rsc_REGISTER_FILE_addr_rd = input_matrix1_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix1_rsc_REGISTER_FILE_addr_wr = 7'b0;
  assign input_matrix1_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_iff;
  assign input_matrix1_rsc_REGISTER_FILE_we = 1'b1;
  assign input_matrix2_rsc_REGISTER_FILE_data_in = 16'b0;
  assign input_matrix2_rsc_REGISTER_FILE_addr_rd = input_matrix2_rsc_REGISTER_FILE_addr_rd_reg;
  assign input_matrix2_rsc_REGISTER_FILE_addr_wr = 8'b0;
  assign input_matrix2_rsc_REGISTER_FILE_re = input_matrix1_rsc_REGISTER_FILE_re_iff;
  assign input_matrix2_rsc_REGISTER_FILE_we = 1'b1;
endmodule



