{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652439127501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652439127501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 11:52:07 2022 " "Processing started: Fri May 13 11:52:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652439127501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439127501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt100 -c cnt100 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnt100 -c cnt100" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439127501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652439127930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652439127930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntup100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntup100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntUp100-Behavioral " "Found design unit 1: CntUp100-Behavioral" {  } { { "CntUp100.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136633 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntUp100 " "Found entity 1: CntUp100" {  } { { "CntUp100.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntuptest100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntuptest100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntUpTest100-Stimulus " "Found design unit 1: CntUpTest100-Stimulus" {  } { { "CntUpTest100.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUpTest100.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136634 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntUpTest100 " "Found entity 1: CntUpTest100" {  } { { "CntUpTest100.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUpTest100.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulser-Behavioral " "Found design unit 1: pulser-Behavioral" {  } { { "pulser.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/pulser.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136636 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/pulser.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Behav " "Found design unit 1: Divider-Behav" {  } { { "Divider.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/Divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652439136641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136641 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "s_msb4 std_logic_vector Divider.vhd(26) " "VHDL error at Divider.vhd(26): type of identifier \"s_msb4\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "Divider.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/Divider.vhd" 26 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1652439136642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652439136730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 13 11:52:16 2022 " "Processing ended: Fri May 13 11:52:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652439136730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652439136730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652439136730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652439136730 ""}
