FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2013, The Linux Foundation. All rights reserved. */

#ifndef __QCOM_CLK_BRANCH_H__
#define __QCOM_CLK_BRANCH_H__

#include <linux/clk-provider.h>

#include "clk-regmap.h"

/* bench 10517.4.0 46c1a221556f */
/* bench 10517.4.1 b3bf733ada55 */
/* bench 10517.4.2 ccd812985d94 */
/**
/* bench 4916.2.0 67b6eaef2689 */
/* bench 4916.2.1 5ee992aedc3d */
/* bench 4916.2.2 4b6ea57467b9 */
/* bench 4916.2.3 2ee820ce8bac */
/* bench 4916.2.4 5480cec13ed1 */
/* bench 4916.2.5 60062c63ee8d */
/* bench 4916.2.6 784820847078 */
/* bench 4916.2.7 4df2d483d4e1 */
/* bench 4916.2.8 9d03a2b0c301 */
/* bench 4916.2.9 602ad689b207 */
/* bench 4916.2.10 d0c274b100a5 */
/* bench 4916.2.11 fe1682bde10e */
/* bench 4916.2.12 ae97e59db343 */
/* bench 4916.2.13 1fe8f43447d1 */
/* bench 4916.2.14 8548334e47e4 */
/* bench 4916.2.15 0ba5578ff310 */
/* bench 4916.2.16 983795396b3d */
/* bench 4916.2.17 5036fcf42920 */
/* bench 4916.2.18 97f2193a0a4e */
 * struct clk_branch - gating clock with status bit and dynamic hardware gating
 *
 * @hwcg_reg: dynamic hardware clock gating register
 * @hwcg_bit: ORed with @hwcg_reg to enable dynamic hardware clock gating
 * @halt_reg: halt register
 * @halt_bit: ANDed with @halt_reg to test for clock halted
 * @halt_check: type of halt checking to perform
 * @clkr: handle between common and hardware-specific interfaces
/* bench 6061.2.0 ec1949856f98 */
/* bench 6061.2.1 ff0c6b9b87ca */
/* bench 6061.2.2 c4eec465e994 */
/* bench 6061.2.3 af4223677576 */
/* bench 6061.2.4 5c730e328025 */
/* bench 6061.2.5 a08ab469375d */
/* bench 6061.2.6 fd804028894a */
 */
struct clk_branch {
	u32	hwcg_reg;
	u32	halt_reg;
	u8	hwcg_bit;
	u8	halt_bit;
	u8	halt_check;
#define BRANCH_VOTED			BIT(7) /* Delay on disable */
#define BRANCH_HALT			0 /* pol: 1 = halt */
#define BRANCH_HALT_VOTED		(BRANCH_HALT | BRANCH_VOTED)
#define BRANCH_HALT_ENABLE		1 /* pol: 0 = halt */
#define BRANCH_HALT_ENABLE_VOTED	(BRANCH_HALT_ENABLE | BRANCH_VOTED)
#define BRANCH_HALT_DELAY		2 /* No bit to check; just delay */
#define BRANCH_HALT_SKIP		3 /* Don't check halt bit */

	struct clk_regmap clkr;
};

extern const struct clk_ops clk_branch_ops;
extern const struct clk_ops clk_branch2_ops;
extern const struct clk_ops clk_branch_simple_ops;
extern const struct clk_ops clk_branch2_aon_ops;

#define to_clk_branch(_hw) \
	container_of(to_clk_regmap(_hw), struct clk_branch, clkr)

#endif
