============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 14:31:31 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 109 trigger nets, 109 data nets.
KIT-1004 : Chipwatcher code = 0100011111111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=292) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=292) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=292)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=292)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=109,BUS_CTRL_NUM=270,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb011111,32'sb0100111,32'sb0101111,32'sb0110111,32'sb0111111,32'sb01000111,32'sb01001111,32'sb01010111,32'sb01011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01001110,32'sb01100010,32'sb01110110,32'sb010001010,32'sb010011110,32'sb010110010,32'sb011000110,32'sb011011010,32'sb011101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3735/61 useful/useless nets, 2090/29 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 3056/6 useful/useless nets, 2896/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3040/16 useful/useless nets, 2884/12 useful/useless insts
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 10 mux instances.
SYN-1015 : Optimize round 1, 847 better
SYN-1014 : Optimize round 2
SYN-1032 : 2270/150 useful/useless nets, 2114/160 useful/useless insts
SYN-1015 : Optimize round 2, 320 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.519100s wall, 1.203125s user + 1.312500s system = 2.515625s CPU (99.9%)

RUN-1004 : used memory is 121 MB, reserved memory is 92 MB, peak memory is 123 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2318/437 useful/useless nets, 2210/113 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-2571 : Optimize after map_dsp, round 1, 596 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 106 instances.
SYN-2501 : Optimize round 1, 214 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 30 macro adder
SYN-1019 : Optimized 41 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 3165/4 useful/useless nets, 3057/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 12627, tnet num: 3165, tinst num: 3056, tnode num: 16255, tedge num: 18894.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 517 (3.29), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 515 (3.28), #lev = 6 (1.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1008 instances into 515 LUTs, name keeping = 67%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 799 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 288 adder to BLE ...
SYN-4008 : Packed 288 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.537747s wall, 1.359375s user + 0.187500s system = 1.546875s CPU (100.6%)

RUN-1004 : used memory is 130 MB, reserved memory is 101 MB, peak memory is 157 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.180030s wall, 2.687500s user + 1.500000s system = 4.187500s CPU (100.2%)

RUN-1004 : used memory is 130 MB, reserved memory is 101 MB, peak memory is 157 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2168/2 useful/useless nets, 2020/0 useful/useless insts
SYN-4016 : Net U3_CRC/clk driven by BUFG (332 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (602 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 2021 instances
RUN-0007 : 755 luts, 974 seqs, 167 mslices, 58 lslices, 11 pads, 49 brams, 0 dsps
RUN-1001 : There are total 2169 nets
RUN-1001 : 987 nets have 2 pins
RUN-1001 : 997 nets have [3 - 5] pins
RUN-1001 : 126 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     367     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     598     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2019 instances, 755 luts, 974 seqs, 225 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10468, tnet num: 2167, tinst num: 2019, tnode num: 14285, tedge num: 17184.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.210371s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 594429
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2019.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 473661, overlap = 110.25
PHY-3002 : Step(2): len = 397492, overlap = 112
PHY-3002 : Step(3): len = 354336, overlap = 110.25
PHY-3002 : Step(4): len = 324738, overlap = 110.25
PHY-3002 : Step(5): len = 294122, overlap = 111.312
PHY-3002 : Step(6): len = 259375, overlap = 112.812
PHY-3002 : Step(7): len = 236886, overlap = 111.875
PHY-3002 : Step(8): len = 217716, overlap = 113.438
PHY-3002 : Step(9): len = 194430, overlap = 113.562
PHY-3002 : Step(10): len = 173252, overlap = 112.312
PHY-3002 : Step(11): len = 161614, overlap = 113.5
PHY-3002 : Step(12): len = 149745, overlap = 113.062
PHY-3002 : Step(13): len = 141959, overlap = 113.75
PHY-3002 : Step(14): len = 130066, overlap = 115.5
PHY-3002 : Step(15): len = 122741, overlap = 117.406
PHY-3002 : Step(16): len = 115130, overlap = 117.844
PHY-3002 : Step(17): len = 107551, overlap = 119.062
PHY-3002 : Step(18): len = 101628, overlap = 119.719
PHY-3002 : Step(19): len = 95408.9, overlap = 119.688
PHY-3002 : Step(20): len = 88847.9, overlap = 120.656
PHY-3002 : Step(21): len = 84790.2, overlap = 122.125
PHY-3002 : Step(22): len = 80149.2, overlap = 121.219
PHY-3002 : Step(23): len = 74034.5, overlap = 125.094
PHY-3002 : Step(24): len = 67567, overlap = 133.5
PHY-3002 : Step(25): len = 62146.2, overlap = 136.625
PHY-3002 : Step(26): len = 58832.8, overlap = 139.25
PHY-3002 : Step(27): len = 54682.1, overlap = 140.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.85997e-06
PHY-3002 : Step(28): len = 56586.6, overlap = 137.875
PHY-3002 : Step(29): len = 58423.1, overlap = 137.781
PHY-3002 : Step(30): len = 57175.1, overlap = 130.25
PHY-3002 : Step(31): len = 55683.6, overlap = 128.594
PHY-3002 : Step(32): len = 54898.9, overlap = 131.094
PHY-3002 : Step(33): len = 52715, overlap = 128.875
PHY-3002 : Step(34): len = 51416.3, overlap = 134.688
PHY-3002 : Step(35): len = 50416.4, overlap = 134.812
PHY-3002 : Step(36): len = 50265.6, overlap = 139.375
PHY-3002 : Step(37): len = 49578.5, overlap = 141.844
PHY-3002 : Step(38): len = 49316.6, overlap = 142.031
PHY-3002 : Step(39): len = 48666.4, overlap = 135.438
PHY-3002 : Step(40): len = 47915.5, overlap = 131.156
PHY-3002 : Step(41): len = 47258.6, overlap = 130.594
PHY-3002 : Step(42): len = 46046.7, overlap = 134.219
PHY-3002 : Step(43): len = 45123, overlap = 131.312
PHY-3002 : Step(44): len = 44028.3, overlap = 131.906
PHY-3002 : Step(45): len = 43267.4, overlap = 133.125
PHY-3002 : Step(46): len = 42136.7, overlap = 134.094
PHY-3002 : Step(47): len = 41411, overlap = 139.094
PHY-3002 : Step(48): len = 41052.4, overlap = 142.781
PHY-3002 : Step(49): len = 40337.3, overlap = 142.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.71994e-06
PHY-3002 : Step(50): len = 40933.4, overlap = 133.219
PHY-3002 : Step(51): len = 41297.7, overlap = 126
PHY-3002 : Step(52): len = 41327.2, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54399e-05
PHY-3002 : Step(53): len = 41956.8, overlap = 121.125
PHY-3002 : Step(54): len = 42053.8, overlap = 120.75
PHY-3002 : Step(55): len = 42430.8, overlap = 122.812
PHY-3002 : Step(56): len = 42545.9, overlap = 122.75
PHY-3002 : Step(57): len = 43059.8, overlap = 122.344
PHY-3002 : Step(58): len = 43068.3, overlap = 115.531
PHY-3002 : Step(59): len = 42742.4, overlap = 119.969
PHY-3002 : Step(60): len = 42245.3, overlap = 121.312
PHY-3002 : Step(61): len = 41863.1, overlap = 123.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.08798e-05
PHY-3002 : Step(62): len = 42497.9, overlap = 123.156
PHY-3002 : Step(63): len = 42813.3, overlap = 123.156
PHY-3002 : Step(64): len = 43294.4, overlap = 122.781
PHY-3002 : Step(65): len = 43464.8, overlap = 118.188
PHY-3002 : Step(66): len = 43562.3, overlap = 117.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.17595e-05
PHY-3002 : Step(67): len = 43747.4, overlap = 126.719
PHY-3002 : Step(68): len = 43978.6, overlap = 126.156
PHY-3002 : Step(69): len = 44563.2, overlap = 125.969
PHY-3002 : Step(70): len = 44794.6, overlap = 123.344
PHY-3002 : Step(71): len = 44806.2, overlap = 120.875
PHY-3002 : Step(72): len = 44819.5, overlap = 116.156
PHY-3002 : Step(73): len = 44820.9, overlap = 116.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000106866
PHY-3002 : Step(74): len = 45101.9, overlap = 115.875
PHY-3002 : Step(75): len = 45269.6, overlap = 122.562
PHY-3002 : Step(76): len = 45406.4, overlap = 117.812
PHY-3002 : Step(77): len = 45490.1, overlap = 117.812
PHY-3002 : Step(78): len = 45539.2, overlap = 117.562
PHY-3002 : Step(79): len = 45570.5, overlap = 121.938
PHY-3002 : Step(80): len = 45607.9, overlap = 122.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000172909
PHY-3002 : Step(81): len = 45711.7, overlap = 122.875
PHY-3002 : Step(82): len = 45834.4, overlap = 122.781
PHY-3002 : Step(83): len = 45914.6, overlap = 122.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000279766
PHY-3002 : Step(84): len = 45969.9, overlap = 122.562
PHY-3002 : Step(85): len = 46026.4, overlap = 122.438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020203s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057317s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3523e-06
PHY-3002 : Step(86): len = 51054.7, overlap = 67.75
PHY-3002 : Step(87): len = 51173.3, overlap = 67.5
PHY-3002 : Step(88): len = 50981.8, overlap = 66.2188
PHY-3002 : Step(89): len = 51128.8, overlap = 64.7188
PHY-3002 : Step(90): len = 50994.7, overlap = 63.25
PHY-3002 : Step(91): len = 51181.7, overlap = 65.1562
PHY-3002 : Step(92): len = 51574.1, overlap = 67.9688
PHY-3002 : Step(93): len = 51243.3, overlap = 69.3438
PHY-3002 : Step(94): len = 51282, overlap = 69.6562
PHY-3002 : Step(95): len = 51094.8, overlap = 69.75
PHY-3002 : Step(96): len = 51078.1, overlap = 69.8125
PHY-3002 : Step(97): len = 50894, overlap = 68.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.7046e-06
PHY-3002 : Step(98): len = 50551, overlap = 68.9062
PHY-3002 : Step(99): len = 50543.9, overlap = 68.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.40921e-06
PHY-3002 : Step(100): len = 50483.7, overlap = 64.2812
PHY-3002 : Step(101): len = 50483.7, overlap = 64.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.88184e-05
PHY-3002 : Step(102): len = 50761.3, overlap = 60.2812
PHY-3002 : Step(103): len = 50912, overlap = 60.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.76368e-05
PHY-3002 : Step(104): len = 51038.1, overlap = 55.9062
PHY-3002 : Step(105): len = 51426.8, overlap = 55.5938
PHY-3002 : Step(106): len = 55059.9, overlap = 25.0312
PHY-3002 : Step(107): len = 54966.7, overlap = 22.9688
PHY-3002 : Step(108): len = 53925.2, overlap = 21.4375
PHY-3002 : Step(109): len = 53797.5, overlap = 20.2188
PHY-3002 : Step(110): len = 53194, overlap = 20.4062
PHY-3002 : Step(111): len = 53056.7, overlap = 19.9688
PHY-3002 : Step(112): len = 52950.8, overlap = 19.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.52737e-05
PHY-3002 : Step(113): len = 52636, overlap = 19.3125
PHY-3002 : Step(114): len = 52614.9, overlap = 20.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000150547
PHY-3002 : Step(115): len = 52459.4, overlap = 19.875
PHY-3002 : Step(116): len = 52459.4, overlap = 19.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056783s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13684e-05
PHY-3002 : Step(117): len = 52538.2, overlap = 101.594
PHY-3002 : Step(118): len = 52697.6, overlap = 98.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.27368e-05
PHY-3002 : Step(119): len = 52938.2, overlap = 93.0938
PHY-3002 : Step(120): len = 53347.5, overlap = 91.625
PHY-3002 : Step(121): len = 56003.1, overlap = 80.0625
PHY-3002 : Step(122): len = 55533, overlap = 82.6875
PHY-3002 : Step(123): len = 55353, overlap = 81.3125
PHY-3002 : Step(124): len = 55282.3, overlap = 81.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000125474
PHY-3002 : Step(125): len = 55111.4, overlap = 82.125
PHY-3002 : Step(126): len = 55291, overlap = 81.8125
PHY-3002 : Step(127): len = 55713.8, overlap = 79.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000250947
PHY-3002 : Step(128): len = 55705.7, overlap = 78.1875
PHY-3002 : Step(129): len = 56491.6, overlap = 77.4062
PHY-3002 : Step(130): len = 57481.3, overlap = 70.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10468, tnet num: 2167, tinst num: 2019, tnode num: 14285, tedge num: 17184.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 131.22 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2169.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79064, over cnt = 327(0%), over = 1250, worst = 31
PHY-1001 : End global iterations;  0.230342s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 49.16, top5 = 28.61, top10 = 20.81, top15 = 15.81.
PHY-1001 : End incremental global routing;  0.280911s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (100.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043482s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2002 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 2067 instances, 755 luts, 1022 seqs, 225 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57997.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10660, tnet num: 2215, tinst num: 2067, tnode num: 14621, tedge num: 17472.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228141s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(131): len = 58540.4, overlap = 4.3125
PHY-3002 : Step(132): len = 59086.2, overlap = 4.4375
PHY-3002 : Step(133): len = 59593.5, overlap = 4.4375
PHY-3002 : Step(134): len = 59821.5, overlap = 4.5
PHY-3002 : Step(135): len = 59978.3, overlap = 4.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00895238
PHY-3002 : Step(136): len = 59780, overlap = 4.4375
PHY-3002 : Step(137): len = 59583.6, overlap = 4.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058893s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000444256
PHY-3002 : Step(138): len = 59491.1, overlap = 71.6562
PHY-3002 : Step(139): len = 59491.1, overlap = 71.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000888513
PHY-3002 : Step(140): len = 59488, overlap = 71.5938
PHY-3002 : Step(141): len = 59490, overlap = 71.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00177703
PHY-3002 : Step(142): len = 59492.1, overlap = 71.5312
PHY-3002 : Step(143): len = 59492.1, overlap = 71.5312
PHY-3001 : Final: Len = 59492.1, Over = 71.5312
PHY-3001 : End incremental placement;  0.586280s wall, 0.484375s user + 0.828125s system = 1.312500s CPU (223.9%)

OPT-1001 : Total overflow 131.91 peak overflow 3.34
OPT-1001 : End high-fanout net optimization;  0.944183s wall, 0.812500s user + 0.843750s system = 1.656250s CPU (175.4%)

OPT-1001 : Current memory(MB): used = 202, reserve = 172, peak = 203.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1603/2217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81816, over cnt = 324(0%), over = 1235, worst = 30
PHY-1002 : len = 91072, over cnt = 241(0%), over = 553, worst = 19
PHY-1002 : len = 97088, over cnt = 55(0%), over = 89, worst = 8
PHY-1002 : len = 98008, over cnt = 14(0%), over = 19, worst = 3
PHY-1002 : len = 98352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202955s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 42.26, top5 = 28.71, top10 = 22.19, top15 = 18.00.
OPT-1001 : End congestion update;  0.253404s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (141.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057853s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.0%)

OPT-0007 : Start: WNS -175 TNS -175 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS 119 TNS 0 NUM_FEPS 0 with 5 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS 119 TNS 0 NUM_FEPS 0 with 5 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.314615s wall, 0.312500s user + 0.109375s system = 0.421875s CPU (134.1%)

OPT-1001 : Current memory(MB): used = 201, reserve = 170, peak = 203.
OPT-1001 : End physical optimization;  1.464687s wall, 1.453125s user + 0.953125s system = 2.406250s CPU (164.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 755 LUT to BLE ...
SYN-4008 : Packed 755 LUT and 215 SEQ to BLE.
SYN-4003 : Packing 807 remaining SEQ's ...
SYN-4005 : Packed 515 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 292 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 1047/1509 primitive instances ...
PHY-3001 : End packing;  0.088452s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.0%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 865 instances
RUN-1001 : 399 mslices, 399 lslices, 11 pads, 49 brams, 0 dsps
RUN-1001 : There are total 2008 nets
RUN-1001 : 760 nets have 2 pins
RUN-1001 : 1059 nets have [3 - 5] pins
RUN-1001 : 130 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 863 instances, 798 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : After packing: Len = 61802.4, Over = 82
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9145, tnet num: 2006, tinst num: 863, tnode num: 11955, tedge num: 15322.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.241161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.99234e-05
PHY-3002 : Step(144): len = 60572.8, overlap = 80.25
PHY-3002 : Step(145): len = 59848, overlap = 79.25
PHY-3002 : Step(146): len = 59223.1, overlap = 82.25
PHY-3002 : Step(147): len = 59056.4, overlap = 81.75
PHY-3002 : Step(148): len = 58950.5, overlap = 81.25
PHY-3002 : Step(149): len = 58897.2, overlap = 79.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.98468e-05
PHY-3002 : Step(150): len = 58870.9, overlap = 79.25
PHY-3002 : Step(151): len = 59169, overlap = 79
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159694
PHY-3002 : Step(152): len = 59906.4, overlap = 74.75
PHY-3002 : Step(153): len = 61315.7, overlap = 71.5
PHY-3002 : Step(154): len = 61696.4, overlap = 68.75
PHY-3002 : Step(155): len = 62060, overlap = 67
PHY-3002 : Step(156): len = 62328.3, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.175961s wall, 0.109375s user + 0.468750s system = 0.578125s CPU (328.6%)

PHY-3001 : Trial Legalized: Len = 84946.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.050820s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00130427
PHY-3002 : Step(157): len = 79579.2, overlap = 8.75
PHY-3002 : Step(158): len = 76564.4, overlap = 14
PHY-3002 : Step(159): len = 74758.4, overlap = 17.5
PHY-3002 : Step(160): len = 73527.6, overlap = 22.25
PHY-3002 : Step(161): len = 72093.2, overlap = 24.5
PHY-3002 : Step(162): len = 71158.4, overlap = 25.75
PHY-3002 : Step(163): len = 70419.7, overlap = 27.25
PHY-3002 : Step(164): len = 69935.3, overlap = 25.5
PHY-3002 : Step(165): len = 69480, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00260855
PHY-3002 : Step(166): len = 69565.2, overlap = 27.5
PHY-3002 : Step(167): len = 69575.3, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0052171
PHY-3002 : Step(168): len = 69742, overlap = 26
PHY-3002 : Step(169): len = 69775.9, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006938s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.2%)

PHY-3001 : Legalized: Len = 77959.6, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007830s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 33 instances has been re-located, deltaX = 6, deltaY = 31, maxDist = 2.
PHY-3001 : Final: Len = 79253.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9145, tnet num: 2006, tinst num: 863, tnode num: 11955, tedge num: 15322.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/2008.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 104208, over cnt = 301(0%), over = 419, worst = 5
PHY-1002 : len = 105400, over cnt = 184(0%), over = 238, worst = 4
PHY-1002 : len = 107368, over cnt = 53(0%), over = 64, worst = 3
PHY-1002 : len = 108224, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 108280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.392599s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (119.4%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 26.90, top10 = 22.76, top15 = 19.50.
PHY-1001 : End incremental global routing;  0.457707s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (116.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.065487s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 846 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 869 instances, 804 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 81002.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9216, tnet num: 2017, tinst num: 869, tnode num: 12044, tedge num: 15410.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254433s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(170): len = 80360.5, overlap = 0
PHY-3002 : Step(171): len = 80082.4, overlap = 0.25
PHY-3002 : Step(172): len = 79954, overlap = 0
PHY-3002 : Step(173): len = 79983.9, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.051541s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00030072
PHY-3002 : Step(174): len = 80028.4, overlap = 0.75
PHY-3002 : Step(175): len = 80039.6, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005957s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (262.3%)

PHY-3001 : Legalized: Len = 79997.5, Over = 0
PHY-3001 : End spreading;  0.006274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 79997.5, Over = 0
PHY-3001 : End incremental placement;  0.454835s wall, 0.453125s user + 0.218750s system = 0.671875s CPU (147.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  1.029508s wall, 1.078125s user + 0.250000s system = 1.328125s CPU (129.0%)

OPT-1001 : Current memory(MB): used = 207, reserve = 177, peak = 207.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1790/2019.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 108904, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 108928, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 108992, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 108968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052997s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.04, top10 = 22.90, top15 = 19.66.
OPT-1001 : End congestion update;  0.108581s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051061s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

OPT-0007 : Start: WNS 81 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 853 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 869 instances, 804 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 80066.6, Over = 0
PHY-3001 : End spreading;  0.006166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.4%)

PHY-3001 : Final: Len = 80066.6, Over = 0
PHY-3001 : End incremental legalization;  0.044255s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.9%)

OPT-0007 : Iter 1: improved WNS 81 TNS 0 NUM_FEPS 0 with 3 cells processed and 125 slack improved
OPT-0007 : Iter 2: improved WNS 81 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.215194s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.7%)

OPT-1001 : Current memory(MB): used = 208, reserve = 179, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031865s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1787/2019.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 109064, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 109096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024196s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.2%)

PHY-1001 : Congestion index: top1 = 33.43, top5 = 27.08, top10 = 22.93, top15 = 19.68.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 81 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 81ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 853 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 869 instances, 804 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 80066.6, Over = 0
PHY-3001 : End spreading;  0.006024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 80066.6, Over = 0
PHY-3001 : End incremental legalization;  0.044464s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (175.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050058s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1801/2019.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 109096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.43, top5 = 27.08, top10 = 22.93, top15 = 19.68.
OPT-1001 : End congestion update;  0.063935s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050255s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.3%)

OPT-0007 : Start: WNS 81 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 81 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.116043s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.7%)

OPT-1001 : Current memory(MB): used = 209, reserve = 179, peak = 209.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1801/2019.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 109096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.9%)

PHY-1001 : Congestion index: top1 = 33.43, top5 = 27.08, top10 = 22.93, top15 = 19.68.
OPT-1001 : End congestion update;  0.064072s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

OPT-0007 : Start: WNS 81 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 853 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 869 instances, 804 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 80214.6, Over = 0
PHY-3001 : End spreading;  0.006098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 80214.6, Over = 0
PHY-3001 : End incremental legalization;  0.044900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.4%)

OPT-0007 : Iter 1: improved WNS 181 TNS 0 NUM_FEPS 0 with 2 cells processed and 125 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 853 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 869 instances, 804 slices, 37 macros(225 instances: 167 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Initial: Len = 80326.6, Over = 0
PHY-3001 : End spreading;  0.005875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.9%)

PHY-3001 : Final: Len = 80326.6, Over = 0
PHY-3001 : End incremental legalization;  0.043984s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.6%)

OPT-0007 : Iter 2: improved WNS 181 TNS 0 NUM_FEPS 0 with 1 cells processed and 125 slack improved
OPT-0007 : Iter 3: improved WNS 181 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 181 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.239835s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.7%)

OPT-1001 : Current memory(MB): used = 209, reserve = 179, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048422s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 209, reserve = 179, peak = 209.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048755s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1782/2019.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 109288, over cnt = 6(0%), over = 8, worst = 3
PHY-1002 : len = 109336, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 109368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041121s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (304.0%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 27.17, top10 = 22.95, top15 = 19.72.
RUN-1001 : End congestion update;  0.096522s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (210.4%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.145558s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (171.8%)

OPT-1001 : Current memory(MB): used = 209, reserve = 179, peak = 209.
OPT-1001 : End physical optimization;  2.280641s wall, 2.453125s user + 0.343750s system = 2.796875s CPU (122.6%)

RUN-1003 : finish command "place" in  9.081758s wall, 11.734375s user + 9.906250s system = 21.640625s CPU (238.3%)

RUN-1004 : used memory is 186 MB, reserved memory is 155 MB, peak memory is 209 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 871 instances
RUN-1001 : 399 mslices, 405 lslices, 11 pads, 49 brams, 0 dsps
RUN-1001 : There are total 2019 nets
RUN-1001 : 765 nets have 2 pins
RUN-1001 : 1056 nets have [3 - 5] pins
RUN-1001 : 137 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9216, tnet num: 2017, tinst num: 869, tnode num: 12044, tedge num: 15410.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 399 mslices, 405 lslices, 11 pads, 49 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 103912, over cnt = 288(0%), over = 432, worst = 6
PHY-1002 : len = 105184, over cnt = 170(0%), over = 235, worst = 3
PHY-1002 : len = 107392, over cnt = 37(0%), over = 55, worst = 3
PHY-1002 : len = 108064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.375254s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (112.4%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 26.85, top10 = 22.77, top15 = 19.59.
PHY-1001 : End global routing;  0.439375s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (110.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 224, reserve = 194, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net U3_CRC/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 490, reserve = 463, peak = 490.
PHY-1001 : End build detailed router design. 3.802407s wall, 3.718750s user + 0.078125s system = 3.796875s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 53104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.514828s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 523, reserve = 498, peak = 523.
PHY-1001 : End phase 1; 1.520780s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 435464, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 523, reserve = 498, peak = 524.
PHY-1001 : End initial routed; 4.250100s wall, 5.000000s user + 0.250000s system = 5.250000s CPU (123.5%)

PHY-1001 : Update timing.....
PHY-1001 : 282/1818(15%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.976   |  -9.952   |  10   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.339036s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 525, reserve = 500, peak = 525.
PHY-1001 : End phase 2; 4.589212s wall, 5.328125s user + 0.265625s system = 5.593750s CPU (121.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -1.316ns STNS -9.079ns FEP 10.
PHY-1001 : End OPT Iter 1; 0.040811s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.6%)

PHY-1022 : len = 435496, over cnt = 78(0%), over = 78, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.059813s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 434816, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.087263s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 434608, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.051056s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 434464, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.034795s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.8%)

PHY-1001 : Update timing.....
PHY-1001 : 282/1818(15%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.457   |  -9.220   |  10   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.339409s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.347347s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 542, reserve = 517, peak = 542.
PHY-1001 : End phase 3; 1.112985s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.321ns STNS -9.084ns FEP 10.
PHY-1001 : End OPT Iter 1; 0.031848s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

PHY-1022 : len = 434488, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.049289s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.321ns, -9.084ns, 10}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 434496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.028025s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.5%)

PHY-1001 : Update timing.....
PHY-1001 : 282/1818(15%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.433   |  -9.196   |  10   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.339934s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.357319s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 543, reserve = 518, peak = 543.
PHY-1001 : End phase 4; 0.793142s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.5%)

PHY-1003 : Routed, final wirelength = 434496
PHY-1001 : Current memory(MB): used = 543, reserve = 518, peak = 543.
PHY-1001 : End export database. 0.011537s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.4%)

PHY-1001 : End detail routing;  12.055297s wall, 12.656250s user + 0.390625s system = 13.046875s CPU (108.2%)

RUN-1003 : finish command "route" in  12.804968s wall, 13.453125s user + 0.390625s system = 13.843750s CPU (108.1%)

RUN-1004 : used memory is 495 MB, reserved memory is 470 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1232   out of  19600    6.29%
#reg                     1028   out of  19600    5.24%
#le                      1524
  #lut only               496   out of   1524   32.55%
  #reg only               292   out of   1524   19.16%
  #lut&reg                736   out of   1524   48.29%
#dsp                        0   out of     29    0.00%
#bram                      49   out of     64   76.56%
  #bram9k                  49
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        330
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   254
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        26
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    22
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1524   |1007    |225     |1035    |49      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |172    |148     |20      |91      |0       |0       |
|  U3_CRC                             |biss_crc6      |83     |70      |13      |57      |0       |0       |
|  U4_led                             |led            |61     |49      |9       |35      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |1204   |737     |183     |843     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |1204   |737     |183     |843     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |562    |309     |0       |562     |0       |0       |
|        reg_inst                     |register       |560    |307     |0       |560     |0       |0       |
|        tap_inst                     |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger        |642    |428     |183     |281     |0       |0       |
|        bus_inst                     |bus_top        |371    |245     |126     |139     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |30     |20      |10      |8       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |23     |15      |8       |10      |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |49     |31      |18      |15      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |87     |57      |30      |30      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |31     |21      |10      |13      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |34     |24      |10      |15      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |30     |20      |10      |10      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |164    |114     |29      |106     |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       754   
    #2          2       696   
    #3          3       230   
    #4          4       130   
    #5        5-10      141   
    #6        11-50      33   
    #7       51-100      12   
    #8       101-500     5    
  Average     3.27            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9216, tnet num: 2017, tinst num: 869, tnode num: 12044, tedge num: 15410.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2017 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 90ebedcd200388d476b5ab692701370eaca84ecd29f51ab2e19f4aa027bfaa17 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 869
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2019, pip num: 25238
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1721 valid insts, and 63332 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110011100100011111111011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  3.447291s wall, 30.765625s user + 0.234375s system = 31.000000s CPU (899.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 493 MB, peak memory is 689 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_143131.log"
RUN-1001 : Backing up run's log file succeed.
