// Seed: 2665884540
module module_0;
  assign id_1 = 1;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_1), .id_4(id_1), .id_5(id_4), .id_6(1)
  );
  wire id_5;
  wire id_6;
  always @(posedge id_4, posedge 1) #1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1[1 : 1] = id_1[1'd0 : 1];
  module_0();
endmodule
