Evaluated power-performance trade-offs in RISC-V memory hierarchies using gem5 and analyze the impact of cache parameters (size, associativity, block size) on power and performance.
