Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/P1/Proj1/test_registoB_isim_beh.exe -prj Z:/P1/Proj1/test_registoB_beh.prj work.test_registoB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/P1/Proj1/RegistoB.vhd" into library work
Parsing VHDL file "Z:/P1/Proj1/test_registoB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104148 KB
Fuse CPU Usage: 124 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity RegistoB [registob_default]
Compiling architecture behavior of entity test_registob
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable Z:/P1/Proj1/test_registoB_isim_beh.exe
Fuse Memory Usage: 112068 KB
Fuse CPU Usage: 171 ms
