// Seed: 930783587
module module_0 (
    input  wor   id_0,
    output wire  id_1,
    output uwire id_2
);
  always begin
    #1;
    #1 $display;
  end
  module_2(
      id_0, id_0, id_0, id_0, id_2, id_1
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    output wire  id_2,
    input  tri   id_3,
    output wor   id_4,
    output logic id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output tri   id_8
);
  initial begin
    $display();
    id_5 <= 1'b0;
  end
  module_0(
      id_3, id_1, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri0 id_5
);
  assign id_5 = 'b0 != 1;
endmodule
