<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Clock Probe" block_type="clkprobe">
  <initialization file="xlclkprobe_init.m"/>
  <icon width="25" height="28" shape="circle" wmark_color="white" bg_color="yellow"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsTools"/>
  </libraries>
  <subsystem_model file="clkprobe_subsystem.mdl" label_ports_on_icon="true"/>
  <blockgui empty="true" label="Xilinx Clock Probe">
    <editbox name="infoedit" default="Clock probe.  Produces an output of type double that mirrors the hardware system clock.&lt;br&gt;&lt;br&gt;Hardware notes:  This block is ignored when hardware is generated." read_only="true" evaluate="false" multi_line="true"/>
    <workspacevar name="period" ctype="Double"/>
  </blockgui>
</sysgenblock>
