{"vcs1":{"timestamp_begin":1681734649.648857239, "rt":1.18, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1681734650.865464663, "rt":0.78, "ut":0.19, "st":0.18}}
{"link":{"timestamp_begin":1681734651.673997309, "rt":0.73, "ut":0.07, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681734649.244154002}
{"VCS_COMP_START_TIME": 1681734649.244154002}
{"VCS_COMP_END_TIME": 1681734653.113283984}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341108}}
{"stitch_vcselab": {"peak_mem": 222680}}
