library verilog;
use verilog.vl_types.all;
entity Inv_Mux is
    generic(
        m               : integer := 16
    );
    port(
        ctrl            : in     vl_logic;
        d_0             : in     vl_logic_vector;
        d_1             : in     vl_logic_vector;
        q               : out    vl_logic_vector
    );
end Inv_Mux;
