<!doctype html>
<html lang="en">
  <head>
    <title>US7590904B2 - Systems and methods for detecting a failure event in a field programmable gate array 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/US7590904B2/en">
    <meta name="description" content="
     An embodiment generally relates to a method of self-detecting an error in a field programmable gate array (FPGA). The method includes writing a signature value into a signature memory in the FPGA and determining a conclusion of a configuration refresh operation in the FPGA. The method also includes reading an outcome value from the signature memory. 
   
   ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="Systems and methods for detecting a failure event in a field programmable gate array 
       ">
    
    <meta name="DC.date" content="2006-09-14" scheme="dateSubmitted">
    
    <meta name="DC.description" content="
     An embodiment generally relates to a method of self-detecting an error in a field programmable gate array (FPGA). The method includes writing a signature value into a signature memory in the FPGA and determining a conclusion of a configuration refresh operation in the FPGA. The method also includes reading an outcome value from the signature memory. 
   
   ">
    
    <meta name="citation_patent_application_number" content="US:11/531,703">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/6c/11/f0/2d4a35927c9ef2/US7590904.pdf">
    
    <meta name="citation_patent_number" content="US:7590904">
    
    <meta name="DC.date" content="2009-09-15" scheme="issue">
    
    <meta name="DC.contributor" content="Tak-Kwong Ng" scheme="inventor">
    
    <meta name="DC.contributor" content="Jeffrey A. Herath" scheme="inventor">
    
    <meta name="DC.contributor" content="National Aeronautics and Space Administration (NASA)" scheme="assignee">
    
    <meta name="DC.relation" content="US:6237124" scheme="references">
    
    <meta name="DC.relation" content="US:6560743" scheme="references">
    
    <meta name="DC.relation" content="US:7310759" scheme="references">
    
    <meta name="DC.relation" content="US:20040078103:A1" scheme="references">
    
    <meta name="DC.relation" content="US:20060020774:A1" scheme="references">
    
    <meta name="DC.relation" content="US:7263631" scheme="references">
    
    <meta name="DC.relation" content="US:20070176627:A1" scheme="references">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191120_RC00';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">US7590904B2 - Systems and methods for detecting a failure event in a field programmable gate array 
        - Google Patents</h1>
  <span itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/6c/11/f0/2d4a35927c9ef2/US7590904.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">US7590904B2</dd>
    <meta itemprop="numberWithoutCodes" content="7590904">
    <meta itemprop="kindCode" content="B2">
    <meta itemprop="publicationDescription" content="Patent ( having previously published pre-grant publication)">
    
    <span>US7590904B2</span>
    
    <span>US11/531,703</span>
    
    <span>US53170306A</span>
    
    <span>US7590904B2</span>
    
    <span>US 7590904 B2</span>
    
    <span>US7590904 B2</span>
    
    <span>US 7590904B2</span>
    
    <span>  </span>
    
    <span> </span>
    
    <span> </span>
    
    <span>US 53170306 A</span>
    
    <span>US53170306 A</span>
    
    <span>US 53170306A</span>
    
    <span>US 7590904 B2</span>
    
    <span>US7590904 B2</span>
    
    <span>US 7590904B2</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">US</dd>
    <dd itemprop="countryName">United States</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>memory</dd>
    <dd itemprop="priorArtKeywords" repeat>configuration</dd>
    <dd itemprop="priorArtKeywords" repeat>self</dd>
    <dd itemprop="priorArtKeywords" repeat>value</dd>
    <dd itemprop="priorArtKeywords" repeat>refresh operation</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2006-02-01">2006-02-01</time></dd>

    <dt>Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)</dt>
    <dd itemprop="legalStatusIfi" itemscope>
      <span itemprop="status">Active</span>, expires <time itemprop="expiration" datetime="2027-10-07">2027-10-07</time>
    </dd>
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">US11/531,703</dd>

  

  <dt>Other versions</dt>
  <dd itemprop="directAssociations" itemscope repeat>
    
    <a href="/patent/US20070198892A1/en">
      <span itemprop="publicationNumber">US20070198892A1</span>
      (<span itemprop="primaryLanguage">en</span>
    </a>
  </dd>

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>Tak-Kwong Ng</dd>
  <dd itemprop="inventor" repeat>Jeffrey A. Herath</dd>
  <dt>Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)</dt>
  <dd itemprop="assigneeCurrent" repeat>
    National Aeronautics and Space Administration (NASA)
  </dd>

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>National Aeronautics and Space Administration (NASA)</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2006-02-01">2006-02-01</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2006-09-14">2006-09-14</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2009-09-15">2009-09-15</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-02-01">2006-02-01</time>
    <span itemprop="title">Priority to US77481006P</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-14">2006-09-14</time>
    <span itemprop="title">Application filed by National Aeronautics and Space Administration (NASA)</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">National Aeronautics and Space Administration (NASA)</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-14">2006-09-14</time>
    <span itemprop="title">Priority to US11/531,703</span>
    <span itemprop="type">priority</span>
    
    
    
    <span itemprop="documentId">patent/US7590904B2/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-14">2006-09-14</time>
    <span itemprop="title">Assigned to UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    <span itemprop="type">reassignment</span>
    
    
    
    
    <span itemprop="assigneeSearch">UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    
    
    <span itemprop="description" repeat>ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).</span>
    
    <span itemprop="description" repeat>Assignors: HERATH, JEFFREY A., NG, TAK-KWONG</span>
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2007-08-23">2007-08-23</time>
    <span itemprop="title">Publication of US20070198892A1</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US20070198892A1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2009-09-15">2009-09-15</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2009-09-15">2009-09-15</time>
    <span itemprop="title">Publication of US7590904B2</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US7590904B2/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2019-11-26">2019-11-26</time>
    <span itemprop="title">Application status is Active</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2027-10-07">2027-10-07</time>
    <span itemprop="title">Adjusted expiration</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    
          <li itemprop="links" itemscope repeat>
            <meta itemprop="id" content="usptoLink">
            <a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&d=PALL&s1=7590904.PN." itemprop="url" target="_blank"><span itemprop="text">USPTO</span></a>
          </li>
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="usptoAssignmentLink">
          <a href="https://assignment.uspto.gov/patent/index.html#/patent/search/resultFilter?searchInput=7590904" itemprop="url" target="_blank"><span itemprop="text">USPTO Assignment</span></a>
        </li>

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=US&amp;NR=7590904B2&amp;KC=B2&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/patent/US/7590904/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>
      

      

      

      

      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/US7590904" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
      
  </ul>

  
  <ul itemprop="concept" itemscope>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000015654</span>
      <span itemprop="name">memory</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">90</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004044</span>
      <span itemprop="name">response</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">29</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000011162</span>
      <span itemprop="name">core materials</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">17</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000003860</span>
      <span itemprop="name">storage</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">8</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003466</span>
      <span itemprop="name">anti-cipated</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">5</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000977</span>
      <span itemprop="name">initiatory</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">4</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002609</span>
      <span itemprop="name">media</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">4</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000737</span>
      <span itemprop="name">periodic</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001276</span>
      <span itemprop="name">controlling effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000004590</span>
      <span itemprop="name">computer program</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">4</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001721</span>
      <span itemprop="name">combination</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000203</span>
      <span itemprop="name">mixtures</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003287</span>
      <span itemprop="name">optical</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001052</span>
      <span itemprop="name">transient</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000007792</span>
      <span itemprop="name">addition</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000004458</span>
      <span itemprop="name">analytical methods</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000006399</span>
      <span itemprop="name">behavior</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000000969</span>
      <span itemprop="name">carrier</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000004567</span>
      <span itemprop="name">concrete</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001066</span>
      <span itemprop="name">destructive</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000009826</span>
      <span itemprop="name">distribution</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000694</span>
      <span itemprop="name">effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000011799</span>
      <span itemprop="name">hole materials</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001965</span>
      <span itemprop="name">increased</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">150000002500</span>
      <span itemprop="name">ions</span>
      <span itemprop="domain">Chemical class</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000670</span>
      <span itemprop="name">limiting</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002184</span>
      <span itemprop="name">metal</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">229910052751</span>
      <span itemprop="name">metals</span>
      <span itemprop="domain">Inorganic materials</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004048</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000006011</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000051</span>
      <span itemprop="name">modifying</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002245</span>
      <span itemprop="name">particles</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000630</span>
      <span itemprop="name">rising</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000004065</span>
      <span itemprop="name">semiconductor</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003068</span>
      <span itemprop="name">static</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
  </ul>
  

  <section>
    <h2>Images</h2>
    <ul>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7590904B2/US07590904-20090915-D00000.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7590904B2/US07590904-20090915-D00000.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7590904B2/US07590904-20090915-D00001.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7590904B2/US07590904-20090915-D00001.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7590904B2/US07590904-20090915-D00002.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7590904B2/US07590904-20090915-D00002.png">
        <ul>
          
        </ul>
      </li>
      </ul>
  </section>

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11</span>&mdash;<span itemprop="Description">INFORMATION STORAGE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C</span>&mdash;<span itemprop="Description">STATIC STORES</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C29/00</span>&mdash;<span itemprop="Description">Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C29/04</span>&mdash;<span itemprop="Description">Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G11C29/08</span>&mdash;<span itemprop="Description">Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01</span>&mdash;<span itemprop="Description">MEASURING; TESTING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R</span>&mdash;<span itemprop="Description">MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/00</span>&mdash;<span itemprop="Description">Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/28</span>&mdash;<span itemprop="Description">Testing of electronic circuits, e.g. by signal tracer</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/317</span>&mdash;<span itemprop="Description">Testing of digital circuits</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/3181</span>&mdash;<span itemprop="Description">Functional testing</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/3185</span>&mdash;<span itemprop="Description">Reconfiguring for testing, e.g. LSSD, partitioning</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/318516</span>&mdash;<span itemprop="Description">Test of programmable logic devices [PLDs]</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G01R31/318519</span>&mdash;<span itemprop="Description">Test of field programmable gate arrays [FPGA]</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G</span>&mdash;<span itemprop="Description">PHYSICS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06</span>&mdash;<span itemprop="Description">COMPUTING; CALCULATING; COUNTING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F</span>&mdash;<span itemprop="Description">ELECTRIC DIGITAL DATA PROCESSING</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F11/00</span>&mdash;<span itemprop="Description">Error detection; Error correction; Monitoring</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F11/07</span>&mdash;<span itemprop="Description">Responding to the occurrence of a fault, e.g. fault tolerance</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F11/08</span>&mdash;<span itemprop="Description">Error detection or correction by redundancy in data representation, e.g. by using checking codes</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F11/10</span>&mdash;<span itemprop="Description">Adding special bits or symbols to the coded information, e.g. parity check, casting out 9&#39;s or 11&#39;s</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">G06F11/1008</span>&mdash;<span itemprop="Description">Adding special bits or symbols to the coded information, e.g. parity check, casting out 9&#39;s or 11&#39;s in individual solid state devices</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    
    <div itemprop="content" html><abstract mxw-id="PA62613702" lang="EN" load-source="patent-office">
    <div num="p-0001" class="abstract">An embodiment generally relates to a method of self-detecting an error in a field programmable gate array (FPGA). The method includes writing a signature value into a signature memory in the FPGA and determining a conclusion of a configuration refresh operation in the FPGA. The method also includes reading an outcome value from the signature memory.</div>
  </abstract>
  </div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    
    <div itemprop="content" html><div mxw-id="PDES28062592" lang="EN" load-source="patent-office" class="description">

  <heading>CLAIM OF BENEFIT OF PROVISIONAL APPLICATION</heading>
  <p num="p-0002">Pursuant to 35 U.S.C. §119, the benefit of priority from the provisional patent application having U.S. Ser. No. 60/774,810, filed on Feb. 1, 2006, is claimed for this non-provisional application.</p>


  <heading>ORIGIN OF THE INVENTION</heading>
  <p num="p-0003">The invention described herein was made by employees of the United States Government and may be manufactured and used by or for the Government of the United States of America for governmental purposes without the payment of any royalties thereon or therefor.</p>


  <heading>FIELD OF THE INVENTION</heading>
  <p num="p-0004">This invention relates generally to field programmable gate arrays (FPGA), more particularly, for detecting a failure event in the FPGA.</p>
  <heading>DESCRIPTION OF THE RELATED ART</heading>
  <p num="p-0005">A field-programmable gate array (FPGA) is a semiconductor device containing programmable logic components and programmable interconnects. The programmable logic components can be programmed to duplicate the functionality of basic logic gates (such as AND, OR, XOR, NOT) or more complex combinatorial functions such as decoders or simple math functions. In most FPGAs, these programmable logic components (or logic blocks, in FPGA parlance) also include memory elements, which may be simple flip-flops or more complete blocks of memories.</p>
  <p num="p-0006">Programmable logic circuits (e.g., field programmable gate arrays (FPGAs)) are widely used in digital system designs. Programmable logic circuits are comprised of an array of unconnected logic elements that can be programmed (i.e., configured) to form a complex logic circuit to accomplish a prescribed function. Most programmable logic circuits employ fuses, anti-fuses, or custom designed metal mask levels to configure the logic elements. Once configured, the resulting logic circuit design is permanent (“firm”) and cannot be altered later.</p>
  <p num="p-0007">Reconfigurable (or “reprogrammable”) logic circuits can be changed to form a different logic function on demand. Reconfigurable logic circuits generally employ a bi-stable data storage element (e.g., a data latch or a Static Random Access Memory (SRAM) cell) within which the logic configuration data is stored. Depending on whether a logical “one” or logical “zero” data is stored in the data storage element, the logic, configuration interface gate or device connected to the data storage element&#39;s output is either on or off. In that way, blocks of previously unconnected logic elements are connected and the logic circuit is configured. Selectively changing the data stored in some of the data storage elements allows one to reconfigure the logic circuits when desired. Reconfigurable logic circuits offer a significant advantage over one-time programmable “firm” logic circuits in that the hardware can be changed even after the digital system has been deployed for many years.</p>
  <p num="p-0008">Since reprogrammable FPGAs are versatile, they are often found in aerospace applications. Aerospace applications often involve environments where radiation is present. Reprogrammable FPGAs currently available on the market can be very susceptible to a single event upset (SEU). SEUs may be defined as radiation-induced errors in microelectronic circuits caused when charged particles (usually from the radiation belts or from cosmic rays) lose energy by ionizing the medium through which they pass, leaving behind a wake of electron-hole pairs. SEUs are transient soft errors and are non-destructive. A reset or rewriting of the device results in normal device behavior thereafter. An SEU may occur in analog, digital, or optical components, or may have effects in surrounding interface circuitry. SEUs typically appear as transient pluses in logic or support circuitry, or as bit flips in memory cells or registers. Also possible is a multiple-bit SEU in which a single ion hits two or more bits causing simultaneous errors. Multiple-bit SEU is a problem for single-bit error detection and correction (EDAC) where it is impossible to assign bits within a word to different chips (e.g., a problem for Dynamic Random Access Memory (DRAMs) and certain SRAMs). A severe SEU is the single-event functional interrupt (SEFI) in which an SEU in the device&#39;s control circuitry places the device into a test mode, halt, or undefined state. The SEFI halts normal operations, and requires system level recovery.</p>
  <p num="p-0009">The current state of the art approach to SEU is to refresh the configuration while the FPGA is operating. When using this approach, it may be essential to detect the loss of configuration while the FPGA is operating in a radiation environment, allowing the system to initiate a configuration recovery. More particularly, the conventional solution to detect loss of configuration access involves using external circuitry to read the frame address register (FAR) and write another value to the FAR. Writing to the FAR alters the value stored in the cyclic redundancy checks registers. The system then reads the Cyclic Redundancy Check (CRC) and compares the reading to an expected value. A conflict in the values indicates a loss of configuration access, allowing the external circuitry to initiate a configuration access recovery.</p>
  <p num="p-0010">This solution has drawbacks and disadvantages. For example, additional circuitry is employed to facilitate this series of operations, increasing the complexity and the number of components, the board space, and the power for the implementation. Moreover, the addition of components is likely to reduce the overall reliability.</p>
  <heading>SUMMARY</heading>
  <p num="p-0011">An embodiment of the current invention generally relates to a method of self-detecting an error in a field programmable gate array (FPGA). The method includes writing a signature value into a signature memory in the FPGA and determining a conclusion of a configuration refresh operation in the FPGA. The method also includes reading an outcome value from the signature memory.</p>
  <p num="p-0012">Another embodiment pertains generally to a method of self-detecting an error in a radiative environment. The method includes writing a key value into a signature memory that is flushed during a configuration refresh and initiating a configuration refresh. The method also includes determining an error status in response to the value stored in the signature in response to the configuration refresh.</p>
  <p num="p-0013">Yet another embodiment relates generally to a system for self-detecting errors in a radiative environment. The system includes an FPGA core configured to be programmed with a user defined function, and a memory configured to store the user defined function. The system also includes a configuration memory configured to interface with the FPGA core, to provide configuration access memory space and application memory space, and a controller configured to execute a configuration refresh operation that reloads the user defined function from the memory into the FPGA core. The system further includes a self-detecting error module configured to write a key value into the configuration memory, which is flushed during the configuration refresh operation, and to determine an error status in response to the value stored in the configuration memory, in response to the configuration refresh operation. The controller is also configured to initiate the self detecting error module.</p>
  <p num="p-0014">Yet another embodiment relates generally to a system for self-detecting errors in a radiative environment. The system includes an electrically erasable programmable read only memory (EEPROM) and a field programmable gate array (FPGA) device. The FPGA device further comprises an FPGA core configured to be programmed with a user defined function and a memory configured to store the user defined function. The system also includes a configuration memory configured to interface with the FPGA core to provide configuration access memory space and application memory space and a controller configured to execute configuration refresh operation that reloads the user defined function from the memory into the FPGA core. The system further includes a self-detecting error module configured to write a key value into the configuration memory that is flushed during the configuration refresh operation, and to determine an error status in response to the value stored in the configuration memory in response to the configuration refresh operation. The controller is also configured to initiate the self-detecting error module.</p>


  <description-of-drawings>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="p-0015">Various features of the embodiments can be more fully appreciated, as the same become better understood with reference to the following detailed description of the embodiments, considered in connection with the accompanying figures, in which:</p>
    <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a schematic representation illustrating an exemplary embodiment of a self-detecting error module in a system; and</p>
    <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a flowchart illustrating an exemplary flow diagram implemented by the self-detecting error module in accordance with an embodiment of the current invention.</p>
  </description-of-drawings>


  <heading>DETAILED DESCRIPTION OF EMBODIMENTS</heading>
  <p num="p-0018">For simplicity and illustrative purposes, the principles of the present invention are described by referring mainly to exemplary embodiments thereof. However, one of ordinary skill in the art would readily recognize that the same principles are equally applicable to, and can be implemented in, all types of field programmable gate arrays, and that any such variations do not depart from the true spirit and scope of the present invention. Moreover, in the following detailed description, references are made to the accompanying figures, which illustrate specific embodiments. Electrical, mechanical, logical and structural changes may be made to the embodiments without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense and the scope of the present invention is defined by the appended claims and their equivalents.</p>
  <p num="p-0019">Embodiments relate generally to systems and methods for self-detecting a loss of configuration in a reprogrammable FPGA without the use of any additional circuitry. More particularly, embodiments of a self-detecting error module may be configured to determine whether a single event error has corrupted a configuration refresh operation. A reprogrammable FPGA typically includes a configuration memory which can either be used to control the configuration of the reprogrammable FPGA, or the configuration memory may be used as application memory. This configuration memory is often referred to as distributed memory. A configuration refreshing operation typically clears the contents of the distributed memory, which is the reason why this memory is not normally used in applications requiring configuration refreshes.</p>
  <p num="p-0020">The self-detecting error module may be configured to write a unique key into a portion of the configuration memory, i.e., the signature memory. For example, a 16×1 bit memory may represent the signature memory. The self-detecting error module may then determine the conclusion of the configuration refresh operation. Subsequently, the self-detecting error module may execute a read operation from the signature memory. If the self-detecting error module determines that the signature memory contains an expected value, such as all zeroes, all ones or a predefined value, the configuration refresh is a successful operation. If the self-detecting error module determines that the signature contains an unexpected value that is different from a predefined user value, the configuration refresh operation is a failure.</p>
  <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates an exemplary embodiment of a self-detecting error module <b>125</b> in a system <b>100</b>. It should be readily apparent to those of ordinary skill in the art that the system <b>100</b> depicted in <figref idrefs="DRAWINGS">FIG. 1</figref> represents a generalized schematic illustration and that other components may be added or existing components may be removed or modified. Moreover, the system <b>100</b> as well as the self-detecting error module <b>125</b> may be implemented using software components, hardware components, or combinations thereof.</p>
  <p num="p-0022">As shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, system <b>100</b> includes an FPGA core <b>105</b>, a configuration memory <b>110</b>, a controller <b>115</b>, and an Electrically Erasable Programmable Read-Only Memory (EEPROM) <b>120</b>. The FPGA core <b>105</b> may be configured to include programmable logic components and programmable logic interconnects as known to those skilled in the art. The FPGA core <b>105</b> may be configured to implement user defined functions, e.g., combinatorial logic functions.</p>
  <p num="p-0023">The FPGA core <b>105</b> may be configured to interface with a configuration memory <b>110</b>, which may interface with a controller <b>115</b>. The controller <b>115</b> may be configured to control and manage the system <b>100</b>. More particularly, the controller <b>115</b> may initiate configuration refresh operation which reloads the user defined function for the system <b>100</b>. One intended use for the system <b>100</b> is in radiative environments where single event upsets (SEUs) may occur. The controller <b>115</b> may initiate the configuration refresh operation periodically based on the anticipated levels of radiation.</p>
  <p num="p-0024">The controller <b>115</b> may also be configured to interface with an Electrically Erasable Programmable Read-Only Memory (EEPROM) <b>120</b>. The EEPROM <b>120</b> may be configured to store a copy of the user-defined function for the system <b>100</b>. The controller <b>115</b> may then initiate configuration refresh operations from the data stored in the EEPROM <b>120</b>. Various embodiments may implement the EEPROM <b>120</b> with a conventional memory such as a DRAM.</p>
  <p num="p-0025">In some embodiments, the controller <b>115</b> may implement a self-detecting error module <b>125</b>. The functions of the self-detecting error module <b>125</b> may be implemented through software, hardware or combinations thereof. The self-detecting error module <b>125</b> may be configured to write a key value into an area of the configuration memory <b>110</b>, i.e., the signature memory. The key (or signature) value can be a string of bits, for example, “1011111011101111” for a 16 bit memory word. The self-detecting error module <b>125</b> may be configured to initiate writing the key value periodically with a user-defined period based on anticipated levels of radiation or in response to an event.</p>
  <p num="p-0026">The self-detecting error module <b>125</b> may be further configured to determine the end of a configuration refresh operation. For example, the controller <b>115</b> may set a flag that the configuration refresh operation concluded. Accordingly, the self-detecting error module <b>125</b> may determine whether or not this flag has been set.</p>
  <p num="p-0027">The self-detecting error module <b>125</b> may be configured to execute a read of the signature memory <b>130</b> in response to the end of the configuration refresh operation. The self-detecting error module <b>125</b> may then determine the value of the content stored in the signature memory <b>130</b>. If the value of the content is the expected value, e.g., all zeroes, all ones, or a predefined value, the self-detecting error module <b>125</b> may set a flag that no errors were detected in the configuration refresh operation. The self-detecting error module <b>125</b> may be configured to set a no-error status or flag for the current configuration with the controller <b>115</b> in some embodiments. Otherwise, if the value of the content in the signature memory <b>130</b> is an unexpected value, i.e., differs from a predefined expected value, the self-detecting error module <b>125</b> may set a flag or set the status that an error occurred in the configuration refresh operation. In some embodiments, the self-detecting error module <b>125</b> may set an error status for the configuration refresh operation. The controller <b>115</b> may initiate another refresh operation or the error may be reported for later analysis.</p>
  <p num="p-0028">Accordingly, the self-detecting error module provides a mechanism for a system to self-detect errors without additional circuitry. Thus, reliability may be enhanced without additional components and power requirements.</p>
  <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates an exemplary flow diagram <b>200</b> implemented by the self-detecting error module <b>125</b> in accordance with an embodiment. It should be readily apparent to those of ordinary skill in the art that the flow diagram <b>200</b> depicted in <figref idrefs="DRAWINGS">FIG. 2</figref> represents a generalized schematic illustration, and that other steps may be added or existing steps may be removed or modified.</p>
  <p num="p-0030">As shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, the self-detecting error module <b>125</b> may be configured to be in an idle state, as in step <b>205</b>. The self-detecting error module <b>125</b> may be invoked when the system <b>100</b> is powered on.</p>
  <p num="p-0031">In step <b>210</b>, the self-detecting error module <b>125</b> may be configured to write a key or signature value into a reserved area of the configuration memory <b>110</b>, i.e., the signature memory <b>130</b>. The key value may be a string of bits as wide as the word size of the configuration memory <b>110</b>, for example 16 bits. Thus, an exemplary key value may be “1011100100011101.” The self-detecting error module <b>125</b> may move to this step in response to a periodic timer based on the anticipated radiation level in the operating environment of the system <b>100</b>. In other embodiments, the self-detecting error module <b>125</b> may initiate this step in response to an event such as a temperature rising above a threshold temperature.</p>
  <p num="p-0032">In step <b>215</b>, the self-detecting error module <b>125</b> may indicate to the controller <b>115</b> to initiate a configuration refresh operation. More particularly, the self-detecting error module <b>125</b> may set a flag or status that indicates that the key value has been written into the signature memory <b>130</b>. The controller <b>115</b> may then proceed with the configuration refresh operation of reloading the user-defined function stored in the EEPROM <b>120</b>.</p>
  <p num="p-0033">In step <b>220</b>, the self-detecting error module <b>125</b> may be configured to read the content of the signature memory <b>130</b> in response to the conclusion of the configuration refresh operation. More particularly, the controller <b>115</b> may set a flag or set a status that indicates that the configuration refresh operation has concluded. The self-detecting error module <b>125</b> may monitor this flag.</p>
  <p num="p-0034">In step <b>225</b>, the self-detecting error module <b>125</b> may determine whether or not the contents of the signature memory <b>130</b> contain the expected value. More particularly, during a successful configuration refresh operation, all of the configuration memory <b>110</b>, including the signature memory <b>130</b>, should be flushed and the contents of the memory space should be the expected value. Thus, if a non-expected value exists, the unexpected value is an indication of an error most likely caused by a SEU.</p>
  <p num="p-0035">In step <b>230</b>, if the self-detecting error module <b>125</b> determines that the contents of the signature memory <b>130</b> is the expected value, the self-detecting error module <b>125</b> may set a no-error-flag or set a clear status for the controller <b>115</b> to indicate that no error had occurred in the configuration refresh operation.</p>
  <p num="p-0036">Otherwise, in step <b>235</b>, if the self-detecting error module <b>125</b> determines that the contents of the signature memory <b>130</b> contains an unexpected value, the self-detecting error module <b>125</b> may set an error flag or set an error status with the controller <b>115</b> to indicate an error in the configuration refresh operation. Subsequently, the self-detecting error module <b>125</b> may return to the idle state of step <b>205</b>. In some embodiments, the controller <b>115</b> maybe configured to re-initiate a configuration refresh operation in response to the setting of the error flag or error status in the previous configuration refresh operation.</p>
  <p num="p-0037">Certain embodiments may be performed as a computer program. The computer program may exist in a variety of forms both active and inactive. For example, the computer program can exist as a software program (or multiple software programs) comprised of program instructions in source code, object code, executable code or other formats; firmware program(s); or hardware description language (HDL) files. Any of the above can be embodied on a computer readable medium, which includes storage devices and signals, in compressed or uncompressed form. Exemplary computer readable storage devices include conventional computer system Random Access Memory (RAM), Read-Only Memory (ROM), Erasable Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), and magnetic or optical disks or tapes.</p>
  <p num="p-0038">Exemplary computer readable signals, whether modulated using a carrier or not, are signals which a computer system hosting or running the present invention may be configured to access. Such signals may include those downloaded through the Internet or other networks. Concrete examples of the foregoing include distribution of an executable software program (or multiple programs) of the computer program on a CD-ROM or via Internet download. In a sense, the Internet itself, as an abstract entity, is a computer readable medium. The same is true of computer networks in general.</p>
  <p num="p-0039">While the invention has been described with reference to the exemplary embodiments thereof those skilled in the art will be able to make various modifications to the described embodiments without departing from the true spirit and scope. The terms and descriptions used herein are set forth by way of illustration only and are not meant as limitations. In particular, although the method has been described by examples, the steps of the method may be performed in a different order than illustrated or simultaneously. Those skilled in the art will recognize that these and other variations are possible within the spirit and scope as defined in the following claims and their equivalents.</p>

</div>
  </div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">20</span>)</h2>
    
    <div itemprop="content" html><div mxw-id="PCLM23083860" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A method of self-detecting an error in a field programmable gate array (FPGA) having an FPGA core configured to implement a user-defined function, a configuration memory having a portion designated as a signature memory, and an electrically-erasable programmable read-only memory (EEPROM) device configured for storing a copy of the user-defined function, the method comprising:
<div class="claim-text">writing a key value into the signature memory from a self-detecting error module within the FPGA in response to a timer-based event, wherein the key value is a string of bits different from the user-defined function;</div>
<div class="claim-text">initiating a configuration refresh operation in response to writing the key value, wherein the configuration refresh operation loads the user-defined function from the EEPROM device to the configuration memory and flushes the signature memory;</div>
<div class="claim-text">determining a conclusion of the configuration refresh operation;</div>
<div class="claim-text">reading an outcome value from the signature memory in response to a conclusion of the configuration refresh operation;</div>
<div class="claim-text">comparing the outcome value to an expected value; and</div>
<div class="claim-text">setting an error flag when the outcome value is not equal to the expected value.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The method of claim l, further comprising setting the configuration refresh operation as being successful in response to the outcome value being equal to the expected value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising initiating another configuration refresh operation in response to the outcome value not being equal to the expected value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the timer-based event is based on one of an anticipated radiation level and a threshold temperature of a radiative environment.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. A computer readable medium including at least one storage device on which is stored executable code suitable for performing the method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, the at least one storage device including at least one of: a Random Access Memory (RAM) device, a Read-Only Memory (ROM) device, an Erasable Programmable ROM (EPROM) device, an Electrically Erasable Programmable ROM (EEPROM) device, a disk, and a tape.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. A method of self-detecting an error in a field programmable gate array (FPGA) operating in a radiative environment, the method comprising:
<div class="claim-text">writing a key value into a signature memory portion of a configuration memory from a self-detecting error module within the FPGA in response to a timer-based event, the timer-based event being based at least in part on a threshold value of the radiative environment, wherein the key value is flushed from the signature memory during a configuration refresh operation;</div>
<div class="claim-text">initiating the configuration refresh operation in response to writing the key value into the signature memory, and wherein the configuration refresh operation loads a user-defined function into the configuration memory for functional control of an FPGA core, the user-defined function being different from the key value;</div>
<div class="claim-text">reading an outcome value stored in the signature memory after the configuration refresh operation has concluded; and</div>
<div class="claim-text">comparing the outcome value to an expected value after the configuration refresh operation to thereby determine an error status.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising determining the error status as no error in response to the outcome value being the expected value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising determining the error status as an error in response to the outcome value being an unexpected value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising determining an end of the configuration refresh operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the threshold value of the radiative environment is one of an anticipated threshold radiation level and a threshold temperature.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. A system for self-detecting errors in a field programmable gate array (FPGA) operating in a radiative environment, the system comprising:
<div class="claim-text">an FPGA core configured to be programmed with a user-defined function;</div>
<div class="claim-text">a memory device configured to store the user-defined function, the memory device being external to the FPGA core;</div>
<div class="claim-text">a configuration memory within the FPGA that is configured to interface with the FPGA core to provide configuration access memory space and application memory space;</div>
<div class="claim-text">a controller configured to execute a configuration refresh operation that reloads the user-defined function from the memory device into the configuration memory; and</div>
<div class="claim-text">a self-detecting error module within the FPGA that is configured to write a key value into a signature memory portion of the configuration memory in response to a timer-based event;</div>
<div class="claim-text">wherein the key value is different from the user-defined function and is flushed from the signature memory during the configuration refresh operation, wherein the writing of the key value initiates the execution of the configuration refresh operation, and wherein the self-detecting error module is further configured to determine an error status by comparing an outcome value stored in the signature memory after the configuration refresh operation has concluded with an expected value in the configuration memory.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the self-detecting error module determines the error status as no error in response to the outcome value being the expected value in the configuration memory.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the self-detecting error module determines the error status as an error in response to the outcome value being an unexpected value in the configuration memory.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the self-detecting error module determines an end to the configuration refresh operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the self-detecting error module is configured to write the key value periodically in response to the timer-based event.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. A system for self-detecting errors in a radiative environment, the system comprising:
<div class="claim-text">a memory device adapted for storing a copy of a user-defined function for controlling the system;</div>
<div class="claim-text">an FPGA core configured to interface with an EEPROM</div>
<div class="claim-text">and being programmable with the user-defined function;</div>
<div class="claim-text">a controller configured to initiate a configuration refresh operation which loads the user-defined function into a configuration memory, the controller having a self-detecting error module adapted to self-detect the errors without additional circuitry; and</div>
<div class="claim-text">a signature memory configured to store a key value provided from the self-detecting error module, wherein the key value is a predefined string of bits different than the user-defined function, and wherein the self-detecting error module is configured to read the signature memory in response to an end of the configuration refresh operation;</div>
<div class="claim-text">wherein the configuration refresh operation reloads the user-defined function from the EEPROM device into the FPGA core;</div>
<div class="claim-text">wherein the self-detecting error module writes the key value in the signature memory flushed during the configuration refresh operation, and</div>
<div class="claim-text">wherein the self-detecting error module is configured to determine an error status by comparing an outcome value stored in the signature memory to an expected value after the configuration refresh operation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the self-detecting error module determines the error status as no error in response to the outcome value being equal to the expected value in the signature memory.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. The system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the self-detecting error module determines the error status as an error in response to the outcome value being an unexpected value.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
    <div class="claim-text">19. The system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the self-detecting error module determines an end to the configuration refresh operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
    <div class="claim-text">20. The system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the self-detecting error module is configured to write the key value periodically in response to a periodic timer. </div>
  </div>
</div> </div>
  </div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">US11/531,703</span>
        <span itemprop="priorityDate">2006-02-01</span>
        <span itemprop="filingDate">2006-09-14</span>
        <span itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </span>
        <span itemprop="ifiStatus">Active</span>
        <span itemprop="ifiExpiration">2027-10-07</span>
        <a href="/patent/US7590904B2/en">
            <span itemprop="representativePublication">US7590904B2</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US77481006P</span>
                   <span itemprop="isUsProvisional">true</span>
                   
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-02-01</td>
                <td itemprop="title"></td>
              </tr><tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/531,703</span>
                   
                   <a href="/patent/US7590904B2/en">
                        <span itemprop="representativePublication">US7590904B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-14</td>
                <td itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </td>
              </tr>
           </tbody>
       </table>

    <h2>Applications Claiming Priority (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="appsClaimingPriority" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/531,703</span>
                   <a href="/patent/US7590904B2/en">
                        <span itemprop="representativePublication">US7590904B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-14</td>
                <td itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    <h2>Publications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US20070198892A1</span>
                   
                   <a href="/patent/US20070198892A1/en">US20070198892A1
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2007-08-23</td>
              </tr><tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US7590904B2</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/US7590904B2/en">US7590904B2
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2009-09-15</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=38429808</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">US11/531,703</span>
                    <span itemprop="ifiStatus">Active</span>
                    <span itemprop="ifiExpiration">2027-10-07</span>
                    <a href="/patent/US7590904B2/en">
                        <span itemprop="representativePublication">US7590904B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-14</td>
                <td itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (1)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/US7590904B2/en">
                <span itemprop="representativePublication">US7590904B2</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    <h2>Cited By (4)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20090292978A1/en">
              <span itemprop="publicationNumber">US20090292978A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2008-05-26</td>
          <td itemprop="publicationDate">2009-11-26</td>
          <td><span itemprop="assigneeOriginal">Fujitsu Limited</span></td>
          <td itemprop="title">Configuration device for configuring FPGA 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20150161323A1/en">
              <span itemprop="publicationNumber">US20150161323A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2013-12-06</td>
          <td itemprop="publicationDate">2015-06-11</td>
          <td><span itemprop="assigneeOriginal">Robert Bosch Gmbh</span></td>
          <td itemprop="title">Method for checking a hardware-configurable logic circuit for faults 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9104639B2/en">
              <span itemprop="publicationNumber">US9104639B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2012-05-01</td>
          <td itemprop="publicationDate">2015-08-11</td>
          <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
          <td itemprop="title">Distributed mesh-based memory and computing architecture 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9612900B2/en">
              <span itemprop="publicationNumber">US9612900B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2013-03-15</td>
          <td itemprop="publicationDate">2017-04-04</td>
          <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
          <td itemprop="title">Centralized configuration control of reconfigurable computing devices 
       </td>
        </tr>
      </tbody>
    </table>

    <h2>Families Citing this family (6)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7616508B1/en">
              <span itemprop="publicationNumber">US7616508B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-08-10</td>
          <td itemprop="publicationDate">2009-11-10</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Flash-based FPGA with secure reprogramming 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8433950B2/en">
              <span itemprop="publicationNumber">US8433950B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2009-03-17</td>
          <td itemprop="publicationDate">2013-04-30</td>
          <td><span itemprop="assigneeOriginal">International Business Machines Corporation</span></td>
          <td itemprop="title">System to determine fault tolerance in an integrated circuit and associated methods 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8413018B2/en">
              <span itemprop="publicationNumber">US8413018B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2009-08-17</td>
          <td itemprop="publicationDate">2013-04-02</td>
          <td><span itemprop="assigneeOriginal">Brocade Communications Systems, Inc.</span></td>
          <td itemprop="title">Separate memories and address busses to store data and signature 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20110041030A1/en">
              <span itemprop="publicationNumber">US20110041030A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2009-08-17</td>
          <td itemprop="publicationDate">2011-02-17</td>
          <td><span itemprop="assigneeOriginal">Kung-Ling Ko</span></td>
          <td itemprop="title">Storage of data and signature formed from data and address in a memory 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8513972B2/en">
              <span itemprop="publicationNumber">US8513972B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2012-01-18</td>
          <td itemprop="publicationDate">2013-08-20</td>
          <td><span itemprop="assigneeOriginal">International Business Machines Corporation</span></td>
          <td itemprop="title">Soft error resilient FPGA 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8922242B1/en">
              <span itemprop="publicationNumber">US8922242B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2014-02-20</td>
          <td itemprop="publicationDate">2014-12-30</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Single event upset mitigation 
       </td>
        </tr>
      </tbody>
    </table>

    <h2>Citations (6)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6237124B1/en">
              <span itemprop="publicationNumber">US6237124B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-16</td>
          <td itemprop="publicationDate">2001-05-22</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20040078103A1/en">
              <span itemprop="publicationNumber">US20040078103A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-01-11</td>
          <td itemprop="publicationDate">2004-04-22</td>
          <td><span itemprop="assigneeOriginal">Marshall Joseph R.</span></td>
          <td itemprop="title">Reconfigurable digital processing system for space 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060020774A1/en">
              <span itemprop="publicationNumber">US20060020774A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-07-23</td>
          <td itemprop="publicationDate">2006-01-26</td>
          <td><span itemprop="assigneeOriginal">Honeywill International Inc.</span></td>
          <td itemprop="title">Reconfigurable computing architecture for space applications 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070176627A1/en">
              <span itemprop="publicationNumber">US20070176627A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-02-01</td>
          <td itemprop="publicationDate">2007-08-02</td>
          <td><span itemprop="assigneeOriginal">United States Of America As Represented By The Administrator Of The National Aeronautics</span></td>
          <td itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7263631B2/en">
              <span itemprop="publicationNumber">US7263631B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-08-13</td>
          <td itemprop="publicationDate">2007-08-28</td>
          <td><span itemprop="assigneeOriginal">Seakr Engineering, Incorporated</span></td>
          <td itemprop="title">Soft error detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7310759B1/en">
              <span itemprop="publicationNumber">US7310759B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-02-14</td>
          <td itemprop="publicationDate">2007-12-18</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays 
       </td>
        </tr>
      </tbody>
    </table>

    

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2006</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2006-09-14</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US11/531,703</span>
            <a href="/patent/US7590904B2/en"><span itemprop="documentId">patent/US7590904B2/en</span></a>
            <span itemprop="legalStatusCat">active</span>
            <span itemprop="legalStatus">Active</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  <section>
    <h2>Patent Citations (7)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6237124B1/en">
              <span itemprop="publicationNumber">US6237124B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-16</td>
          <td itemprop="publicationDate">2001-05-22</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6560743B2/en">
              <span itemprop="publicationNumber">US6560743B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-16</td>
          <td itemprop="publicationDate">2003-05-06</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Cyclic redundancy checking of a field programmable gate array having a SRAM memory architecture 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7310759B1/en">
              <span itemprop="publicationNumber">US7310759B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-02-14</td>
          <td itemprop="publicationDate">2007-12-18</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20040078103A1/en">
              <span itemprop="publicationNumber">US20040078103A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-01-11</td>
          <td itemprop="publicationDate">2004-04-22</td>
          <td><span itemprop="assigneeOriginal">Marshall Joseph R.</span></td>
          <td itemprop="title">Reconfigurable digital processing system for space 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060020774A1/en">
              <span itemprop="publicationNumber">US20060020774A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-07-23</td>
          <td itemprop="publicationDate">2006-01-26</td>
          <td><span itemprop="assigneeOriginal">Honeywill International Inc.</span></td>
          <td itemprop="title">Reconfigurable computing architecture for space applications 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7263631B2/en">
              <span itemprop="publicationNumber">US7263631B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-08-13</td>
          <td itemprop="publicationDate">2007-08-28</td>
          <td><span itemprop="assigneeOriginal">Seakr Engineering, Incorporated</span></td>
          <td itemprop="title">Soft error detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070176627A1/en">
              <span itemprop="publicationNumber">US20070176627A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-02-01</td>
          <td itemprop="publicationDate">2007-08-02</td>
          <td><span itemprop="assigneeOriginal">United States Of America As Represented By The Administrator Of The National Aeronautics</span></td>
          <td itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  

  <h2>Cited By (5)</h2>
  <table>
    <caption>* Cited by examiner, † Cited by third party</caption>
    <thead>
      <tr>
        <th>Publication number</th>
        <th>Priority date</th>
        <th>Publication date</th>
        <th>Assignee</th>
        <th>Title</th>
      </tr>
    </thead>
    <tbody>
      <tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US20090292978A1/en">
            <span itemprop="publicationNumber">US20090292978A1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2008-05-26</td>
        <td itemprop="publicationDate">2009-11-26</td>
        <td><span itemprop="assigneeOriginal">Fujitsu Limited</span></td>
        <td itemprop="title">Configuration device for configuring FPGA 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9104639B2/en">
            <span itemprop="publicationNumber">US9104639B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          
          
        </td>
        <td itemprop="priorityDate">2012-05-01</td>
        <td itemprop="publicationDate">2015-08-11</td>
        <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
        <td itemprop="title">Distributed mesh-based memory and computing architecture 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9612900B2/en">
            <span itemprop="publicationNumber">US9612900B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          
          
        </td>
        <td itemprop="priorityDate">2013-03-15</td>
        <td itemprop="publicationDate">2017-04-04</td>
        <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
        <td itemprop="title">Centralized configuration control of reconfigurable computing devices 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US20150161323A1/en">
            <span itemprop="publicationNumber">US20150161323A1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2013-12-06</td>
        <td itemprop="publicationDate">2015-06-11</td>
        <td><span itemprop="assigneeOriginal">Robert Bosch Gmbh</span></td>
        <td itemprop="title">Method for checking a hardware-configurable logic circuit for faults 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9639653B2/en">
            <span itemprop="publicationNumber">US9639653B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2013-12-06</td>
        <td itemprop="publicationDate">2017-05-02</td>
        <td><span itemprop="assigneeOriginal">Robert Bosch Gmbh</span></td>
        <td itemprop="title">Method for checking a hardware-configurable logic circuit for faults 
       </td>
      </tr>
    </tbody>
  </table>

  <section>
    <h2>Also Published As</h2>
    <table>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Publication date</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070198892A1/en">
              <span itemprop="publicationNumber">US20070198892A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2007-08-23</td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="2867744987583233539">
              <a href="/scholar/2867744987583233539"><span itemprop="scholarAuthors">Abraham et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="1986">1986</time>
            
          </td>
          <td itemprop="title">Fault and error models for VLSI</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7328377B1/en">
                <span itemprop="publicationNumber">US7328377B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-02-05">2008-02-05</time>
            
            
          </td>
          <td itemprop="title">Error correction for programmable logic integrated circuits 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8766662B1/en">
                <span itemprop="publicationNumber">US8766662B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-07-01">2014-07-01</time>
            
            
          </td>
          <td itemprop="title">Integrity checking of configuration data of programmable device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6237124B1/en">
                <span itemprop="publicationNumber">US6237124B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2001-05-22">2001-05-22</time>
            
            
          </td>
          <td itemprop="title">Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0452649B1/en">
                <span itemprop="publicationNumber">EP0452649B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1996-06-19">1996-06-19</time>
            
            
          </td>
          <td itemprop="title">Interlocked on-chip ecc system 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20070162824A1/en">
                <span itemprop="publicationNumber">US20070162824A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-07-12">2007-07-12</time>
            
            
          </td>
          <td itemprop="title">Error detection and correction scheme for a memory device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7275200B2/en">
                <span itemprop="publicationNumber">US7275200B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-09-25">2007-09-25</time>
            
            
          </td>
          <td itemprop="title">Transparent error correcting memory that supports partial-word write 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6957378B2/en">
                <span itemprop="publicationNumber">US6957378B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-10-18">2005-10-18</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory device 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6216251B1/en">
                <span itemprop="publicationNumber">US6216251B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2001-04-10">2001-04-10</time>
            
            
          </td>
          <td itemprop="title">On-chip error detection and correction system for an embedded non-volatile memory array and method of operation 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7620883B1/en">
                <span itemprop="publicationNumber">US7620883B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-11-17">2009-11-17</time>
            
            
          </td>
          <td itemprop="title">Techniques for mitigating, detecting, and correcting single event upset effects 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR920005297B1/en">
                <span itemprop="publicationNumber">KR920005297B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1992-06-29">1992-06-29</time>
            
            
          </td>
          <td itemprop="title">Fault tolerant computer memory system 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7433246B2/en">
                <span itemprop="publicationNumber">US7433246B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-10-07">2008-10-07</time>
            
            
          </td>
          <td itemprop="title">Flash memory device capable of storing multi-bit data and single-big data 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1449082B1/en">
                <span itemprop="publicationNumber">EP1449082B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-04-12">2006-04-12</time>
            
            
          </td>
          <td itemprop="title">Error correcting memory and method of operating same 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/TWI435586B/en">
                <span itemprop="publicationNumber">TWI435586B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-04-21">2014-04-21</time>
            
            
          </td>
          <td itemprop="title">Secure random number generator 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1584138B1/en">
                <span itemprop="publicationNumber">EP1584138B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-10-07">2009-10-07</time>
            
            
          </td>
          <td itemprop="title">Apparatus and method of error detection and correction in a radiation-hardened static random access memory field-programmable gate array 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5872790A/en">
                <span itemprop="publicationNumber">US5872790A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-02-16">1999-02-16</time>
            
            
          </td>
          <td itemprop="title">ECC memory multi-bit error generator 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6785837B1/en">
                <span itemprop="publicationNumber">US6785837B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-08-31">2004-08-31</time>
            
            
          </td>
          <td itemprop="title">Fault tolerant memory system utilizing memory arrays with hard error detection 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN101063948B/en">
                <span itemprop="publicationNumber">CN101063948B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2011-10-05">2011-10-05</time>
            
            
          </td>
          <td itemprop="title">Soft error location and sensitivity detection for programmable devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP2005044456A/en">
                <span itemprop="publicationNumber">JP2005044456A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-02-17">2005-02-17</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory device 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0195445B1/en">
                <span itemprop="publicationNumber">EP0195445B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1993-10-06">1993-10-06</time>
            
            
          </td>
          <td itemprop="title">Semiconductor memory device with an error correction function 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR100954730B1/en">
                <span itemprop="publicationNumber">KR100954730B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-04-23">2010-04-23</time>
            
            
          </td>
          <td itemprop="title">Selective activation of error mitigation based on bit level error count 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/USRE38956E1/en">
                <span itemprop="publicationNumber">USRE38956E1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-01-31">2006-01-31</time>
            
            
          </td>
          <td itemprop="title">Data compression circuit and method for testing memory devices 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0186719B1/en">
                <span itemprop="publicationNumber">EP0186719B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1990-06-13">1990-06-13</time>
            
            
          </td>
          <td itemprop="title">Device for correcting errors in memories 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US8397130B2/en">
                <span itemprop="publicationNumber">US8397130B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2013-03-12">2013-03-12</time>
            
            
          </td>
          <td itemprop="title">Circuits and methods for detection of soft errors in cache memories 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="8570553503218526045">
              <a href="/scholar/8570553503218526045"><span itemprop="scholarAuthors">Seifert et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2001">2001</time>
            
          </td>
          <td itemprop="title">Frequency dependence of soft error rates for sub-micron CMOS technologies</td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2006-09-14">2006-09-14</time></td>
          <td itemprop="code">AS</td>
          <td itemprop="title">Assignment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">UNITED STATES OF AMERICA AS REPRESENTED BY THE ADM</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NG, TAK-KWONG;HERATH, JEFFREY A.;REEL/FRAME:018245/0657</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20060912</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2009-08-26">2009-08-26</time></td>
          <td itemprop="code">STCF</td>
          <td itemprop="title">Information on status: patent grant</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">PATENTED CASE</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-02-21">2013-02-21</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">4</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2017-03-08">2017-03-08</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">8</span>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
