INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
