// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/20/2017 22:07:04"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bbtronenhancedCPU (
	clock,
	switches,
	wire_out1,
	wire_out2,
	wire_out3,
	wire_negative,
	wire_out_pcsrc,
	wire_data1,
	wire_RAMOutput);
input 	clock;
input 	[15:0] switches;
output 	[6:0] wire_out1;
output 	[6:0] wire_out2;
output 	[6:0] wire_out3;
output 	wire_negative;
output 	[31:0] wire_out_pcsrc;
output 	[31:0] wire_data1;
output 	[31:0] wire_RAMOutput;

// Design Ports Information
// switches[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[10]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[11]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[14]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[15]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[4]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[5]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out1[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[0]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[2]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out2[6]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out3[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_negative	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[2]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[8]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[9]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[10]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[11]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[12]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[13]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[14]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[15]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[16]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[17]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[18]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[19]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[20]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[21]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[22]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[23]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[24]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[25]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[26]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[27]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[28]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[30]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_out_pcsrc[31]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[2]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[7]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[8]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[10]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[12]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[13]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[16]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[17]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[18]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[19]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[20]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[21]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[22]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[23]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[24]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[26]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[27]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[28]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[29]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[30]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_data1[31]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[4]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[6]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[8]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[11]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[12]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[16]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[17]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[18]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[19]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[20]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[21]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[22]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[23]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[25]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[26]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[27]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[28]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[29]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wire_RAMOutput[31]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \switches[8]~input_o ;
wire \switches[9]~input_o ;
wire \switches[10]~input_o ;
wire \switches[11]~input_o ;
wire \switches[12]~input_o ;
wire \switches[13]~input_o ;
wire \switches[14]~input_o ;
wire \switches[15]~input_o ;
wire \wire_out1[0]~output_o ;
wire \wire_out1[1]~output_o ;
wire \wire_out1[2]~output_o ;
wire \wire_out1[3]~output_o ;
wire \wire_out1[4]~output_o ;
wire \wire_out1[5]~output_o ;
wire \wire_out1[6]~output_o ;
wire \wire_out2[0]~output_o ;
wire \wire_out2[1]~output_o ;
wire \wire_out2[2]~output_o ;
wire \wire_out2[3]~output_o ;
wire \wire_out2[4]~output_o ;
wire \wire_out2[5]~output_o ;
wire \wire_out2[6]~output_o ;
wire \wire_out3[0]~output_o ;
wire \wire_out3[1]~output_o ;
wire \wire_out3[2]~output_o ;
wire \wire_out3[3]~output_o ;
wire \wire_out3[4]~output_o ;
wire \wire_out3[5]~output_o ;
wire \wire_out3[6]~output_o ;
wire \wire_negative~output_o ;
wire \wire_out_pcsrc[0]~output_o ;
wire \wire_out_pcsrc[1]~output_o ;
wire \wire_out_pcsrc[2]~output_o ;
wire \wire_out_pcsrc[3]~output_o ;
wire \wire_out_pcsrc[4]~output_o ;
wire \wire_out_pcsrc[5]~output_o ;
wire \wire_out_pcsrc[6]~output_o ;
wire \wire_out_pcsrc[7]~output_o ;
wire \wire_out_pcsrc[8]~output_o ;
wire \wire_out_pcsrc[9]~output_o ;
wire \wire_out_pcsrc[10]~output_o ;
wire \wire_out_pcsrc[11]~output_o ;
wire \wire_out_pcsrc[12]~output_o ;
wire \wire_out_pcsrc[13]~output_o ;
wire \wire_out_pcsrc[14]~output_o ;
wire \wire_out_pcsrc[15]~output_o ;
wire \wire_out_pcsrc[16]~output_o ;
wire \wire_out_pcsrc[17]~output_o ;
wire \wire_out_pcsrc[18]~output_o ;
wire \wire_out_pcsrc[19]~output_o ;
wire \wire_out_pcsrc[20]~output_o ;
wire \wire_out_pcsrc[21]~output_o ;
wire \wire_out_pcsrc[22]~output_o ;
wire \wire_out_pcsrc[23]~output_o ;
wire \wire_out_pcsrc[24]~output_o ;
wire \wire_out_pcsrc[25]~output_o ;
wire \wire_out_pcsrc[26]~output_o ;
wire \wire_out_pcsrc[27]~output_o ;
wire \wire_out_pcsrc[28]~output_o ;
wire \wire_out_pcsrc[29]~output_o ;
wire \wire_out_pcsrc[30]~output_o ;
wire \wire_out_pcsrc[31]~output_o ;
wire \wire_data1[0]~output_o ;
wire \wire_data1[1]~output_o ;
wire \wire_data1[2]~output_o ;
wire \wire_data1[3]~output_o ;
wire \wire_data1[4]~output_o ;
wire \wire_data1[5]~output_o ;
wire \wire_data1[6]~output_o ;
wire \wire_data1[7]~output_o ;
wire \wire_data1[8]~output_o ;
wire \wire_data1[9]~output_o ;
wire \wire_data1[10]~output_o ;
wire \wire_data1[11]~output_o ;
wire \wire_data1[12]~output_o ;
wire \wire_data1[13]~output_o ;
wire \wire_data1[14]~output_o ;
wire \wire_data1[15]~output_o ;
wire \wire_data1[16]~output_o ;
wire \wire_data1[17]~output_o ;
wire \wire_data1[18]~output_o ;
wire \wire_data1[19]~output_o ;
wire \wire_data1[20]~output_o ;
wire \wire_data1[21]~output_o ;
wire \wire_data1[22]~output_o ;
wire \wire_data1[23]~output_o ;
wire \wire_data1[24]~output_o ;
wire \wire_data1[25]~output_o ;
wire \wire_data1[26]~output_o ;
wire \wire_data1[27]~output_o ;
wire \wire_data1[28]~output_o ;
wire \wire_data1[29]~output_o ;
wire \wire_data1[30]~output_o ;
wire \wire_data1[31]~output_o ;
wire \wire_RAMOutput[0]~output_o ;
wire \wire_RAMOutput[1]~output_o ;
wire \wire_RAMOutput[2]~output_o ;
wire \wire_RAMOutput[3]~output_o ;
wire \wire_RAMOutput[4]~output_o ;
wire \wire_RAMOutput[5]~output_o ;
wire \wire_RAMOutput[6]~output_o ;
wire \wire_RAMOutput[7]~output_o ;
wire \wire_RAMOutput[8]~output_o ;
wire \wire_RAMOutput[9]~output_o ;
wire \wire_RAMOutput[10]~output_o ;
wire \wire_RAMOutput[11]~output_o ;
wire \wire_RAMOutput[12]~output_o ;
wire \wire_RAMOutput[13]~output_o ;
wire \wire_RAMOutput[14]~output_o ;
wire \wire_RAMOutput[15]~output_o ;
wire \wire_RAMOutput[16]~output_o ;
wire \wire_RAMOutput[17]~output_o ;
wire \wire_RAMOutput[18]~output_o ;
wire \wire_RAMOutput[19]~output_o ;
wire \wire_RAMOutput[20]~output_o ;
wire \wire_RAMOutput[21]~output_o ;
wire \wire_RAMOutput[22]~output_o ;
wire \wire_RAMOutput[23]~output_o ;
wire \wire_RAMOutput[24]~output_o ;
wire \wire_RAMOutput[25]~output_o ;
wire \wire_RAMOutput[26]~output_o ;
wire \wire_RAMOutput[27]~output_o ;
wire \wire_RAMOutput[28]~output_o ;
wire \wire_RAMOutput[29]~output_o ;
wire \wire_RAMOutput[30]~output_o ;
wire \wire_RAMOutput[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \inst_muxPCScr|Add0~0_combout ;
wire \inst_muxPCScr|Add0~1 ;
wire \inst_muxPCScr|Add0~2_combout ;
wire \inst_muxPCScr|Add0~3 ;
wire \inst_muxPCScr|Add0~4_combout ;
wire \inst_muxPCScr|Add0~5 ;
wire \inst_muxPCScr|Add0~6_combout ;
wire \inst_programCounter|outAddy[3]~feeder_combout ;
wire \inst_muxPCScr|Add0~7 ;
wire \inst_muxPCScr|Add0~8_combout ;
wire \inst_programCounter|outAddy[4]~feeder_combout ;
wire \inst_muxPCScr|Add0~9 ;
wire \inst_muxPCScr|Add0~10_combout ;
wire \inst_muxPCScr|Add0~11 ;
wire \inst_muxPCScr|Add0~12_combout ;
wire \inst_muxPCScr|Add0~13 ;
wire \inst_muxPCScr|Add0~14_combout ;
wire \inst_muxPCScr|Add0~15 ;
wire \inst_muxPCScr|Add0~16_combout ;
wire \inst_programCounter|outAddy[8]~feeder_combout ;
wire \inst_muxPCScr|Add0~17 ;
wire \inst_muxPCScr|Add0~18_combout ;
wire \inst_programCounter|outAddy[9]~feeder_combout ;
wire \inst_instructionMemory|Mux11~0_combout ;
wire \inst_instructionMemory|Mux11~1_combout ;
wire \inst_instructionMemory|Mux4~0_combout ;
wire \switches[7]~input_o ;
wire \inst_instructionMemory|Mux11~2_combout ;
wire \inst_ALU|Mux24~0_combout ;
wire \switches[4]~input_o ;
wire \inst_muxALUScr|out[4]~2_combout ;
wire \switches[3]~input_o ;
wire \inst_muxALUScr|out[3]~3_combout ;
wire \switches[2]~input_o ;
wire \inst_muxALUScr|out[2]~4_combout ;
wire \switches[1]~input_o ;
wire \inst_muxALUScr|out[1]~5_combout ;
wire \switches[0]~input_o ;
wire \inst_muxALUScr|out[0]~6_combout ;
wire \inst_outModule|comb_3|Add0~1 ;
wire \inst_outModule|comb_3|Add0~3 ;
wire \inst_outModule|comb_3|Add0~5 ;
wire \inst_outModule|comb_3|Add0~7 ;
wire \inst_outModule|comb_3|Add0~8_combout ;
wire \inst_outModule|comb_3|in2[4]~2_combout ;
wire \switches[5]~input_o ;
wire \inst_muxALUScr|out[5]~1_combout ;
wire \inst_outModule|comb_3|Add0~9 ;
wire \inst_outModule|comb_3|Add0~10_combout ;
wire \inst_outModule|comb_3|in2[5]~0_combout ;
wire \switches[6]~input_o ;
wire \inst_muxALUScr|out[6]~0_combout ;
wire \inst_outModule|comb_3|Add0~11 ;
wire \inst_outModule|comb_3|Add0~13 ;
wire \inst_outModule|comb_3|Add0~14_combout ;
wire \inst_outModule|comb_3|LessThan0~2_combout ;
wire \inst_outModule|comb_3|Add0~12_combout ;
wire \inst_outModule|comb_3|in2[6]~1_combout ;
wire \inst_outModule|comb_3|centena[1]~1_combout ;
wire \inst_outModule|comb_3|Add0~6_combout ;
wire \inst_outModule|comb_3|in2[3]~3_combout ;
wire \inst_outModule|comb_3|unidade~2_combout ;
wire \inst_outModule|comb_3|unidade~1_combout ;
wire \inst_outModule|comb_3|unidade~0_combout ;
wire \inst_outModule|comb_3|unidade~3_combout ;
wire \inst_outModule|comb_3|centena[1]~0_combout ;
wire \inst_outModule|comb_3|centena[1]~2_combout ;
wire \inst_outModule|comb_3|unidade~4_combout ;
wire \inst_outModule|comb_3|Add3~0_combout ;
wire \inst_outModule|comb_3|Add0~4_combout ;
wire \inst_outModule|comb_3|in2[2]~4_combout ;
wire \inst_outModule|comb_3|Add5~0_combout ;
wire \inst_outModule|comb_3|unidade~5_combout ;
wire \inst_outModule|d1|Decoder0~0_combout ;
wire \inst_outModule|comb_3|centena[0]~3_combout ;
wire \inst_outModule|d1|Decoder0~1_combout ;
wire \inst_outModule|d1|Decoder0~2_combout ;
wire \inst_outModule|comb_3|dezena[3]~3_combout ;
wire \inst_outModule|comb_3|dezena[1]~1_combout ;
wire \inst_outModule|comb_3|dezena[2]~2_combout ;
wire \inst_outModule|comb_3|unidade~6_combout ;
wire \inst_outModule|comb_3|unidade~7_combout ;
wire \inst_outModule|comb_3|unidade~8_combout ;
wire \inst_outModule|comb_3|Add0~2_combout ;
wire \inst_outModule|comb_3|in2[1]~5_combout ;
wire \inst_outModule|comb_3|unidade~11_combout ;
wire \inst_outModule|comb_3|unidade~9_combout ;
wire \inst_outModule|comb_3|unidade~10_combout ;
wire \inst_outModule|comb_3|dezena[0]~0_combout ;
wire \inst_outModule|d2|WideOr6~0_combout ;
wire \inst_outModule|d2|WideOr5~0_combout ;
wire \inst_outModule|d2|WideOr4~0_combout ;
wire \inst_outModule|d2|WideOr3~0_combout ;
wire \inst_outModule|d2|WideOr2~0_combout ;
wire \inst_outModule|d2|WideOr1~0_combout ;
wire \inst_outModule|d2|WideOr0~0_combout ;
wire \inst_outModule|comb_3|unidade[3]~15_combout ;
wire \inst_outModule|comb_3|unidade[2]~14_combout ;
wire \inst_outModule|comb_3|unidade[1]~13_combout ;
wire \inst_outModule|comb_3|Add0~0_combout ;
wire \inst_outModule|comb_3|unidade[0]~12_combout ;
wire \inst_outModule|d3|WideOr6~0_combout ;
wire \inst_outModule|d3|WideOr5~0_combout ;
wire \inst_outModule|d3|WideOr4~0_combout ;
wire \inst_outModule|d3|WideOr3~0_combout ;
wire \inst_outModule|d3|WideOr2~0_combout ;
wire \inst_outModule|d3|WideOr1~0_combout ;
wire \inst_outModule|d3|WideOr0~0_combout ;
wire \inst_muxPCScr|Add0~19 ;
wire \inst_muxPCScr|Add0~20_combout ;
wire \inst_muxPCScr|Add0~21 ;
wire \inst_muxPCScr|Add0~22_combout ;
wire \inst_muxPCScr|Add0~23 ;
wire \inst_muxPCScr|Add0~24_combout ;
wire \inst_muxPCScr|Add0~25 ;
wire \inst_muxPCScr|Add0~26_combout ;
wire \inst_muxPCScr|Add0~27 ;
wire \inst_muxPCScr|Add0~28_combout ;
wire \inst_muxPCScr|Add0~29 ;
wire \inst_muxPCScr|Add0~30_combout ;
wire \inst_muxPCScr|Add0~31 ;
wire \inst_muxPCScr|Add0~32_combout ;
wire \inst_instructionMemory|Mux11~3_combout ;
wire [15:0] \inst_programCounter|outAddy ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \wire_out1[0]~output (
	.i(!\inst_outModule|comb_3|centena[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[0]~output .bus_hold = "false";
defparam \wire_out1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \wire_out1[1]~output (
	.i(\inst_outModule|d1|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[1]~output .bus_hold = "false";
defparam \wire_out1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \wire_out1[2]~output (
	.i(!\inst_outModule|comb_3|centena[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[2]~output .bus_hold = "false";
defparam \wire_out1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \wire_out1[3]~output (
	.i(!\inst_outModule|d1|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[3]~output .bus_hold = "false";
defparam \wire_out1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \wire_out1[4]~output (
	.i(\inst_outModule|d1|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[4]~output .bus_hold = "false";
defparam \wire_out1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \wire_out1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[5]~output .bus_hold = "false";
defparam \wire_out1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \wire_out1[6]~output (
	.i(!\inst_outModule|d1|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out1[6]~output .bus_hold = "false";
defparam \wire_out1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \wire_out2[0]~output (
	.i(\inst_outModule|d2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[0]~output .bus_hold = "false";
defparam \wire_out2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \wire_out2[1]~output (
	.i(!\inst_outModule|d2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[1]~output .bus_hold = "false";
defparam \wire_out2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \wire_out2[2]~output (
	.i(\inst_outModule|d2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[2]~output .bus_hold = "false";
defparam \wire_out2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \wire_out2[3]~output (
	.i(\inst_outModule|d2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[3]~output .bus_hold = "false";
defparam \wire_out2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \wire_out2[4]~output (
	.i(!\inst_outModule|d2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[4]~output .bus_hold = "false";
defparam \wire_out2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \wire_out2[5]~output (
	.i(\inst_outModule|d2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[5]~output .bus_hold = "false";
defparam \wire_out2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \wire_out2[6]~output (
	.i(\inst_outModule|d2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out2[6]~output .bus_hold = "false";
defparam \wire_out2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \wire_out3[0]~output (
	.i(\inst_outModule|d3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[0]~output .bus_hold = "false";
defparam \wire_out3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \wire_out3[1]~output (
	.i(!\inst_outModule|d3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[1]~output .bus_hold = "false";
defparam \wire_out3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \wire_out3[2]~output (
	.i(\inst_outModule|d3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[2]~output .bus_hold = "false";
defparam \wire_out3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \wire_out3[3]~output (
	.i(\inst_outModule|d3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[3]~output .bus_hold = "false";
defparam \wire_out3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \wire_out3[4]~output (
	.i(!\inst_outModule|d3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[4]~output .bus_hold = "false";
defparam \wire_out3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \wire_out3[5]~output (
	.i(\inst_outModule|d3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[5]~output .bus_hold = "false";
defparam \wire_out3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \wire_out3[6]~output (
	.i(\inst_outModule|d3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out3[6]~output .bus_hold = "false";
defparam \wire_out3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \wire_negative~output (
	.i(\inst_ALU|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_negative~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_negative~output .bus_hold = "false";
defparam \wire_negative~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \wire_out_pcsrc[0]~output (
	.i(\inst_muxPCScr|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[0]~output .bus_hold = "false";
defparam \wire_out_pcsrc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \wire_out_pcsrc[1]~output (
	.i(\inst_muxPCScr|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[1]~output .bus_hold = "false";
defparam \wire_out_pcsrc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \wire_out_pcsrc[2]~output (
	.i(\inst_muxPCScr|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[2]~output .bus_hold = "false";
defparam \wire_out_pcsrc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \wire_out_pcsrc[3]~output (
	.i(\inst_muxPCScr|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[3]~output .bus_hold = "false";
defparam \wire_out_pcsrc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \wire_out_pcsrc[4]~output (
	.i(\inst_muxPCScr|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[4]~output .bus_hold = "false";
defparam \wire_out_pcsrc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \wire_out_pcsrc[5]~output (
	.i(\inst_muxPCScr|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[5]~output .bus_hold = "false";
defparam \wire_out_pcsrc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \wire_out_pcsrc[6]~output (
	.i(\inst_muxPCScr|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[6]~output .bus_hold = "false";
defparam \wire_out_pcsrc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \wire_out_pcsrc[7]~output (
	.i(\inst_muxPCScr|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[7]~output .bus_hold = "false";
defparam \wire_out_pcsrc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \wire_out_pcsrc[8]~output (
	.i(\inst_muxPCScr|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[8]~output .bus_hold = "false";
defparam \wire_out_pcsrc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \wire_out_pcsrc[9]~output (
	.i(\inst_muxPCScr|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[9]~output .bus_hold = "false";
defparam \wire_out_pcsrc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \wire_out_pcsrc[10]~output (
	.i(\inst_muxPCScr|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[10]~output .bus_hold = "false";
defparam \wire_out_pcsrc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \wire_out_pcsrc[11]~output (
	.i(\inst_muxPCScr|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[11]~output .bus_hold = "false";
defparam \wire_out_pcsrc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \wire_out_pcsrc[12]~output (
	.i(\inst_muxPCScr|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[12]~output .bus_hold = "false";
defparam \wire_out_pcsrc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \wire_out_pcsrc[13]~output (
	.i(\inst_muxPCScr|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[13]~output .bus_hold = "false";
defparam \wire_out_pcsrc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \wire_out_pcsrc[14]~output (
	.i(\inst_muxPCScr|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[14]~output .bus_hold = "false";
defparam \wire_out_pcsrc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \wire_out_pcsrc[15]~output (
	.i(\inst_muxPCScr|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[15]~output .bus_hold = "false";
defparam \wire_out_pcsrc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \wire_out_pcsrc[16]~output (
	.i(\inst_muxPCScr|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[16]~output .bus_hold = "false";
defparam \wire_out_pcsrc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \wire_out_pcsrc[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[17]~output .bus_hold = "false";
defparam \wire_out_pcsrc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \wire_out_pcsrc[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[18]~output .bus_hold = "false";
defparam \wire_out_pcsrc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \wire_out_pcsrc[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[19]~output .bus_hold = "false";
defparam \wire_out_pcsrc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \wire_out_pcsrc[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[20]~output .bus_hold = "false";
defparam \wire_out_pcsrc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \wire_out_pcsrc[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[21]~output .bus_hold = "false";
defparam \wire_out_pcsrc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \wire_out_pcsrc[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[22]~output .bus_hold = "false";
defparam \wire_out_pcsrc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \wire_out_pcsrc[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[23]~output .bus_hold = "false";
defparam \wire_out_pcsrc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \wire_out_pcsrc[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[24]~output .bus_hold = "false";
defparam \wire_out_pcsrc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \wire_out_pcsrc[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[25]~output .bus_hold = "false";
defparam \wire_out_pcsrc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \wire_out_pcsrc[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[26]~output .bus_hold = "false";
defparam \wire_out_pcsrc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \wire_out_pcsrc[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[27]~output .bus_hold = "false";
defparam \wire_out_pcsrc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \wire_out_pcsrc[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[28]~output .bus_hold = "false";
defparam \wire_out_pcsrc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \wire_out_pcsrc[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[29]~output .bus_hold = "false";
defparam \wire_out_pcsrc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \wire_out_pcsrc[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[30]~output .bus_hold = "false";
defparam \wire_out_pcsrc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \wire_out_pcsrc[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_out_pcsrc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_out_pcsrc[31]~output .bus_hold = "false";
defparam \wire_out_pcsrc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \wire_data1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[0]~output .bus_hold = "false";
defparam \wire_data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \wire_data1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[1]~output .bus_hold = "false";
defparam \wire_data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \wire_data1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[2]~output .bus_hold = "false";
defparam \wire_data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \wire_data1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[3]~output .bus_hold = "false";
defparam \wire_data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \wire_data1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[4]~output .bus_hold = "false";
defparam \wire_data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \wire_data1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[5]~output .bus_hold = "false";
defparam \wire_data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \wire_data1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[6]~output .bus_hold = "false";
defparam \wire_data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \wire_data1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[7]~output .bus_hold = "false";
defparam \wire_data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \wire_data1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[8]~output .bus_hold = "false";
defparam \wire_data1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \wire_data1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[9]~output .bus_hold = "false";
defparam \wire_data1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \wire_data1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[10]~output .bus_hold = "false";
defparam \wire_data1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \wire_data1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[11]~output .bus_hold = "false";
defparam \wire_data1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \wire_data1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[12]~output .bus_hold = "false";
defparam \wire_data1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \wire_data1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[13]~output .bus_hold = "false";
defparam \wire_data1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \wire_data1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[14]~output .bus_hold = "false";
defparam \wire_data1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \wire_data1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[15]~output .bus_hold = "false";
defparam \wire_data1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneive_io_obuf \wire_data1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[16]~output .bus_hold = "false";
defparam \wire_data1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \wire_data1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[17]~output .bus_hold = "false";
defparam \wire_data1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \wire_data1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[18]~output .bus_hold = "false";
defparam \wire_data1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \wire_data1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[19]~output .bus_hold = "false";
defparam \wire_data1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \wire_data1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[20]~output .bus_hold = "false";
defparam \wire_data1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \wire_data1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[21]~output .bus_hold = "false";
defparam \wire_data1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \wire_data1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[22]~output .bus_hold = "false";
defparam \wire_data1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \wire_data1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[23]~output .bus_hold = "false";
defparam \wire_data1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \wire_data1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[24]~output .bus_hold = "false";
defparam \wire_data1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \wire_data1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[25]~output .bus_hold = "false";
defparam \wire_data1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \wire_data1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[26]~output .bus_hold = "false";
defparam \wire_data1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \wire_data1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[27]~output .bus_hold = "false";
defparam \wire_data1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \wire_data1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[28]~output .bus_hold = "false";
defparam \wire_data1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \wire_data1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[29]~output .bus_hold = "false";
defparam \wire_data1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \wire_data1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[30]~output .bus_hold = "false";
defparam \wire_data1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \wire_data1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_data1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_data1[31]~output .bus_hold = "false";
defparam \wire_data1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[0]~output .bus_hold = "false";
defparam \wire_RAMOutput[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \wire_RAMOutput[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[1]~output .bus_hold = "false";
defparam \wire_RAMOutput[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \wire_RAMOutput[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[2]~output .bus_hold = "false";
defparam \wire_RAMOutput[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \wire_RAMOutput[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[3]~output .bus_hold = "false";
defparam \wire_RAMOutput[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \wire_RAMOutput[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[4]~output .bus_hold = "false";
defparam \wire_RAMOutput[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \wire_RAMOutput[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[5]~output .bus_hold = "false";
defparam \wire_RAMOutput[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \wire_RAMOutput[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[6]~output .bus_hold = "false";
defparam \wire_RAMOutput[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \wire_RAMOutput[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[7]~output .bus_hold = "false";
defparam \wire_RAMOutput[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \wire_RAMOutput[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[8]~output .bus_hold = "false";
defparam \wire_RAMOutput[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \wire_RAMOutput[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[9]~output .bus_hold = "false";
defparam \wire_RAMOutput[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \wire_RAMOutput[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[10]~output .bus_hold = "false";
defparam \wire_RAMOutput[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \wire_RAMOutput[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[11]~output .bus_hold = "false";
defparam \wire_RAMOutput[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \wire_RAMOutput[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[12]~output .bus_hold = "false";
defparam \wire_RAMOutput[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \wire_RAMOutput[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[13]~output .bus_hold = "false";
defparam \wire_RAMOutput[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \wire_RAMOutput[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[14]~output .bus_hold = "false";
defparam \wire_RAMOutput[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \wire_RAMOutput[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[15]~output .bus_hold = "false";
defparam \wire_RAMOutput[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \wire_RAMOutput[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[16]~output .bus_hold = "false";
defparam \wire_RAMOutput[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \wire_RAMOutput[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[17]~output .bus_hold = "false";
defparam \wire_RAMOutput[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \wire_RAMOutput[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[18]~output .bus_hold = "false";
defparam \wire_RAMOutput[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \wire_RAMOutput[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[19]~output .bus_hold = "false";
defparam \wire_RAMOutput[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \wire_RAMOutput[20]~output (
	.i(\inst_instructionMemory|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[20]~output .bus_hold = "false";
defparam \wire_RAMOutput[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \wire_RAMOutput[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[21]~output .bus_hold = "false";
defparam \wire_RAMOutput[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \wire_RAMOutput[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[22]~output .bus_hold = "false";
defparam \wire_RAMOutput[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[23]~output .bus_hold = "false";
defparam \wire_RAMOutput[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \wire_RAMOutput[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[24]~output .bus_hold = "false";
defparam \wire_RAMOutput[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \wire_RAMOutput[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[25]~output .bus_hold = "false";
defparam \wire_RAMOutput[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \wire_RAMOutput[26]~output (
	.i(\inst_instructionMemory|Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[26]~output .bus_hold = "false";
defparam \wire_RAMOutput[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \wire_RAMOutput[27]~output (
	.i(\inst_instructionMemory|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[27]~output .bus_hold = "false";
defparam \wire_RAMOutput[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \wire_RAMOutput[28]~output (
	.i(\inst_instructionMemory|Mux11~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[28]~output .bus_hold = "false";
defparam \wire_RAMOutput[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \wire_RAMOutput[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[29]~output .bus_hold = "false";
defparam \wire_RAMOutput[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \wire_RAMOutput[30]~output (
	.i(\inst_instructionMemory|Mux11~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[30]~output .bus_hold = "false";
defparam \wire_RAMOutput[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \wire_RAMOutput[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wire_RAMOutput[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \wire_RAMOutput[31]~output .bus_hold = "false";
defparam \wire_RAMOutput[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~0 (
// Equation(s):
// \inst_muxPCScr|Add0~0_combout  = \inst_programCounter|outAddy [0] $ (VCC)
// \inst_muxPCScr|Add0~1  = CARRY(\inst_programCounter|outAddy [0])

	.dataa(\inst_programCounter|outAddy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_muxPCScr|Add0~0_combout ),
	.cout(\inst_muxPCScr|Add0~1 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~0 .lut_mask = 16'h55AA;
defparam \inst_muxPCScr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N7
dffeas \inst_programCounter|outAddy[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[0] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneive_lcell_comb \inst_muxPCScr|Add0~2 (
// Equation(s):
// \inst_muxPCScr|Add0~2_combout  = (\inst_programCounter|outAddy [1] & (!\inst_muxPCScr|Add0~1 )) # (!\inst_programCounter|outAddy [1] & ((\inst_muxPCScr|Add0~1 ) # (GND)))
// \inst_muxPCScr|Add0~3  = CARRY((!\inst_muxPCScr|Add0~1 ) # (!\inst_programCounter|outAddy [1]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~1 ),
	.combout(\inst_muxPCScr|Add0~2_combout ),
	.cout(\inst_muxPCScr|Add0~3 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y8_N5
dffeas \inst_programCounter|outAddy[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[1] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneive_lcell_comb \inst_muxPCScr|Add0~4 (
// Equation(s):
// \inst_muxPCScr|Add0~4_combout  = (\inst_programCounter|outAddy [2] & (\inst_muxPCScr|Add0~3  $ (GND))) # (!\inst_programCounter|outAddy [2] & (!\inst_muxPCScr|Add0~3  & VCC))
// \inst_muxPCScr|Add0~5  = CARRY((\inst_programCounter|outAddy [2] & !\inst_muxPCScr|Add0~3 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~3 ),
	.combout(\inst_muxPCScr|Add0~4_combout ),
	.cout(\inst_muxPCScr|Add0~5 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~4 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y8_N3
dffeas \inst_programCounter|outAddy[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[2] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N22
cycloneive_lcell_comb \inst_muxPCScr|Add0~6 (
// Equation(s):
// \inst_muxPCScr|Add0~6_combout  = (\inst_programCounter|outAddy [3] & (!\inst_muxPCScr|Add0~5 )) # (!\inst_programCounter|outAddy [3] & ((\inst_muxPCScr|Add0~5 ) # (GND)))
// \inst_muxPCScr|Add0~7  = CARRY((!\inst_muxPCScr|Add0~5 ) # (!\inst_programCounter|outAddy [3]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~5 ),
	.combout(\inst_muxPCScr|Add0~6_combout ),
	.cout(\inst_muxPCScr|Add0~7 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \inst_programCounter|outAddy[3]~feeder (
// Equation(s):
// \inst_programCounter|outAddy[3]~feeder_combout  = \inst_muxPCScr|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_muxPCScr|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_programCounter|outAddy[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_programCounter|outAddy[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst_programCounter|outAddy[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N1
dffeas \inst_programCounter|outAddy[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_programCounter|outAddy[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[3] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N24
cycloneive_lcell_comb \inst_muxPCScr|Add0~8 (
// Equation(s):
// \inst_muxPCScr|Add0~8_combout  = (\inst_programCounter|outAddy [4] & (\inst_muxPCScr|Add0~7  $ (GND))) # (!\inst_programCounter|outAddy [4] & (!\inst_muxPCScr|Add0~7  & VCC))
// \inst_muxPCScr|Add0~9  = CARRY((\inst_programCounter|outAddy [4] & !\inst_muxPCScr|Add0~7 ))

	.dataa(\inst_programCounter|outAddy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~7 ),
	.combout(\inst_muxPCScr|Add0~8_combout ),
	.cout(\inst_muxPCScr|Add0~9 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~8 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N10
cycloneive_lcell_comb \inst_programCounter|outAddy[4]~feeder (
// Equation(s):
// \inst_programCounter|outAddy[4]~feeder_combout  = \inst_muxPCScr|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_muxPCScr|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_programCounter|outAddy[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_programCounter|outAddy[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_programCounter|outAddy[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \inst_programCounter|outAddy[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_programCounter|outAddy[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[4] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N26
cycloneive_lcell_comb \inst_muxPCScr|Add0~10 (
// Equation(s):
// \inst_muxPCScr|Add0~10_combout  = (\inst_programCounter|outAddy [5] & (!\inst_muxPCScr|Add0~9 )) # (!\inst_programCounter|outAddy [5] & ((\inst_muxPCScr|Add0~9 ) # (GND)))
// \inst_muxPCScr|Add0~11  = CARRY((!\inst_muxPCScr|Add0~9 ) # (!\inst_programCounter|outAddy [5]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~9 ),
	.combout(\inst_muxPCScr|Add0~10_combout ),
	.cout(\inst_muxPCScr|Add0~11 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y8_N9
dffeas \inst_programCounter|outAddy[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_muxPCScr|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[5] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N28
cycloneive_lcell_comb \inst_muxPCScr|Add0~12 (
// Equation(s):
// \inst_muxPCScr|Add0~12_combout  = (\inst_programCounter|outAddy [6] & (\inst_muxPCScr|Add0~11  $ (GND))) # (!\inst_programCounter|outAddy [6] & (!\inst_muxPCScr|Add0~11  & VCC))
// \inst_muxPCScr|Add0~13  = CARRY((\inst_programCounter|outAddy [6] & !\inst_muxPCScr|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~11 ),
	.combout(\inst_muxPCScr|Add0~12_combout ),
	.cout(\inst_muxPCScr|Add0~13 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y8_N29
dffeas \inst_programCounter|outAddy[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[6] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneive_lcell_comb \inst_muxPCScr|Add0~14 (
// Equation(s):
// \inst_muxPCScr|Add0~14_combout  = (\inst_programCounter|outAddy [7] & (!\inst_muxPCScr|Add0~13 )) # (!\inst_programCounter|outAddy [7] & ((\inst_muxPCScr|Add0~13 ) # (GND)))
// \inst_muxPCScr|Add0~15  = CARRY((!\inst_muxPCScr|Add0~13 ) # (!\inst_programCounter|outAddy [7]))

	.dataa(\inst_programCounter|outAddy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~13 ),
	.combout(\inst_muxPCScr|Add0~14_combout ),
	.cout(\inst_muxPCScr|Add0~15 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y8_N31
dffeas \inst_programCounter|outAddy[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[7] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N0
cycloneive_lcell_comb \inst_muxPCScr|Add0~16 (
// Equation(s):
// \inst_muxPCScr|Add0~16_combout  = (\inst_programCounter|outAddy [8] & (\inst_muxPCScr|Add0~15  $ (GND))) # (!\inst_programCounter|outAddy [8] & (!\inst_muxPCScr|Add0~15  & VCC))
// \inst_muxPCScr|Add0~17  = CARRY((\inst_programCounter|outAddy [8] & !\inst_muxPCScr|Add0~15 ))

	.dataa(\inst_programCounter|outAddy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~15 ),
	.combout(\inst_muxPCScr|Add0~16_combout ),
	.cout(\inst_muxPCScr|Add0~17 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~16 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N26
cycloneive_lcell_comb \inst_programCounter|outAddy[8]~feeder (
// Equation(s):
// \inst_programCounter|outAddy[8]~feeder_combout  = \inst_muxPCScr|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_muxPCScr|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_programCounter|outAddy[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_programCounter|outAddy[8]~feeder .lut_mask = 16'hFF00;
defparam \inst_programCounter|outAddy[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N27
dffeas \inst_programCounter|outAddy[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_programCounter|outAddy[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[8] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N2
cycloneive_lcell_comb \inst_muxPCScr|Add0~18 (
// Equation(s):
// \inst_muxPCScr|Add0~18_combout  = (\inst_programCounter|outAddy [9] & (!\inst_muxPCScr|Add0~17 )) # (!\inst_programCounter|outAddy [9] & ((\inst_muxPCScr|Add0~17 ) # (GND)))
// \inst_muxPCScr|Add0~19  = CARRY((!\inst_muxPCScr|Add0~17 ) # (!\inst_programCounter|outAddy [9]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~17 ),
	.combout(\inst_muxPCScr|Add0~18_combout ),
	.cout(\inst_muxPCScr|Add0~19 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N24
cycloneive_lcell_comb \inst_programCounter|outAddy[9]~feeder (
// Equation(s):
// \inst_programCounter|outAddy[9]~feeder_combout  = \inst_muxPCScr|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_muxPCScr|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst_programCounter|outAddy[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_programCounter|outAddy[9]~feeder .lut_mask = 16'hFF00;
defparam \inst_programCounter|outAddy[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N25
dffeas \inst_programCounter|outAddy[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_programCounter|outAddy[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[9] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N4
cycloneive_lcell_comb \inst_instructionMemory|Mux11~0 (
// Equation(s):
// \inst_instructionMemory|Mux11~0_combout  = (!\inst_programCounter|outAddy [4] & (!\inst_programCounter|outAddy [2] & (!\inst_programCounter|outAddy [1] & !\inst_programCounter|outAddy [3])))

	.dataa(\inst_programCounter|outAddy [4]),
	.datab(\inst_programCounter|outAddy [2]),
	.datac(\inst_programCounter|outAddy [1]),
	.datad(\inst_programCounter|outAddy [3]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux11~0 .lut_mask = 16'h0001;
defparam \inst_instructionMemory|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N8
cycloneive_lcell_comb \inst_instructionMemory|Mux11~1 (
// Equation(s):
// \inst_instructionMemory|Mux11~1_combout  = (!\inst_programCounter|outAddy [7] & (!\inst_programCounter|outAddy [6] & (!\inst_programCounter|outAddy [5] & !\inst_programCounter|outAddy [8])))

	.dataa(\inst_programCounter|outAddy [7]),
	.datab(\inst_programCounter|outAddy [6]),
	.datac(\inst_programCounter|outAddy [5]),
	.datad(\inst_programCounter|outAddy [8]),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux11~1 .lut_mask = 16'h0001;
defparam \inst_instructionMemory|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N12
cycloneive_lcell_comb \inst_instructionMemory|Mux4~0 (
// Equation(s):
// \inst_instructionMemory|Mux4~0_combout  = (!\inst_programCounter|outAddy [9] & (\inst_programCounter|outAddy [0] & (\inst_instructionMemory|Mux11~0_combout  & \inst_instructionMemory|Mux11~1_combout )))

	.dataa(\inst_programCounter|outAddy [9]),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux11~0_combout ),
	.datad(\inst_instructionMemory|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux4~0 .lut_mask = 16'h4000;
defparam \inst_instructionMemory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N8
cycloneive_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneive_lcell_comb \inst_instructionMemory|Mux11~2 (
// Equation(s):
// \inst_instructionMemory|Mux11~2_combout  = (!\inst_programCounter|outAddy [9] & (\inst_instructionMemory|Mux11~0_combout  & \inst_instructionMemory|Mux11~1_combout ))

	.dataa(\inst_programCounter|outAddy [9]),
	.datab(\inst_instructionMemory|Mux11~0_combout ),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux11~2 .lut_mask = 16'h4400;
defparam \inst_instructionMemory|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \inst_ALU|Mux24~0 (
// Equation(s):
// \inst_ALU|Mux24~0_combout  = (!\inst_instructionMemory|Mux4~0_combout  & (\switches[7]~input_o  & \inst_instructionMemory|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(\switches[7]~input_o ),
	.datad(\inst_instructionMemory|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALU|Mux24~0 .lut_mask = 16'h3000;
defparam \inst_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \inst_muxALUScr|out[4]~2 (
// Equation(s):
// \inst_muxALUScr|out[4]~2_combout  = (\inst_instructionMemory|Mux11~2_combout  & (!\inst_programCounter|outAddy [0] & \switches[4]~input_o ))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux11~2_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\switches[4]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[4]~2 .lut_mask = 16'h0C00;
defparam \inst_muxALUScr|out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N2
cycloneive_lcell_comb \inst_muxALUScr|out[3]~3 (
// Equation(s):
// \inst_muxALUScr|out[3]~3_combout  = (\inst_instructionMemory|Mux11~2_combout  & (!\inst_programCounter|outAddy [0] & \switches[3]~input_o ))

	.dataa(\inst_instructionMemory|Mux11~2_combout ),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(gnd),
	.datad(\switches[3]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[3]~3 .lut_mask = 16'h2200;
defparam \inst_muxALUScr|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \inst_muxALUScr|out[2]~4 (
// Equation(s):
// \inst_muxALUScr|out[2]~4_combout  = (\inst_instructionMemory|Mux11~2_combout  & (!\inst_programCounter|outAddy [0] & \switches[2]~input_o ))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux11~2_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\switches[2]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[2]~4 .lut_mask = 16'h0C00;
defparam \inst_muxALUScr|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \inst_muxALUScr|out[1]~5 (
// Equation(s):
// \inst_muxALUScr|out[1]~5_combout  = (\inst_instructionMemory|Mux11~2_combout  & (!\inst_programCounter|outAddy [0] & \switches[1]~input_o ))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux11~2_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\switches[1]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[1]~5 .lut_mask = 16'h0C00;
defparam \inst_muxALUScr|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y11_N1
cycloneive_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \inst_muxALUScr|out[0]~6 (
// Equation(s):
// \inst_muxALUScr|out[0]~6_combout  = (\inst_instructionMemory|Mux11~2_combout  & (!\inst_programCounter|outAddy [0] & \switches[0]~input_o ))

	.dataa(gnd),
	.datab(\inst_instructionMemory|Mux11~2_combout ),
	.datac(\inst_programCounter|outAddy [0]),
	.datad(\switches[0]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[0]~6 .lut_mask = 16'h0C00;
defparam \inst_muxALUScr|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~0 (
// Equation(s):
// \inst_outModule|comb_3|Add0~0_combout  = (((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[0]~6_combout )))
// \inst_outModule|comb_3|Add0~1  = CARRY((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[0]~6_combout ))

	.dataa(\inst_muxALUScr|out[0]~6_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|Add0~0_combout ),
	.cout(\inst_outModule|comb_3|Add0~1 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~0 .lut_mask = 16'h22DD;
defparam \inst_outModule|comb_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~2 (
// Equation(s):
// \inst_outModule|comb_3|Add0~2_combout  = (\inst_muxALUScr|out[1]~5_combout  & ((\inst_instructionMemory|Mux4~0_combout  & (!\inst_outModule|comb_3|Add0~1 )) # (!\inst_instructionMemory|Mux4~0_combout  & ((\inst_outModule|comb_3|Add0~1 ) # (GND))))) # 
// (!\inst_muxALUScr|out[1]~5_combout  & (((!\inst_outModule|comb_3|Add0~1 ))))
// \inst_outModule|comb_3|Add0~3  = CARRY(((\inst_muxALUScr|out[1]~5_combout  & !\inst_instructionMemory|Mux4~0_combout )) # (!\inst_outModule|comb_3|Add0~1 ))

	.dataa(\inst_muxALUScr|out[1]~5_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~1 ),
	.combout(\inst_outModule|comb_3|Add0~2_combout ),
	.cout(\inst_outModule|comb_3|Add0~3 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~2 .lut_mask = 16'h2D2F;
defparam \inst_outModule|comb_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~4 (
// Equation(s):
// \inst_outModule|comb_3|Add0~4_combout  = (\inst_outModule|comb_3|Add0~3  & (((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[2]~4_combout )))) # (!\inst_outModule|comb_3|Add0~3  & ((((\inst_instructionMemory|Mux4~0_combout ) # 
// (!\inst_muxALUScr|out[2]~4_combout )))))
// \inst_outModule|comb_3|Add0~5  = CARRY((!\inst_outModule|comb_3|Add0~3  & ((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[2]~4_combout ))))

	.dataa(\inst_muxALUScr|out[2]~4_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~3 ),
	.combout(\inst_outModule|comb_3|Add0~4_combout ),
	.cout(\inst_outModule|comb_3|Add0~5 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~4 .lut_mask = 16'hD20D;
defparam \inst_outModule|comb_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~6 (
// Equation(s):
// \inst_outModule|comb_3|Add0~6_combout  = (\inst_instructionMemory|Mux4~0_combout  & (((!\inst_outModule|comb_3|Add0~5 )))) # (!\inst_instructionMemory|Mux4~0_combout  & ((\inst_muxALUScr|out[3]~3_combout  & ((\inst_outModule|comb_3|Add0~5 ) # (GND))) # 
// (!\inst_muxALUScr|out[3]~3_combout  & (!\inst_outModule|comb_3|Add0~5 ))))
// \inst_outModule|comb_3|Add0~7  = CARRY(((!\inst_instructionMemory|Mux4~0_combout  & \inst_muxALUScr|out[3]~3_combout )) # (!\inst_outModule|comb_3|Add0~5 ))

	.dataa(\inst_instructionMemory|Mux4~0_combout ),
	.datab(\inst_muxALUScr|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~5 ),
	.combout(\inst_outModule|comb_3|Add0~6_combout ),
	.cout(\inst_outModule|comb_3|Add0~7 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~6 .lut_mask = 16'h4B4F;
defparam \inst_outModule|comb_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~8 (
// Equation(s):
// \inst_outModule|comb_3|Add0~8_combout  = (\inst_outModule|comb_3|Add0~7  & (((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[4]~2_combout )))) # (!\inst_outModule|comb_3|Add0~7  & ((((\inst_instructionMemory|Mux4~0_combout ) # 
// (!\inst_muxALUScr|out[4]~2_combout )))))
// \inst_outModule|comb_3|Add0~9  = CARRY((!\inst_outModule|comb_3|Add0~7  & ((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[4]~2_combout ))))

	.dataa(\inst_muxALUScr|out[4]~2_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~7 ),
	.combout(\inst_outModule|comb_3|Add0~8_combout ),
	.cout(\inst_outModule|comb_3|Add0~9 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~8 .lut_mask = 16'hD20D;
defparam \inst_outModule|comb_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \inst_outModule|comb_3|in2[4]~2 (
// Equation(s):
// \inst_outModule|comb_3|in2[4]~2_combout  = (\inst_ALU|Mux24~0_combout  & (((\inst_outModule|comb_3|Add0~8_combout )))) # (!\inst_ALU|Mux24~0_combout  & (!\inst_instructionMemory|Mux4~0_combout  & (\inst_muxALUScr|out[4]~2_combout )))

	.dataa(\inst_instructionMemory|Mux4~0_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_muxALUScr|out[4]~2_combout ),
	.datad(\inst_outModule|comb_3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[4]~2 .lut_mask = 16'hDC10;
defparam \inst_outModule|comb_3|in2[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N15
cycloneive_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \inst_muxALUScr|out[5]~1 (
// Equation(s):
// \inst_muxALUScr|out[5]~1_combout  = (!\inst_instructionMemory|Mux4~0_combout  & (\inst_instructionMemory|Mux11~2_combout  & \switches[5]~input_o ))

	.dataa(\inst_instructionMemory|Mux4~0_combout ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux11~2_combout ),
	.datad(\switches[5]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[5]~1 .lut_mask = 16'h5000;
defparam \inst_muxALUScr|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~10 (
// Equation(s):
// \inst_outModule|comb_3|Add0~10_combout  = (\inst_muxALUScr|out[5]~1_combout  & ((\inst_instructionMemory|Mux4~0_combout  & (!\inst_outModule|comb_3|Add0~9 )) # (!\inst_instructionMemory|Mux4~0_combout  & ((\inst_outModule|comb_3|Add0~9 ) # (GND))))) # 
// (!\inst_muxALUScr|out[5]~1_combout  & (((!\inst_outModule|comb_3|Add0~9 ))))
// \inst_outModule|comb_3|Add0~11  = CARRY(((\inst_muxALUScr|out[5]~1_combout  & !\inst_instructionMemory|Mux4~0_combout )) # (!\inst_outModule|comb_3|Add0~9 ))

	.dataa(\inst_muxALUScr|out[5]~1_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~9 ),
	.combout(\inst_outModule|comb_3|Add0~10_combout ),
	.cout(\inst_outModule|comb_3|Add0~11 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~10 .lut_mask = 16'h2D2F;
defparam \inst_outModule|comb_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \inst_outModule|comb_3|in2[5]~0 (
// Equation(s):
// \inst_outModule|comb_3|in2[5]~0_combout  = (\inst_ALU|Mux24~0_combout  & (((\inst_outModule|comb_3|Add0~10_combout )))) # (!\inst_ALU|Mux24~0_combout  & (\inst_muxALUScr|out[5]~1_combout  & ((!\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_muxALUScr|out[5]~1_combout ),
	.datab(\inst_outModule|comb_3|Add0~10_combout ),
	.datac(\inst_instructionMemory|Mux4~0_combout ),
	.datad(\inst_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[5]~0 .lut_mask = 16'hCC0A;
defparam \inst_outModule|comb_3|in2[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \inst_muxALUScr|out[6]~0 (
// Equation(s):
// \inst_muxALUScr|out[6]~0_combout  = (!\inst_instructionMemory|Mux4~0_combout  & (\inst_instructionMemory|Mux11~2_combout  & \switches[6]~input_o ))

	.dataa(\inst_instructionMemory|Mux4~0_combout ),
	.datab(gnd),
	.datac(\inst_instructionMemory|Mux11~2_combout ),
	.datad(\switches[6]~input_o ),
	.cin(gnd),
	.combout(\inst_muxALUScr|out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxALUScr|out[6]~0 .lut_mask = 16'h5000;
defparam \inst_muxALUScr|out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~12 (
// Equation(s):
// \inst_outModule|comb_3|Add0~12_combout  = (\inst_outModule|comb_3|Add0~11  & (((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[6]~0_combout )))) # (!\inst_outModule|comb_3|Add0~11  & ((((\inst_instructionMemory|Mux4~0_combout ) # 
// (!\inst_muxALUScr|out[6]~0_combout )))))
// \inst_outModule|comb_3|Add0~13  = CARRY((!\inst_outModule|comb_3|Add0~11  & ((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_muxALUScr|out[6]~0_combout ))))

	.dataa(\inst_muxALUScr|out[6]~0_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_outModule|comb_3|Add0~11 ),
	.combout(\inst_outModule|comb_3|Add0~12_combout ),
	.cout(\inst_outModule|comb_3|Add0~13 ));
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~12 .lut_mask = 16'hD20D;
defparam \inst_outModule|comb_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \inst_outModule|comb_3|Add0~14 (
// Equation(s):
// \inst_outModule|comb_3|Add0~14_combout  = \inst_outModule|comb_3|Add0~13  $ (((\inst_instructionMemory|Mux4~0_combout ) # (!\inst_ALU|Mux24~0_combout )))

	.dataa(gnd),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(gnd),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(\inst_outModule|comb_3|Add0~13 ),
	.combout(\inst_outModule|comb_3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add0~14 .lut_mask = 16'h0FC3;
defparam \inst_outModule|comb_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \inst_outModule|comb_3|LessThan0~2 (
// Equation(s):
// \inst_outModule|comb_3|LessThan0~2_combout  = (\inst_outModule|comb_3|Add0~14_combout  & (!\inst_instructionMemory|Mux4~0_combout  & (\switches[7]~input_o  & \inst_instructionMemory|Mux11~2_combout )))

	.dataa(\inst_outModule|comb_3|Add0~14_combout ),
	.datab(\inst_instructionMemory|Mux4~0_combout ),
	.datac(\switches[7]~input_o ),
	.datad(\inst_instructionMemory|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|LessThan0~2 .lut_mask = 16'h2000;
defparam \inst_outModule|comb_3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \inst_outModule|comb_3|in2[6]~1 (
// Equation(s):
// \inst_outModule|comb_3|in2[6]~1_combout  = (\inst_ALU|Mux24~0_combout  & (((\inst_outModule|comb_3|Add0~12_combout )))) # (!\inst_ALU|Mux24~0_combout  & (\inst_muxALUScr|out[6]~0_combout  & ((!\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_muxALUScr|out[6]~0_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_outModule|comb_3|Add0~12_combout ),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[6]~1 .lut_mask = 16'hC0E2;
defparam \inst_outModule|comb_3|in2[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~1 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~1_combout  = (\inst_outModule|comb_3|in2[5]~0_combout  & (\inst_outModule|comb_3|in2[6]~1_combout  & ((\inst_outModule|comb_3|in2[4]~2_combout ) # (!\inst_outModule|comb_3|LessThan0~2_combout )))) # 
// (!\inst_outModule|comb_3|in2[5]~0_combout  & ((\inst_outModule|comb_3|LessThan0~2_combout  & ((!\inst_outModule|comb_3|in2[6]~1_combout ))) # (!\inst_outModule|comb_3|LessThan0~2_combout  & (\inst_outModule|comb_3|in2[4]~2_combout  & 
// \inst_outModule|comb_3|in2[6]~1_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~2_combout ),
	.datab(\inst_outModule|comb_3|in2[5]~0_combout ),
	.datac(\inst_outModule|comb_3|LessThan0~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~1 .lut_mask = 16'h8E30;
defparam \inst_outModule|comb_3|centena[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \inst_outModule|comb_3|in2[3]~3 (
// Equation(s):
// \inst_outModule|comb_3|in2[3]~3_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~6_combout )) # (!\inst_ALU|Mux24~0_combout  & (((\inst_muxALUScr|out[3]~3_combout  & !\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_outModule|comb_3|Add0~6_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_muxALUScr|out[3]~3_combout ),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[3]~3 .lut_mask = 16'h88B8;
defparam \inst_outModule|comb_3|in2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~2 (
// Equation(s):
// \inst_outModule|comb_3|unidade~2_combout  = (\inst_outModule|comb_3|in2[4]~2_combout  & (\inst_outModule|comb_3|in2[6]~1_combout  $ (((!\inst_outModule|comb_3|in2[5]~0_combout  & \inst_outModule|comb_3|LessThan0~2_combout ))))) # 
// (!\inst_outModule|comb_3|in2[4]~2_combout  & ((\inst_outModule|comb_3|in2[5]~0_combout  & ((\inst_outModule|comb_3|LessThan0~2_combout ) # (!\inst_outModule|comb_3|in2[6]~1_combout ))) # (!\inst_outModule|comb_3|in2[5]~0_combout  & 
// ((\inst_outModule|comb_3|in2[6]~1_combout ) # (!\inst_outModule|comb_3|LessThan0~2_combout )))))

	.dataa(\inst_outModule|comb_3|in2[4]~2_combout ),
	.datab(\inst_outModule|comb_3|in2[5]~0_combout ),
	.datac(\inst_outModule|comb_3|LessThan0~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~2 .lut_mask = 16'hDB65;
defparam \inst_outModule|comb_3|unidade~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~1 (
// Equation(s):
// \inst_outModule|comb_3|unidade~1_combout  = (\inst_outModule|comb_3|in2[4]~2_combout  & (!\inst_outModule|comb_3|in2[5]~0_combout  & (\inst_outModule|comb_3|LessThan0~2_combout  & !\inst_outModule|comb_3|in2[6]~1_combout ))) # 
// (!\inst_outModule|comb_3|in2[4]~2_combout  & (\inst_outModule|comb_3|in2[6]~1_combout  & (\inst_outModule|comb_3|in2[5]~0_combout  $ (!\inst_outModule|comb_3|LessThan0~2_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~2_combout ),
	.datab(\inst_outModule|comb_3|in2[5]~0_combout ),
	.datac(\inst_outModule|comb_3|LessThan0~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~1 .lut_mask = 16'h4120;
defparam \inst_outModule|comb_3|unidade~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~0 (
// Equation(s):
// \inst_outModule|comb_3|unidade~0_combout  = (\inst_outModule|comb_3|in2[5]~0_combout  & (!\inst_outModule|comb_3|LessThan0~2_combout  & ((\inst_outModule|comb_3|in2[4]~2_combout ) # (!\inst_outModule|comb_3|in2[6]~1_combout )))) # 
// (!\inst_outModule|comb_3|in2[5]~0_combout  & (\inst_outModule|comb_3|LessThan0~2_combout  & ((\inst_outModule|comb_3|in2[6]~1_combout ) # (!\inst_outModule|comb_3|in2[4]~2_combout ))))

	.dataa(\inst_outModule|comb_3|in2[4]~2_combout ),
	.datab(\inst_outModule|comb_3|in2[5]~0_combout ),
	.datac(\inst_outModule|comb_3|LessThan0~2_combout ),
	.datad(\inst_outModule|comb_3|in2[6]~1_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~0 .lut_mask = 16'h381C;
defparam \inst_outModule|comb_3|unidade~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~3 (
// Equation(s):
// \inst_outModule|comb_3|unidade~3_combout  = \inst_outModule|comb_3|unidade~1_combout  $ ((((!\inst_outModule|comb_3|in2[3]~3_combout  & \inst_outModule|comb_3|unidade~2_combout )) # (!\inst_outModule|comb_3|unidade~0_combout )))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|unidade~1_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~3 .lut_mask = 16'hB40F;
defparam \inst_outModule|comb_3|unidade~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~0 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~0_combout  = (\inst_outModule|comb_3|LessThan0~2_combout  & ((\inst_outModule|comb_3|in2[5]~0_combout ) # ((\inst_outModule|comb_3|in2[6]~1_combout  & \inst_outModule|comb_3|Add0~12_combout ))))

	.dataa(\inst_outModule|comb_3|in2[6]~1_combout ),
	.datab(\inst_outModule|comb_3|Add0~12_combout ),
	.datac(\inst_outModule|comb_3|LessThan0~2_combout ),
	.datad(\inst_outModule|comb_3|in2[5]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~0 .lut_mask = 16'hF080;
defparam \inst_outModule|comb_3|centena[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \inst_outModule|comb_3|centena[1]~2 (
// Equation(s):
// \inst_outModule|comb_3|centena[1]~2_combout  = (\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|centena[1]~1_combout ) # (!\inst_outModule|comb_3|unidade~3_combout )))

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[1]~2 .lut_mask = 16'hCF00;
defparam \inst_outModule|comb_3|centena[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~4 (
// Equation(s):
// \inst_outModule|comb_3|unidade~4_combout  = (!\inst_outModule|comb_3|unidade~1_combout  & (((!\inst_outModule|comb_3|in2[3]~3_combout  & \inst_outModule|comb_3|unidade~2_combout )) # (!\inst_outModule|comb_3|unidade~0_combout )))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|unidade~1_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~4 .lut_mask = 16'h040F;
defparam \inst_outModule|comb_3|unidade~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \inst_outModule|comb_3|Add3~0 (
// Equation(s):
// \inst_outModule|comb_3|Add3~0_combout  = (\inst_outModule|comb_3|in2[3]~3_combout ) # (!\inst_outModule|comb_3|unidade~2_combout )

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add3~0 .lut_mask = 16'hF3F3;
defparam \inst_outModule|comb_3|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \inst_outModule|comb_3|in2[2]~4 (
// Equation(s):
// \inst_outModule|comb_3|in2[2]~4_combout  = (\inst_ALU|Mux24~0_combout  & (((\inst_outModule|comb_3|Add0~4_combout )))) # (!\inst_ALU|Mux24~0_combout  & (\inst_muxALUScr|out[2]~4_combout  & ((!\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_muxALUScr|out[2]~4_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_outModule|comb_3|Add0~4_combout ),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[2]~4 .lut_mask = 16'hC0E2;
defparam \inst_outModule|comb_3|in2[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \inst_outModule|comb_3|Add5~0 (
// Equation(s):
// \inst_outModule|comb_3|Add5~0_combout  = (\inst_outModule|comb_3|unidade~4_combout  & (!\inst_outModule|comb_3|unidade~2_combout  & ((\inst_outModule|comb_3|in2[3]~3_combout ) # (\inst_outModule|comb_3|in2[2]~4_combout )))) # 
// (!\inst_outModule|comb_3|unidade~4_combout  & ((\inst_outModule|comb_3|unidade~2_combout  & (!\inst_outModule|comb_3|in2[3]~3_combout )) # (!\inst_outModule|comb_3|unidade~2_combout  & (\inst_outModule|comb_3|in2[3]~3_combout  & 
// \inst_outModule|comb_3|in2[2]~4_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~4_combout ),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|Add5~0 .lut_mask = 16'h3624;
defparam \inst_outModule|comb_3|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~5 (
// Equation(s):
// \inst_outModule|comb_3|unidade~5_combout  = \inst_outModule|comb_3|Add5~0_combout  $ (\inst_outModule|comb_3|unidade~0_combout  $ (((\inst_outModule|comb_3|unidade~4_combout ) # (!\inst_outModule|comb_3|Add3~0_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~4_combout ),
	.datab(\inst_outModule|comb_3|Add3~0_combout ),
	.datac(\inst_outModule|comb_3|Add5~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~5 .lut_mask = 16'hB44B;
defparam \inst_outModule|comb_3|unidade~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \inst_outModule|d1|Decoder0~0 (
// Equation(s):
// \inst_outModule|d1|Decoder0~0_combout  = (\inst_outModule|comb_3|centena[1]~0_combout ) # ((\inst_outModule|comb_3|centena[1]~1_combout  & ((!\inst_outModule|comb_3|unidade~3_combout ) # (!\inst_outModule|comb_3|unidade~5_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Decoder0~0 .lut_mask = 16'hFF4C;
defparam \inst_outModule|d1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \inst_outModule|comb_3|centena[0]~3 (
// Equation(s):
// \inst_outModule|comb_3|centena[0]~3_combout  = (\inst_outModule|comb_3|centena[1]~1_combout  & ((\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|unidade~3_combout ) # (\inst_outModule|comb_3|centena[1]~0_combout ))) # 
// (!\inst_outModule|comb_3|unidade~5_combout  & (\inst_outModule|comb_3|unidade~3_combout  & \inst_outModule|comb_3|centena[1]~0_combout )))) # (!\inst_outModule|comb_3|centena[1]~1_combout  & (((!\inst_outModule|comb_3|centena[1]~0_combout ) # 
// (!\inst_outModule|comb_3|unidade~3_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|centena[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|centena[0]~3 .lut_mask = 16'hCBB3;
defparam \inst_outModule|comb_3|centena[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \inst_outModule|d1|Decoder0~1 (
// Equation(s):
// \inst_outModule|d1|Decoder0~1_combout  = (\inst_outModule|comb_3|centena[1]~1_combout  & ((\inst_outModule|comb_3|centena[1]~0_combout ) # ((\inst_outModule|comb_3|unidade~5_combout  & \inst_outModule|comb_3|unidade~3_combout )))) # 
// (!\inst_outModule|comb_3|centena[1]~1_combout  & (((!\inst_outModule|comb_3|centena[1]~0_combout ) # (!\inst_outModule|comb_3|unidade~3_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Decoder0~1 .lut_mask = 16'hCFB3;
defparam \inst_outModule|d1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \inst_outModule|d1|Decoder0~2 (
// Equation(s):
// \inst_outModule|d1|Decoder0~2_combout  = (\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|centena[1]~1_combout  & ((\inst_outModule|comb_3|unidade~5_combout ) # (\inst_outModule|comb_3|unidade~3_combout ))) # 
// (!\inst_outModule|comb_3|centena[1]~1_combout  & ((!\inst_outModule|comb_3|unidade~3_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d1|Decoder0~2 .lut_mask = 16'hCB00;
defparam \inst_outModule|d1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[3]~3 (
// Equation(s):
// \inst_outModule|comb_3|dezena[3]~3_combout  = (\inst_outModule|comb_3|unidade~5_combout  & (\inst_outModule|comb_3|centena[1]~1_combout  & (\inst_outModule|comb_3|unidade~3_combout  $ (\inst_outModule|comb_3|centena[1]~0_combout )))) # 
// (!\inst_outModule|comb_3|unidade~5_combout  & (!\inst_outModule|comb_3|centena[1]~1_combout  & (\inst_outModule|comb_3|unidade~3_combout  & \inst_outModule|comb_3|centena[1]~0_combout )))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[3]~3 .lut_mask = 16'h1880;
defparam \inst_outModule|comb_3|dezena[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[1]~1 (
// Equation(s):
// \inst_outModule|comb_3|dezena[1]~1_combout  = (\inst_outModule|comb_3|unidade~5_combout  & ((\inst_outModule|comb_3|centena[1]~1_combout  & (!\inst_outModule|comb_3|unidade~3_combout  & !\inst_outModule|comb_3|centena[1]~0_combout )) # 
// (!\inst_outModule|comb_3|centena[1]~1_combout  & (\inst_outModule|comb_3|unidade~3_combout  & \inst_outModule|comb_3|centena[1]~0_combout )))) # (!\inst_outModule|comb_3|unidade~5_combout  & (\inst_outModule|comb_3|centena[1]~1_combout  $ 
// (((!\inst_outModule|comb_3|centena[1]~0_combout ) # (!\inst_outModule|comb_3|unidade~3_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[1]~1 .lut_mask = 16'h6119;
defparam \inst_outModule|comb_3|dezena[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[2]~2 (
// Equation(s):
// \inst_outModule|comb_3|dezena[2]~2_combout  = (\inst_outModule|comb_3|unidade~3_combout  & (\inst_outModule|comb_3|centena[1]~0_combout  & ((\inst_outModule|comb_3|unidade~5_combout ) # (\inst_outModule|comb_3|centena[1]~1_combout )))) # 
// (!\inst_outModule|comb_3|unidade~3_combout  & (!\inst_outModule|comb_3|centena[1]~0_combout  & ((!\inst_outModule|comb_3|centena[1]~1_combout ) # (!\inst_outModule|comb_3|unidade~5_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~5_combout ),
	.datab(\inst_outModule|comb_3|centena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|unidade~3_combout ),
	.datad(\inst_outModule|comb_3|centena[1]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[2]~2 .lut_mask = 16'hE007;
defparam \inst_outModule|comb_3|dezena[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~6 (
// Equation(s):
// \inst_outModule|comb_3|unidade~6_combout  = (!\inst_outModule|comb_3|Add5~0_combout  & (\inst_outModule|comb_3|unidade~0_combout  $ (((\inst_outModule|comb_3|unidade~4_combout ) # (!\inst_outModule|comb_3|Add3~0_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~4_combout ),
	.datab(\inst_outModule|comb_3|Add3~0_combout ),
	.datac(\inst_outModule|comb_3|Add5~0_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~6 .lut_mask = 16'h040B;
defparam \inst_outModule|comb_3|unidade~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~7 (
// Equation(s):
// \inst_outModule|comb_3|unidade~7_combout  = (\inst_outModule|comb_3|in2[3]~3_combout  & (((\inst_outModule|comb_3|unidade~1_combout ) # (\inst_outModule|comb_3|unidade~0_combout )))) # (!\inst_outModule|comb_3|in2[3]~3_combout  & 
// (!\inst_outModule|comb_3|unidade~1_combout  & ((\inst_outModule|comb_3|unidade~2_combout ) # (!\inst_outModule|comb_3|unidade~0_combout ))))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|unidade~1_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~7 .lut_mask = 16'hAEA5;
defparam \inst_outModule|comb_3|unidade~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~8 (
// Equation(s):
// \inst_outModule|comb_3|unidade~8_combout  = \inst_outModule|comb_3|unidade~7_combout  $ (((\inst_outModule|comb_3|unidade~6_combout ) # (\inst_outModule|comb_3|in2[2]~4_combout )))

	.dataa(gnd),
	.datab(\inst_outModule|comb_3|unidade~6_combout ),
	.datac(\inst_outModule|comb_3|unidade~7_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~8 .lut_mask = 16'h0F3C;
defparam \inst_outModule|comb_3|unidade~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \inst_outModule|comb_3|in2[1]~5 (
// Equation(s):
// \inst_outModule|comb_3|in2[1]~5_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~2_combout )) # (!\inst_ALU|Mux24~0_combout  & (((\inst_muxALUScr|out[1]~5_combout  & !\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_outModule|comb_3|Add0~2_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_muxALUScr|out[1]~5_combout ),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|in2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|in2[1]~5 .lut_mask = 16'h88B8;
defparam \inst_outModule|comb_3|in2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~11 (
// Equation(s):
// \inst_outModule|comb_3|unidade~11_combout  = \inst_outModule|comb_3|unidade~6_combout  $ (\inst_outModule|comb_3|in2[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_outModule|comb_3|unidade~6_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~11 .lut_mask = 16'h0FF0;
defparam \inst_outModule|comb_3|unidade~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~9 (
// Equation(s):
// \inst_outModule|comb_3|unidade~9_combout  = (\inst_outModule|comb_3|in2[3]~3_combout  & (!\inst_outModule|comb_3|unidade~2_combout )) # (!\inst_outModule|comb_3|in2[3]~3_combout  & ((\inst_outModule|comb_3|unidade~2_combout  & 
// (\inst_outModule|comb_3|unidade~1_combout )) # (!\inst_outModule|comb_3|unidade~2_combout  & (!\inst_outModule|comb_3|unidade~1_combout  & !\inst_outModule|comb_3|unidade~0_combout ))))

	.dataa(\inst_outModule|comb_3|in2[3]~3_combout ),
	.datab(\inst_outModule|comb_3|unidade~2_combout ),
	.datac(\inst_outModule|comb_3|unidade~1_combout ),
	.datad(\inst_outModule|comb_3|unidade~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~9 .lut_mask = 16'h6263;
defparam \inst_outModule|comb_3|unidade~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \inst_outModule|comb_3|unidade~10 (
// Equation(s):
// \inst_outModule|comb_3|unidade~10_combout  = \inst_outModule|comb_3|unidade~9_combout  $ (((!\inst_outModule|comb_3|unidade~6_combout  & ((\inst_outModule|comb_3|in2[2]~4_combout ) # (!\inst_outModule|comb_3|unidade~7_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~9_combout ),
	.datab(\inst_outModule|comb_3|unidade~6_combout ),
	.datac(\inst_outModule|comb_3|unidade~7_combout ),
	.datad(\inst_outModule|comb_3|in2[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade~10 .lut_mask = 16'h99A9;
defparam \inst_outModule|comb_3|unidade~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \inst_outModule|comb_3|dezena[0]~0 (
// Equation(s):
// \inst_outModule|comb_3|dezena[0]~0_combout  = \inst_outModule|comb_3|unidade~10_combout  $ ((((!\inst_outModule|comb_3|in2[1]~5_combout  & \inst_outModule|comb_3|unidade~11_combout )) # (!\inst_outModule|comb_3|unidade~8_combout )))

	.dataa(\inst_outModule|comb_3|unidade~8_combout ),
	.datab(\inst_outModule|comb_3|in2[1]~5_combout ),
	.datac(\inst_outModule|comb_3|unidade~11_combout ),
	.datad(\inst_outModule|comb_3|unidade~10_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|dezena[0]~0 .lut_mask = 16'h8A75;
defparam \inst_outModule|comb_3|dezena[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \inst_outModule|d2|WideOr6~0 (
// Equation(s):
// \inst_outModule|d2|WideOr6~0_combout  = (\inst_outModule|comb_3|dezena[1]~1_combout  & ((\inst_outModule|comb_3|dezena[3]~3_combout ) # ((\inst_outModule|comb_3|dezena[2]~2_combout  & !\inst_outModule|comb_3|dezena[0]~0_combout )))) # 
// (!\inst_outModule|comb_3|dezena[1]~1_combout  & (\inst_outModule|comb_3|dezena[3]~3_combout  $ ((!\inst_outModule|comb_3|dezena[2]~2_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr6~0 .lut_mask = 16'hA9E9;
defparam \inst_outModule|d2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \inst_outModule|d2|WideOr5~0 (
// Equation(s):
// \inst_outModule|d2|WideOr5~0_combout  = (\inst_outModule|comb_3|dezena[2]~2_combout  & (!\inst_outModule|comb_3|dezena[3]~3_combout  & ((\inst_outModule|comb_3|dezena[0]~0_combout ) # (!\inst_outModule|comb_3|dezena[1]~1_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~2_combout  & (!\inst_outModule|comb_3|dezena[1]~1_combout  & ((\inst_outModule|comb_3|dezena[3]~3_combout ) # (\inst_outModule|comb_3|dezena[0]~0_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr5~0 .lut_mask = 16'h5312;
defparam \inst_outModule|d2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \inst_outModule|d2|WideOr4~0 (
// Equation(s):
// \inst_outModule|d2|WideOr4~0_combout  = ((\inst_outModule|comb_3|dezena[1]~1_combout  & (\inst_outModule|comb_3|dezena[3]~3_combout )) # (!\inst_outModule|comb_3|dezena[1]~1_combout  & ((\inst_outModule|comb_3|dezena[2]~2_combout )))) # 
// (!\inst_outModule|comb_3|dezena[0]~0_combout )

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr4~0 .lut_mask = 16'hB8FF;
defparam \inst_outModule|d2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \inst_outModule|d2|WideOr3~0 (
// Equation(s):
// \inst_outModule|d2|WideOr3~0_combout  = (\inst_outModule|comb_3|dezena[2]~2_combout  & ((\inst_outModule|comb_3|dezena[3]~3_combout ) # (\inst_outModule|comb_3|dezena[1]~1_combout  $ (\inst_outModule|comb_3|dezena[0]~0_combout )))) # 
// (!\inst_outModule|comb_3|dezena[2]~2_combout  & ((\inst_outModule|comb_3|dezena[1]~1_combout  & (\inst_outModule|comb_3|dezena[3]~3_combout )) # (!\inst_outModule|comb_3|dezena[1]~1_combout  & ((!\inst_outModule|comb_3|dezena[0]~0_combout )))))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr3~0 .lut_mask = 16'hB8EB;
defparam \inst_outModule|d2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \inst_outModule|d2|WideOr2~0 (
// Equation(s):
// \inst_outModule|d2|WideOr2~0_combout  = (\inst_outModule|comb_3|dezena[2]~2_combout  & (!\inst_outModule|comb_3|dezena[3]~3_combout )) # (!\inst_outModule|comb_3|dezena[2]~2_combout  & (((!\inst_outModule|comb_3|dezena[3]~3_combout  & 
// !\inst_outModule|comb_3|dezena[0]~0_combout )) # (!\inst_outModule|comb_3|dezena[1]~1_combout )))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr2~0 .lut_mask = 16'h5357;
defparam \inst_outModule|d2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \inst_outModule|d2|WideOr1~0 (
// Equation(s):
// \inst_outModule|d2|WideOr1~0_combout  = (\inst_outModule|comb_3|dezena[3]~3_combout  & ((\inst_outModule|comb_3|dezena[1]~1_combout ) # ((\inst_outModule|comb_3|dezena[2]~2_combout )))) # (!\inst_outModule|comb_3|dezena[3]~3_combout  & 
// (\inst_outModule|comb_3|dezena[2]~2_combout  & (\inst_outModule|comb_3|dezena[1]~1_combout  $ (!\inst_outModule|comb_3|dezena[0]~0_combout ))))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr1~0 .lut_mask = 16'hE8B8;
defparam \inst_outModule|d2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \inst_outModule|d2|WideOr0~0 (
// Equation(s):
// \inst_outModule|d2|WideOr0~0_combout  = (\inst_outModule|comb_3|dezena[1]~1_combout  & (\inst_outModule|comb_3|dezena[3]~3_combout )) # (!\inst_outModule|comb_3|dezena[1]~1_combout  & (\inst_outModule|comb_3|dezena[2]~2_combout  $ 
// (((!\inst_outModule|comb_3|dezena[3]~3_combout  & !\inst_outModule|comb_3|dezena[0]~0_combout )))))

	.dataa(\inst_outModule|comb_3|dezena[3]~3_combout ),
	.datab(\inst_outModule|comb_3|dezena[1]~1_combout ),
	.datac(\inst_outModule|comb_3|dezena[2]~2_combout ),
	.datad(\inst_outModule|comb_3|dezena[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d2|WideOr0~0 .lut_mask = 16'hB8A9;
defparam \inst_outModule|d2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[3]~15 (
// Equation(s):
// \inst_outModule|comb_3|unidade[3]~15_combout  = (\inst_outModule|comb_3|unidade~8_combout  & (!\inst_outModule|comb_3|in2[1]~5_combout  & (\inst_outModule|comb_3|unidade~11_combout ))) # (!\inst_outModule|comb_3|unidade~8_combout  & 
// (\inst_outModule|comb_3|unidade~10_combout  & ((\inst_outModule|comb_3|in2[1]~5_combout ) # (!\inst_outModule|comb_3|unidade~11_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~8_combout ),
	.datab(\inst_outModule|comb_3|in2[1]~5_combout ),
	.datac(\inst_outModule|comb_3|unidade~11_combout ),
	.datad(\inst_outModule|comb_3|unidade~10_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[3]~15 .lut_mask = 16'h6520;
defparam \inst_outModule|comb_3|unidade[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[2]~14 (
// Equation(s):
// \inst_outModule|comb_3|unidade[2]~14_combout  = (\inst_outModule|comb_3|in2[1]~5_combout  & (((!\inst_outModule|comb_3|unidade~11_combout )))) # (!\inst_outModule|comb_3|in2[1]~5_combout  & ((\inst_outModule|comb_3|unidade~11_combout  & 
// ((\inst_outModule|comb_3|unidade~10_combout ))) # (!\inst_outModule|comb_3|unidade~11_combout  & (!\inst_outModule|comb_3|unidade~8_combout  & !\inst_outModule|comb_3|unidade~10_combout ))))

	.dataa(\inst_outModule|comb_3|unidade~8_combout ),
	.datab(\inst_outModule|comb_3|in2[1]~5_combout ),
	.datac(\inst_outModule|comb_3|unidade~11_combout ),
	.datad(\inst_outModule|comb_3|unidade~10_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[2]~14 .lut_mask = 16'h3C0D;
defparam \inst_outModule|comb_3|unidade[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[1]~13 (
// Equation(s):
// \inst_outModule|comb_3|unidade[1]~13_combout  = (\inst_outModule|comb_3|unidade~8_combout  & ((\inst_outModule|comb_3|in2[1]~5_combout ) # ((\inst_outModule|comb_3|unidade~11_combout  & !\inst_outModule|comb_3|unidade~10_combout )))) # 
// (!\inst_outModule|comb_3|unidade~8_combout  & (\inst_outModule|comb_3|in2[1]~5_combout  $ (((!\inst_outModule|comb_3|unidade~10_combout )))))

	.dataa(\inst_outModule|comb_3|unidade~8_combout ),
	.datab(\inst_outModule|comb_3|in2[1]~5_combout ),
	.datac(\inst_outModule|comb_3|unidade~11_combout ),
	.datad(\inst_outModule|comb_3|unidade~10_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[1]~13 .lut_mask = 16'hCCB9;
defparam \inst_outModule|comb_3|unidade[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \inst_outModule|comb_3|unidade[0]~12 (
// Equation(s):
// \inst_outModule|comb_3|unidade[0]~12_combout  = (\inst_ALU|Mux24~0_combout  & (\inst_outModule|comb_3|Add0~0_combout )) # (!\inst_ALU|Mux24~0_combout  & (((\inst_muxALUScr|out[0]~6_combout  & !\inst_instructionMemory|Mux4~0_combout ))))

	.dataa(\inst_outModule|comb_3|Add0~0_combout ),
	.datab(\inst_ALU|Mux24~0_combout ),
	.datac(\inst_muxALUScr|out[0]~6_combout ),
	.datad(\inst_instructionMemory|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|comb_3|unidade[0]~12 .lut_mask = 16'h88B8;
defparam \inst_outModule|comb_3|unidade[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \inst_outModule|d3|WideOr6~0 (
// Equation(s):
// \inst_outModule|d3|WideOr6~0_combout  = (\inst_outModule|comb_3|unidade[2]~14_combout  & ((\inst_outModule|comb_3|unidade[3]~15_combout ) # ((!\inst_outModule|comb_3|unidade[1]~13_combout  & \inst_outModule|comb_3|unidade[0]~12_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~14_combout  & (\inst_outModule|comb_3|unidade[3]~15_combout  $ ((\inst_outModule|comb_3|unidade[1]~13_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr6~0 .lut_mask = 16'h9E9A;
defparam \inst_outModule|d3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \inst_outModule|d3|WideOr5~0 (
// Equation(s):
// \inst_outModule|d3|WideOr5~0_combout  = (\inst_outModule|comb_3|unidade[2]~14_combout  & (!\inst_outModule|comb_3|unidade[3]~15_combout  & ((\inst_outModule|comb_3|unidade[1]~13_combout ) # (!\inst_outModule|comb_3|unidade[0]~12_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~14_combout  & (\inst_outModule|comb_3|unidade[1]~13_combout  & ((\inst_outModule|comb_3|unidade[3]~15_combout ) # (!\inst_outModule|comb_3|unidade[0]~12_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr5~0 .lut_mask = 16'h6074;
defparam \inst_outModule|d3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \inst_outModule|d3|WideOr4~0 (
// Equation(s):
// \inst_outModule|d3|WideOr4~0_combout  = (\inst_outModule|comb_3|unidade[0]~12_combout ) # ((\inst_outModule|comb_3|unidade[1]~13_combout  & ((\inst_outModule|comb_3|unidade[2]~14_combout ))) # (!\inst_outModule|comb_3|unidade[1]~13_combout  & 
// (\inst_outModule|comb_3|unidade[3]~15_combout )))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr4~0 .lut_mask = 16'hFFCA;
defparam \inst_outModule|d3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \inst_outModule|d3|WideOr3~0 (
// Equation(s):
// \inst_outModule|d3|WideOr3~0_combout  = (\inst_outModule|comb_3|unidade[2]~14_combout  & ((\inst_outModule|comb_3|unidade[3]~15_combout ) # (\inst_outModule|comb_3|unidade[1]~13_combout  $ (\inst_outModule|comb_3|unidade[0]~12_combout )))) # 
// (!\inst_outModule|comb_3|unidade[2]~14_combout  & ((\inst_outModule|comb_3|unidade[1]~13_combout  & ((\inst_outModule|comb_3|unidade[0]~12_combout ))) # (!\inst_outModule|comb_3|unidade[1]~13_combout  & (\inst_outModule|comb_3|unidade[3]~15_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr3~0 .lut_mask = 16'hBECA;
defparam \inst_outModule|d3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \inst_outModule|d3|WideOr2~0 (
// Equation(s):
// \inst_outModule|d3|WideOr2~0_combout  = (\inst_outModule|comb_3|unidade[2]~14_combout  & (!\inst_outModule|comb_3|unidade[3]~15_combout )) # (!\inst_outModule|comb_3|unidade[2]~14_combout  & ((\inst_outModule|comb_3|unidade[1]~13_combout ) # 
// ((!\inst_outModule|comb_3|unidade[3]~15_combout  & \inst_outModule|comb_3|unidade[0]~12_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr2~0 .lut_mask = 16'h7574;
defparam \inst_outModule|d3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \inst_outModule|d3|WideOr1~0 (
// Equation(s):
// \inst_outModule|d3|WideOr1~0_combout  = (\inst_outModule|comb_3|unidade[3]~15_combout  & ((\inst_outModule|comb_3|unidade[2]~14_combout ) # ((!\inst_outModule|comb_3|unidade[1]~13_combout )))) # (!\inst_outModule|comb_3|unidade[3]~15_combout  & 
// (\inst_outModule|comb_3|unidade[2]~14_combout  & (\inst_outModule|comb_3|unidade[1]~13_combout  $ (!\inst_outModule|comb_3|unidade[0]~12_combout ))))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr1~0 .lut_mask = 16'hCA8E;
defparam \inst_outModule|d3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \inst_outModule|d3|WideOr0~0 (
// Equation(s):
// \inst_outModule|d3|WideOr0~0_combout  = (\inst_outModule|comb_3|unidade[1]~13_combout  & (\inst_outModule|comb_3|unidade[2]~14_combout  $ (((!\inst_outModule|comb_3|unidade[3]~15_combout  & \inst_outModule|comb_3|unidade[0]~12_combout ))))) # 
// (!\inst_outModule|comb_3|unidade[1]~13_combout  & (\inst_outModule|comb_3|unidade[3]~15_combout ))

	.dataa(\inst_outModule|comb_3|unidade[3]~15_combout ),
	.datab(\inst_outModule|comb_3|unidade[2]~14_combout ),
	.datac(\inst_outModule|comb_3|unidade[1]~13_combout ),
	.datad(\inst_outModule|comb_3|unidade[0]~12_combout ),
	.cin(gnd),
	.combout(\inst_outModule|d3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_outModule|d3|WideOr0~0 .lut_mask = 16'h9ACA;
defparam \inst_outModule|d3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N5
dffeas \inst_programCounter|outAddy[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[10] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N4
cycloneive_lcell_comb \inst_muxPCScr|Add0~20 (
// Equation(s):
// \inst_muxPCScr|Add0~20_combout  = (\inst_programCounter|outAddy [10] & (\inst_muxPCScr|Add0~19  $ (GND))) # (!\inst_programCounter|outAddy [10] & (!\inst_muxPCScr|Add0~19  & VCC))
// \inst_muxPCScr|Add0~21  = CARRY((\inst_programCounter|outAddy [10] & !\inst_muxPCScr|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~19 ),
	.combout(\inst_muxPCScr|Add0~20_combout ),
	.cout(\inst_muxPCScr|Add0~21 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N7
dffeas \inst_programCounter|outAddy[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[11] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N6
cycloneive_lcell_comb \inst_muxPCScr|Add0~22 (
// Equation(s):
// \inst_muxPCScr|Add0~22_combout  = (\inst_programCounter|outAddy [11] & (!\inst_muxPCScr|Add0~21 )) # (!\inst_programCounter|outAddy [11] & ((\inst_muxPCScr|Add0~21 ) # (GND)))
// \inst_muxPCScr|Add0~23  = CARRY((!\inst_muxPCScr|Add0~21 ) # (!\inst_programCounter|outAddy [11]))

	.dataa(\inst_programCounter|outAddy [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~21 ),
	.combout(\inst_muxPCScr|Add0~22_combout ),
	.cout(\inst_muxPCScr|Add0~23 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N9
dffeas \inst_programCounter|outAddy[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[12] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N8
cycloneive_lcell_comb \inst_muxPCScr|Add0~24 (
// Equation(s):
// \inst_muxPCScr|Add0~24_combout  = (\inst_programCounter|outAddy [12] & (\inst_muxPCScr|Add0~23  $ (GND))) # (!\inst_programCounter|outAddy [12] & (!\inst_muxPCScr|Add0~23  & VCC))
// \inst_muxPCScr|Add0~25  = CARRY((\inst_programCounter|outAddy [12] & !\inst_muxPCScr|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~23 ),
	.combout(\inst_muxPCScr|Add0~24_combout ),
	.cout(\inst_muxPCScr|Add0~25 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_muxPCScr|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N11
dffeas \inst_programCounter|outAddy[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[13] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N10
cycloneive_lcell_comb \inst_muxPCScr|Add0~26 (
// Equation(s):
// \inst_muxPCScr|Add0~26_combout  = (\inst_programCounter|outAddy [13] & (!\inst_muxPCScr|Add0~25 )) # (!\inst_programCounter|outAddy [13] & ((\inst_muxPCScr|Add0~25 ) # (GND)))
// \inst_muxPCScr|Add0~27  = CARRY((!\inst_muxPCScr|Add0~25 ) # (!\inst_programCounter|outAddy [13]))

	.dataa(\inst_programCounter|outAddy [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~25 ),
	.combout(\inst_muxPCScr|Add0~26_combout ),
	.cout(\inst_muxPCScr|Add0~27 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_muxPCScr|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N13
dffeas \inst_programCounter|outAddy[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[14] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N12
cycloneive_lcell_comb \inst_muxPCScr|Add0~28 (
// Equation(s):
// \inst_muxPCScr|Add0~28_combout  = (\inst_programCounter|outAddy [14] & (\inst_muxPCScr|Add0~27  $ (GND))) # (!\inst_programCounter|outAddy [14] & (!\inst_muxPCScr|Add0~27  & VCC))
// \inst_muxPCScr|Add0~29  = CARRY((\inst_programCounter|outAddy [14] & !\inst_muxPCScr|Add0~27 ))

	.dataa(\inst_programCounter|outAddy [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~27 ),
	.combout(\inst_muxPCScr|Add0~28_combout ),
	.cout(\inst_muxPCScr|Add0~29 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_muxPCScr|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y7_N15
dffeas \inst_programCounter|outAddy[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\inst_muxPCScr|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_programCounter|outAddy [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_programCounter|outAddy[15] .is_wysiwyg = "true";
defparam \inst_programCounter|outAddy[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N14
cycloneive_lcell_comb \inst_muxPCScr|Add0~30 (
// Equation(s):
// \inst_muxPCScr|Add0~30_combout  = (\inst_programCounter|outAddy [15] & (!\inst_muxPCScr|Add0~29 )) # (!\inst_programCounter|outAddy [15] & ((\inst_muxPCScr|Add0~29 ) # (GND)))
// \inst_muxPCScr|Add0~31  = CARRY((!\inst_muxPCScr|Add0~29 ) # (!\inst_programCounter|outAddy [15]))

	.dataa(gnd),
	.datab(\inst_programCounter|outAddy [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_muxPCScr|Add0~29 ),
	.combout(\inst_muxPCScr|Add0~30_combout ),
	.cout(\inst_muxPCScr|Add0~31 ));
// synopsys translate_off
defparam \inst_muxPCScr|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst_muxPCScr|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N16
cycloneive_lcell_comb \inst_muxPCScr|Add0~32 (
// Equation(s):
// \inst_muxPCScr|Add0~32_combout  = !\inst_muxPCScr|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_muxPCScr|Add0~31 ),
	.combout(\inst_muxPCScr|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_muxPCScr|Add0~32 .lut_mask = 16'h0F0F;
defparam \inst_muxPCScr|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N14
cycloneive_lcell_comb \inst_instructionMemory|Mux11~3 (
// Equation(s):
// \inst_instructionMemory|Mux11~3_combout  = (!\inst_programCounter|outAddy [9] & (!\inst_programCounter|outAddy [0] & (\inst_instructionMemory|Mux11~0_combout  & \inst_instructionMemory|Mux11~1_combout )))

	.dataa(\inst_programCounter|outAddy [9]),
	.datab(\inst_programCounter|outAddy [0]),
	.datac(\inst_instructionMemory|Mux11~0_combout ),
	.datad(\inst_instructionMemory|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst_instructionMemory|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instructionMemory|Mux11~3 .lut_mask = 16'h1000;
defparam \inst_instructionMemory|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \switches[10]~input (
	.i(switches[10]),
	.ibar(gnd),
	.o(\switches[10]~input_o ));
// synopsys translate_off
defparam \switches[10]~input .bus_hold = "false";
defparam \switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \switches[11]~input (
	.i(switches[11]),
	.ibar(gnd),
	.o(\switches[11]~input_o ));
// synopsys translate_off
defparam \switches[11]~input .bus_hold = "false";
defparam \switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \switches[12]~input (
	.i(switches[12]),
	.ibar(gnd),
	.o(\switches[12]~input_o ));
// synopsys translate_off
defparam \switches[12]~input .bus_hold = "false";
defparam \switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \switches[13]~input (
	.i(switches[13]),
	.ibar(gnd),
	.o(\switches[13]~input_o ));
// synopsys translate_off
defparam \switches[13]~input .bus_hold = "false";
defparam \switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \switches[14]~input (
	.i(switches[14]),
	.ibar(gnd),
	.o(\switches[14]~input_o ));
// synopsys translate_off
defparam \switches[14]~input .bus_hold = "false";
defparam \switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \switches[15]~input (
	.i(switches[15]),
	.ibar(gnd),
	.o(\switches[15]~input_o ));
// synopsys translate_off
defparam \switches[15]~input .bus_hold = "false";
defparam \switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign wire_out1[0] = \wire_out1[0]~output_o ;

assign wire_out1[1] = \wire_out1[1]~output_o ;

assign wire_out1[2] = \wire_out1[2]~output_o ;

assign wire_out1[3] = \wire_out1[3]~output_o ;

assign wire_out1[4] = \wire_out1[4]~output_o ;

assign wire_out1[5] = \wire_out1[5]~output_o ;

assign wire_out1[6] = \wire_out1[6]~output_o ;

assign wire_out2[0] = \wire_out2[0]~output_o ;

assign wire_out2[1] = \wire_out2[1]~output_o ;

assign wire_out2[2] = \wire_out2[2]~output_o ;

assign wire_out2[3] = \wire_out2[3]~output_o ;

assign wire_out2[4] = \wire_out2[4]~output_o ;

assign wire_out2[5] = \wire_out2[5]~output_o ;

assign wire_out2[6] = \wire_out2[6]~output_o ;

assign wire_out3[0] = \wire_out3[0]~output_o ;

assign wire_out3[1] = \wire_out3[1]~output_o ;

assign wire_out3[2] = \wire_out3[2]~output_o ;

assign wire_out3[3] = \wire_out3[3]~output_o ;

assign wire_out3[4] = \wire_out3[4]~output_o ;

assign wire_out3[5] = \wire_out3[5]~output_o ;

assign wire_out3[6] = \wire_out3[6]~output_o ;

assign wire_negative = \wire_negative~output_o ;

assign wire_out_pcsrc[0] = \wire_out_pcsrc[0]~output_o ;

assign wire_out_pcsrc[1] = \wire_out_pcsrc[1]~output_o ;

assign wire_out_pcsrc[2] = \wire_out_pcsrc[2]~output_o ;

assign wire_out_pcsrc[3] = \wire_out_pcsrc[3]~output_o ;

assign wire_out_pcsrc[4] = \wire_out_pcsrc[4]~output_o ;

assign wire_out_pcsrc[5] = \wire_out_pcsrc[5]~output_o ;

assign wire_out_pcsrc[6] = \wire_out_pcsrc[6]~output_o ;

assign wire_out_pcsrc[7] = \wire_out_pcsrc[7]~output_o ;

assign wire_out_pcsrc[8] = \wire_out_pcsrc[8]~output_o ;

assign wire_out_pcsrc[9] = \wire_out_pcsrc[9]~output_o ;

assign wire_out_pcsrc[10] = \wire_out_pcsrc[10]~output_o ;

assign wire_out_pcsrc[11] = \wire_out_pcsrc[11]~output_o ;

assign wire_out_pcsrc[12] = \wire_out_pcsrc[12]~output_o ;

assign wire_out_pcsrc[13] = \wire_out_pcsrc[13]~output_o ;

assign wire_out_pcsrc[14] = \wire_out_pcsrc[14]~output_o ;

assign wire_out_pcsrc[15] = \wire_out_pcsrc[15]~output_o ;

assign wire_out_pcsrc[16] = \wire_out_pcsrc[16]~output_o ;

assign wire_out_pcsrc[17] = \wire_out_pcsrc[17]~output_o ;

assign wire_out_pcsrc[18] = \wire_out_pcsrc[18]~output_o ;

assign wire_out_pcsrc[19] = \wire_out_pcsrc[19]~output_o ;

assign wire_out_pcsrc[20] = \wire_out_pcsrc[20]~output_o ;

assign wire_out_pcsrc[21] = \wire_out_pcsrc[21]~output_o ;

assign wire_out_pcsrc[22] = \wire_out_pcsrc[22]~output_o ;

assign wire_out_pcsrc[23] = \wire_out_pcsrc[23]~output_o ;

assign wire_out_pcsrc[24] = \wire_out_pcsrc[24]~output_o ;

assign wire_out_pcsrc[25] = \wire_out_pcsrc[25]~output_o ;

assign wire_out_pcsrc[26] = \wire_out_pcsrc[26]~output_o ;

assign wire_out_pcsrc[27] = \wire_out_pcsrc[27]~output_o ;

assign wire_out_pcsrc[28] = \wire_out_pcsrc[28]~output_o ;

assign wire_out_pcsrc[29] = \wire_out_pcsrc[29]~output_o ;

assign wire_out_pcsrc[30] = \wire_out_pcsrc[30]~output_o ;

assign wire_out_pcsrc[31] = \wire_out_pcsrc[31]~output_o ;

assign wire_data1[0] = \wire_data1[0]~output_o ;

assign wire_data1[1] = \wire_data1[1]~output_o ;

assign wire_data1[2] = \wire_data1[2]~output_o ;

assign wire_data1[3] = \wire_data1[3]~output_o ;

assign wire_data1[4] = \wire_data1[4]~output_o ;

assign wire_data1[5] = \wire_data1[5]~output_o ;

assign wire_data1[6] = \wire_data1[6]~output_o ;

assign wire_data1[7] = \wire_data1[7]~output_o ;

assign wire_data1[8] = \wire_data1[8]~output_o ;

assign wire_data1[9] = \wire_data1[9]~output_o ;

assign wire_data1[10] = \wire_data1[10]~output_o ;

assign wire_data1[11] = \wire_data1[11]~output_o ;

assign wire_data1[12] = \wire_data1[12]~output_o ;

assign wire_data1[13] = \wire_data1[13]~output_o ;

assign wire_data1[14] = \wire_data1[14]~output_o ;

assign wire_data1[15] = \wire_data1[15]~output_o ;

assign wire_data1[16] = \wire_data1[16]~output_o ;

assign wire_data1[17] = \wire_data1[17]~output_o ;

assign wire_data1[18] = \wire_data1[18]~output_o ;

assign wire_data1[19] = \wire_data1[19]~output_o ;

assign wire_data1[20] = \wire_data1[20]~output_o ;

assign wire_data1[21] = \wire_data1[21]~output_o ;

assign wire_data1[22] = \wire_data1[22]~output_o ;

assign wire_data1[23] = \wire_data1[23]~output_o ;

assign wire_data1[24] = \wire_data1[24]~output_o ;

assign wire_data1[25] = \wire_data1[25]~output_o ;

assign wire_data1[26] = \wire_data1[26]~output_o ;

assign wire_data1[27] = \wire_data1[27]~output_o ;

assign wire_data1[28] = \wire_data1[28]~output_o ;

assign wire_data1[29] = \wire_data1[29]~output_o ;

assign wire_data1[30] = \wire_data1[30]~output_o ;

assign wire_data1[31] = \wire_data1[31]~output_o ;

assign wire_RAMOutput[0] = \wire_RAMOutput[0]~output_o ;

assign wire_RAMOutput[1] = \wire_RAMOutput[1]~output_o ;

assign wire_RAMOutput[2] = \wire_RAMOutput[2]~output_o ;

assign wire_RAMOutput[3] = \wire_RAMOutput[3]~output_o ;

assign wire_RAMOutput[4] = \wire_RAMOutput[4]~output_o ;

assign wire_RAMOutput[5] = \wire_RAMOutput[5]~output_o ;

assign wire_RAMOutput[6] = \wire_RAMOutput[6]~output_o ;

assign wire_RAMOutput[7] = \wire_RAMOutput[7]~output_o ;

assign wire_RAMOutput[8] = \wire_RAMOutput[8]~output_o ;

assign wire_RAMOutput[9] = \wire_RAMOutput[9]~output_o ;

assign wire_RAMOutput[10] = \wire_RAMOutput[10]~output_o ;

assign wire_RAMOutput[11] = \wire_RAMOutput[11]~output_o ;

assign wire_RAMOutput[12] = \wire_RAMOutput[12]~output_o ;

assign wire_RAMOutput[13] = \wire_RAMOutput[13]~output_o ;

assign wire_RAMOutput[14] = \wire_RAMOutput[14]~output_o ;

assign wire_RAMOutput[15] = \wire_RAMOutput[15]~output_o ;

assign wire_RAMOutput[16] = \wire_RAMOutput[16]~output_o ;

assign wire_RAMOutput[17] = \wire_RAMOutput[17]~output_o ;

assign wire_RAMOutput[18] = \wire_RAMOutput[18]~output_o ;

assign wire_RAMOutput[19] = \wire_RAMOutput[19]~output_o ;

assign wire_RAMOutput[20] = \wire_RAMOutput[20]~output_o ;

assign wire_RAMOutput[21] = \wire_RAMOutput[21]~output_o ;

assign wire_RAMOutput[22] = \wire_RAMOutput[22]~output_o ;

assign wire_RAMOutput[23] = \wire_RAMOutput[23]~output_o ;

assign wire_RAMOutput[24] = \wire_RAMOutput[24]~output_o ;

assign wire_RAMOutput[25] = \wire_RAMOutput[25]~output_o ;

assign wire_RAMOutput[26] = \wire_RAMOutput[26]~output_o ;

assign wire_RAMOutput[27] = \wire_RAMOutput[27]~output_o ;

assign wire_RAMOutput[28] = \wire_RAMOutput[28]~output_o ;

assign wire_RAMOutput[29] = \wire_RAMOutput[29]~output_o ;

assign wire_RAMOutput[30] = \wire_RAMOutput[30]~output_o ;

assign wire_RAMOutput[31] = \wire_RAMOutput[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
