# Low Power Idle (LPI) transitions and clock gating for transmit and receive operations

**Source**: Page 100, Chunk 791  
**Category**: Low Power Idle (LPI) transitions and clock gating for transmit and receive operations  
**Chunk Index**: 791

---

Figure 805. LPI transitions (Transmit, 100 Mbds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2871
Figure 806. LPI Tx clock gating (when LPITCSE = 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2872
Figure 807. LPI transitions (receive, 100 Mbps) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2873

---

**AI Reasoning**: The content focuses on Low Power Idle (LPI) transitions and clock gating, which are specific features related to power management in data transmission and reception. Grouping these under 'features' allows for easy access to information about specific functionalities of the microcontroller.
