<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sqphyreg.h source code [netbsd/sys/dev/mii/sqphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/sqphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='sqphyreg.h.html'>sqphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sqphyreg.h,v 1.5 2008/04/28 20:23:53 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_SQPHYREG_H_">_DEV_MII_SQPHYREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_SQPHYREG_H_" data-ref="_M/_DEV_MII_SQPHYREG_H_">_DEV_MII_SQPHYREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Seeq 80220 registers.  This also covers the Seeq 80225, which is</i></td></tr>
<tr><th id="38">38</th><td><i> * a stripped-down-for-lower-power-consumption version of the 80223.</i></td></tr>
<tr><th id="39">39</th><td><i> * It only has a STATUS register, and only the SPD_DET and DPLX_DET</i></td></tr>
<tr><th id="40">40</th><td><i> * bits are valid.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/MII_SQPHY_CONFIG1" data-ref="_M/MII_SQPHY_CONFIG1">MII_SQPHY_CONFIG1</dfn>	0x10	/* Configuration 1 Register */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_LNK_DIS" data-ref="_M/CONFIG1_LNK_DIS">CONFIG1_LNK_DIS</dfn>		0x8000	/* Link Detect Disable */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_XMT_DIS" data-ref="_M/CONFIG1_XMT_DIS">CONFIG1_XMT_DIS</dfn>		0x4000	/* TP Transmitter Disable */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_XMT_PDN" data-ref="_M/CONFIG1_XMT_PDN">CONFIG1_XMT_PDN</dfn>		0x2000	/* TP Transmitter Powerdown */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TXEN_CRS" data-ref="_M/CONFIG1_TXEN_CRS">CONFIG1_TXEN_CRS</dfn>	0x1000	/* TX_EN to CRS Loopback Disable */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_BYP_ENC" data-ref="_M/CONFIG1_BYP_ENC">CONFIG1_BYP_ENC</dfn>		0x0800	/* Bypass Encoder */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_BYP_SCR" data-ref="_M/CONFIG1_BYP_SCR">CONFIG1_BYP_SCR</dfn>		0x0400	/* Bypass Scrambler */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_UNSCR_DIS" data-ref="_M/CONFIG1_UNSCR_DIS">CONFIG1_UNSCR_DIS</dfn>	0x0200	/* Unscr. Idle Reception Disable */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_EQLZR" data-ref="_M/CONFIG1_EQLZR">CONFIG1_EQLZR</dfn>		0x0100	/* Rx Equalizer Disable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_CABLE" data-ref="_M/CONFIG1_CABLE">CONFIG1_CABLE</dfn>		0x0080	/* Cable: 1 = STP, 0 = UTP */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_RLVL0" data-ref="_M/CONFIG1_RLVL0">CONFIG1_RLVL0</dfn>		0x0040	/* Receive Level Adjust */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TLVL3" data-ref="_M/CONFIG1_TLVL3">CONFIG1_TLVL3</dfn>		0x0020	/* Transmit output level adjust */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TLVL2" data-ref="_M/CONFIG1_TLVL2">CONFIG1_TLVL2</dfn>		0x0010</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TLVL1" data-ref="_M/CONFIG1_TLVL1">CONFIG1_TLVL1</dfn>		0x0008</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TLVL0" data-ref="_M/CONFIG1_TLVL0">CONFIG1_TLVL0</dfn>		0x0004</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TRF1" data-ref="_M/CONFIG1_TRF1">CONFIG1_TRF1</dfn>		0x0002	/* Transmitter Rise/Fall Adjust */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/CONFIG1_TRF0" data-ref="_M/CONFIG1_TRF0">CONFIG1_TRF0</dfn>		0x0001</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/MII_SQPHY_CONFIG2" data-ref="_M/MII_SQPHY_CONFIG2">MII_SQPHY_CONFIG2</dfn>	0x11	/* Configuration 2 Register */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED3_1" data-ref="_M/CONFIG2_PLED3_1">CONFIG2_PLED3_1</dfn>		0x8000	/* PLED3 configuration */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED3_0" data-ref="_M/CONFIG2_PLED3_0">CONFIG2_PLED3_0</dfn>		0x4000</u></td></tr>
<tr><th id="64">64</th><td>					<i>/* 1 1 LINK100 (default) */</i></td></tr>
<tr><th id="65">65</th><td>					<i>/* 1 0 Blink */</i></td></tr>
<tr><th id="66">66</th><td>					<i>/* 0 1 On */</i></td></tr>
<tr><th id="67">67</th><td>					<i>/* 0 0 Off */</i></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED2_1" data-ref="_M/CONFIG2_PLED2_1">CONFIG2_PLED2_1</dfn>		0x2000	/* PLED2 configuration */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED2_0" data-ref="_M/CONFIG2_PLED2_0">CONFIG2_PLED2_0</dfn>		0x1000</u></td></tr>
<tr><th id="70">70</th><td>					<i>/* 1 1 Activity (default) */</i></td></tr>
<tr><th id="71">71</th><td>					<i>/* 1 0 Blink */</i></td></tr>
<tr><th id="72">72</th><td>					<i>/* 0 1 On */</i></td></tr>
<tr><th id="73">73</th><td>					<i>/* 0 0 Off */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED1_1" data-ref="_M/CONFIG2_PLED1_1">CONFIG2_PLED1_1</dfn>		0x0800	/* PLED1 configuration */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED1_0" data-ref="_M/CONFIG2_PLED1_0">CONFIG2_PLED1_0</dfn>		0x0400</u></td></tr>
<tr><th id="76">76</th><td>					<i>/* 1 1 Full duplex (default) */</i></td></tr>
<tr><th id="77">77</th><td>					<i>/* 1 0 Blink */</i></td></tr>
<tr><th id="78">78</th><td>					<i>/* 0 1 On */</i></td></tr>
<tr><th id="79">79</th><td>					<i>/* 0 0 Off */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED0_1" data-ref="_M/CONFIG2_PLED0_1">CONFIG2_PLED0_1</dfn>		0x0200	/* PLED0 configuration */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_PLED0_0" data-ref="_M/CONFIG2_PLED0_0">CONFIG2_PLED0_0</dfn>		0x0100</u></td></tr>
<tr><th id="82">82</th><td>					<i>/* 1 1 LINK10 (default) */</i></td></tr>
<tr><th id="83">83</th><td>					<i>/* 1 0 Blink */</i></td></tr>
<tr><th id="84">84</th><td>					<i>/* 0 1 On */</i></td></tr>
<tr><th id="85">85</th><td>					<i>/* 0 0 Off */</i></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_LED_DEF1" data-ref="_M/CONFIG2_LED_DEF1">CONFIG2_LED_DEF1</dfn>	0x0080	/* LED Normal Function Select */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_LED_DEF0" data-ref="_M/CONFIG2_LED_DEF0">CONFIG2_LED_DEF0</dfn>	0x0040</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_APOL_DIS" data-ref="_M/CONFIG2_APOL_DIS">CONFIG2_APOL_DIS</dfn>	0x0020	/* Auto Polarity Correct Disable */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_JAB_DIS" data-ref="_M/CONFIG2_JAB_DIS">CONFIG2_JAB_DIS</dfn>		0x0010	/* Jabber Disable */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_MREG" data-ref="_M/CONFIG2_MREG">CONFIG2_MREG</dfn>		0x0008	/* Multiple Register Access Enable */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_INT_MDIO" data-ref="_M/CONFIG2_INT_MDIO">CONFIG2_INT_MDIO</dfn>	0x0004	/* MDIO Interrupt when idle */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/CONFIG2_RJ_CFG" data-ref="_M/CONFIG2_RJ_CFG">CONFIG2_RJ_CFG</dfn>		0x0002	/* R/J Configuration Select */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/MII_SQPHY_STATUS" data-ref="_M/MII_SQPHY_STATUS">MII_SQPHY_STATUS</dfn>	0x12	/* Status Output Register */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/STATUS_INT" data-ref="_M/STATUS_INT">STATUS_INT</dfn>		0x8000	/* Interrupt Detect */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LNK_FAIL" data-ref="_M/STATUS_LNK_FAIL">STATUS_LNK_FAIL</dfn>		0x4000	/* Link Fail */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LOSS_SYNC" data-ref="_M/STATUS_LOSS_SYNC">STATUS_LOSS_SYNC</dfn>	0x2000	/* Descrambler lost synchronization */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/STATUS_CWRD" data-ref="_M/STATUS_CWRD">STATUS_CWRD</dfn>		0x1000	/* Codeword Error */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SSD" data-ref="_M/STATUS_SSD">STATUS_SSD</dfn>		0x0800	/* Start of Stream Error */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/STATUS_ESD" data-ref="_M/STATUS_ESD">STATUS_ESD</dfn>		0x0400	/* End of Stream Error */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RPOL" data-ref="_M/STATUS_RPOL">STATUS_RPOL</dfn>		0x0200	/* Reverse Polarity Detected */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/STATUS_JAB" data-ref="_M/STATUS_JAB">STATUS_JAB</dfn>		0x0100	/* Jabber Detected */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SPD_DET" data-ref="_M/STATUS_SPD_DET">STATUS_SPD_DET</dfn>		0x0080	/* 100Mbps */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DPLX_DET" data-ref="_M/STATUS_DPLX_DET">STATUS_DPLX_DET</dfn>		0x0040	/* Full Duplex */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/MII_SQPHY_MASK" data-ref="_M/MII_SQPHY_MASK">MII_SQPHY_MASK</dfn>		0x13	/* Mask Register */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/MASK_INT" data-ref="_M/MASK_INT">MASK_INT</dfn>		0x8000	/* mask INT */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/MASK_LNK_FAIL" data-ref="_M/MASK_LNK_FAIL">MASK_LNK_FAIL</dfn>		0x4000	/* mask LNK_FAIL */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/MASK_LOSS_SYNC" data-ref="_M/MASK_LOSS_SYNC">MASK_LOSS_SYNC</dfn>		0x2000	/* mask LOSS_SYNC */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/MASK_CWRD" data-ref="_M/MASK_CWRD">MASK_CWRD</dfn>		0x1000	/* mask CWRD */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/MASK_SSD" data-ref="_M/MASK_SSD">MASK_SSD</dfn>		0x0800	/* mask SSD */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/MASK_ESD" data-ref="_M/MASK_ESD">MASK_ESD</dfn>		0x0400	/* mask ESD */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/MASK_RPOL" data-ref="_M/MASK_RPOL">MASK_RPOL</dfn>		0x0200	/* mask RPOL */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/MASK_JAB" data-ref="_M/MASK_JAB">MASK_JAB</dfn>		0x0100	/* mask JAB */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/MASK_SPD_DET" data-ref="_M/MASK_SPD_DET">MASK_SPD_DET</dfn>		0x0080	/* mask SPD_DET */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/MASK_DPLX_DET" data-ref="_M/MASK_DPLX_DET">MASK_DPLX_DET</dfn>		0x0040	/* mask DPLX_DET */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/MASK_ANEG_STS1" data-ref="_M/MASK_ANEG_STS1">MASK_ANEG_STS1</dfn>		0x0020	/* mask ANEG_STS1 */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/MASK_ANEG_STS0" data-ref="_M/MASK_ANEG_STS0">MASK_ANEG_STS0</dfn>		0x0010	/* mask ANEG_STS0 */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/MII_SQPHY_RESERVED" data-ref="_M/MII_SQPHY_RESERVED">MII_SQPHY_RESERVED</dfn>	0x14	/* Reserved Register */</u></td></tr>
<tr><th id="121">121</th><td>	<i>/* All bits must be 0 */</i></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_MII_SQPHYREG_H_ */</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='sqphy.c.html'>netbsd/sys/dev/mii/sqphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
