# 3-8-encoder-System-Verilog-Testbench-Archtecture