GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Program D\kyber\RSA_GOWIN\RSA\src\RSA_top.v'
Analyzing Verilog file 'C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v'
Analyzing Verilog file 'C:\Program D\kyber\RSA_GOWIN\RSA\src\gowin_mult\gowin_mult.v'
Analyzing Verilog file 'C:\Program D\kyber\RSA_GOWIN\RSA\src\multi_mod.v'
Analyzing Verilog file 'C:\Program D\kyber\RSA_GOWIN\RSA\src\key_gen.v'
Compiling module 'tb_RSA'("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":3)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":38)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":40)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":42)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":44)
WARN  (EX3780) : Using initial value of 'in_vaild' since it is never assigned("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":46)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":22)
Compiling module 'RSA_top'("C:\Program D\kyber\RSA_GOWIN\RSA\src\RSA_top.v":1)
WARN  (EX2420) : Latch inferred for net 'a[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Program D\kyber\RSA_GOWIN\RSA\src\RSA_top.v":25)
Compiling module 'key_gen'("C:\Program D\kyber\RSA_GOWIN\RSA\src\key_gen.v":3)
WARN  (EX3780) : Using initial value of 'temp_N' since it is never assigned("C:\Program D\kyber\RSA_GOWIN\RSA\src\key_gen.v":15)
Compiling module 'multi_mod'("C:\Program D\kyber\RSA_GOWIN\RSA\src\multi_mod.v":1)
Compiling module 'Gowin_MULT'("C:\Program D\kyber\RSA_GOWIN\RSA\src\gowin_mult\gowin_mult.v":9)
NOTE  (EX0101) : Current top module is "tb_RSA"
WARN  (EX0203) : Top module "tb_RSA" has no ports("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":3)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "RSA_top" instantiated to "dut" is swept in optimizing("C:\Program D\kyber\RSA_GOWIN\RSA\src\tb_RSA.v":57)
WARN  (NL0002) : The module "key_gen" instantiated to "y_key_gen" is swept in optimizing("C:\Program D\kyber\RSA_GOWIN\RSA\src\RSA_top.v":84)
WARN  (NL0002) : The module "multi_mod" instantiated to "y_mulit_mod" is swept in optimizing("C:\Program D\kyber\RSA_GOWIN\RSA\src\RSA_top.v":95)
WARN  (NL0002) : The module "Gowin_MULT" instantiated to "y_instance_name" is swept in optimizing("C:\Program D\kyber\RSA_GOWIN\RSA\src\multi_mod.v":61)
[95%] Generate netlist file "C:\Program D\kyber\RSA_GOWIN\RSA\impl\gwsynthesis\RSA.vg" completed
[100%] Generate report file "C:\Program D\kyber\RSA_GOWIN\RSA\impl\gwsynthesis\RSA_syn.rpt.html" completed
GowinSynthesis finish
