

================================================================
== Vitis HLS Report for 'divide_Pipeline_PARTIAL'
================================================================
* Date:           Thu Dec 19 08:56:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       10|       41|  85.000 ns|  0.348 us|   10|   41|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PARTIAL  |        8|       38|         8|          2|          1|  1 ~ 16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    315|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|      68|     94|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    175|    -|
|Register         |        -|    -|    1187|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    1255|    744|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |mul_64ns_64ns_128_3_1_U27  |mul_64ns_64ns_128_3_1  |        0|   9|  34|  47|    0|
    |mul_64ns_64ns_128_3_1_U28  |mul_64ns_64ns_128_3_1  |        0|   9|  34|  47|    0|
    +---------------------------+-----------------------+---------+----+----+----+-----+
    |Total                      |                       |        0|  18|  68|  94|    0|
    +---------------------------+-----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln151_fu_231_p2            |         +|   0|  0|   14|           6|           2|
    |k_V_15_fu_284_p2               |         +|   0|  0|  135|         128|         128|
    |k_V_fu_262_p2                  |         +|   0|  0|  135|         128|         128|
    |ap_predicate_tran8to10_state3  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_tran8to11_state3  |       and|   0|  0|    2|           1|           1|
    |icmp_ln153_1_fu_226_p2         |      icmp|   0|  0|   10|           6|           6|
    |icmp_ln153_fu_206_p2           |      icmp|   0|  0|   10|           6|           6|
    |or_ln151_fu_211_p2             |        or|   0|  0|    5|           5|           1|
    |ap_enable_pp0                  |       xor|   0|  0|    2|           1|           2|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0|  315|         282|         275|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_152                   |  14|          3|    2|          6|
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_exit_tran_regpp0                     |  14|          3|    2|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_157_p6  |   9|          2|    2|          4|
    |ap_return                               |   9|          2|    2|          4|
    |ap_sig_allocacmp_k_V_13_load_1          |   9|          2|   64|        128|
    |grp_load_fu_168_p1                      |  14|          3|   64|        192|
    |i_fu_70                                 |   9|          2|    6|         12|
    |k_V_13_fu_66                            |   9|          2|   64|        128|
    |k_V_13_out                              |  14|          3|   64|        192|
    |w_digits_data_V_address0                |  14|          3|    5|         15|
    |w_digits_data_V_d0                      |  14|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 175|         37|  341|        888|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |UnifiedRetVal_reg_152    |    2|   0|    2|          0|
    |ap_CS_fsm                |    6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_exit_tran_regpp0      |    2|   0|    3|          1|
    |ap_return_preg           |    2|   0|    2|          0|
    |i_cast24_reg_341         |    6|   0|   64|         58|
    |i_fu_70                  |    6|   0|    6|          0|
    |icmp_ln153_1_reg_360     |    1|   0|    1|          0|
    |icmp_ln153_reg_346       |    1|   0|    1|          0|
    |k_V_13_fu_66             |   64|   0|   64|          0|
    |k_V_13_load_1_reg_394    |   64|   0|   64|          0|
    |k_V_14_reg_404           |   64|   0|   64|          0|
    |mul_ln885_2_reg_410      |  128|   0|  128|          0|
    |mul_ln885_reg_389        |  128|   0|  128|          0|
    |tmp_reg_337              |    1|   0|    1|          0|
    |trunc_ln149_1_reg_420    |   64|   0|   64|          0|
    |trunc_ln223_2_reg_415    |   64|   0|   64|          0|
    |trunc_ln223_reg_399      |   64|   0|   64|          0|
    |v_load_66_reg_374        |   64|   0|   64|          0|
    |v_load_reg_369           |   64|   0|   64|          0|
    |zext_ln146_cast_reg_331  |   64|   0|  128|         64|
    |zext_ln153_reg_355       |    4|   0|   64|         60|
    |i_cast24_reg_341         |   64|  32|   64|         58|
    |icmp_ln153_1_reg_360     |   64|  32|    1|          0|
    |icmp_ln153_reg_346       |   64|  32|    1|          0|
    |tmp_reg_337              |   64|  32|    1|          0|
    |zext_ln153_reg_355       |   64|  32|   64|         60|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1187| 160| 1181|        301|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|ap_return                 |  out|    2|  ap_ctrl_hs|  divide_Pipeline_PARTIAL|  return value|
|v_address0                |  out|    5|   ap_memory|                        v|         array|
|v_ce0                     |  out|    1|   ap_memory|                        v|         array|
|v_q0                      |   in|   64|   ap_memory|                        v|         array|
|v_address1                |  out|    5|   ap_memory|                        v|         array|
|v_ce1                     |  out|    1|   ap_memory|                        v|         array|
|v_q1                      |   in|   64|   ap_memory|                        v|         array|
|zext_ln146                |   in|   64|     ap_none|               zext_ln146|        scalar|
|w_digits_data_V_address0  |  out|    5|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_ce0       |  out|    1|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_we0       |  out|    1|   ap_memory|          w_digits_data_V|         array|
|w_digits_data_V_d0        |  out|   64|   ap_memory|          w_digits_data_V|         array|
|zext_ln110                |   in|    6|     ap_none|               zext_ln110|        scalar|
|n                         |   in|    6|     ap_none|                        n|        scalar|
|k_V_13_out                |  out|   64|      ap_vld|               k_V_13_out|       pointer|
|k_V_13_out_ap_vld         |  out|    1|      ap_vld|               k_V_13_out|       pointer|
|k_V_out                   |  out|   64|      ap_vld|                  k_V_out|       pointer|
|k_V_out_ap_vld            |  out|    1|      ap_vld|                  k_V_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------+--------------+

