\hypertarget{group__Cortex__Core__Configuration}{}\section{Cortex M4 Core Configuration}
\label{group__Cortex__Core__Configuration}\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~0
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}~4
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~0
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}~4
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \hyperlink{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__FPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}\hypertarget{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}{}\label{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}
Defines if an F\+PU is present or not \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__FPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}\hypertarget{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}{}\label{group__Cortex__Core__Configuration_gac1ba8a48ca926bddc88be9bfd7d42641}
Defines if an F\+PU is present or not \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__MPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~0}\hypertarget{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}{}\label{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}
Defines if an M\+PU is present or not \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__MPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~0}\hypertarget{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}{}\label{group__Cortex__Core__Configuration_ga4127d1b31aaf336fab3d7329d117f448}
Defines if an M\+PU is present or not \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}
\index{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}{__NVIC_PRIO_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}\hypertarget{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}{}\label{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}
Number of priority bits implemented in the N\+V\+IC \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}
\index{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}{__NVIC_PRIO_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}\hypertarget{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}{}\label{group__Cortex__Core__Configuration_gae3fe3587d5100c787e02102ce3944460}
Number of priority bits implemented in the N\+V\+IC \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}
\index{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}{__Vendor_SysTickConfig}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}\hypertarget{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}{}\label{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}
Vendor specific implementation of Sys\+Tick\+Config is defined \index{Cortex M4 Core Configuration@{Cortex M4 Core Configuration}!\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}
\index{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}!Cortex M4 Core Configuration@{Cortex M4 Core Configuration}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}{__Vendor_SysTickConfig}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}\hypertarget{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}{}\label{group__Cortex__Core__Configuration_gab58771b4ec03f9bdddc84770f7c95c68}
Vendor specific implementation of Sys\+Tick\+Config is defined 