#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  6 09:48:02 2021
# Process ID: 6400
# Current directory: G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7k325tffg900-2 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 795.477 ; gain = 179.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'vip_maskMerge' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vip_maskMerge_AXILiteS_s_axi' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge_AXILiteS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'vip_maskMerge_AXILiteS_s_axi' (1#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat.v:81]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Loop_loop_height_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state8 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Loop_loop_height_pro.v:121]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat2' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state8 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat2.v:83]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat2' (3#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/AXIvideo2Mat2.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1920_A' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d1920_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1920 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1920_A' (4#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d1920_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro' (5#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Loop_loop_height_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:252]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:366]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (6#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (7#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (8#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIbkb' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/start_for_Mat2AXIbkb.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIbkb_shiftReg' [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/start_for_Mat2AXIbkb.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIbkb_shiftReg' (9#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/start_for_Mat2AXIbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIbkb' (10#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/start_for_Mat2AXIbkb.v:42]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge.v:479]
WARNING: [Synth 8-6014] Unused sequential element Loop_loop_height_pro_U0_ap_ready_count_reg was removed.  [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge.v:487]
INFO: [Synth 8-6155] done synthesizing module 'vip_maskMerge' (11#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/vip_maskMerge.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (12#1) [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:57]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port src_axi0_TDEST[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port p_row[10]
WARNING: [Synth 8-3331] design AXIvideo2Mat2 has unconnected port p_row[9]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TDEST[0]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 856.867 ; gain = 241.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 870.816 ; gain = 255.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 870.816 ; gain = 255.078
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/vip_maskMerge_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/vip_maskMerge_ooc.xdc] for cell 'inst'
Parsing XDC File [G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1004.832 ; gain = 4.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vip_maskMerge_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'vip_maskMerge_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [g:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/03bf/hdl/verilog/fifo_w8_d1920_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vip_maskMerge_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'vip_maskMerge_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 15    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               21 Bit    Registers := 3     
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 133   
+---RAMs : 
	              15K Bit         RAMs := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 46    
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vip_maskMerge_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module AXIvideo2Mat2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module fifo_w8_d1920_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Loop_loop_height_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 19    
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIbkb_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIbkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module vip_maskMerge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi1_TDEST[0]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design vip_maskMerge_AXILiteS_s_axi has unconnected port WSTRB[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_loop_height_pro_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\vip_maskMerge_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (vip_maskMerge_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module vip_maskMerge.
WARNING: [Synth 8-3332] Sequential element (vip_maskMerge_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module vip_maskMerge.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_50/Loop_loop_height_pro_U0/imag0_0_data_stream_s_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_51/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_52/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.832 ; gain = 389.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1068.191 ; gain = 452.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1920_A: | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Loop_loop_height_pro_U0/imag0_0_data_stream_s_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1069.199 ; gain = 453.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    21|
|2     |LUT1     |    31|
|3     |LUT2     |    92|
|4     |LUT3     |   267|
|5     |LUT4     |   167|
|6     |LUT5     |   225|
|7     |LUT6     |   175|
|8     |RAMB18E1 |     3|
|9     |FDRE     |  1029|
|10    |FDSE     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |  2028|
|2     |  inst                             |vip_maskMerge                |  2028|
|3     |    AXIvideo2Mat_U0                |AXIvideo2Mat                 |   497|
|4     |    Loop_loop_height_pro_U0        |Loop_loop_height_pro         |  1038|
|5     |      grp_AXIvideo2Mat2_fu_273     |AXIvideo2Mat2                |   333|
|6     |      imag0_0_data_stream_1_fifo_U |fifo_w8_d1920_A              |   118|
|7     |      imag0_0_data_stream_2_fifo_U |fifo_w8_d1920_A_10           |   154|
|8     |      imag0_0_data_stream_s_fifo_U |fifo_w8_d1920_A_11           |   118|
|9     |    Mat2AXIvideo_U0                |Mat2AXIvideo                 |   232|
|10    |    imagSrc_data_stream_1_U        |fifo_w8_d2_A                 |    32|
|11    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_9      |    24|
|12    |    imagSrc_data_stream_2_U        |fifo_w8_d2_A_0               |    32|
|13    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_8      |    24|
|14    |    imagSrc_data_stream_s_U        |fifo_w8_d2_A_1               |    32|
|15    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_7      |    24|
|16    |    imag_1_data_stream_0_U         |fifo_w8_d2_A_2               |    33|
|17    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_6      |    24|
|18    |    imag_1_data_stream_1_U         |fifo_w8_d2_A_3               |    32|
|19    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_5      |    24|
|20    |    imag_1_data_stream_2_U         |fifo_w8_d2_A_4               |    33|
|21    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg        |    24|
|22    |    start_for_Mat2AXIbkb_U         |start_for_Mat2AXIbkb         |     9|
|23    |    vip_maskMerge_AXILiteS_s_axi_U |vip_maskMerge_AXILiteS_s_axi |    56|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1070.020 ; gain = 320.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.020 ; gain = 454.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1089.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1089.070 ; gain = 766.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 49bbdb8b17b2b7c8
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  6 09:48:57 2021...
