

================================================================
== Vitis HLS Report for 'hwmm_layer1'
================================================================
* Date:           Mon Nov 18 06:18:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3409|     3409|  34.090 us|  34.090 us|  3409|  3409|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |     3408|     3408|       213|          -|          -|    16|        no|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    566|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    160|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     425|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     425|   1099|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_32s_40_1_1_U1  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U2  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U3  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U4  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U5  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U6  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U7  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U8  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 160|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer1_weights_V_U  |hwmm_layer1_weights_layer1_weights_V  |        5|  0|   0|    0|  6400|   10|     1|        64000|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        5|  0|   0|    0|  6400|   10|     1|        64000|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_450_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln21_fu_923_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln25_1_fu_536_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_2_fu_670_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_3_fu_804_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_fu_385_p2       |         +|   0|  0|  14|           7|           2|
    |ret_V_25_fu_505_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_26_fu_602_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_27_fu_639_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_28_fu_736_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_29_fu_773_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_30_fu_870_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_31_fu_907_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_468_p2          |         +|   0|  0|  47|          40|          40|
    |icmp_ln25_1_fu_530_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_2_fu_664_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_3_fu_798_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_fu_379_p2      |      icmp|   0|  0|  10|           7|           6|
    |or_ln21_1_fu_655_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln21_2_fu_789_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln21_fu_521_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln25_1_fu_559_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_2_fu_693_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_3_fu_827_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_fu_419_p2        |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 566|         452|         388|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |input_r_address0                   |  26|          5|    7|         35|
    |input_r_address1                   |  26|          5|    7|         35|
    |j_reg_251                          |   9|          2|    7|         14|
    |k_10_reg_287                       |   9|          2|    7|         14|
    |k_11_reg_311                       |   9|          2|    7|         14|
    |k_12_reg_335                       |   9|          2|    7|         14|
    |k_reg_263                          |   9|          2|    7|         14|
    |output_0_address0                  |  26|          5|    6|         30|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_41_reg_274                   |   9|          2|   32|         64|
    |sum_V_42_reg_298                   |   9|          2|   32|         64|
    |sum_V_43_reg_322                   |   9|          2|   32|         64|
    |sum_V_44_reg_346                   |   9|          2|   32|         64|
    |weights_layer1_weights_V_address0  |  26|          5|   13|         65|
    |weights_layer1_weights_V_address1  |  26|          5|   13|         65|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 373|         76|  250|        744|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |icmp_ln25_1_reg_1006                |   1|   0|    1|          0|
    |icmp_ln25_1_reg_1006_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_2_reg_1062                |   1|   0|    1|          0|
    |icmp_ln25_2_reg_1062_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_3_reg_1118                |   1|   0|    1|          0|
    |icmp_ln25_3_reg_1118_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_reg_950                   |   1|   0|    1|          0|
    |icmp_ln25_reg_950_pp0_iter1_reg     |   1|   0|    1|          0|
    |j_reg_251                           |   7|   0|    7|          0|
    |k_10_reg_287                        |   7|   0|    7|          0|
    |k_11_reg_311                        |   7|   0|    7|          0|
    |k_12_reg_335                        |   7|   0|    7|          0|
    |k_reg_263                           |   7|   0|    7|          0|
    |mul_ln1192_23_reg_1031              |  40|   0|   40|          0|
    |mul_ln1192_25_reg_1087              |  40|   0|   40|          0|
    |mul_ln1192_27_reg_1143              |  40|   0|   40|          0|
    |mul_ln1192_reg_975                  |  40|   0|   40|          0|
    |or_ln21_1_reg_1051                  |   5|   0|    6|          1|
    |or_ln21_2_reg_1107                  |   4|   0|    6|          2|
    |or_ln21_reg_995                     |   5|   0|    6|          1|
    |or_ln25_1_reg_1025                  |   6|   0|    7|          1|
    |or_ln25_2_reg_1081                  |   6|   0|    7|          1|
    |or_ln25_3_reg_1137                  |   6|   0|    7|          1|
    |or_ln25_reg_969                     |   6|   0|    7|          1|
    |sum_V_41_reg_274                    |  32|   0|   32|          0|
    |sum_V_42_reg_298                    |  32|   0|   32|          0|
    |sum_V_43_reg_322                    |  32|   0|   32|          0|
    |sum_V_44_reg_346                    |  32|   0|   32|          0|
    |trunc_ln21_reg_943                  |   6|   0|    6|          0|
    |zext_ln21_1_reg_938                 |   7|   0|   13|          6|
    |zext_ln21_reg_933                   |   7|   0|   64|         57|
    |zext_ln25_1_reg_1057                |   5|   0|   64|         59|
    |zext_ln25_2_reg_1113                |   4|   0|   64|         60|
    |zext_ln25_reg_1001                  |   5|   0|   64|         59|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 425|   0|  674|        249|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|input_r_address0   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|output_0_address0  |  out|    6|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln21 = br void" [nn.cpp:21]   --->   Operation 19 'br' 'br_ln21' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln21, void, i7 0, void" [nn.cpp:21]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [nn.cpp:21]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %tmp, void %.split, void" [nn.cpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %j" [nn.cpp:21]   --->   Operation 24 'zext' 'zext_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %j" [nn.cpp:21]   --->   Operation 25 'zext' 'zext_ln21_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i7 %j" [nn.cpp:21]   --->   Operation 26 'trunc' 'trunc_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:21]   --->   Operation 27 'specloopname' 'specloopname_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:25]   --->   Operation 28 'br' 'br_ln25' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [nn.cpp:32]   --->   Operation 29 'ret' 'ret_ln32' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i7 0, void %.split" [nn.cpp:25]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_41 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 31 'phi' 'sum_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln25 = icmp_ult  i7 %k, i7 100" [nn.cpp:25]   --->   Operation 33 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 34 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [nn.cpp:25]   --->   Operation 35 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln25 = add i7 %k, i7 2" [nn.cpp:25]   --->   Operation 36 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%k_cast3 = zext i7 %k" [nn.cpp:25]   --->   Operation 37 'zext' 'k_cast3' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %k, i32 1, i32 6"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %tmp_s, i7 %j"   --->   Operation 39 'bitconcatenate' 'tmp_43' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %tmp_43"   --->   Operation 40 'zext' 'zext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 41 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %k_cast3"   --->   Operation 42 'getelementptr' 'input_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%r_V = load i7 %input_addr"   --->   Operation 43 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i13 %weights_layer1_weights_V_addr"   --->   Operation 44 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln25 = or i7 %k, i7 1" [nn.cpp:25]   --->   Operation 45 'or' 'or_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%r_V = load i7 %input_addr"   --->   Operation 46 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 47 'sext' 'sext_ln1192' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i13 %weights_layer1_weights_V_addr"   --->   Operation 48 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i10 %weights_layer1_weights_V_load"   --->   Operation 49 'sext' 'sext_ln1192_46' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_46, i40 %sext_ln1192"   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %or_ln25" [nn.cpp:23]   --->   Operation 51 'zext' 'zext_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25, i6 0"   --->   Operation 52 'bitconcatenate' 'tmp_44' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.97ns)   --->   "%add_ln1118 = add i13 %tmp_44, i13 %zext_ln21_1"   --->   Operation 53 'add' 'add_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_37 = zext i13 %add_ln1118"   --->   Operation 54 'zext' 'zext_ln1118_37' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_37"   --->   Operation 55 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23"   --->   Operation 56 'getelementptr' 'input_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.35ns)   --->   "%r_V_22 = load i7 %input_addr_1"   --->   Operation 57 'load' 'r_V_22' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i13 %weights_layer1_weights_V_addr_1"   --->   Operation 58 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 59 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_41, i8 0"   --->   Operation 60 'bitconcatenate' 'lhs_34' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_34, i40 %mul_ln1192"   --->   Operation 61 'add' 'ret_V' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (1.35ns)   --->   "%r_V_22 = load i7 %input_addr_1"   --->   Operation 62 'load' 'r_V_22' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i32 %r_V_22"   --->   Operation 63 'sext' 'sext_ln1192_47' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i13 %weights_layer1_weights_V_addr_1"   --->   Operation 64 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i10 %weights_layer1_weights_V_load_1"   --->   Operation 65 'sext' 'sext_ln1192_48' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.88ns)   --->   "%mul_ln1192_22 = mul i40 %sext_ln1192_48, i40 %sext_ln1192_47"   --->   Operation 66 'mul' 'mul_ln1192_22' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 67 'partselect' 'tmp_45' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 68 'bitconcatenate' 'lhs_35' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.23ns)   --->   "%ret_V_25 = add i40 %lhs_35, i40 %mul_ln1192_22"   --->   Operation 69 'add' 'ret_V_25' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_25, i32 8, i32 39"   --->   Operation 70 'partselect' 'sum_V' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln21" [nn.cpp:29]   --->   Operation 72 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_41, i6 %output_0_addr" [nn.cpp:29]   --->   Operation 73 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln21 = or i6 %trunc_ln21, i6 1" [nn.cpp:21]   --->   Operation 74 'or' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %or_ln21" [nn.cpp:25]   --->   Operation 75 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%k_10 = phi i7 %add_ln25_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i7 0, void" [nn.cpp:25]   --->   Operation 77 'phi' 'k_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%sum_V_42 = phi i32 %sum_V_36, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 78 'phi' 'sum_V_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.86ns)   --->   "%icmp_ln25_1 = icmp_ult  i7 %k_10, i7 100" [nn.cpp:25]   --->   Operation 80 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 81 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split" [nn.cpp:25]   --->   Operation 82 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.89ns)   --->   "%add_ln25_1 = add i7 %k_10, i7 2" [nn.cpp:25]   --->   Operation 83 'add' 'add_ln25_1' <Predicate = (icmp_ln25_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%k_10_cast4 = zext i7 %k_10" [nn.cpp:25]   --->   Operation 84 'zext' 'k_10_cast4' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_10, i6 %or_ln21"   --->   Operation 85 'bitconcatenate' 'tmp_46' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1118_31 = zext i13 %tmp_46"   --->   Operation 86 'zext' 'zext_ln1118_31' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_2 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_31"   --->   Operation 87 'getelementptr' 'weights_layer1_weights_V_addr_2' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %k_10_cast4"   --->   Operation 88 'getelementptr' 'input_addr_2' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.35ns)   --->   "%r_V_23 = load i7 %input_addr_2"   --->   Operation 89 'load' 'r_V_23' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 90 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_2 = load i13 %weights_layer1_weights_V_addr_2"   --->   Operation 90 'load' 'weights_layer1_weights_V_load_2' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln25_1 = or i7 %k_10, i7 1" [nn.cpp:25]   --->   Operation 91 'or' 'or_ln25_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 5.23>
ST_8 : Operation 92 [1/2] (1.35ns)   --->   "%r_V_23 = load i7 %input_addr_2"   --->   Operation 92 'load' 'r_V_23' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i32 %r_V_23"   --->   Operation 93 'sext' 'sext_ln1192_49' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 94 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_2 = load i13 %weights_layer1_weights_V_addr_2"   --->   Operation 94 'load' 'weights_layer1_weights_V_load_2' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i10 %weights_layer1_weights_V_load_2"   --->   Operation 95 'sext' 'sext_ln1192_50' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.88ns)   --->   "%mul_ln1192_23 = mul i40 %sext_ln1192_50, i40 %sext_ln1192_49"   --->   Operation 96 'mul' 'mul_ln1192_23' <Predicate = (icmp_ln25_1)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %or_ln25_1" [nn.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_1, i6 %or_ln21"   --->   Operation 98 'bitconcatenate' 'tmp_47' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1118_32 = zext i13 %tmp_47"   --->   Operation 99 'zext' 'zext_ln1118_32' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_3 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_32"   --->   Operation 100 'getelementptr' 'weights_layer1_weights_V_addr_3' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_1"   --->   Operation 101 'getelementptr' 'input_addr_3' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.35ns)   --->   "%r_V_24 = load i7 %input_addr_3"   --->   Operation 102 'load' 'r_V_24' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 103 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_3 = load i13 %weights_layer1_weights_V_addr_3"   --->   Operation 103 'load' 'weights_layer1_weights_V_load_3' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 9 <SV = 6> <Delay = 6.46>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 104 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_42, i8 0"   --->   Operation 105 'bitconcatenate' 'lhs_37' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.23ns)   --->   "%ret_V_26 = add i40 %lhs_37, i40 %mul_ln1192_23"   --->   Operation 106 'add' 'ret_V_26' <Predicate = (icmp_ln25_1)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/2] (1.35ns)   --->   "%r_V_24 = load i7 %input_addr_3"   --->   Operation 107 'load' 'r_V_24' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i32 %r_V_24"   --->   Operation 108 'sext' 'sext_ln1192_51' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 109 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_3 = load i13 %weights_layer1_weights_V_addr_3"   --->   Operation 109 'load' 'weights_layer1_weights_V_load_3' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i10 %weights_layer1_weights_V_load_3"   --->   Operation 110 'sext' 'sext_ln1192_52' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.88ns)   --->   "%mul_ln1192_24 = mul i40 %sext_ln1192_52, i40 %sext_ln1192_51"   --->   Operation 111 'mul' 'mul_ln1192_24' <Predicate = (icmp_ln25_1)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_26, i32 8, i32 39"   --->   Operation 112 'partselect' 'tmp_48' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 113 'bitconcatenate' 'lhs_38' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.23ns)   --->   "%ret_V_27 = add i40 %lhs_38, i40 %mul_ln1192_24"   --->   Operation 114 'add' 'ret_V_27' <Predicate = (icmp_ln25_1)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sum_V_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_27, i32 8, i32 39"   --->   Operation 115 'partselect' 'sum_V_36' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.35>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25" [nn.cpp:29]   --->   Operation 117 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_42, i6 %output_0_addr_10" [nn.cpp:29]   --->   Operation 118 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln21_1 = or i6 %trunc_ln21, i6 2" [nn.cpp:21]   --->   Operation 119 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i6 %or_ln21_1" [nn.cpp:25]   --->   Operation 120 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:25]   --->   Operation 121 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%k_11 = phi i7 %add_ln25_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i7 0, void" [nn.cpp:25]   --->   Operation 122 'phi' 'k_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sum_V_43 = phi i32 %sum_V_38, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 123 'phi' 'sum_V_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.86ns)   --->   "%icmp_ln25_2 = icmp_ult  i7 %k_11, i7 100" [nn.cpp:25]   --->   Operation 125 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 126 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_2, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split" [nn.cpp:25]   --->   Operation 127 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.89ns)   --->   "%add_ln25_2 = add i7 %k_11, i7 2" [nn.cpp:25]   --->   Operation 128 'add' 'add_ln25_2' <Predicate = (icmp_ln25_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%k_11_cast5 = zext i7 %k_11" [nn.cpp:25]   --->   Operation 129 'zext' 'k_11_cast5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_11, i6 %or_ln21_1"   --->   Operation 130 'bitconcatenate' 'tmp_49' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1118_33 = zext i13 %tmp_49"   --->   Operation 131 'zext' 'zext_ln1118_33' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_4 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_33"   --->   Operation 132 'getelementptr' 'weights_layer1_weights_V_addr_4' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %k_11_cast5"   --->   Operation 133 'getelementptr' 'input_addr_4' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (1.35ns)   --->   "%r_V_25 = load i7 %input_addr_4"   --->   Operation 134 'load' 'r_V_25' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 135 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_4 = load i13 %weights_layer1_weights_V_addr_4"   --->   Operation 135 'load' 'weights_layer1_weights_V_load_4' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln25_2 = or i7 %k_11, i7 1" [nn.cpp:25]   --->   Operation 136 'or' 'or_ln25_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.23>
ST_12 : Operation 137 [1/2] (1.35ns)   --->   "%r_V_25 = load i7 %input_addr_4"   --->   Operation 137 'load' 'r_V_25' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i32 %r_V_25"   --->   Operation 138 'sext' 'sext_ln1192_53' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_4 = load i13 %weights_layer1_weights_V_addr_4"   --->   Operation 139 'load' 'weights_layer1_weights_V_load_4' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i10 %weights_layer1_weights_V_load_4"   --->   Operation 140 'sext' 'sext_ln1192_54' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (3.88ns)   --->   "%mul_ln1192_25 = mul i40 %sext_ln1192_54, i40 %sext_ln1192_53"   --->   Operation 141 'mul' 'mul_ln1192_25' <Predicate = (icmp_ln25_2)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %or_ln25_2" [nn.cpp:23]   --->   Operation 142 'zext' 'zext_ln23_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_2, i6 %or_ln21_1"   --->   Operation 143 'bitconcatenate' 'tmp_50' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1118_34 = zext i13 %tmp_50"   --->   Operation 144 'zext' 'zext_ln1118_34' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_5 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_34"   --->   Operation 145 'getelementptr' 'weights_layer1_weights_V_addr_5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_2"   --->   Operation 146 'getelementptr' 'input_addr_5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 147 [2/2] (1.35ns)   --->   "%r_V_26 = load i7 %input_addr_5"   --->   Operation 147 'load' 'r_V_26' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 148 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_5 = load i13 %weights_layer1_weights_V_addr_5"   --->   Operation 148 'load' 'weights_layer1_weights_V_load_5' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 13 <SV = 8> <Delay = 6.46>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 149 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_43, i8 0"   --->   Operation 150 'bitconcatenate' 'lhs_40' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.23ns)   --->   "%ret_V_28 = add i40 %lhs_40, i40 %mul_ln1192_25"   --->   Operation 151 'add' 'ret_V_28' <Predicate = (icmp_ln25_2)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/2] (1.35ns)   --->   "%r_V_26 = load i7 %input_addr_5"   --->   Operation 152 'load' 'r_V_26' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i32 %r_V_26"   --->   Operation 153 'sext' 'sext_ln1192_55' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 154 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_5 = load i13 %weights_layer1_weights_V_addr_5"   --->   Operation 154 'load' 'weights_layer1_weights_V_load_5' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i10 %weights_layer1_weights_V_load_5"   --->   Operation 155 'sext' 'sext_ln1192_56' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (3.88ns)   --->   "%mul_ln1192_26 = mul i40 %sext_ln1192_56, i40 %sext_ln1192_55"   --->   Operation 156 'mul' 'mul_ln1192_26' <Predicate = (icmp_ln25_2)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_28, i32 8, i32 39"   --->   Operation 157 'partselect' 'tmp_51' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 158 'bitconcatenate' 'lhs_41' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.23ns)   --->   "%ret_V_29 = add i40 %lhs_41, i40 %mul_ln1192_26"   --->   Operation 159 'add' 'ret_V_29' <Predicate = (icmp_ln25_2)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%sum_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_29, i32 8, i32 39"   --->   Operation 160 'partselect' 'sum_V_38' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 161 'br' 'br_ln0' <Predicate = (icmp_ln25_2)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.35>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25_1" [nn.cpp:29]   --->   Operation 162 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_43, i6 %output_0_addr_11" [nn.cpp:29]   --->   Operation 163 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln21_2 = or i6 %trunc_ln21, i6 3" [nn.cpp:21]   --->   Operation 164 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i6 %or_ln21_2" [nn.cpp:25]   --->   Operation 165 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:25]   --->   Operation 166 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%k_12 = phi i7 %add_ln25_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i7 0, void" [nn.cpp:25]   --->   Operation 167 'phi' 'k_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln25_3 = icmp_ult  i7 %k_12, i7 100" [nn.cpp:25]   --->   Operation 168 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_3, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split" [nn.cpp:25]   --->   Operation 169 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.89ns)   --->   "%add_ln25_3 = add i7 %k_12, i7 2" [nn.cpp:25]   --->   Operation 170 'add' 'add_ln25_3' <Predicate = (icmp_ln25_3)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%k_12_cast6 = zext i7 %k_12" [nn.cpp:25]   --->   Operation 171 'zext' 'k_12_cast6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_12, i6 %or_ln21_2"   --->   Operation 172 'bitconcatenate' 'tmp_52' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1118_35 = zext i13 %tmp_52"   --->   Operation 173 'zext' 'zext_ln1118_35' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_6 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_35"   --->   Operation 174 'getelementptr' 'weights_layer1_weights_V_addr_6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %k_12_cast6"   --->   Operation 175 'getelementptr' 'input_addr_6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 176 [2/2] (1.35ns)   --->   "%r_V_27 = load i7 %input_addr_6"   --->   Operation 176 'load' 'r_V_27' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 177 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_6 = load i13 %weights_layer1_weights_V_addr_6"   --->   Operation 177 'load' 'weights_layer1_weights_V_load_6' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln25_3 = or i7 %k_12, i7 1" [nn.cpp:25]   --->   Operation 178 'or' 'or_ln25_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 5.23>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%sum_V_44 = phi i32 %sum_V_40, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 179 'phi' 'sum_V_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 181 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/2] (1.35ns)   --->   "%r_V_27 = load i7 %input_addr_6"   --->   Operation 182 'load' 'r_V_27' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i32 %r_V_27"   --->   Operation 183 'sext' 'sext_ln1192_57' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 184 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_6 = load i13 %weights_layer1_weights_V_addr_6"   --->   Operation 184 'load' 'weights_layer1_weights_V_load_6' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i10 %weights_layer1_weights_V_load_6"   --->   Operation 185 'sext' 'sext_ln1192_58' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (3.88ns)   --->   "%mul_ln1192_27 = mul i40 %sext_ln1192_58, i40 %sext_ln1192_57"   --->   Operation 186 'mul' 'mul_ln1192_27' <Predicate = (icmp_ln25_3)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %or_ln25_3" [nn.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_3, i6 %or_ln21_2"   --->   Operation 188 'bitconcatenate' 'tmp_53' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118_36 = zext i13 %tmp_53"   --->   Operation 189 'zext' 'zext_ln1118_36' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_7 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_36"   --->   Operation 190 'getelementptr' 'weights_layer1_weights_V_addr_7' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_3"   --->   Operation 191 'getelementptr' 'input_addr_7' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 192 [2/2] (1.35ns)   --->   "%r_V_28 = load i7 %input_addr_7"   --->   Operation 192 'load' 'r_V_28' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 193 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_7 = load i13 %weights_layer1_weights_V_addr_7"   --->   Operation 193 'load' 'weights_layer1_weights_V_load_7' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 17 <SV = 10> <Delay = 6.46>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 194 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%lhs_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_44, i8 0"   --->   Operation 195 'bitconcatenate' 'lhs_43' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (1.23ns)   --->   "%ret_V_30 = add i40 %lhs_43, i40 %mul_ln1192_27"   --->   Operation 196 'add' 'ret_V_30' <Predicate = (icmp_ln25_3)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/2] (1.35ns)   --->   "%r_V_28 = load i7 %input_addr_7"   --->   Operation 197 'load' 'r_V_28' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i32 %r_V_28"   --->   Operation 198 'sext' 'sext_ln1192_59' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 199 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_7 = load i13 %weights_layer1_weights_V_addr_7"   --->   Operation 199 'load' 'weights_layer1_weights_V_load_7' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i10 %weights_layer1_weights_V_load_7"   --->   Operation 200 'sext' 'sext_ln1192_60' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (3.88ns)   --->   "%mul_ln1192_28 = mul i40 %sext_ln1192_60, i40 %sext_ln1192_59"   --->   Operation 201 'mul' 'mul_ln1192_28' <Predicate = (icmp_ln25_3)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_30, i32 8, i32 39"   --->   Operation 202 'partselect' 'tmp_54' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 203 'bitconcatenate' 'lhs_44' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (1.23ns)   --->   "%ret_V_31 = add i40 %lhs_44, i40 %mul_ln1192_28"   --->   Operation 204 'add' 'ret_V_31' <Predicate = (icmp_ln25_3)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%sum_V_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_31, i32 8, i32 39"   --->   Operation 205 'partselect' 'sum_V_40' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 206 'br' 'br_ln0' <Predicate = (icmp_ln25_3)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 1.35>
ST_18 : Operation 207 [1/1] (0.89ns)   --->   "%add_ln21 = add i7 %j, i7 4" [nn.cpp:21]   --->   Operation 207 'add' 'add_ln21' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25_2" [nn.cpp:29]   --->   Operation 208 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_44, i6 %output_0_addr_12" [nn.cpp:29]   --->   Operation 209 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln21                         (br               ) [ 0111111111111111111]
j                               (phi              ) [ 0011111111111111111]
tmp                             (bitselect        ) [ 0011111111111111111]
empty                           (speclooptripcount) [ 0000000000000000000]
br_ln21                         (br               ) [ 0000000000000000000]
zext_ln21                       (zext             ) [ 0001111000000000000]
zext_ln21_1                     (zext             ) [ 0001110000000000000]
trunc_ln21                      (trunc            ) [ 0001111111111110000]
specloopname_ln21               (specloopname     ) [ 0000000000000000000]
br_ln25                         (br               ) [ 0011111111111111111]
ret_ln32                        (ret              ) [ 0000000000000000000]
k                               (phi              ) [ 0001000000000000000]
sum_V_41                        (phi              ) [ 0001111000000000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
icmp_ln25                       (icmp             ) [ 0011111111111111111]
empty_50                        (speclooptripcount) [ 0000000000000000000]
br_ln25                         (br               ) [ 0000000000000000000]
add_ln25                        (add              ) [ 0011111111111111111]
k_cast3                         (zext             ) [ 0000000000000000000]
tmp_s                           (partselect       ) [ 0000000000000000000]
tmp_43                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118                     (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr   (getelementptr    ) [ 0001100000000000000]
input_addr                      (getelementptr    ) [ 0001100000000000000]
or_ln25                         (or               ) [ 0001100000000000000]
r_V                             (load             ) [ 0000000000000000000]
sext_ln1192                     (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load   (load             ) [ 0000000000000000000]
sext_ln1192_46                  (sext             ) [ 0000000000000000000]
mul_ln1192                      (mul              ) [ 0001010000000000000]
zext_ln23                       (zext             ) [ 0000000000000000000]
tmp_44                          (bitconcatenate   ) [ 0000000000000000000]
add_ln1118                      (add              ) [ 0000000000000000000]
zext_ln1118_37                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_1 (getelementptr    ) [ 0001010000000000000]
input_addr_1                    (getelementptr    ) [ 0001010000000000000]
specloopname_ln23               (specloopname     ) [ 0000000000000000000]
lhs_34                          (bitconcatenate   ) [ 0000000000000000000]
ret_V                           (add              ) [ 0000000000000000000]
r_V_22                          (load             ) [ 0000000000000000000]
sext_ln1192_47                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_1 (load             ) [ 0000000000000000000]
sext_ln1192_48                  (sext             ) [ 0000000000000000000]
mul_ln1192_22                   (mul              ) [ 0000000000000000000]
tmp_45                          (partselect       ) [ 0000000000000000000]
lhs_35                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_25                        (add              ) [ 0000000000000000000]
sum_V                           (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr                   (getelementptr    ) [ 0000000000000000000]
store_ln29                      (store            ) [ 0000000000000000000]
or_ln21                         (or               ) [ 0000000111000000000]
zext_ln25                       (zext             ) [ 0000000111100000000]
br_ln25                         (br               ) [ 0011111111111111111]
k_10                            (phi              ) [ 0000000100000000000]
sum_V_42                        (phi              ) [ 0000000111100000000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
icmp_ln25_1                     (icmp             ) [ 0011111111111111111]
empty_51                        (speclooptripcount) [ 0000000000000000000]
br_ln25                         (br               ) [ 0000000000000000000]
add_ln25_1                      (add              ) [ 0011111111111111111]
k_10_cast4                      (zext             ) [ 0000000000000000000]
tmp_46                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_31                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_2 (getelementptr    ) [ 0000000110000000000]
input_addr_2                    (getelementptr    ) [ 0000000110000000000]
or_ln25_1                       (or               ) [ 0000000110000000000]
r_V_23                          (load             ) [ 0000000000000000000]
sext_ln1192_49                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_2 (load             ) [ 0000000000000000000]
sext_ln1192_50                  (sext             ) [ 0000000000000000000]
mul_ln1192_23                   (mul              ) [ 0000000101000000000]
zext_ln23_1                     (zext             ) [ 0000000000000000000]
tmp_47                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_32                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_3 (getelementptr    ) [ 0000000101000000000]
input_addr_3                    (getelementptr    ) [ 0000000101000000000]
specloopname_ln23               (specloopname     ) [ 0000000000000000000]
lhs_37                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_26                        (add              ) [ 0000000000000000000]
r_V_24                          (load             ) [ 0000000000000000000]
sext_ln1192_51                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_3 (load             ) [ 0000000000000000000]
sext_ln1192_52                  (sext             ) [ 0000000000000000000]
mul_ln1192_24                   (mul              ) [ 0000000000000000000]
tmp_48                          (partselect       ) [ 0000000000000000000]
lhs_38                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_27                        (add              ) [ 0000000000000000000]
sum_V_36                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_10                (getelementptr    ) [ 0000000000000000000]
store_ln29                      (store            ) [ 0000000000000000000]
or_ln21_1                       (or               ) [ 0000000000011100000]
zext_ln25_1                     (zext             ) [ 0000000000011110000]
br_ln25                         (br               ) [ 0011111111111111111]
k_11                            (phi              ) [ 0000000000010000000]
sum_V_43                        (phi              ) [ 0000000000011110000]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
icmp_ln25_2                     (icmp             ) [ 0011111111111111111]
empty_52                        (speclooptripcount) [ 0000000000000000000]
br_ln25                         (br               ) [ 0000000000000000000]
add_ln25_2                      (add              ) [ 0011111111111111111]
k_11_cast5                      (zext             ) [ 0000000000000000000]
tmp_49                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_33                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_4 (getelementptr    ) [ 0000000000011000000]
input_addr_4                    (getelementptr    ) [ 0000000000011000000]
or_ln25_2                       (or               ) [ 0000000000011000000]
r_V_25                          (load             ) [ 0000000000000000000]
sext_ln1192_53                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_4 (load             ) [ 0000000000000000000]
sext_ln1192_54                  (sext             ) [ 0000000000000000000]
mul_ln1192_25                   (mul              ) [ 0000000000010100000]
zext_ln23_2                     (zext             ) [ 0000000000000000000]
tmp_50                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_34                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_5 (getelementptr    ) [ 0000000000010100000]
input_addr_5                    (getelementptr    ) [ 0000000000010100000]
specloopname_ln23               (specloopname     ) [ 0000000000000000000]
lhs_40                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_28                        (add              ) [ 0000000000000000000]
r_V_26                          (load             ) [ 0000000000000000000]
sext_ln1192_55                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_5 (load             ) [ 0000000000000000000]
sext_ln1192_56                  (sext             ) [ 0000000000000000000]
mul_ln1192_26                   (mul              ) [ 0000000000000000000]
tmp_51                          (partselect       ) [ 0000000000000000000]
lhs_41                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_29                        (add              ) [ 0000000000000000000]
sum_V_38                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
output_0_addr_11                (getelementptr    ) [ 0000000000000000000]
store_ln29                      (store            ) [ 0000000000000000000]
or_ln21_2                       (or               ) [ 0000000000000001110]
zext_ln25_2                     (zext             ) [ 0000000000000001111]
br_ln25                         (br               ) [ 0011111111111111111]
k_12                            (phi              ) [ 0000000000000001000]
icmp_ln25_3                     (icmp             ) [ 0011111111111111111]
br_ln25                         (br               ) [ 0000000000000000000]
add_ln25_3                      (add              ) [ 0011111111111111111]
k_12_cast6                      (zext             ) [ 0000000000000000000]
tmp_52                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_35                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_6 (getelementptr    ) [ 0000000000000001100]
input_addr_6                    (getelementptr    ) [ 0000000000000001100]
or_ln25_3                       (or               ) [ 0000000000000001100]
sum_V_44                        (phi              ) [ 0000000000000001111]
specpipeline_ln0                (specpipeline     ) [ 0000000000000000000]
empty_53                        (speclooptripcount) [ 0000000000000000000]
r_V_27                          (load             ) [ 0000000000000000000]
sext_ln1192_57                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_6 (load             ) [ 0000000000000000000]
sext_ln1192_58                  (sext             ) [ 0000000000000000000]
mul_ln1192_27                   (mul              ) [ 0000000000000001010]
zext_ln23_3                     (zext             ) [ 0000000000000000000]
tmp_53                          (bitconcatenate   ) [ 0000000000000000000]
zext_ln1118_36                  (zext             ) [ 0000000000000000000]
weights_layer1_weights_V_addr_7 (getelementptr    ) [ 0000000000000001010]
input_addr_7                    (getelementptr    ) [ 0000000000000001010]
specloopname_ln23               (specloopname     ) [ 0000000000000000000]
lhs_43                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_30                        (add              ) [ 0000000000000000000]
r_V_28                          (load             ) [ 0000000000000000000]
sext_ln1192_59                  (sext             ) [ 0000000000000000000]
weights_layer1_weights_V_load_7 (load             ) [ 0000000000000000000]
sext_ln1192_60                  (sext             ) [ 0000000000000000000]
mul_ln1192_28                   (mul              ) [ 0000000000000000000]
tmp_54                          (partselect       ) [ 0000000000000000000]
lhs_44                          (bitconcatenate   ) [ 0000000000000000000]
ret_V_31                        (add              ) [ 0000000000000000000]
sum_V_40                        (partselect       ) [ 0011111111111111111]
br_ln0                          (br               ) [ 0011111111111111111]
add_ln21                        (add              ) [ 0111111111111111111]
output_0_addr_12                (getelementptr    ) [ 0000000000000000000]
store_ln29                      (store            ) [ 0000000000000000000]
br_ln0                          (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_layer1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer1_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="weights_layer1_weights_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
<pin id="90" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/3 r_V_22/4 r_V_23/7 r_V_24/8 r_V_25/11 r_V_26/12 r_V_27/15 r_V_28/16 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
<pin id="100" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_layer1_weights_V_load/3 weights_layer1_weights_V_load_1/4 weights_layer1_weights_V_load_2/7 weights_layer1_weights_V_load_3/8 weights_layer1_weights_V_load_4/11 weights_layer1_weights_V_load_5/12 weights_layer1_weights_V_load_6/15 weights_layer1_weights_V_load_7/16 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weights_layer1_weights_V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="13" slack="0"/>
<pin id="106" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_1/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="2"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 store_ln29/10 store_ln29/14 store_ln29/18 "/>
</bind>
</comp>

<comp id="131" class="1004" name="weights_layer1_weights_V_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="13" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_2/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="weights_layer1_weights_V_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_3/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_0_addr_10_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="2"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_10/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="weights_layer1_weights_V_addr_4_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="13" slack="0"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_4/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_addr_4_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="weights_layer1_weights_V_addr_5_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_5/12 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_addr_5_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/12 "/>
</bind>
</comp>

<comp id="203" class="1004" name="output_0_addr_11_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="2"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_11/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="weights_layer1_weights_V_addr_6_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="13" slack="0"/>
<pin id="215" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_6/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_addr_6_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="weights_layer1_weights_V_addr_7_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="13" slack="0"/>
<pin id="231" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer1_weights_V_addr_7/16 "/>
</bind>
</comp>

<comp id="234" class="1004" name="input_addr_7_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/16 "/>
</bind>
</comp>

<comp id="243" class="1004" name="output_0_addr_12_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="3"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_12/18 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="1"/>
<pin id="253" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="k_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="k_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="sum_V_41_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_41 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="sum_V_41_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_41/3 "/>
</bind>
</comp>

<comp id="287" class="1005" name="k_10_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="1"/>
<pin id="289" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_10 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="k_10_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_10/7 "/>
</bind>
</comp>

<comp id="298" class="1005" name="sum_V_42_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_42 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="sum_V_42_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_42/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="k_11_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="1"/>
<pin id="313" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_11 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="k_11_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_11/11 "/>
</bind>
</comp>

<comp id="322" class="1005" name="sum_V_43_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_43 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="sum_V_43_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_43/11 "/>
</bind>
</comp>

<comp id="335" class="1005" name="k_12_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="1"/>
<pin id="337" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_12 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="k_12_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_12/15 "/>
</bind>
</comp>

<comp id="346" class="1005" name="sum_V_44_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_44 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="sum_V_44_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="2"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V_44/16 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln21_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln21_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln21_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln25_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln25_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="k_cast3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast3/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="4" slack="0"/>
<pin id="401" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_43_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="0" index="2" bw="7" slack="1"/>
<pin id="410" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1118_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln25_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln1192_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln1192_46_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_46/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mul_ln1192_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln23_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_44_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="1"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln1118_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="13" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="2"/>
<pin id="453" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln1118_37_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_37/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="lhs_34_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="40" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_34/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ret_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="40" slack="0"/>
<pin id="470" dir="0" index="1" bw="40" slack="1"/>
<pin id="471" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln1192_47_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_47/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln1192_48_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_48/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="mul_ln1192_22_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_22/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_45_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="40" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="lhs_35_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="40" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_35/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="ret_V_25_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="40" slack="0"/>
<pin id="507" dir="0" index="1" bw="40" slack="0"/>
<pin id="508" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="40" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="0" index="3" bw="7" slack="0"/>
<pin id="516" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="or_ln21_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="2"/>
<pin id="523" dir="0" index="1" bw="6" slack="0"/>
<pin id="524" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln25_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln25_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln25_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="k_10_cast4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_10_cast4/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_46_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="1"/>
<pin id="551" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln1118_31_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_31/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln25_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1192_49_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_49/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1192_50_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_50/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mul_ln1192_23_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_23/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln23_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_47_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="1"/>
<pin id="586" dir="0" index="2" bw="6" slack="2"/>
<pin id="587" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln1118_32_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="13" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_32/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="lhs_37_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="40" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="2"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_37/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ret_V_26_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="40" slack="0"/>
<pin id="604" dir="0" index="1" bw="40" slack="1"/>
<pin id="605" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln1192_51_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_51/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln1192_52_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_52/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mul_ln1192_24_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_24/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_48_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="40" slack="0"/>
<pin id="624" dir="0" index="2" bw="5" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="lhs_38_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="40" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_38/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ret_V_27_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="40" slack="0"/>
<pin id="641" dir="0" index="1" bw="40" slack="0"/>
<pin id="642" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sum_V_36_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="40" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="7" slack="0"/>
<pin id="650" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_36/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln21_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="4"/>
<pin id="657" dir="0" index="1" bw="6" slack="0"/>
<pin id="658" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln25_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln25_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="7" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln25_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="k_11_cast5_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_11_cast5/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_49_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="13" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="1"/>
<pin id="685" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln1118_33_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="13" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_33/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln25_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="0" index="1" bw="7" slack="0"/>
<pin id="696" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_2/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln1192_53_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_53/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1192_54_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_54/12 "/>
</bind>
</comp>

<comp id="707" class="1004" name="mul_ln1192_25_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_25/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln23_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="1"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_50_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="0"/>
<pin id="719" dir="0" index="1" bw="7" slack="1"/>
<pin id="720" dir="0" index="2" bw="6" slack="2"/>
<pin id="721" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln1118_34_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_34/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="lhs_40_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="40" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="2"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_40/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="ret_V_28_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="40" slack="0"/>
<pin id="738" dir="0" index="1" bw="40" slack="1"/>
<pin id="739" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln1192_55_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_55/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln1192_56_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="0"/>
<pin id="747" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_56/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="mul_ln1192_26_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_26/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_51_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="40" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="0" index="3" bw="7" slack="0"/>
<pin id="760" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="lhs_41_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="40" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_41/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="ret_V_29_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="40" slack="0"/>
<pin id="775" dir="0" index="1" bw="40" slack="0"/>
<pin id="776" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sum_V_38_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="40" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="0" index="3" bw="7" slack="0"/>
<pin id="784" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_38/13 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln21_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="6"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_2/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln25_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln25_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="0"/>
<pin id="800" dir="0" index="1" bw="7" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/15 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln25_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="0" index="1" bw="3" slack="0"/>
<pin id="807" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/15 "/>
</bind>
</comp>

<comp id="810" class="1004" name="k_12_cast6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_12_cast6/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_52_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="0"/>
<pin id="817" dir="0" index="1" bw="7" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="1"/>
<pin id="819" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/15 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln1118_35_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_35/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="or_ln25_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="7" slack="0"/>
<pin id="830" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_3/15 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln1192_57_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_57/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1192_58_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="0"/>
<pin id="839" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_58/16 "/>
</bind>
</comp>

<comp id="841" class="1004" name="mul_ln1192_27_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_27/16 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln23_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/16 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_53_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="13" slack="0"/>
<pin id="853" dir="0" index="1" bw="7" slack="1"/>
<pin id="854" dir="0" index="2" bw="6" slack="2"/>
<pin id="855" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln1118_36_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="13" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_36/16 "/>
</bind>
</comp>

<comp id="862" class="1004" name="lhs_43_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="40" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="1"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_43/17 "/>
</bind>
</comp>

<comp id="870" class="1004" name="ret_V_30_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="40" slack="0"/>
<pin id="872" dir="0" index="1" bw="40" slack="1"/>
<pin id="873" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/17 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln1192_59_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_59/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln1192_60_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="0"/>
<pin id="881" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_60/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mul_ln1192_28_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="10" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_28/17 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_54_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="40" slack="0"/>
<pin id="892" dir="0" index="2" bw="5" slack="0"/>
<pin id="893" dir="0" index="3" bw="7" slack="0"/>
<pin id="894" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/17 "/>
</bind>
</comp>

<comp id="899" class="1004" name="lhs_44_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="40" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_44/17 "/>
</bind>
</comp>

<comp id="907" class="1004" name="ret_V_31_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="40" slack="0"/>
<pin id="909" dir="0" index="1" bw="40" slack="0"/>
<pin id="910" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/17 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sum_V_40_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="0" index="1" bw="40" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="7" slack="0"/>
<pin id="918" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_40/17 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln21_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="9"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/18 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="933" class="1005" name="zext_ln21_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="2"/>
<pin id="935" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="938" class="1005" name="zext_ln21_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="13" slack="2"/>
<pin id="940" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="trunc_ln21_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="2"/>
<pin id="945" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln25_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln25_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="0"/>
<pin id="956" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="959" class="1005" name="weights_layer1_weights_V_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="13" slack="1"/>
<pin id="961" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="input_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="7" slack="1"/>
<pin id="966" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="or_ln25_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="1"/>
<pin id="971" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="975" class="1005" name="mul_ln1192_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="40" slack="1"/>
<pin id="977" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="980" class="1005" name="weights_layer1_weights_V_addr_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="13" slack="1"/>
<pin id="982" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="input_addr_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="7" slack="1"/>
<pin id="987" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="sum_V_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="995" class="1005" name="or_ln21_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="1"/>
<pin id="997" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln21 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="zext_ln25_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="2"/>
<pin id="1003" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln25_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="add_ln25_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="weights_layer1_weights_V_addr_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="13" slack="1"/>
<pin id="1017" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_addr_2_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="7" slack="1"/>
<pin id="1022" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="or_ln25_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="1"/>
<pin id="1027" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="mul_ln1192_23_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="40" slack="1"/>
<pin id="1033" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_23 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="weights_layer1_weights_V_addr_3_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="13" slack="1"/>
<pin id="1038" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_3 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="input_addr_3_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="1"/>
<pin id="1043" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="sum_V_36_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_36 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="or_ln21_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="6" slack="1"/>
<pin id="1053" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln21_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="zext_ln25_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="2"/>
<pin id="1059" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln25_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="add_ln25_2_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="0"/>
<pin id="1068" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="weights_layer1_weights_V_addr_4_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="13" slack="1"/>
<pin id="1073" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_4 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="input_addr_4_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="7" slack="1"/>
<pin id="1078" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="or_ln25_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="1"/>
<pin id="1083" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25_2 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="mul_ln1192_25_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="40" slack="1"/>
<pin id="1089" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_25 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="weights_layer1_weights_V_addr_5_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="13" slack="1"/>
<pin id="1094" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_5 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="input_addr_5_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="1"/>
<pin id="1099" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sum_V_38_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_38 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="or_ln21_2_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="1"/>
<pin id="1109" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln21_2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="zext_ln25_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="3"/>
<pin id="1115" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln25_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="icmp_ln25_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_3 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="add_ln25_3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="7" slack="0"/>
<pin id="1124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="weights_layer1_weights_V_addr_6_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="13" slack="1"/>
<pin id="1129" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_6 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="input_addr_6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="7" slack="1"/>
<pin id="1134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="or_ln25_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="7" slack="1"/>
<pin id="1139" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25_3 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="mul_ln1192_27_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="40" slack="1"/>
<pin id="1145" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_27 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="weights_layer1_weights_V_addr_7_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="13" slack="1"/>
<pin id="1150" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer1_weights_V_addr_7 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="input_addr_7_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="7" slack="1"/>
<pin id="1155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="sum_V_40_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_40 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln21_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="7" slack="1"/>
<pin id="1165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="117"><net_src comp="102" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="146"><net_src comp="131" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="162"><net_src comp="147" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="202"><net_src comp="187" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="226"><net_src comp="211" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="242"><net_src comp="227" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="285"><net_src comp="274" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="6" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="255" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="10" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="255" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="255" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="255" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="267" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="267" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="267" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="267" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="396" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="251" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="423"><net_src comp="267" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="82" pin="7"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="92" pin="7"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="274" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="82" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="92" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="473" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="468" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="502"><net_src comp="50" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="487" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="481" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="58" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="291" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="30" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="291" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="34" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="291" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="552"><net_src comp="44" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="291" pin="4"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="563"><net_src comp="291" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="42" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="82" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="92" pin="7"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="565" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="579" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="588"><net_src comp="44" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="583" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="599"><net_src comp="50" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="298" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="52" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="82" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="92" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="607" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="602" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="56" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="58" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="621" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="52" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="615" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="54" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="56" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="62" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="315" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="315" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="34" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="315" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="686"><net_src comp="44" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="315" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="697"><net_src comp="315" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="82" pin="7"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="92" pin="7"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="722"><net_src comp="44" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="717" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="322" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="52" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="82" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="92" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="54" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="736" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="56" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="58" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="770"><net_src comp="50" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="755" pin="4"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="52" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="749" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="785"><net_src comp="54" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="56" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="58" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="793"><net_src comp="64" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="339" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="30" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="339" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="34" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="339" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="820"><net_src comp="44" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="339" pin="4"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="831"><net_src comp="339" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="42" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="82" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="92" pin="7"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="833" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="847" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="856"><net_src comp="44" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="851" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="867"><net_src comp="50" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="346" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="52" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="874"><net_src comp="862" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="82" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="92" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="875" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="895"><net_src comp="54" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="870" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="56" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="58" pin="0"/><net_sink comp="889" pin=3"/></net>

<net id="904"><net_src comp="50" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="889" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="52" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="883" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="919"><net_src comp="54" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="56" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="58" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="927"><net_src comp="251" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="66" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="359" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="367" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="941"><net_src comp="371" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="946"><net_src comp="375" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="953"><net_src comp="379" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="385" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="962"><net_src comp="68" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="967"><net_src comp="75" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="972"><net_src comp="419" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="978"><net_src comp="433" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="983"><net_src comp="102" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="988"><net_src comp="109" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="993"><net_src comp="511" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="998"><net_src comp="521" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1004"><net_src comp="526" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1009"><net_src comp="530" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="536" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1018"><net_src comp="131" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="1023"><net_src comp="138" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="1028"><net_src comp="559" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1034"><net_src comp="573" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1039"><net_src comp="147" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="1044"><net_src comp="154" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="1049"><net_src comp="645" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1054"><net_src comp="655" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="1060"><net_src comp="660" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1065"><net_src comp="664" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="670" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1074"><net_src comp="171" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="1079"><net_src comp="178" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="1084"><net_src comp="693" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1090"><net_src comp="707" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1095"><net_src comp="187" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="1100"><net_src comp="194" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="1105"><net_src comp="779" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1110"><net_src comp="789" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1116"><net_src comp="794" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1121"><net_src comp="798" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="804" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1130"><net_src comp="211" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="1135"><net_src comp="218" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="1140"><net_src comp="827" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1146"><net_src comp="841" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1151"><net_src comp="227" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="1156"><net_src comp="234" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="1161"><net_src comp="913" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1166"><net_src comp="923" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 10 14 18 }
	Port: weights_layer1_weights_V | {}
 - Input state : 
	Port: hwmm_layer1 : input_r | {3 4 5 7 8 9 11 12 13 15 16 17 }
	Port: hwmm_layer1 : weights_layer1_weights_V | {3 4 5 7 8 9 11 12 13 15 16 17 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln21 : 2
		zext_ln21 : 1
		zext_ln21_1 : 1
		trunc_ln21 : 1
	State 3
		icmp_ln25 : 1
		br_ln25 : 2
		add_ln25 : 1
		k_cast3 : 1
		tmp_s : 1
		tmp_43 : 2
		zext_ln1118 : 3
		weights_layer1_weights_V_addr : 4
		input_addr : 2
		r_V : 3
		weights_layer1_weights_V_load : 5
		or_ln25 : 1
	State 4
		sext_ln1192 : 1
		sext_ln1192_46 : 1
		mul_ln1192 : 2
		add_ln1118 : 1
		zext_ln1118_37 : 2
		weights_layer1_weights_V_addr_1 : 3
		input_addr_1 : 1
		r_V_22 : 2
		weights_layer1_weights_V_load_1 : 4
	State 5
		ret_V : 1
		sext_ln1192_47 : 1
		sext_ln1192_48 : 1
		mul_ln1192_22 : 2
		tmp_45 : 2
		lhs_35 : 3
		ret_V_25 : 4
		sum_V : 5
	State 6
		store_ln29 : 1
	State 7
		icmp_ln25_1 : 1
		br_ln25 : 2
		add_ln25_1 : 1
		k_10_cast4 : 1
		tmp_46 : 1
		zext_ln1118_31 : 2
		weights_layer1_weights_V_addr_2 : 3
		input_addr_2 : 2
		r_V_23 : 3
		weights_layer1_weights_V_load_2 : 4
		or_ln25_1 : 1
	State 8
		sext_ln1192_49 : 1
		sext_ln1192_50 : 1
		mul_ln1192_23 : 2
		zext_ln1118_32 : 1
		weights_layer1_weights_V_addr_3 : 2
		input_addr_3 : 1
		r_V_24 : 2
		weights_layer1_weights_V_load_3 : 3
	State 9
		ret_V_26 : 1
		sext_ln1192_51 : 1
		sext_ln1192_52 : 1
		mul_ln1192_24 : 2
		tmp_48 : 2
		lhs_38 : 3
		ret_V_27 : 4
		sum_V_36 : 5
	State 10
		store_ln29 : 1
	State 11
		icmp_ln25_2 : 1
		br_ln25 : 2
		add_ln25_2 : 1
		k_11_cast5 : 1
		tmp_49 : 1
		zext_ln1118_33 : 2
		weights_layer1_weights_V_addr_4 : 3
		input_addr_4 : 2
		r_V_25 : 3
		weights_layer1_weights_V_load_4 : 4
		or_ln25_2 : 1
	State 12
		sext_ln1192_53 : 1
		sext_ln1192_54 : 1
		mul_ln1192_25 : 2
		zext_ln1118_34 : 1
		weights_layer1_weights_V_addr_5 : 2
		input_addr_5 : 1
		r_V_26 : 2
		weights_layer1_weights_V_load_5 : 3
	State 13
		ret_V_28 : 1
		sext_ln1192_55 : 1
		sext_ln1192_56 : 1
		mul_ln1192_26 : 2
		tmp_51 : 2
		lhs_41 : 3
		ret_V_29 : 4
		sum_V_38 : 5
	State 14
		store_ln29 : 1
	State 15
		icmp_ln25_3 : 1
		br_ln25 : 2
		add_ln25_3 : 1
		k_12_cast6 : 1
		tmp_52 : 1
		zext_ln1118_35 : 2
		weights_layer1_weights_V_addr_6 : 3
		input_addr_6 : 2
		r_V_27 : 3
		weights_layer1_weights_V_load_6 : 4
		or_ln25_3 : 1
	State 16
		sext_ln1192_57 : 1
		sext_ln1192_58 : 1
		mul_ln1192_27 : 2
		zext_ln1118_36 : 1
		weights_layer1_weights_V_addr_7 : 2
		input_addr_7 : 1
		r_V_28 : 2
		weights_layer1_weights_V_load_7 : 3
	State 17
		ret_V_30 : 1
		sext_ln1192_59 : 1
		sext_ln1192_60 : 1
		mul_ln1192_28 : 2
		tmp_54 : 2
		lhs_44 : 3
		ret_V_31 : 4
		sum_V_40 : 5
	State 18
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln25_fu_385    |    0    |    0    |    14   |
|          |   add_ln1118_fu_450   |    0    |    0    |    20   |
|          |      ret_V_fu_468     |    0    |    0    |    47   |
|          |    ret_V_25_fu_505    |    0    |    0    |    47   |
|          |   add_ln25_1_fu_536   |    0    |    0    |    14   |
|          |    ret_V_26_fu_602    |    0    |    0    |    47   |
|    add   |    ret_V_27_fu_639    |    0    |    0    |    47   |
|          |   add_ln25_2_fu_670   |    0    |    0    |    14   |
|          |    ret_V_28_fu_736    |    0    |    0    |    47   |
|          |    ret_V_29_fu_773    |    0    |    0    |    47   |
|          |   add_ln25_3_fu_804   |    0    |    0    |    14   |
|          |    ret_V_30_fu_870    |    0    |    0    |    47   |
|          |    ret_V_31_fu_907    |    0    |    0    |    47   |
|          |    add_ln21_fu_923    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |   mul_ln1192_fu_433   |    0    |    0    |    20   |
|          |  mul_ln1192_22_fu_481 |    0    |    0    |    20   |
|          |  mul_ln1192_23_fu_573 |    0    |    0    |    20   |
|    mul   |  mul_ln1192_24_fu_615 |    0    |    0    |    20   |
|          |  mul_ln1192_25_fu_707 |    0    |    0    |    20   |
|          |  mul_ln1192_26_fu_749 |    0    |    0    |    20   |
|          |  mul_ln1192_27_fu_841 |    0    |    0    |    20   |
|          |  mul_ln1192_28_fu_883 |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln25_fu_379   |    0    |    0    |    10   |
|   icmp   |   icmp_ln25_1_fu_530  |    0    |    0    |    10   |
|          |   icmp_ln25_2_fu_664  |    0    |    0    |    10   |
|          |   icmp_ln25_3_fu_798  |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_359      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln21_fu_367   |    0    |    0    |    0    |
|          |   zext_ln21_1_fu_371  |    0    |    0    |    0    |
|          |     k_cast3_fu_391    |    0    |    0    |    0    |
|          |   zext_ln1118_fu_414  |    0    |    0    |    0    |
|          |    zext_ln23_fu_439   |    0    |    0    |    0    |
|          | zext_ln1118_37_fu_455 |    0    |    0    |    0    |
|          |    zext_ln25_fu_526   |    0    |    0    |    0    |
|          |   k_10_cast4_fu_542   |    0    |    0    |    0    |
|          | zext_ln1118_31_fu_554 |    0    |    0    |    0    |
|          |   zext_ln23_1_fu_579  |    0    |    0    |    0    |
|   zext   | zext_ln1118_32_fu_589 |    0    |    0    |    0    |
|          |   zext_ln25_1_fu_660  |    0    |    0    |    0    |
|          |   k_11_cast5_fu_676   |    0    |    0    |    0    |
|          | zext_ln1118_33_fu_688 |    0    |    0    |    0    |
|          |   zext_ln23_2_fu_713  |    0    |    0    |    0    |
|          | zext_ln1118_34_fu_723 |    0    |    0    |    0    |
|          |   zext_ln25_2_fu_794  |    0    |    0    |    0    |
|          |   k_12_cast6_fu_810   |    0    |    0    |    0    |
|          | zext_ln1118_35_fu_822 |    0    |    0    |    0    |
|          |   zext_ln23_3_fu_847  |    0    |    0    |    0    |
|          | zext_ln1118_36_fu_857 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln21_fu_375   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_396     |    0    |    0    |    0    |
|          |     tmp_45_fu_487     |    0    |    0    |    0    |
|          |      sum_V_fu_511     |    0    |    0    |    0    |
|          |     tmp_48_fu_621     |    0    |    0    |    0    |
|partselect|    sum_V_36_fu_645    |    0    |    0    |    0    |
|          |     tmp_51_fu_755     |    0    |    0    |    0    |
|          |    sum_V_38_fu_779    |    0    |    0    |    0    |
|          |     tmp_54_fu_889     |    0    |    0    |    0    |
|          |    sum_V_40_fu_913    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_43_fu_406     |    0    |    0    |    0    |
|          |     tmp_44_fu_443     |    0    |    0    |    0    |
|          |     lhs_34_fu_460     |    0    |    0    |    0    |
|          |     lhs_35_fu_497     |    0    |    0    |    0    |
|          |     tmp_46_fu_547     |    0    |    0    |    0    |
|          |     tmp_47_fu_583     |    0    |    0    |    0    |
|          |     lhs_37_fu_594     |    0    |    0    |    0    |
|bitconcatenate|     lhs_38_fu_631     |    0    |    0    |    0    |
|          |     tmp_49_fu_681     |    0    |    0    |    0    |
|          |     tmp_50_fu_717     |    0    |    0    |    0    |
|          |     lhs_40_fu_728     |    0    |    0    |    0    |
|          |     lhs_41_fu_765     |    0    |    0    |    0    |
|          |     tmp_52_fu_815     |    0    |    0    |    0    |
|          |     tmp_53_fu_851     |    0    |    0    |    0    |
|          |     lhs_43_fu_862     |    0    |    0    |    0    |
|          |     lhs_44_fu_899     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln25_fu_419    |    0    |    0    |    0    |
|          |     or_ln21_fu_521    |    0    |    0    |    0    |
|          |    or_ln25_1_fu_559   |    0    |    0    |    0    |
|    or    |    or_ln21_1_fu_655   |    0    |    0    |    0    |
|          |    or_ln25_2_fu_693   |    0    |    0    |    0    |
|          |    or_ln21_2_fu_789   |    0    |    0    |    0    |
|          |    or_ln25_3_fu_827   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1192_fu_425  |    0    |    0    |    0    |
|          | sext_ln1192_46_fu_429 |    0    |    0    |    0    |
|          | sext_ln1192_47_fu_473 |    0    |    0    |    0    |
|          | sext_ln1192_48_fu_477 |    0    |    0    |    0    |
|          | sext_ln1192_49_fu_565 |    0    |    0    |    0    |
|          | sext_ln1192_50_fu_569 |    0    |    0    |    0    |
|          | sext_ln1192_51_fu_607 |    0    |    0    |    0    |
|   sext   | sext_ln1192_52_fu_611 |    0    |    0    |    0    |
|          | sext_ln1192_53_fu_699 |    0    |    0    |    0    |
|          | sext_ln1192_54_fu_703 |    0    |    0    |    0    |
|          | sext_ln1192_55_fu_741 |    0    |    0    |    0    |
|          | sext_ln1192_56_fu_745 |    0    |    0    |    0    |
|          | sext_ln1192_57_fu_833 |    0    |    0    |    0    |
|          | sext_ln1192_58_fu_837 |    0    |    0    |    0    |
|          | sext_ln1192_59_fu_875 |    0    |    0    |    0    |
|          | sext_ln1192_60_fu_879 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   666   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln21_reg_1163           |    7   |
|           add_ln25_1_reg_1010          |    7   |
|           add_ln25_2_reg_1066          |    7   |
|           add_ln25_3_reg_1122          |    7   |
|            add_ln25_reg_954            |    7   |
|          icmp_ln25_1_reg_1006          |    1   |
|          icmp_ln25_2_reg_1062          |    1   |
|          icmp_ln25_3_reg_1118          |    1   |
|            icmp_ln25_reg_950           |    1   |
|          input_addr_1_reg_985          |    7   |
|          input_addr_2_reg_1020         |    7   |
|          input_addr_3_reg_1041         |    7   |
|          input_addr_4_reg_1076         |    7   |
|          input_addr_5_reg_1097         |    7   |
|          input_addr_6_reg_1132         |    7   |
|          input_addr_7_reg_1153         |    7   |
|           input_addr_reg_964           |    7   |
|                j_reg_251               |    7   |
|              k_10_reg_287              |    7   |
|              k_11_reg_311              |    7   |
|              k_12_reg_335              |    7   |
|                k_reg_263               |    7   |
|         mul_ln1192_23_reg_1031         |   40   |
|         mul_ln1192_25_reg_1087         |   40   |
|         mul_ln1192_27_reg_1143         |   40   |
|           mul_ln1192_reg_975           |   40   |
|           or_ln21_1_reg_1051           |    6   |
|           or_ln21_2_reg_1107           |    6   |
|             or_ln21_reg_995            |    6   |
|           or_ln25_1_reg_1025           |    7   |
|           or_ln25_2_reg_1081           |    7   |
|           or_ln25_3_reg_1137           |    7   |
|             or_ln25_reg_969            |    7   |
|            sum_V_36_reg_1046           |   32   |
|            sum_V_38_reg_1102           |   32   |
|            sum_V_40_reg_1158           |   32   |
|            sum_V_41_reg_274            |   32   |
|            sum_V_42_reg_298            |   32   |
|            sum_V_43_reg_322            |   32   |
|            sum_V_44_reg_346            |   32   |
|              sum_V_reg_990             |   32   |
|               tmp_reg_929              |    1   |
|           trunc_ln21_reg_943           |    6   |
| weights_layer1_weights_V_addr_1_reg_980|   13   |
|weights_layer1_weights_V_addr_2_reg_1015|   13   |
|weights_layer1_weights_V_addr_3_reg_1036|   13   |
|weights_layer1_weights_V_addr_4_reg_1071|   13   |
|weights_layer1_weights_V_addr_5_reg_1092|   13   |
|weights_layer1_weights_V_addr_6_reg_1127|   13   |
|weights_layer1_weights_V_addr_7_reg_1148|   13   |
|  weights_layer1_weights_V_addr_reg_959 |   13   |
|           zext_ln21_1_reg_938          |   13   |
|            zext_ln21_reg_933           |   64   |
|          zext_ln25_1_reg_1057          |   64   |
|          zext_ln25_2_reg_1113          |   64   |
|           zext_ln25_reg_1001           |   64   |
+----------------------------------------+--------+
|                  Total                 |   972  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   8  |   7  |   56   ||    43   |
|  grp_access_fu_82 |  p2  |   8  |   0  |    0   ||    43   |
|  grp_access_fu_92 |  p0  |   8  |  13  |   104  ||    43   |
|  grp_access_fu_92 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_125 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_125 |  p1  |   4  |  32  |   128  ||    20   |
|     j_reg_251     |  p0  |   2  |   7  |   14   ||    9    |
|  sum_V_41_reg_274 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_42_reg_298 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_43_reg_322 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_V_44_reg_346 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   582  ||  7.003  ||   257   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   666  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   257  |
|  Register |    -   |    -   |   972  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   972  |   923  |
+-----------+--------+--------+--------+--------+
