{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@year": "2020", "@timestamp": "2020-01-19T09:55:04.000004-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2019", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-10T22:18:31.203305Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal", "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Reconfigurable devices and design tools", "abstracts": "\u00a9 Springer Nature Switzerland AG 2019.This chapter gives a short introduction to reconfigurable devices (Field-Programmable Gate Arrays\u2014FPGA and hardware programmable Systems-on-Chip\u2014SoC), design languages, methods, and tools that will be used in the book. The core reconfigurable elements and the most common embedded blocks are briefly characterized. A generic design flow is discussed and some examples are given that are ready to be tested in FPGA/SoC-based prototyping boards. All the subsequent chapters of the book will follow the suggested design methodology that includes: (1) proposing and evaluating basic architectures that are well suited for hardware accelerators; (2) modeling the chosen architectures in software (in Java language); (3) extracting the core components of future accelerators and generating (in software) fragments for synthesizable hardware description language specifications; (4) mapping the software models to hardware designs; (5) synthesis, implementation, and verification of the accelerators in hardware. The first chapter gives minimal necessary details and the background needed for the next chapters. All circuit specifications will be provided in VHDL. We will use Xilinx Vivado 2018.3 as the main design environment but will try to keep the proposed circuit specifications as platform independent as possible. An overview of the problems addressed in the book is also done and an introduction to different kinds of network-based processing is provided.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Lect. Notes Electr. Eng.", "website": {"ce:e-address": {"$": "http://www.springer.com/series/7818", "@type": "email"}}, "@country": "deu", "translated-sourcetitle": {"$": "Lecture Notes in Electrical Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18761119", "@type": "electronic"}, {"$": "18761100", "@type": "print"}], "volisspag": {"voliss": {"@volume": "566"}, "pagerange": {"@first": "1", "@last": "38"}}, "@type": "k", "publicationyear": {"@first": "2019"}, "publisher": {"publishername": "Springer Verlag", "ce:e-address": {"$": "service@springer.de", "@type": "email"}}, "sourcetitle": "Lecture Notes in Electrical Engineering", "@srcid": "19700186822", "publicationdate": {"year": "2019", "date-text": {"@xfab-added": "true", "$": "2019"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.1.1", "classification-description": "Computer Programming Languages"}, {"classification-code": "732.1", "classification-description": "Control Equipment"}, {"classification-code": "902.2", "classification-description": "Codes and Standards"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2209"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2019 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2019", "@timestamp": "BST 06:27:25", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "628040504", "@idtype": "PUI"}, {"$": "917946979", "@idtype": "CAR-ID"}, {"$": "20192407036009", "@idtype": "CPX"}, {"$": "20191084491", "@idtype": "REAXYSCAR"}, {"$": "20191631098", "@idtype": "SCOPUS"}, {"$": "85066922588", "@idtype": "SCP"}, {"$": "85066922588", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-030-20721-2_1"}}, "tail": {"bibliography": {"@refcount": "26", "reference": [{"ref-fulltext": "Xilinx Press Releases (2018) Xilinx Unveils Versal: the first in a new category of platforms delivering rapid innovation with software programmability and scalable AI inference. https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html. Accessed 6 Feb 2019", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066952641", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Press Releases", "ce:indexed-name": "Xilinx Press Releases"}}, "ref-sourcetitle": "Xilinx Unveils Versal: The First in a New Category of Platforms Delivering Rapid Innovation with Software Programmability and Scalable AI Inference"}, "ce:source-text": "Xilinx Press Releases (2018) Xilinx Unveils Versal: the first in a new category of platforms delivering rapid innovation with software programmability and scalable AI inference. https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) Versal: the first Adaptive Compute Acceleration Platform (ACAP). White paper: Versal ACAPs. https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf. Accessed 24 Mar 2019", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066954649", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Versal: The First Adaptive Compute Acceleration Platform (ACAP). White Paper: Versal Acaps"}, "ce:source-text": "Xilinx Inc. (2018) Versal: the first Adaptive Compute Acceleration Platform (ACAP). White paper: Versal ACAPs. https://www.xilinx.com/support/documentation/white_papers/wp505-versal-acap.pdf. Accessed 24 Mar 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) Xilinx AI engines and their applications. White paper: AI Engines. https://www.xilinx.com/support/documentation/white_papers/wp506-ai-engine.pdf. Accessed 24 Mar 2019", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/white_papers/wp506-ai-engine.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066926466", "@idtype": "SGR"}}, "ref-text": "Accessed 24 Mar 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Xilinx AI Engines and Their Applications. White Paper: AI Engines"}, "ce:source-text": "Xilinx Inc. (2018) Xilinx AI engines and their applications. White paper: AI Engines. https://www.xilinx.com/support/documentation/white_papers/wp506-ai-engine.pdf. Accessed 24 Mar 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) 7 series FPGAs data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf. Accessed 6 Feb 2019", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85029546086", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "7 Series Fpgas Data Sheet: Overview"}, "ce:source-text": "Xilinx Inc. (2018) 7 series FPGAs data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Intel Corp. (2015) Stratix V device overview. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-v/stx5_51001.pdf. Accessed 6 Feb 2019", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-v/stx5_51001.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84893395113", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"author": [{"ce:given-name": "Intel", "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Corp", "ce:indexed-name": "Corp I."}]}, "ref-sourcetitle": "Stratix V Device Overview"}, "ce:source-text": "Intel Corp. (2015) Stratix V device overview. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-v/stx5_51001.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Gartner, Inc. (2018) Forecast overview: semiconductors, worldwide, 2018 update", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "refd-itemidlist": {"itemid": {"$": "85066959138", "@idtype": "SGR"}}, "ref-authors": {"author": [{"ce:given-name": "Inc", "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Gartner", "ce:indexed-name": "Gartner I."}]}, "ref-sourcetitle": "Forecast Overview: Semiconductors, Worldwide, 2018 Update"}, "ce:source-text": "Gartner, Inc. (2018) Forecast overview: semiconductors, worldwide, 2018 update"}, {"ref-fulltext": "Digilent Inc. (2016) Nexys-4\u2122 reference manual. https://reference.digilentinc.com/_media/reference/programmable-logic/nexys-4/nexys4_rm.pdf. Accessed 6 Feb 2019", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https://reference.digilentinc.com/_media/reference/programmable-logic/nexys-4/nexys4_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066958523", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent Inc", "ce:indexed-name": "Digilent Inc"}}, "ref-sourcetitle": "Nexys-4\u2122 Reference Manual"}, "ce:source-text": "Digilent Inc. (2016) Nexys-4\u2122 reference manual. https://reference.digilentinc.com/_media/reference/programmable-logic/nexys-4/nexys4_rm.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Digilent Inc. (2017) ZYBO\u2122 FPGA board reference manual. https://reference.digilentinc. com/_media/reference/programmable-logic/zybo/zybo_rm.pdf. Accessed 6 Feb 2019", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "ZYBO\u2122 FPGA board reference manual"}, "refd-itemidlist": {"itemid": {"$": "85066947966", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent Inc", "ce:indexed-name": "Digilent Inc"}}, "ref-sourcetitle": "Https://Reference.Digilentinc. Com/_Media/Reference/Programmable-Logic/Zybo/Zybo_Rm.Pdf"}, "ce:source-text": "Digilent Inc. (2017) ZYBO\u2122 FPGA board reference manual. https://reference.digilentinc. com/_media/reference/programmable-logic/zybo/zybo_rm.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) Zynq-7000 SoC data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf. Accessed 6 Feb 2019", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85059961103", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Zynq-7000 Soc Data Sheet: Overview"}, "ce:source-text": "Xilinx Inc. (2018) Zynq-7000 SoC data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2016) 7 series FPGAs configurable logic block. https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf. Accessed 6 Feb 2019", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85029037026", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc.", "ce:indexed-name": "Xilinx Inc."}}, "ref-sourcetitle": "7 Series Fpgas Configurable Logic Block"}, "ce:source-text": "Xilinx Inc. (2016) 7 series FPGAs configurable logic block. https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2019) 7 series FPGAs memory resources. https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf. Accessed 6 Feb 2019", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066943925", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "7 Series Fpgas Memory Resources"}, "ce:source-text": "Xilinx Inc. (2019) 7 series FPGAs memory resources. https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) Vivado design suite user guide. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug910-vivado-getting-started.pdf. Accessed 6 Feb 2019", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug910-vivado-getting-started.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84924289112", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Vivado Design Suite User Guide"}, "ce:source-text": "Xilinx Inc. (2018) Vivado design suite user guide. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug910-vivado-getting-started.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2017) Vivado design suite. Designing with IP tutorial. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug939-vivado-designing-with-ip-tutorial. pdf. Accessed 6 Feb 2019", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug939-vivado-designing-with-ip-tutorial.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066929706", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc.", "ce:indexed-name": "Xilinx Inc."}}, "ref-sourcetitle": "Vivado Design Suite. Designing with IP Tutorial."}, "ce:source-text": "Xilinx Inc. (2017) Vivado design suite. Designing with IP tutorial. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug939-vivado-designing-with-ip-tutorial. pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2017) Vivado design suite user guide. Synthesis. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug901-vivado-synthesis.pdf Accessed 6 Feb 2019", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug901-vivado-synthesis.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066928208", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Vivado Design Suite User Guide. Synthesis"}, "ce:source-text": "Xilinx Inc. (2017) Vivado design suite user guide. Synthesis. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug901-vivado-synthesis.pdf Accessed 6 Feb 2019"}, {"ref-fulltext": "Xilinx Inc. (2017) Vivado design suite PG058 block memory generator. https://www.xilinx. com/support/documentation/ip_documentation/blk_mem_gen/v8_3/pg058-blk-mem-gen. pdf. Accessed 17 Mar 2019", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/ip_documentation/blk_mem_gen/v8_3/pg058-blk-mem-gen.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066932658", "@idtype": "SGR"}}, "ref-text": "Accessed 17 Mar 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Vivado Design Suite PG058 Block Memory Generator."}, "ce:source-text": "Xilinx Inc. (2017) Vivado design suite PG058 block memory generator. https://www.xilinx. com/support/documentation/ip_documentation/blk_mem_gen/v8_3/pg058-blk-mem-gen. pdf. Accessed 17 Mar 2019"}, {"ref-fulltext": "Xilinx Inc. (2018) 7 series DSP48E1 slice user guide. https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf Accessed 6 Feb 2019", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85065164455", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "7 Series DSP48E1 Slice User Guide"}, "ce:source-text": "Xilinx Inc. (2018) 7 series DSP48E1 slice user guide. https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf Accessed 6 Feb 2019"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Switzerland", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of Fpga-Based Systems"}, "ce:source-text": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Switzerland"}, {"ref-fulltext": "Xilinx Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. https://www. xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 6 Feb 2019", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066735219", "@idtype": "SGR"}}, "ref-text": "Accessed 6 Feb 2019", "ref-authors": {"author": [{"ce:given-name": "Xilinx", "@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Inc", "ce:indexed-name": "Inc X."}]}, "ref-sourcetitle": "Zynq-7000 All Programmable Soc Technical Reference Manual"}, "ce:source-text": "Xilinx Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. https://www. xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 6 Feb 2019"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Silva J, Rjabov A, Sudnitson A, Cardoso C (2014) Hardware/software Co-design for programmable systems-on-chip. TUT Press", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-On-Chip"}, "ce:source-text": "Sklyarov V, Skliarova I, Silva J, Rjabov A, Sudnitson A, Cardoso C (2014) Hardware/software Co-design for programmable systems-on-chip. TUT Press"}, {"ref-fulltext": "Skliarova I, Sklyarov V, Sudnitson A, Kruus M (2015) Integration of high-level synthesis to the courses on reconfigurable digital systems. In: Proceedings of the 38th international conference on information and communication technology, electronics and microelectronics\u2014MIPRO\u201915, Opatija, Croatia, May, 2015, pp 172\u2013177", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Integration of high-level synthesis to the courses on reconfigurable digital systems"}, "refd-itemidlist": {"itemid": {"$": "84946140676", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2015"}, "pagerange": {"@first": "172", "@last": "177"}}, "ref-text": "Opatija, Croatia, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}]}, "ref-sourcetitle": "Proceedings of the 38Th International Conference on Information and Communication Technology, Electronics and microelectronics\u2014MIPRO\u201915"}, "ce:source-text": "Skliarova I, Sklyarov V, Sudnitson A, Kruus M (2015) Integration of high-level synthesis to the courses on reconfigurable digital systems. In: Proceedings of the 38th international conference on information and communication technology, electronics and microelectronics\u2014MIPRO\u201915, Opatija, Croatia, May, 2015, pp 172\u2013177"}, {"ref-fulltext": "Knuth DE (2011) The art of computer programming. sorting and searching, 3rd edn. Addison-Wesley, Massachusetts", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley, Massachusetts", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}, "ce:source-text": "Knuth DE (2011) The art of computer programming. sorting and searching, 3rd edn. Addison-Wesley, Massachusetts"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2015) Design and implementation of counting networks. Computing 97(6):557\u2013577", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Sklyarov V, Skliarova I (2015) Design and implementation of counting networks. Computing 97(6):557\u2013577"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press, Tallinn", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84885611286", "@idtype": "SGR"}}, "ref-text": "TUT Press, Tallinn", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Parallel Processing in Fpga-Based Digital Circuits and Systems"}, "ce:source-text": "Sklyarov V, Skliarova I (2013) Parallel processing in FPGA-based digital circuits and systems. TUT Press, Tallinn"}, {"ref-fulltext": "Batcher KE (1968) Sorting networks and their applications. In: Proceedings of AFIPS spring joint computer conference, USA (1968)", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-text": "1968", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "In: Proceedings of AFIPS Spring Joint Computer Conference, USA"}, "ce:source-text": "Batcher KE (1968) Sorting networks and their applications. In: Proceedings of AFIPS spring joint computer conference, USA (1968)"}, {"ref-fulltext": "Reingold EM, Nievergelt J, Deo N (1977) Combinatorial algorithms. Theory and practice. Prentice-Hall, Englewood Cliffs NJ", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "1977"}, "refd-itemidlist": {"itemid": {"$": "0004225698", "@idtype": "SGR"}}, "ref-text": "Theory and practice. Prentice-Hall, Englewood Cliffs NJ", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Reingold", "ce:indexed-name": "Reingold E.M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Nievergelt", "ce:indexed-name": "Nievergelt J."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Deo", "ce:indexed-name": "Deo N."}]}, "ref-sourcetitle": "Combinatorial Algorithms"}, "ce:source-text": "Reingold EM, Nievergelt J, Deo N (1977) Combinatorial algorithms. Theory and practice. Prentice-Hall, Englewood Cliffs NJ"}, {"ref-fulltext": "Yeung RW (2008) Information theory and network coding. Springer", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "57149128516", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Yeung", "ce:indexed-name": "Yeung R.W."}]}, "ref-sourcetitle": "Information Theory and Network Coding"}, "ce:source-text": "Yeung RW (2008) Information theory and network coding. Springer"}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85066922588", "dc:description": "\u00a9 Springer Nature Switzerland AG 2019.This chapter gives a short introduction to reconfigurable devices (Field-Programmable Gate Arrays\u2014FPGA and hardware programmable Systems-on-Chip\u2014SoC), design languages, methods, and tools that will be used in the book. The core reconfigurable elements and the most common embedded blocks are briefly characterized. A generic design flow is discussed and some examples are given that are ready to be tested in FPGA/SoC-based prototyping boards. All the subsequent chapters of the book will follow the suggested design methodology that includes: (1) proposing and evaluating basic architectures that are well suited for hardware accelerators; (2) modeling the chosen architectures in software (in Java language); (3) extracting the core components of future accelerators and generating (in software) fragments for synthesizable hardware description language specifications; (4) mapping the software models to hardware designs; (5) synthesis, implementation, and verification of the accelerators in hardware. The first chapter gives minimal necessary details and the background needed for the next chapters. All circuit specifications will be provided in VHDL. We will use Xilinx Vivado 2018.3 as the main design environment but will try to keep the proposed circuit specifications as platform independent as possible. An overview of the problems addressed in the book is also done and an introduction to different kinds of network-based processing is provided.", "prism:coverDate": "2019-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066922588", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066922588"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066922588&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066922588&origin=inward"}], "prism:publicationName": "Lecture Notes in Electrical Engineering", "source-id": "19700186822", "citedby-count": "1", "prism:volume": "566", "subtype": "ch", "prism:pageRange": "1-38", "dc:title": "Reconfigurable devices and design tools", "prism:endingPage": "38", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-030-20721-2_1", "prism:issn": "18761119 18761100", "prism:startingPage": "1", "dc:identifier": "SCOPUS_ID:85066922588", "dc:publisher": "Springer Verlagservice@springer.de"}, "idxterms": {"mainterm": [{"$": "Circuit specifications", "@weight": "b", "@candidate": "n"}, {"$": "Design environment", "@weight": "b", "@candidate": "n"}, {"$": "Design Methodology", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Hardware descriptions", "@weight": "b", "@candidate": "n"}, {"$": "Platform independent", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable devices", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Industrial and Manufacturing Engineering", "@code": "2209", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}