PPA Report for pipelined_intr_ctrl.v (Module: pipelined_intr_ctrl)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 19
FF Count: 27
IO Count: 24
Cell Count: 112

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 687.29 MHz
Reg-to-Reg Critical Path Delay: 1.232 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
