// Seed: 239598466
module module_0;
  wire id_1 = ~id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  logic id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = 1 == 1;
  module_0 modCall_1 ();
  wire id_3;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22;
endmodule
