ARM GAS  /tmp/ccE30C3N.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usb_hw.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.IntToUnicode,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	IntToUnicode:
  24              	.LVL0:
  25              	.LFB33:
  26              		.file 1 "../bootloader/Src/usb_hw.c"
   1:../bootloader/Src/usb_hw.c **** #include "usb_hw.h"
   2:../bootloader/Src/usb_hw.c **** #include "usb_lib.h"
   3:../bootloader/Src/usb_hw.c **** #include "usb_desc.h"
   4:../bootloader/Src/usb_hw.c **** #include "usb_pwr.h"
   5:../bootloader/Src/usb_hw.c **** #include "string.h"
   6:../bootloader/Src/usb_hw.c **** 
   7:../bootloader/Src/usb_hw.c **** /* Private typedef -----------------------------------------------------------*/
   8:../bootloader/Src/usb_hw.c **** /* Private define ------------------------------------------------------------*/
   9:../bootloader/Src/usb_hw.c **** #define         ID1          (0x1FFFF7E8)
  10:../bootloader/Src/usb_hw.c **** #define         ID2          (0x1FFFF7EC)
  11:../bootloader/Src/usb_hw.c **** #define         ID3          (0x1FFFF7F0)
  12:../bootloader/Src/usb_hw.c **** /* Private macro -------------------------------------------------------------*/
  13:../bootloader/Src/usb_hw.c **** /* Private variables ---------------------------------------------------------*/
  14:../bootloader/Src/usb_hw.c **** 
  15:../bootloader/Src/usb_hw.c **** ErrorStatus HSEStartUpStatus;
  16:../bootloader/Src/usb_hw.c **** 
  17:../bootloader/Src/usb_hw.c **** /* Extern variables ----------------------------------------------------------*/
  18:../bootloader/Src/usb_hw.c **** /* Private function prototypes -----------------------------------------------*/
  19:../bootloader/Src/usb_hw.c **** static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len);
  20:../bootloader/Src/usb_hw.c **** static void AsciiToUnicode (uint8_t * pbuf_in , uint8_t *pbuf_out , uint8_t len);
  21:../bootloader/Src/usb_hw.c **** /* Private functions ---------------------------------------------------------*/
  22:../bootloader/Src/usb_hw.c **** 
  23:../bootloader/Src/usb_hw.c **** /*******************************************************************************
  24:../bootloader/Src/usb_hw.c **** * Function Name  : Set_System
  25:../bootloader/Src/usb_hw.c **** * Description    : Configures Main system clocks & power.
  26:../bootloader/Src/usb_hw.c **** * Input          : None.
  27:../bootloader/Src/usb_hw.c **** * Return         : None.
  28:../bootloader/Src/usb_hw.c **** *******************************************************************************/
  29:../bootloader/Src/usb_hw.c **** void Set_System(void)
  30:../bootloader/Src/usb_hw.c **** {
  31:../bootloader/Src/usb_hw.c ****   SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);
  32:../bootloader/Src/usb_hw.c **** 	MODIFY_REG(GPIOA->CRH,
ARM GAS  /tmp/ccE30C3N.s 			page 2


  33:../bootloader/Src/usb_hw.c **** 		GPIO_CRH_CNF12 | GPIO_CRH_MODE12,
  34:../bootloader/Src/usb_hw.c **** 		GPIO_CRH_CNF12_0);
  35:../bootloader/Src/usb_hw.c **** }
  36:../bootloader/Src/usb_hw.c **** 
  37:../bootloader/Src/usb_hw.c **** /*******************************************************************************
  38:../bootloader/Src/usb_hw.c **** * Function Name  : Set_USBClock
  39:../bootloader/Src/usb_hw.c **** * Description    : Configures USB Clock input (48MHz).
  40:../bootloader/Src/usb_hw.c **** * Input          : None.
  41:../bootloader/Src/usb_hw.c **** * Output         : None.
  42:../bootloader/Src/usb_hw.c **** * Return         : None.
  43:../bootloader/Src/usb_hw.c **** *******************************************************************************/
  44:../bootloader/Src/usb_hw.c **** void Set_USBClock(void)
  45:../bootloader/Src/usb_hw.c **** {
  46:../bootloader/Src/usb_hw.c ****   /* Enable the USB clock */
  47:../bootloader/Src/usb_hw.c **** 	RCC->APB1ENR |= RCC_APB1ENR_USBEN;
  48:../bootloader/Src/usb_hw.c **** }
  49:../bootloader/Src/usb_hw.c **** 
  50:../bootloader/Src/usb_hw.c **** /*******************************************************************************
  51:../bootloader/Src/usb_hw.c **** * Function Name  : USB_Interrupts_Config.
  52:../bootloader/Src/usb_hw.c **** * Description    : Configures the USB interrupts.
  53:../bootloader/Src/usb_hw.c **** * Input          : None.
  54:../bootloader/Src/usb_hw.c **** * Output         : None.
  55:../bootloader/Src/usb_hw.c **** * Return         : None.
  56:../bootloader/Src/usb_hw.c **** *******************************************************************************/
  57:../bootloader/Src/usb_hw.c **** void USB_Interrupts_Config(void)
  58:../bootloader/Src/usb_hw.c **** {
  59:../bootloader/Src/usb_hw.c ****   NVIC_InitTypeDef NVIC_InitStructure; 
  60:../bootloader/Src/usb_hw.c ****   
  61:../bootloader/Src/usb_hw.c ****   /* 2 bit for pre-emption priority, 2 bits for subpriority */
  62:../bootloader/Src/usb_hw.c ****   NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);  
  63:../bootloader/Src/usb_hw.c **** 
  64:../bootloader/Src/usb_hw.c ****   /* Enable the USB interrupt */
  65:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
  66:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  67:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  68:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  69:../bootloader/Src/usb_hw.c ****   NVIC_Init(&NVIC_InitStructure);
  70:../bootloader/Src/usb_hw.c ****   
  71:../bootloader/Src/usb_hw.c **** }
  72:../bootloader/Src/usb_hw.c **** 
  73:../bootloader/Src/usb_hw.c **** 
  74:../bootloader/Src/usb_hw.c **** /*******************************************************************************
  75:../bootloader/Src/usb_hw.c **** * Function Name  : Get_SerialNum.
  76:../bootloader/Src/usb_hw.c **** * Description    : Create the serial number string descriptor.
  77:../bootloader/Src/usb_hw.c **** * Input          : None.
  78:../bootloader/Src/usb_hw.c **** * Output         : None.
  79:../bootloader/Src/usb_hw.c **** * Return         : None.
  80:../bootloader/Src/usb_hw.c **** *******************************************************************************/
  81:../bootloader/Src/usb_hw.c **** void Get_SerialNum(void)
  82:../bootloader/Src/usb_hw.c **** {
  83:../bootloader/Src/usb_hw.c ****   uint32_t Device_Serial0, Device_Serial1, Device_Serial2;
  84:../bootloader/Src/usb_hw.c ****   
  85:../bootloader/Src/usb_hw.c ****   Device_Serial0 = *(uint32_t*)ID1;
  86:../bootloader/Src/usb_hw.c ****   Device_Serial1 = *(uint32_t*)ID2;
  87:../bootloader/Src/usb_hw.c ****   Device_Serial2 = *(uint32_t*)ID3;
  88:../bootloader/Src/usb_hw.c ****   
  89:../bootloader/Src/usb_hw.c ****   Device_Serial0 += Device_Serial2;
ARM GAS  /tmp/ccE30C3N.s 			page 3


  90:../bootloader/Src/usb_hw.c ****   
  91:../bootloader/Src/usb_hw.c ****   if (Device_Serial0 != 0)
  92:../bootloader/Src/usb_hw.c ****   {
  93:../bootloader/Src/usb_hw.c ****     IntToUnicode (Device_Serial0, &CustomHID_StringSerial[2] , 8);
  94:../bootloader/Src/usb_hw.c ****     IntToUnicode (Device_Serial1, &CustomHID_StringSerial[18], 4);
  95:../bootloader/Src/usb_hw.c ****   }
  96:../bootloader/Src/usb_hw.c **** }
  97:../bootloader/Src/usb_hw.c **** 
  98:../bootloader/Src/usb_hw.c **** 
  99:../bootloader/Src/usb_hw.c **** /*******************************************************************************
 100:../bootloader/Src/usb_hw.c **** * Function Name  : HexToChar.
 101:../bootloader/Src/usb_hw.c **** * Description    : Convert Hex 32Bits value into char.
 102:../bootloader/Src/usb_hw.c **** * Input          : None.
 103:../bootloader/Src/usb_hw.c **** * Output         : None.
 104:../bootloader/Src/usb_hw.c **** * Return         : None.
 105:../bootloader/Src/usb_hw.c **** *******************************************************************************/
 106:../bootloader/Src/usb_hw.c **** static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 107:../bootloader/Src/usb_hw.c **** {
  27              		.loc 1 107 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
 108:../bootloader/Src/usb_hw.c ****   uint8_t idx = 0;
  31              		.loc 1 108 3 view .LVU1
 109:../bootloader/Src/usb_hw.c ****   
 110:../bootloader/Src/usb_hw.c ****   for( idx = 0 ; idx < len ; idx ++)
  32              		.loc 1 110 3 view .LVU2
  33              		.loc 1 110 18 view .LVU3
 107:../bootloader/Src/usb_hw.c ****   uint8_t idx = 0;
  34              		.loc 1 107 1 is_stmt 0 view .LVU4
  35 0000 0023     		movs	r3, #0
  36 0002 70B5     		push	{r4, r5, r6, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 14, -4
 111:../bootloader/Src/usb_hw.c ****   {
 112:../bootloader/Src/usb_hw.c ****     if( ((value >> 28)) < 0xA )
 113:../bootloader/Src/usb_hw.c ****     {
 114:../bootloader/Src/usb_hw.c ****       pbuf[ 2* idx] = (value >> 28) + '0';
 115:../bootloader/Src/usb_hw.c ****     }
 116:../bootloader/Src/usb_hw.c ****     else
 117:../bootloader/Src/usb_hw.c ****     {
 118:../bootloader/Src/usb_hw.c ****       pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 119:../bootloader/Src/usb_hw.c ****     }
 120:../bootloader/Src/usb_hw.c ****     
 121:../bootloader/Src/usb_hw.c ****     value = value << 4;
 122:../bootloader/Src/usb_hw.c ****     
 123:../bootloader/Src/usb_hw.c ****     pbuf[ 2* idx + 1] = 0;
  43              		.loc 1 123 23 view .LVU5
  44 0004 1E46     		mov	r6, r3
  45 0006 4D1C     		adds	r5, r1, #1
  46              	.LVL1:
  47              	.L4:
 112:../bootloader/Src/usb_hw.c ****     {
ARM GAS  /tmp/ccE30C3N.s 			page 4


  48              		.loc 1 112 5 is_stmt 1 view .LVU6
  49 0008 040F     		lsrs	r4, r0, #28
 112:../bootloader/Src/usb_hw.c ****     {
  50              		.loc 1 112 7 is_stmt 0 view .LVU7
  51 000a B0F1204F 		cmp	r0, #-1610612736
 114:../bootloader/Src/usb_hw.c ****     }
  52              		.loc 1 114 7 is_stmt 1 view .LVU8
 114:../bootloader/Src/usb_hw.c ****     }
  53              		.loc 1 114 37 is_stmt 0 view .LVU9
  54 000e 34BF     		ite	cc
  55 0010 3034     		addcc	r4, r4, #48
 118:../bootloader/Src/usb_hw.c ****     }
  56              		.loc 1 118 7 is_stmt 1 view .LVU10
 118:../bootloader/Src/usb_hw.c ****     }
  57              		.loc 1 118 42 is_stmt 0 view .LVU11
  58 0012 3734     		addcs	r4, r4, #55
 118:../bootloader/Src/usb_hw.c ****     }
  59              		.loc 1 118 20 view .LVU12
  60 0014 01F81340 		strb	r4, [r1, r3, lsl #1]
 121:../bootloader/Src/usb_hw.c ****     
  61              		.loc 1 121 5 is_stmt 1 view .LVU13
  62              		.loc 1 123 23 is_stmt 0 view .LVU14
  63 0018 05F81360 		strb	r6, [r5, r3, lsl #1]
  64 001c 0133     		adds	r3, r3, #1
  65              	.LVL2:
 110:../bootloader/Src/usb_hw.c ****   {
  66              		.loc 1 110 3 view .LVU15
  67 001e DCB2     		uxtb	r4, r3
  68 0020 A242     		cmp	r2, r4
 121:../bootloader/Src/usb_hw.c ****     
  69              		.loc 1 121 11 view .LVU16
  70 0022 4FEA0010 		lsl	r0, r0, #4
  71              	.LVL3:
  72              		.loc 1 123 5 is_stmt 1 view .LVU17
 110:../bootloader/Src/usb_hw.c ****   {
  73              		.loc 1 110 30 view .LVU18
 110:../bootloader/Src/usb_hw.c ****   {
  74              		.loc 1 110 18 view .LVU19
 110:../bootloader/Src/usb_hw.c ****   {
  75              		.loc 1 110 3 is_stmt 0 view .LVU20
  76 0026 EFD8     		bhi	.L4
 124:../bootloader/Src/usb_hw.c ****   }
 125:../bootloader/Src/usb_hw.c **** }
  77              		.loc 1 125 1 view .LVU21
  78 0028 70BD     		pop	{r4, r5, r6, pc}
  79              		.cfi_endproc
  80              	.LFE33:
  82              		.section	.text.Set_System,"ax",%progbits
  83              		.align	1
  84              		.global	Set_System
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	Set_System:
  91              	.LFB29:
  30:../bootloader/Src/usb_hw.c ****   SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);
ARM GAS  /tmp/ccE30C3N.s 			page 5


  92              		.loc 1 30 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  31:../bootloader/Src/usb_hw.c **** 	MODIFY_REG(GPIOA->CRH,
  97              		.loc 1 31 3 view .LVU23
  98 0000 064A     		ldr	r2, .L8
  99 0002 9369     		ldr	r3, [r2, #24]
 100 0004 43F00403 		orr	r3, r3, #4
 101 0008 9361     		str	r3, [r2, #24]
  32:../bootloader/Src/usb_hw.c **** 		GPIO_CRH_CNF12 | GPIO_CRH_MODE12,
 102              		.loc 1 32 2 view .LVU24
 103 000a A2F58432 		sub	r2, r2, #67584
 104 000e 5368     		ldr	r3, [r2, #4]
 105 0010 23F47023 		bic	r3, r3, #983040
 106 0014 43F48023 		orr	r3, r3, #262144
 107 0018 5360     		str	r3, [r2, #4]
  35:../bootloader/Src/usb_hw.c **** 
 108              		.loc 1 35 1 is_stmt 0 view .LVU25
 109 001a 7047     		bx	lr
 110              	.L9:
 111              		.align	2
 112              	.L8:
 113 001c 00100240 		.word	1073876992
 114              		.cfi_endproc
 115              	.LFE29:
 117              		.section	.text.Set_USBClock,"ax",%progbits
 118              		.align	1
 119              		.global	Set_USBClock
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 123              		.fpu softvfp
 125              	Set_USBClock:
 126              	.LFB30:
  45:../bootloader/Src/usb_hw.c ****   /* Enable the USB clock */
 127              		.loc 1 45 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
  47:../bootloader/Src/usb_hw.c **** }
 132              		.loc 1 47 2 view .LVU27
  47:../bootloader/Src/usb_hw.c **** }
 133              		.loc 1 47 15 is_stmt 0 view .LVU28
 134 0000 024A     		ldr	r2, .L11
 135 0002 D369     		ldr	r3, [r2, #28]
 136 0004 43F40003 		orr	r3, r3, #8388608
 137 0008 D361     		str	r3, [r2, #28]
  48:../bootloader/Src/usb_hw.c **** 
 138              		.loc 1 48 1 view .LVU29
 139 000a 7047     		bx	lr
 140              	.L12:
 141              		.align	2
 142              	.L11:
 143 000c 00100240 		.word	1073876992
ARM GAS  /tmp/ccE30C3N.s 			page 6


 144              		.cfi_endproc
 145              	.LFE30:
 147              		.section	.text.USB_Interrupts_Config,"ax",%progbits
 148              		.align	1
 149              		.global	USB_Interrupts_Config
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	USB_Interrupts_Config:
 156              	.LFB31:
  58:../bootloader/Src/usb_hw.c ****   NVIC_InitTypeDef NVIC_InitStructure; 
 157              		.loc 1 58 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 8
 160              		@ frame_needed = 0, uses_anonymous_args = 0
  59:../bootloader/Src/usb_hw.c ****   
 161              		.loc 1 59 3 view .LVU31
  62:../bootloader/Src/usb_hw.c **** 
 162              		.loc 1 62 3 view .LVU32
  58:../bootloader/Src/usb_hw.c ****   NVIC_InitTypeDef NVIC_InitStructure; 
 163              		.loc 1 58 1 is_stmt 0 view .LVU33
 164 0000 07B5     		push	{r0, r1, r2, lr}
 165              	.LCFI1:
 166              		.cfi_def_cfa_offset 16
 167              		.cfi_offset 14, -4
  62:../bootloader/Src/usb_hw.c **** 
 168              		.loc 1 62 3 view .LVU34
 169 0002 4FF4A060 		mov	r0, #1280
 170 0006 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 171              	.LVL4:
  65:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 172              		.loc 1 65 3 is_stmt 1 view .LVU35
  66:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 173              		.loc 1 66 3 view .LVU36
  67:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 174              		.loc 1 67 3 view .LVU37
  68:../bootloader/Src/usb_hw.c ****   NVIC_Init(&NVIC_InitStructure);
 175              		.loc 1 68 3 view .LVU38
  65:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 176              		.loc 1 65 38 is_stmt 0 view .LVU39
 177 000a 044B     		ldr	r3, .L14
  69:../bootloader/Src/usb_hw.c ****   
 178              		.loc 1 69 3 view .LVU40
 179 000c 01A8     		add	r0, sp, #4
  65:../bootloader/Src/usb_hw.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 180              		.loc 1 65 38 view .LVU41
 181 000e 0193     		str	r3, [sp, #4]
  69:../bootloader/Src/usb_hw.c ****   
 182              		.loc 1 69 3 is_stmt 1 view .LVU42
 183 0010 FFF7FEFF 		bl	NVIC_Init
 184              	.LVL5:
  71:../bootloader/Src/usb_hw.c **** 
 185              		.loc 1 71 1 is_stmt 0 view .LVU43
 186 0014 03B0     		add	sp, sp, #12
 187              	.LCFI2:
 188              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccE30C3N.s 			page 7


 189              		@ sp needed
 190 0016 5DF804FB 		ldr	pc, [sp], #4
 191              	.L15:
 192 001a 00BF     		.align	2
 193              	.L14:
 194 001c 14010001 		.word	16777492
 195              		.cfi_endproc
 196              	.LFE31:
 198              		.section	.text.Get_SerialNum,"ax",%progbits
 199              		.align	1
 200              		.global	Get_SerialNum
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 204              		.fpu softvfp
 206              	Get_SerialNum:
 207              	.LFB32:
  82:../bootloader/Src/usb_hw.c ****   uint32_t Device_Serial0, Device_Serial1, Device_Serial2;
 208              		.loc 1 82 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
  83:../bootloader/Src/usb_hw.c ****   
 212              		.loc 1 83 3 view .LVU45
  85:../bootloader/Src/usb_hw.c ****   Device_Serial1 = *(uint32_t*)ID2;
 213              		.loc 1 85 3 view .LVU46
  85:../bootloader/Src/usb_hw.c ****   Device_Serial1 = *(uint32_t*)ID2;
 214              		.loc 1 85 18 is_stmt 0 view .LVU47
 215 0000 0A4B     		ldr	r3, .L18
  82:../bootloader/Src/usb_hw.c ****   uint32_t Device_Serial0, Device_Serial1, Device_Serial2;
 216              		.loc 1 82 1 view .LVU48
 217 0002 10B5     		push	{r4, lr}
 218              	.LCFI3:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 4, -8
 221              		.cfi_offset 14, -4
  85:../bootloader/Src/usb_hw.c ****   Device_Serial1 = *(uint32_t*)ID2;
 222              		.loc 1 85 18 view .LVU49
 223 0004 1868     		ldr	r0, [r3]
 224              	.LVL6:
  86:../bootloader/Src/usb_hw.c ****   Device_Serial2 = *(uint32_t*)ID3;
 225              		.loc 1 86 3 is_stmt 1 view .LVU50
  87:../bootloader/Src/usb_hw.c ****   
 226              		.loc 1 87 3 view .LVU51
  89:../bootloader/Src/usb_hw.c ****   
 227              		.loc 1 89 3 view .LVU52
  87:../bootloader/Src/usb_hw.c ****   
 228              		.loc 1 87 18 is_stmt 0 view .LVU53
 229 0006 0833     		adds	r3, r3, #8
  89:../bootloader/Src/usb_hw.c ****   
 230              		.loc 1 89 18 view .LVU54
 231 0008 1B68     		ldr	r3, [r3]
 232              	.LVL7:
  91:../bootloader/Src/usb_hw.c ****   {
 233              		.loc 1 91 3 is_stmt 1 view .LVU55
  91:../bootloader/Src/usb_hw.c ****   {
 234              		.loc 1 91 6 is_stmt 0 view .LVU56
ARM GAS  /tmp/ccE30C3N.s 			page 8


 235 000a C018     		adds	r0, r0, r3
 236              	.LVL8:
  91:../bootloader/Src/usb_hw.c ****   {
 237              		.loc 1 91 6 view .LVU57
 238 000c 0CD0     		beq	.L16
  86:../bootloader/Src/usb_hw.c ****   Device_Serial2 = *(uint32_t*)ID3;
 239              		.loc 1 86 18 view .LVU58
 240 000e 084B     		ldr	r3, .L18+4
 241              	.LVL9:
  93:../bootloader/Src/usb_hw.c ****     IntToUnicode (Device_Serial1, &CustomHID_StringSerial[18], 4);
 242              		.loc 1 93 5 view .LVU59
 243 0010 0822     		movs	r2, #8
  86:../bootloader/Src/usb_hw.c ****   Device_Serial2 = *(uint32_t*)ID3;
 244              		.loc 1 86 18 view .LVU60
 245 0012 1C68     		ldr	r4, [r3]
  93:../bootloader/Src/usb_hw.c ****     IntToUnicode (Device_Serial1, &CustomHID_StringSerial[18], 4);
 246              		.loc 1 93 5 is_stmt 1 view .LVU61
 247 0014 0749     		ldr	r1, .L18+8
 248 0016 FFF7FEFF 		bl	IntToUnicode
 249              	.LVL10:
  94:../bootloader/Src/usb_hw.c ****   }
 250              		.loc 1 94 5 view .LVU62
 251 001a 2046     		mov	r0, r4
  96:../bootloader/Src/usb_hw.c **** 
 252              		.loc 1 96 1 is_stmt 0 view .LVU63
 253 001c BDE81040 		pop	{r4, lr}
 254              	.LCFI4:
 255              		.cfi_remember_state
 256              		.cfi_restore 14
 257              		.cfi_restore 4
 258              		.cfi_def_cfa_offset 0
 259              	.LVL11:
  94:../bootloader/Src/usb_hw.c ****   }
 260              		.loc 1 94 5 view .LVU64
 261 0020 0422     		movs	r2, #4
 262 0022 0549     		ldr	r1, .L18+12
 263 0024 FFF7FEBF 		b	IntToUnicode
 264              	.LVL12:
 265              	.L16:
 266              	.LCFI5:
 267              		.cfi_restore_state
  96:../bootloader/Src/usb_hw.c **** 
 268              		.loc 1 96 1 view .LVU65
 269 0028 10BD     		pop	{r4, pc}
 270              	.L19:
 271 002a 00BF     		.align	2
 272              	.L18:
 273 002c E8F7FF1F 		.word	536868840
 274 0030 ECF7FF1F 		.word	536868844
 275 0034 02000000 		.word	CustomHID_StringSerial+2
 276 0038 12000000 		.word	CustomHID_StringSerial+18
 277              		.cfi_endproc
 278              	.LFE32:
 280              		.section	.text.USB_HW_Init,"ax",%progbits
 281              		.align	1
 282              		.global	USB_HW_Init
 283              		.syntax unified
ARM GAS  /tmp/ccE30C3N.s 			page 9


 284              		.thumb
 285              		.thumb_func
 286              		.fpu softvfp
 288              	USB_HW_Init:
 289              	.LFB34:
 126:../bootloader/Src/usb_hw.c **** 
 127:../bootloader/Src/usb_hw.c **** 
 128:../bootloader/Src/usb_hw.c **** void USB_HW_Init(void)
 129:../bootloader/Src/usb_hw.c **** {
 290              		.loc 1 129 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 130:../bootloader/Src/usb_hw.c **** 	Set_System();
 294              		.loc 1 130 2 view .LVU67
 129:../bootloader/Src/usb_hw.c **** 	Set_System();
 295              		.loc 1 129 1 is_stmt 0 view .LVU68
 296 0000 08B5     		push	{r3, lr}
 297              	.LCFI6:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 3, -8
 300              		.cfi_offset 14, -4
 301              		.loc 1 130 2 view .LVU69
 302 0002 FFF7FEFF 		bl	Set_System
 303              	.LVL13:
 131:../bootloader/Src/usb_hw.c **** 
 132:../bootloader/Src/usb_hw.c ****   USB_Interrupts_Config();
 304              		.loc 1 132 3 is_stmt 1 view .LVU70
 305 0006 FFF7FEFF 		bl	USB_Interrupts_Config
 306              	.LVL14:
 133:../bootloader/Src/usb_hw.c **** 
 134:../bootloader/Src/usb_hw.c ****   Set_USBClock();
 307              		.loc 1 134 3 view .LVU71
 308 000a FFF7FEFF 		bl	Set_USBClock
 309              	.LVL15:
 135:../bootloader/Src/usb_hw.c **** 
 136:../bootloader/Src/usb_hw.c ****   USB_Init();
 310              		.loc 1 136 3 view .LVU72
 137:../bootloader/Src/usb_hw.c **** 	
 138:../bootloader/Src/usb_hw.c **** }
 311              		.loc 1 138 1 is_stmt 0 view .LVU73
 312 000e BDE80840 		pop	{r3, lr}
 313              	.LCFI7:
 314              		.cfi_restore 14
 315              		.cfi_restore 3
 316              		.cfi_def_cfa_offset 0
 136:../bootloader/Src/usb_hw.c **** 	
 317              		.loc 1 136 3 view .LVU74
 318 0012 FFF7FEBF 		b	USB_Init
 319              	.LVL16:
 320              		.cfi_endproc
 321              	.LFE34:
 323              		.section	.text.USB_Shutdown,"ax",%progbits
 324              		.align	1
 325              		.global	USB_Shutdown
 326              		.syntax unified
 327              		.thumb
ARM GAS  /tmp/ccE30C3N.s 			page 10


 328              		.thumb_func
 329              		.fpu softvfp
 331              	USB_Shutdown:
 332              	.LFB35:
 139:../bootloader/Src/usb_hw.c **** 
 140:../bootloader/Src/usb_hw.c **** void USB_Shutdown(void)
 141:../bootloader/Src/usb_hw.c **** {
 333              		.loc 1 141 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 142:../bootloader/Src/usb_hw.c **** 
 143:../bootloader/Src/usb_hw.c **** 	/* Disable USB IRQ */
 144:../bootloader/Src/usb_hw.c **** 	NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 338              		.loc 1 144 2 view .LVU76
 339              	.LVL17:
 340              	.LBB4:
 341              	.LBI4:
 342              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
ARM GAS  /tmp/ccE30C3N.s 			page 11


  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
ARM GAS  /tmp/ccE30C3N.s 			page 12


  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
ARM GAS  /tmp/ccE30C3N.s 			page 13


 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccE30C3N.s 			page 14


 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
ARM GAS  /tmp/ccE30C3N.s 			page 15


 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 16


 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 17


 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
ARM GAS  /tmp/ccE30C3N.s 			page 18


 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 19


 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
ARM GAS  /tmp/ccE30C3N.s 			page 20


 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
ARM GAS  /tmp/ccE30C3N.s 			page 21


 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 22


 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 23


 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
ARM GAS  /tmp/ccE30C3N.s 			page 24


 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccE30C3N.s 			page 25


 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
ARM GAS  /tmp/ccE30C3N.s 			page 26


 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
ARM GAS  /tmp/ccE30C3N.s 			page 27


 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccE30C3N.s 			page 28


1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccE30C3N.s 			page 29


1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
ARM GAS  /tmp/ccE30C3N.s 			page 30


1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccE30C3N.s 			page 31


1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
ARM GAS  /tmp/ccE30C3N.s 			page 32


1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
ARM GAS  /tmp/ccE30C3N.s 			page 33


1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccE30C3N.s 			page 34


1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
ARM GAS  /tmp/ccE30C3N.s 			page 35


1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
ARM GAS  /tmp/ccE30C3N.s 			page 36


1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 343              		.loc 2 1515 22 view .LVU77
 344              	.LBB5:
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
ARM GAS  /tmp/ccE30C3N.s 			page 37


 345              		.loc 2 1517 3 view .LVU78
 346              		.loc 2 1517 39 is_stmt 0 view .LVU79
 347 0000 4FF48012 		mov	r2, #1048576
 348 0004 0E4B     		ldr	r3, .L22
 349              	.LBE5:
 350              	.LBE4:
 145:../bootloader/Src/usb_hw.c **** 	WRITE_REG(*ISTR, 0);
 146:../bootloader/Src/usb_hw.c **** 
 147:../bootloader/Src/usb_hw.c **** 	/* Turn USB Macrocell off */
 148:../bootloader/Src/usb_hw.c **** 	WRITE_REG(*CNTR, CNTR_FRES | CNTR_PDWN);
 149:../bootloader/Src/usb_hw.c **** 
 150:../bootloader/Src/usb_hw.c **** 	/* PA12: General purpose output 50 MHz open drain */
 151:../bootloader/Src/usb_hw.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);
 152:../bootloader/Src/usb_hw.c **** 	MODIFY_REG(GPIOA->CRH,
 351              		.loc 1 152 2 view .LVU80
 352 0006 0F49     		ldr	r1, .L22+4
 353              	.LBB7:
 354              	.LBB6:
 355              		.loc 2 1517 39 view .LVU81
 356 0008 C3F88020 		str	r2, [r3, #128]
 357              	.LVL18:
 358              		.loc 2 1517 39 view .LVU82
 359              	.LBE6:
 360              	.LBE7:
 145:../bootloader/Src/usb_hw.c **** 	WRITE_REG(*ISTR, 0);
 361              		.loc 1 145 2 is_stmt 1 view .LVU83
 362 000c 0022     		movs	r2, #0
 363 000e 0E4B     		ldr	r3, .L22+8
 364 0010 1A60     		str	r2, [r3]
 148:../bootloader/Src/usb_hw.c **** 
 365              		.loc 1 148 2 view .LVU84
 366 0012 0322     		movs	r2, #3
 367 0014 43F8042C 		str	r2, [r3, #-4]
 151:../bootloader/Src/usb_hw.c **** 	MODIFY_REG(GPIOA->CRH,
 368              		.loc 1 151 2 view .LVU85
 369 0018 0C4A     		ldr	r2, .L22+12
 370 001a 9369     		ldr	r3, [r2, #24]
 371 001c 43F00403 		orr	r3, r3, #4
 372 0020 9361     		str	r3, [r2, #24]
 373              		.loc 1 152 2 view .LVU86
 374 0022 4B68     		ldr	r3, [r1, #4]
 375 0024 23F47023 		bic	r3, r3, #983040
 376 0028 43F4E023 		orr	r3, r3, #458752
 377 002c 4B60     		str	r3, [r1, #4]
 153:../bootloader/Src/usb_hw.c **** 		GPIO_CRH_CNF12 | GPIO_CRH_MODE12,
 154:../bootloader/Src/usb_hw.c **** 		GPIO_CRH_CNF12_0 | GPIO_CRH_MODE12);
 155:../bootloader/Src/usb_hw.c **** 
 156:../bootloader/Src/usb_hw.c **** 	/* Sinks PA12 to GND */
 157:../bootloader/Src/usb_hw.c **** 	WRITE_REG(GPIOA->BRR, GPIO_BRR_BR12);
 378              		.loc 1 157 2 view .LVU87
 379 002e 4FF48053 		mov	r3, #4096
 380 0032 4B61     		str	r3, [r1, #20]
 158:../bootloader/Src/usb_hw.c **** 
 159:../bootloader/Src/usb_hw.c **** 	/* Disable USB Clock on APB1 */
 160:../bootloader/Src/usb_hw.c **** 	CLEAR_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);
 381              		.loc 1 160 2 view .LVU88
 382 0034 D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/ccE30C3N.s 			page 38


 383 0036 23F40003 		bic	r3, r3, #8388608
 384 003a D361     		str	r3, [r2, #28]
 161:../bootloader/Src/usb_hw.c **** }
 385              		.loc 1 161 1 is_stmt 0 view .LVU89
 386 003c 7047     		bx	lr
 387              	.L23:
 388 003e 00BF     		.align	2
 389              	.L22:
 390 0040 00E100E0 		.word	-536813312
 391 0044 00080140 		.word	1073809408
 392 0048 445C0040 		.word	1073765444
 393 004c 00100240 		.word	1073876992
 394              		.cfi_endproc
 395              	.LFE35:
 397              		.comm	HSEStartUpStatus,1,1
 398              		.text
 399              	.Letext0:
 400              		.file 3 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 401              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 402              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 403              		.file 6 "../Drivers/STM32F10x_StdPeriph_Driver/inc/misc.h"
 404              		.file 7 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_type.h"
 405              		.file 8 "../bootloader/Inc/usb_hw.h"
 406              		.file 9 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_regs.h"
 407              		.file 10 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_core.h"
 408              		.file 11 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_init.h"
 409              		.file 12 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_lib.h"
 410              		.file 13 "../bootloader/Inc/usb_desc.h"
 411              		.file 14 "../bootloader/Inc/usb_pwr.h"
 412              		.file 15 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 413              		.file 16 "/usr/include/newlib/sys/_types.h"
 414              		.file 17 "/usr/include/newlib/sys/reent.h"
 415              		.file 18 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccE30C3N.s 			page 39


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb_hw.c
     /tmp/ccE30C3N.s:16     .text.IntToUnicode:0000000000000000 $t
     /tmp/ccE30C3N.s:23     .text.IntToUnicode:0000000000000000 IntToUnicode
     /tmp/ccE30C3N.s:83     .text.Set_System:0000000000000000 $t
     /tmp/ccE30C3N.s:90     .text.Set_System:0000000000000000 Set_System
     /tmp/ccE30C3N.s:113    .text.Set_System:000000000000001c $d
     /tmp/ccE30C3N.s:118    .text.Set_USBClock:0000000000000000 $t
     /tmp/ccE30C3N.s:125    .text.Set_USBClock:0000000000000000 Set_USBClock
     /tmp/ccE30C3N.s:143    .text.Set_USBClock:000000000000000c $d
     /tmp/ccE30C3N.s:148    .text.USB_Interrupts_Config:0000000000000000 $t
     /tmp/ccE30C3N.s:155    .text.USB_Interrupts_Config:0000000000000000 USB_Interrupts_Config
     /tmp/ccE30C3N.s:194    .text.USB_Interrupts_Config:000000000000001c $d
     /tmp/ccE30C3N.s:199    .text.Get_SerialNum:0000000000000000 $t
     /tmp/ccE30C3N.s:206    .text.Get_SerialNum:0000000000000000 Get_SerialNum
     /tmp/ccE30C3N.s:273    .text.Get_SerialNum:000000000000002c $d
     /tmp/ccE30C3N.s:281    .text.USB_HW_Init:0000000000000000 $t
     /tmp/ccE30C3N.s:288    .text.USB_HW_Init:0000000000000000 USB_HW_Init
     /tmp/ccE30C3N.s:324    .text.USB_Shutdown:0000000000000000 $t
     /tmp/ccE30C3N.s:331    .text.USB_Shutdown:0000000000000000 USB_Shutdown
     /tmp/ccE30C3N.s:390    .text.USB_Shutdown:0000000000000040 $d
                            *COM*:0000000000000001 HSEStartUpStatus

UNDEFINED SYMBOLS
NVIC_PriorityGroupConfig
NVIC_Init
CustomHID_StringSerial
USB_Init
