Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:37:06 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.714%)  route 0.111ns (43.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgReqAddr_reg[3]/Q
                         net (fo=3, unplaced)         0.111     0.814    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/out[2]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.028     0.842 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.842    n_339_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[15]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.714%)  route 0.111ns (43.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgReqAddr_reg[7]/Q
                         net (fo=3, unplaced)         0.111     0.814    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/out[6]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[19]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.028     0.842 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.842    n_335_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[19]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.714%)  route 0.111ns (43.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgReqAddr_reg[11]/Q
                         net (fo=3, unplaced)         0.111     0.814    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/out[10]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[23]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.028     0.842 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.842    n_331_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[23]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.331%)  route 0.113ns (43.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgLengthSoFar_reg[3]/Q
                         net (fo=4, unplaced)         0.113     0.816    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[3]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[17]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.844 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.844    n_337_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[17]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.331%)  route 0.113ns (43.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgLengthSoFar_reg[7]/Q
                         net (fo=4, unplaced)         0.113     0.816    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[7]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[21]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.844 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.844    n_333_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[21]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.331%)  route 0.113ns (43.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgLengthSoFar_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgLengthSoFar_reg[11]/Q
                         net (fo=4, unplaced)         0.113     0.816    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[11]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[25]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.028     0.844 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[25]_i_1/O
                         net (fo=1, unplaced)         0.000     0.844    n_329_size_fifoc
                         FDSE                                         r  wmi_reqF_q_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[25]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    wmi_reqF_q_1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.148ns (51.594%)  route 0.139ns (48.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  mesgReqAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  mesgReqAddr_reg[6]/Q
                         net (fo=3, unplaced)         0.139     0.842    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/out[5]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[18]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.030     0.872 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.872    n_336_size_fifoc
                         FDRE                                         r  wmi_reqF_q_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_reqF_q_1_reg[18]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.095     0.693    wmi_reqF_q_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            thisMesg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  wmi_sFlagReg_reg[24]/Q
                         net (fo=1, unplaced)         0.100     0.803    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I6[14]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[16]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.064     0.867 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    thisMesg__D_IN[16]
                         FDRE                                         r  thisMesg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[16]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    thisMesg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            thisMesg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  wmi_sFlagReg_reg[25]/Q
                         net (fo=1, unplaced)         0.100     0.803    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I6[15]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[17]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.064     0.867 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    thisMesg__D_IN[17]
                         FDSE                                         r  thisMesg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[17]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    thisMesg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            thisMesg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.253     0.585    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  wmi_sFlagReg_reg[26]/Q
                         net (fo=1, unplaced)         0.100     0.803    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I6[16]
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.867 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/thisMesg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    thisMesg__D_IN[18]
                         FDSE                                         r  thisMesg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, unplaced)       0.267     0.781    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[18]/C
                         clock pessimism             -0.183     0.598    
                         FDSE (Hold_fdse_C_D)         0.087     0.685    thisMesg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    




