// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_dense_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [8:0] output_r_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln32_fu_351_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [6:0] p_ZL9golden_w2_0_address0;
wire   [31:0] p_ZL9golden_w2_0_q0;
wire   [6:0] p_ZL9golden_w2_0_address1;
wire   [31:0] p_ZL9golden_w2_0_q1;
wire   [6:0] p_ZL9golden_w2_1_address0;
wire   [31:0] p_ZL9golden_w2_1_q0;
wire   [6:0] p_ZL9golden_w2_1_address1;
wire   [31:0] p_ZL9golden_w2_1_q1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln18_fu_327_p1;
reg   [0:0] trunc_ln18_reg_7664;
wire   [0:0] trunc_ln18_185_fu_331_p1;
reg   [0:0] trunc_ln18_185_reg_7670;
wire   [0:0] trunc_ln18_186_fu_335_p1;
reg   [0:0] trunc_ln18_186_reg_7676;
wire   [0:0] trunc_ln18_187_fu_339_p1;
reg   [0:0] trunc_ln18_187_reg_7682;
reg   [6:0] n_2_reg_7688;
reg   [6:0] n_2_reg_7688_pp0_iter1_reg;
reg   [6:0] n_2_reg_7688_pp0_iter2_reg;
wire   [2:0] add_ln52_65_fu_6166_p2;
reg   [2:0] add_ln52_65_reg_7717;
wire   [2:0] add_ln52_68_fu_6192_p2;
reg   [2:0] add_ln52_68_reg_7722;
wire   [2:0] add_ln52_72_fu_6218_p2;
reg   [2:0] add_ln52_72_reg_7727;
wire   [2:0] add_ln52_75_fu_6244_p2;
reg   [2:0] add_ln52_75_reg_7732;
wire   [2:0] add_ln52_80_fu_6270_p2;
reg   [2:0] add_ln52_80_reg_7737;
wire   [2:0] add_ln52_83_fu_6296_p2;
reg   [2:0] add_ln52_83_reg_7742;
wire   [2:0] add_ln52_87_fu_6322_p2;
reg   [2:0] add_ln52_87_reg_7747;
wire   [2:0] add_ln52_90_fu_6348_p2;
reg   [2:0] add_ln52_90_reg_7752;
wire   [2:0] add_ln52_96_fu_6374_p2;
reg   [2:0] add_ln52_96_reg_7757;
wire   [2:0] add_ln52_99_fu_6400_p2;
reg   [2:0] add_ln52_99_reg_7762;
wire   [2:0] add_ln52_103_fu_6426_p2;
reg   [2:0] add_ln52_103_reg_7767;
wire   [2:0] add_ln52_106_fu_6452_p2;
reg   [2:0] add_ln52_106_reg_7772;
wire   [2:0] add_ln52_111_fu_6478_p2;
reg   [2:0] add_ln52_111_reg_7777;
wire   [2:0] add_ln52_114_fu_6504_p2;
reg   [2:0] add_ln52_114_reg_7782;
wire   [2:0] add_ln52_118_fu_6530_p2;
reg   [2:0] add_ln52_118_reg_7787;
wire   [2:0] add_ln52_121_fu_6556_p2;
reg   [2:0] add_ln52_121_reg_7792;
wire   [2:0] add_ln52_128_fu_6582_p2;
reg   [2:0] add_ln52_128_reg_7797;
wire   [2:0] add_ln52_131_fu_6608_p2;
reg   [2:0] add_ln52_131_reg_7802;
wire   [2:0] add_ln52_135_fu_6634_p2;
reg   [2:0] add_ln52_135_reg_7807;
wire   [2:0] add_ln52_138_fu_6660_p2;
reg   [2:0] add_ln52_138_reg_7812;
wire   [2:0] add_ln52_143_fu_6686_p2;
reg   [2:0] add_ln52_143_reg_7817;
wire   [2:0] add_ln52_146_fu_6712_p2;
reg   [2:0] add_ln52_146_reg_7822;
wire   [2:0] add_ln52_150_fu_6738_p2;
reg   [2:0] add_ln52_150_reg_7827;
wire   [2:0] add_ln52_153_fu_6764_p2;
reg   [2:0] add_ln52_153_reg_7832;
wire   [2:0] add_ln52_159_fu_6790_p2;
reg   [2:0] add_ln52_159_reg_7837;
wire   [2:0] add_ln52_162_fu_6816_p2;
reg   [2:0] add_ln52_162_reg_7842;
wire   [2:0] add_ln52_166_fu_6842_p2;
reg   [2:0] add_ln52_166_reg_7847;
wire   [2:0] add_ln52_169_fu_6868_p2;
reg   [2:0] add_ln52_169_reg_7852;
wire   [2:0] add_ln52_174_fu_6894_p2;
reg   [2:0] add_ln52_174_reg_7857;
wire   [2:0] add_ln52_177_fu_6920_p2;
reg   [2:0] add_ln52_177_reg_7862;
wire   [2:0] add_ln52_181_fu_6946_p2;
reg   [2:0] add_ln52_181_reg_7867;
wire   [2:0] add_ln52_184_fu_6972_p2;
reg   [2:0] add_ln52_184_reg_7872;
wire   [6:0] add_ln52_125_fu_7166_p2;
reg   [6:0] add_ln52_125_reg_7877;
wire   [6:0] add_ln52_188_fu_7360_p2;
reg   [6:0] add_ln52_188_reg_7882;
wire   [63:0] zext_ln37_fu_373_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln37_2_fu_387_p1;
wire   [63:0] zext_ln32_fu_7366_p1;
reg   [6:0] n_fu_236;
wire   [6:0] add_ln32_fu_357_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_n_2;
reg    p_ZL9golden_w2_0_ce1_local;
reg    p_ZL9golden_w2_0_ce0_local;
reg    p_ZL9golden_w2_1_ce1_local;
reg    p_ZL9golden_w2_1_ce0_local;
reg    output_r_we0_local;
wire   [8:0] add_ln52_190_fu_7390_p2;
reg    output_r_ce0_local;
wire   [6:0] shl_ln37_fu_367_p2;
wire   [5:0] trunc_ln37_fu_363_p1;
wire   [6:0] or_ln_fu_379_p3;
wire   [0:0] bit_sel83_fu_402_p3;
wire   [0:0] xor_ln18_158_fu_409_p2;
wire   [30:0] trunc_ln18_189_fu_415_p1;
wire   [0:0] bit_sel84_fu_426_p3;
wire   [0:0] xor_ln18_fu_433_p2;
wire   [0:0] bit_sel86_fu_450_p3;
wire   [0:0] xor_ln18_190_fu_457_p2;
wire   [1:0] trunc_ln18_191_fu_463_p1;
wire   [0:0] bit_sel87_fu_478_p3;
wire   [0:0] xor_ln18_215_fu_485_p2;
wire   [2:0] trunc_ln18_193_fu_491_p1;
wire   [0:0] bit_sel89_fu_506_p3;
wire   [0:0] xor_ln18_216_fu_513_p2;
wire   [3:0] trunc_ln18_195_fu_519_p1;
wire   [0:0] bit_sel90_fu_534_p3;
wire   [0:0] xor_ln18_217_fu_541_p2;
wire   [4:0] trunc_ln18_197_fu_547_p1;
wire   [0:0] bit_sel92_fu_562_p3;
wire   [0:0] xor_ln18_218_fu_569_p2;
wire   [5:0] trunc_ln18_199_fu_575_p1;
wire   [0:0] bit_sel93_fu_590_p3;
wire   [0:0] xor_ln18_219_fu_597_p2;
wire   [6:0] trunc_ln18_201_fu_603_p1;
wire   [0:0] bit_sel95_fu_618_p3;
wire   [0:0] xor_ln18_220_fu_625_p2;
wire   [7:0] trunc_ln18_203_fu_631_p1;
wire   [0:0] bit_sel96_fu_646_p3;
wire   [0:0] xor_ln18_221_fu_653_p2;
wire   [8:0] trunc_ln18_205_fu_659_p1;
wire   [0:0] bit_sel98_fu_674_p3;
wire   [0:0] xor_ln18_222_fu_681_p2;
wire   [9:0] trunc_ln18_207_fu_687_p1;
wire   [0:0] bit_sel99_fu_702_p3;
wire   [0:0] xor_ln18_223_fu_709_p2;
wire   [10:0] trunc_ln18_209_fu_715_p1;
wire   [0:0] bit_sel101_fu_730_p3;
wire   [0:0] xor_ln18_224_fu_737_p2;
wire   [11:0] trunc_ln18_211_fu_743_p1;
wire   [0:0] bit_sel102_fu_758_p3;
wire   [0:0] xor_ln18_225_fu_765_p2;
wire   [12:0] trunc_ln18_213_fu_771_p1;
wire   [0:0] bit_sel104_fu_786_p3;
wire   [0:0] xor_ln18_226_fu_793_p2;
wire   [13:0] trunc_ln18_215_fu_799_p1;
wire   [0:0] bit_sel105_fu_814_p3;
wire   [0:0] xor_ln18_227_fu_821_p2;
wire   [14:0] trunc_ln18_217_fu_827_p1;
wire   [0:0] bit_sel107_fu_842_p3;
wire   [0:0] xor_ln18_228_fu_849_p2;
wire   [15:0] trunc_ln18_219_fu_855_p1;
wire   [0:0] bit_sel108_fu_870_p3;
wire   [0:0] xor_ln18_229_fu_877_p2;
wire   [16:0] trunc_ln18_221_fu_883_p1;
wire   [0:0] bit_sel110_fu_898_p3;
wire   [0:0] xor_ln18_230_fu_905_p2;
wire   [17:0] trunc_ln18_223_fu_911_p1;
wire   [0:0] bit_sel111_fu_926_p3;
wire   [0:0] xor_ln18_231_fu_933_p2;
wire   [18:0] trunc_ln18_225_fu_939_p1;
wire   [0:0] bit_sel113_fu_954_p3;
wire   [0:0] xor_ln18_232_fu_961_p2;
wire   [19:0] trunc_ln18_227_fu_967_p1;
wire   [0:0] bit_sel114_fu_982_p3;
wire   [0:0] xor_ln18_233_fu_989_p2;
wire   [20:0] trunc_ln18_229_fu_995_p1;
wire   [0:0] bit_sel116_fu_1010_p3;
wire   [0:0] xor_ln18_234_fu_1017_p2;
wire   [21:0] trunc_ln18_231_fu_1023_p1;
wire   [0:0] bit_sel117_fu_1038_p3;
wire   [0:0] xor_ln18_235_fu_1045_p2;
wire   [22:0] trunc_ln18_233_fu_1051_p1;
wire   [0:0] bit_sel119_fu_1066_p3;
wire   [0:0] xor_ln18_236_fu_1073_p2;
wire   [23:0] trunc_ln18_235_fu_1079_p1;
wire   [0:0] bit_sel120_fu_1094_p3;
wire   [0:0] xor_ln18_237_fu_1101_p2;
wire   [24:0] trunc_ln18_237_fu_1107_p1;
wire   [0:0] bit_sel122_fu_1122_p3;
wire   [0:0] xor_ln18_238_fu_1129_p2;
wire   [25:0] trunc_ln18_239_fu_1135_p1;
wire   [0:0] bit_sel123_fu_1150_p3;
wire   [0:0] xor_ln18_239_fu_1157_p2;
wire   [26:0] trunc_ln18_241_fu_1163_p1;
wire   [0:0] bit_sel125_fu_1178_p3;
wire   [0:0] xor_ln18_240_fu_1185_p2;
wire   [27:0] trunc_ln18_243_fu_1191_p1;
wire   [0:0] bit_sel126_fu_1206_p3;
wire   [0:0] xor_ln18_241_fu_1213_p2;
wire   [28:0] trunc_ln18_245_fu_1219_p1;
wire   [0:0] bit_sel128_fu_1234_p3;
wire   [0:0] xor_ln18_242_fu_1241_p2;
wire   [29:0] trunc_ln18_247_fu_1247_p1;
wire   [31:0] xor_ln_fu_418_p3;
wire   [30:0] trunc_ln18_248_fu_1258_p1;
wire   [30:0] xor_ln18_119_fu_1250_p3;
wire   [29:0] trunc_ln18_246_fu_1230_p1;
wire   [29:0] xor_ln18_118_fu_1222_p3;
wire   [28:0] trunc_ln18_244_fu_1202_p1;
wire   [28:0] xor_ln18_117_fu_1194_p3;
wire   [27:0] trunc_ln18_242_fu_1174_p1;
wire   [27:0] xor_ln18_116_fu_1166_p3;
wire   [26:0] trunc_ln18_240_fu_1146_p1;
wire   [26:0] xor_ln18_115_fu_1138_p3;
wire   [25:0] trunc_ln18_238_fu_1118_p1;
wire   [25:0] xor_ln18_114_fu_1110_p3;
wire   [24:0] trunc_ln18_236_fu_1090_p1;
wire   [24:0] xor_ln18_113_fu_1082_p3;
wire   [23:0] trunc_ln18_234_fu_1062_p1;
wire   [23:0] xor_ln18_112_fu_1054_p3;
wire   [22:0] trunc_ln18_232_fu_1034_p1;
wire   [22:0] xor_ln18_111_fu_1026_p3;
wire   [21:0] trunc_ln18_230_fu_1006_p1;
wire   [21:0] xor_ln18_110_fu_998_p3;
wire   [20:0] trunc_ln18_228_fu_978_p1;
wire   [20:0] xor_ln18_109_fu_970_p3;
wire   [19:0] trunc_ln18_226_fu_950_p1;
wire   [19:0] xor_ln18_108_fu_942_p3;
wire   [18:0] trunc_ln18_224_fu_922_p1;
wire   [18:0] xor_ln18_107_fu_914_p3;
wire   [17:0] trunc_ln18_222_fu_894_p1;
wire   [17:0] xor_ln18_106_fu_886_p3;
wire   [16:0] trunc_ln18_220_fu_866_p1;
wire   [16:0] xor_ln18_105_fu_858_p3;
wire   [15:0] trunc_ln18_218_fu_838_p1;
wire   [15:0] xor_ln18_104_fu_830_p3;
wire   [14:0] trunc_ln18_216_fu_810_p1;
wire   [14:0] xor_ln18_103_fu_802_p3;
wire   [13:0] trunc_ln18_214_fu_782_p1;
wire   [13:0] xor_ln18_102_fu_774_p3;
wire   [12:0] trunc_ln18_212_fu_754_p1;
wire   [12:0] xor_ln18_101_fu_746_p3;
wire   [11:0] trunc_ln18_210_fu_726_p1;
wire   [11:0] xor_ln18_100_fu_718_p3;
wire   [10:0] trunc_ln18_208_fu_698_p1;
wire   [10:0] xor_ln18_99_fu_690_p3;
wire   [9:0] trunc_ln18_206_fu_670_p1;
wire   [9:0] xor_ln18_98_fu_662_p3;
wire   [8:0] trunc_ln18_204_fu_642_p1;
wire   [8:0] xor_ln18_97_fu_634_p3;
wire   [7:0] trunc_ln18_202_fu_614_p1;
wire   [7:0] xor_ln18_96_fu_606_p3;
wire   [6:0] trunc_ln18_200_fu_586_p1;
wire   [6:0] xor_ln18_95_fu_578_p3;
wire   [5:0] trunc_ln18_198_fu_558_p1;
wire   [5:0] xor_ln18_94_fu_550_p3;
wire   [4:0] trunc_ln18_196_fu_530_p1;
wire   [4:0] xor_ln18_93_fu_522_p3;
wire   [3:0] trunc_ln18_194_fu_502_p1;
wire   [3:0] xor_ln18_92_fu_494_p3;
wire   [2:0] trunc_ln18_192_fu_474_p1;
wire   [2:0] xor_ln18_91_fu_466_p3;
wire   [1:0] trunc_ln18_190_fu_446_p1;
wire   [1:0] xor_ln18_s_fu_439_p3;
wire   [0:0] bit_sel129_fu_1452_p3;
wire   [0:0] xor_ln18_244_fu_1459_p2;
wire   [30:0] trunc_ln18_250_fu_1465_p1;
wire   [0:0] bit_sel131_fu_1476_p3;
wire   [0:0] xor_ln18_245_fu_1483_p2;
wire   [0:0] bit_sel132_fu_1500_p3;
wire   [0:0] xor_ln18_246_fu_1507_p2;
wire   [1:0] trunc_ln18_252_fu_1513_p1;
wire   [0:0] bit_sel134_fu_1528_p3;
wire   [0:0] xor_ln18_247_fu_1535_p2;
wire   [2:0] trunc_ln18_254_fu_1541_p1;
wire   [0:0] bit_sel135_fu_1556_p3;
wire   [0:0] xor_ln18_248_fu_1563_p2;
wire   [3:0] trunc_ln18_256_fu_1569_p1;
wire   [0:0] bit_sel137_fu_1584_p3;
wire   [0:0] xor_ln18_249_fu_1591_p2;
wire   [4:0] trunc_ln18_258_fu_1597_p1;
wire   [0:0] bit_sel138_fu_1612_p3;
wire   [0:0] xor_ln18_250_fu_1619_p2;
wire   [5:0] trunc_ln18_260_fu_1625_p1;
wire   [0:0] bit_sel140_fu_1640_p3;
wire   [0:0] xor_ln18_251_fu_1647_p2;
wire   [6:0] trunc_ln18_262_fu_1653_p1;
wire   [0:0] bit_sel141_fu_1668_p3;
wire   [0:0] xor_ln18_252_fu_1675_p2;
wire   [7:0] trunc_ln18_264_fu_1681_p1;
wire   [0:0] bit_sel143_fu_1696_p3;
wire   [0:0] xor_ln18_253_fu_1703_p2;
wire   [8:0] trunc_ln18_266_fu_1709_p1;
wire   [0:0] bit_sel144_fu_1724_p3;
wire   [0:0] xor_ln18_254_fu_1731_p2;
wire   [9:0] trunc_ln18_268_fu_1737_p1;
wire   [0:0] bit_sel146_fu_1752_p3;
wire   [0:0] xor_ln18_255_fu_1759_p2;
wire   [10:0] trunc_ln18_270_fu_1765_p1;
wire   [0:0] bit_sel147_fu_1780_p3;
wire   [0:0] xor_ln18_256_fu_1787_p2;
wire   [11:0] trunc_ln18_272_fu_1793_p1;
wire   [0:0] bit_sel149_fu_1808_p3;
wire   [0:0] xor_ln18_257_fu_1815_p2;
wire   [12:0] trunc_ln18_274_fu_1821_p1;
wire   [0:0] bit_sel150_fu_1836_p3;
wire   [0:0] xor_ln18_258_fu_1843_p2;
wire   [13:0] trunc_ln18_276_fu_1849_p1;
wire   [0:0] bit_sel152_fu_1864_p3;
wire   [0:0] xor_ln18_259_fu_1871_p2;
wire   [14:0] trunc_ln18_278_fu_1877_p1;
wire   [0:0] bit_sel153_fu_1892_p3;
wire   [0:0] xor_ln18_260_fu_1899_p2;
wire   [15:0] trunc_ln18_280_fu_1905_p1;
wire   [0:0] bit_sel155_fu_1920_p3;
wire   [0:0] xor_ln18_261_fu_1927_p2;
wire   [16:0] trunc_ln18_282_fu_1933_p1;
wire   [0:0] bit_sel156_fu_1948_p3;
wire   [0:0] xor_ln18_262_fu_1955_p2;
wire   [17:0] trunc_ln18_284_fu_1961_p1;
wire   [0:0] bit_sel158_fu_1976_p3;
wire   [0:0] xor_ln18_263_fu_1983_p2;
wire   [18:0] trunc_ln18_286_fu_1989_p1;
wire   [0:0] bit_sel159_fu_2004_p3;
wire   [0:0] xor_ln18_264_fu_2011_p2;
wire   [19:0] trunc_ln18_288_fu_2017_p1;
wire   [0:0] bit_sel161_fu_2032_p3;
wire   [0:0] xor_ln18_265_fu_2039_p2;
wire   [20:0] trunc_ln18_290_fu_2045_p1;
wire   [0:0] bit_sel162_fu_2060_p3;
wire   [0:0] xor_ln18_266_fu_2067_p2;
wire   [21:0] trunc_ln18_292_fu_2073_p1;
wire   [0:0] bit_sel164_fu_2088_p3;
wire   [0:0] xor_ln18_267_fu_2095_p2;
wire   [22:0] trunc_ln18_294_fu_2101_p1;
wire   [0:0] bit_sel165_fu_2116_p3;
wire   [0:0] xor_ln18_268_fu_2123_p2;
wire   [23:0] trunc_ln18_296_fu_2129_p1;
wire   [0:0] bit_sel167_fu_2144_p3;
wire   [0:0] xor_ln18_269_fu_2151_p2;
wire   [24:0] trunc_ln18_298_fu_2157_p1;
wire   [0:0] bit_sel168_fu_2172_p3;
wire   [0:0] xor_ln18_270_fu_2179_p2;
wire   [25:0] trunc_ln18_300_fu_2185_p1;
wire   [0:0] bit_sel170_fu_2200_p3;
wire   [0:0] xor_ln18_271_fu_2207_p2;
wire   [26:0] trunc_ln18_302_fu_2213_p1;
wire   [0:0] bit_sel171_fu_2228_p3;
wire   [0:0] xor_ln18_272_fu_2235_p2;
wire   [27:0] trunc_ln18_304_fu_2241_p1;
wire   [0:0] bit_sel173_fu_2256_p3;
wire   [0:0] xor_ln18_273_fu_2263_p2;
wire   [28:0] trunc_ln18_306_fu_2269_p1;
wire   [0:0] bit_sel174_fu_2284_p3;
wire   [0:0] xor_ln18_274_fu_2291_p2;
wire   [29:0] trunc_ln18_308_fu_2297_p1;
wire   [31:0] xor_ln18_120_fu_1468_p3;
wire   [30:0] trunc_ln18_309_fu_2308_p1;
wire   [30:0] xor_ln18_150_fu_2300_p3;
wire   [29:0] trunc_ln18_307_fu_2280_p1;
wire   [29:0] xor_ln18_149_fu_2272_p3;
wire   [28:0] trunc_ln18_305_fu_2252_p1;
wire   [28:0] xor_ln18_148_fu_2244_p3;
wire   [27:0] trunc_ln18_303_fu_2224_p1;
wire   [27:0] xor_ln18_147_fu_2216_p3;
wire   [26:0] trunc_ln18_301_fu_2196_p1;
wire   [26:0] xor_ln18_146_fu_2188_p3;
wire   [25:0] trunc_ln18_299_fu_2168_p1;
wire   [25:0] xor_ln18_145_fu_2160_p3;
wire   [24:0] trunc_ln18_297_fu_2140_p1;
wire   [24:0] xor_ln18_144_fu_2132_p3;
wire   [23:0] trunc_ln18_295_fu_2112_p1;
wire   [23:0] xor_ln18_143_fu_2104_p3;
wire   [22:0] trunc_ln18_293_fu_2084_p1;
wire   [22:0] xor_ln18_142_fu_2076_p3;
wire   [21:0] trunc_ln18_291_fu_2056_p1;
wire   [21:0] xor_ln18_141_fu_2048_p3;
wire   [20:0] trunc_ln18_289_fu_2028_p1;
wire   [20:0] xor_ln18_140_fu_2020_p3;
wire   [19:0] trunc_ln18_287_fu_2000_p1;
wire   [19:0] xor_ln18_139_fu_1992_p3;
wire   [18:0] trunc_ln18_285_fu_1972_p1;
wire   [18:0] xor_ln18_138_fu_1964_p3;
wire   [17:0] trunc_ln18_283_fu_1944_p1;
wire   [17:0] xor_ln18_137_fu_1936_p3;
wire   [16:0] trunc_ln18_281_fu_1916_p1;
wire   [16:0] xor_ln18_136_fu_1908_p3;
wire   [15:0] trunc_ln18_279_fu_1888_p1;
wire   [15:0] xor_ln18_135_fu_1880_p3;
wire   [14:0] trunc_ln18_277_fu_1860_p1;
wire   [14:0] xor_ln18_134_fu_1852_p3;
wire   [13:0] trunc_ln18_275_fu_1832_p1;
wire   [13:0] xor_ln18_133_fu_1824_p3;
wire   [12:0] trunc_ln18_273_fu_1804_p1;
wire   [12:0] xor_ln18_132_fu_1796_p3;
wire   [11:0] trunc_ln18_271_fu_1776_p1;
wire   [11:0] xor_ln18_131_fu_1768_p3;
wire   [10:0] trunc_ln18_269_fu_1748_p1;
wire   [10:0] xor_ln18_130_fu_1740_p3;
wire   [9:0] trunc_ln18_267_fu_1720_p1;
wire   [9:0] xor_ln18_129_fu_1712_p3;
wire   [8:0] trunc_ln18_265_fu_1692_p1;
wire   [8:0] xor_ln18_128_fu_1684_p3;
wire   [7:0] trunc_ln18_263_fu_1664_p1;
wire   [7:0] xor_ln18_127_fu_1656_p3;
wire   [6:0] trunc_ln18_261_fu_1636_p1;
wire   [6:0] xor_ln18_126_fu_1628_p3;
wire   [5:0] trunc_ln18_259_fu_1608_p1;
wire   [5:0] xor_ln18_125_fu_1600_p3;
wire   [4:0] trunc_ln18_257_fu_1580_p1;
wire   [4:0] xor_ln18_124_fu_1572_p3;
wire   [3:0] trunc_ln18_255_fu_1552_p1;
wire   [3:0] xor_ln18_123_fu_1544_p3;
wire   [2:0] trunc_ln18_253_fu_1524_p1;
wire   [2:0] xor_ln18_122_fu_1516_p3;
wire   [1:0] trunc_ln18_251_fu_1496_p1;
wire   [1:0] xor_ln18_121_fu_1489_p3;
wire   [0:0] bit_sel176_fu_2502_p3;
wire   [0:0] xor_ln18_276_fu_2509_p2;
wire   [30:0] trunc_ln18_311_fu_2515_p1;
wire   [0:0] bit_sel177_fu_2526_p3;
wire   [0:0] xor_ln18_277_fu_2533_p2;
wire   [0:0] bit_sel175_fu_2550_p3;
wire   [0:0] xor_ln18_278_fu_2557_p2;
wire   [1:0] trunc_ln18_313_fu_2563_p1;
wire   [0:0] bit_sel172_fu_2578_p3;
wire   [0:0] xor_ln18_279_fu_2585_p2;
wire   [2:0] trunc_ln18_315_fu_2591_p1;
wire   [0:0] bit_sel169_fu_2606_p3;
wire   [0:0] xor_ln18_280_fu_2613_p2;
wire   [3:0] trunc_ln18_317_fu_2619_p1;
wire   [0:0] bit_sel166_fu_2634_p3;
wire   [0:0] xor_ln18_281_fu_2641_p2;
wire   [4:0] trunc_ln18_319_fu_2647_p1;
wire   [0:0] bit_sel163_fu_2662_p3;
wire   [0:0] xor_ln18_282_fu_2669_p2;
wire   [5:0] trunc_ln18_321_fu_2675_p1;
wire   [0:0] bit_sel160_fu_2690_p3;
wire   [0:0] xor_ln18_283_fu_2697_p2;
wire   [6:0] trunc_ln18_323_fu_2703_p1;
wire   [0:0] bit_sel157_fu_2718_p3;
wire   [0:0] xor_ln18_284_fu_2725_p2;
wire   [7:0] trunc_ln18_325_fu_2731_p1;
wire   [0:0] bit_sel154_fu_2746_p3;
wire   [0:0] xor_ln18_285_fu_2753_p2;
wire   [8:0] trunc_ln18_327_fu_2759_p1;
wire   [0:0] bit_sel151_fu_2774_p3;
wire   [0:0] xor_ln18_286_fu_2781_p2;
wire   [9:0] trunc_ln18_329_fu_2787_p1;
wire   [0:0] bit_sel148_fu_2802_p3;
wire   [0:0] xor_ln18_287_fu_2809_p2;
wire   [10:0] trunc_ln18_331_fu_2815_p1;
wire   [0:0] bit_sel145_fu_2830_p3;
wire   [0:0] xor_ln18_288_fu_2837_p2;
wire   [11:0] trunc_ln18_333_fu_2843_p1;
wire   [0:0] bit_sel142_fu_2858_p3;
wire   [0:0] xor_ln18_289_fu_2865_p2;
wire   [12:0] trunc_ln18_335_fu_2871_p1;
wire   [0:0] bit_sel139_fu_2886_p3;
wire   [0:0] xor_ln18_290_fu_2893_p2;
wire   [13:0] trunc_ln18_337_fu_2899_p1;
wire   [0:0] bit_sel136_fu_2914_p3;
wire   [0:0] xor_ln18_291_fu_2921_p2;
wire   [14:0] trunc_ln18_339_fu_2927_p1;
wire   [0:0] bit_sel133_fu_2942_p3;
wire   [0:0] xor_ln18_292_fu_2949_p2;
wire   [15:0] trunc_ln18_341_fu_2955_p1;
wire   [0:0] bit_sel130_fu_2970_p3;
wire   [0:0] xor_ln18_293_fu_2977_p2;
wire   [16:0] trunc_ln18_343_fu_2983_p1;
wire   [0:0] bit_sel127_fu_2998_p3;
wire   [0:0] xor_ln18_294_fu_3005_p2;
wire   [17:0] trunc_ln18_345_fu_3011_p1;
wire   [0:0] bit_sel124_fu_3026_p3;
wire   [0:0] xor_ln18_295_fu_3033_p2;
wire   [18:0] trunc_ln18_347_fu_3039_p1;
wire   [0:0] bit_sel121_fu_3054_p3;
wire   [0:0] xor_ln18_296_fu_3061_p2;
wire   [19:0] trunc_ln18_349_fu_3067_p1;
wire   [0:0] bit_sel118_fu_3082_p3;
wire   [0:0] xor_ln18_297_fu_3089_p2;
wire   [20:0] trunc_ln18_351_fu_3095_p1;
wire   [0:0] bit_sel115_fu_3110_p3;
wire   [0:0] xor_ln18_298_fu_3117_p2;
wire   [21:0] trunc_ln18_353_fu_3123_p1;
wire   [0:0] bit_sel112_fu_3138_p3;
wire   [0:0] xor_ln18_299_fu_3145_p2;
wire   [22:0] trunc_ln18_355_fu_3151_p1;
wire   [0:0] bit_sel109_fu_3166_p3;
wire   [0:0] xor_ln18_300_fu_3173_p2;
wire   [23:0] trunc_ln18_357_fu_3179_p1;
wire   [0:0] bit_sel106_fu_3194_p3;
wire   [0:0] xor_ln18_301_fu_3201_p2;
wire   [24:0] trunc_ln18_359_fu_3207_p1;
wire   [0:0] bit_sel103_fu_3222_p3;
wire   [0:0] xor_ln18_302_fu_3229_p2;
wire   [25:0] trunc_ln18_361_fu_3235_p1;
wire   [0:0] bit_sel100_fu_3250_p3;
wire   [0:0] xor_ln18_303_fu_3257_p2;
wire   [26:0] trunc_ln18_363_fu_3263_p1;
wire   [0:0] bit_sel97_fu_3278_p3;
wire   [0:0] xor_ln18_304_fu_3285_p2;
wire   [27:0] trunc_ln18_365_fu_3291_p1;
wire   [0:0] bit_sel94_fu_3306_p3;
wire   [0:0] xor_ln18_305_fu_3313_p2;
wire   [28:0] trunc_ln18_367_fu_3319_p1;
wire   [0:0] bit_sel91_fu_3334_p3;
wire   [0:0] xor_ln18_306_fu_3341_p2;
wire   [29:0] trunc_ln18_369_fu_3347_p1;
wire   [31:0] xor_ln18_151_fu_2518_p3;
wire   [30:0] trunc_ln18_370_fu_3358_p1;
wire   [30:0] xor_ln18_182_fu_3350_p3;
wire   [29:0] trunc_ln18_368_fu_3330_p1;
wire   [29:0] xor_ln18_181_fu_3322_p3;
wire   [28:0] trunc_ln18_366_fu_3302_p1;
wire   [28:0] xor_ln18_180_fu_3294_p3;
wire   [27:0] trunc_ln18_364_fu_3274_p1;
wire   [27:0] xor_ln18_179_fu_3266_p3;
wire   [26:0] trunc_ln18_362_fu_3246_p1;
wire   [26:0] xor_ln18_178_fu_3238_p3;
wire   [25:0] trunc_ln18_360_fu_3218_p1;
wire   [25:0] xor_ln18_177_fu_3210_p3;
wire   [24:0] trunc_ln18_358_fu_3190_p1;
wire   [24:0] xor_ln18_176_fu_3182_p3;
wire   [23:0] trunc_ln18_356_fu_3162_p1;
wire   [23:0] xor_ln18_175_fu_3154_p3;
wire   [22:0] trunc_ln18_354_fu_3134_p1;
wire   [22:0] xor_ln18_174_fu_3126_p3;
wire   [21:0] trunc_ln18_352_fu_3106_p1;
wire   [21:0] xor_ln18_173_fu_3098_p3;
wire   [20:0] trunc_ln18_350_fu_3078_p1;
wire   [20:0] xor_ln18_172_fu_3070_p3;
wire   [19:0] trunc_ln18_348_fu_3050_p1;
wire   [19:0] xor_ln18_171_fu_3042_p3;
wire   [18:0] trunc_ln18_346_fu_3022_p1;
wire   [18:0] xor_ln18_170_fu_3014_p3;
wire   [17:0] trunc_ln18_344_fu_2994_p1;
wire   [17:0] xor_ln18_169_fu_2986_p3;
wire   [16:0] trunc_ln18_342_fu_2966_p1;
wire   [16:0] xor_ln18_168_fu_2958_p3;
wire   [15:0] trunc_ln18_340_fu_2938_p1;
wire   [15:0] xor_ln18_167_fu_2930_p3;
wire   [14:0] trunc_ln18_338_fu_2910_p1;
wire   [14:0] xor_ln18_166_fu_2902_p3;
wire   [13:0] trunc_ln18_336_fu_2882_p1;
wire   [13:0] xor_ln18_165_fu_2874_p3;
wire   [12:0] trunc_ln18_334_fu_2854_p1;
wire   [12:0] xor_ln18_164_fu_2846_p3;
wire   [11:0] trunc_ln18_332_fu_2826_p1;
wire   [11:0] xor_ln18_163_fu_2818_p3;
wire   [10:0] trunc_ln18_330_fu_2798_p1;
wire   [10:0] xor_ln18_162_fu_2790_p3;
wire   [9:0] trunc_ln18_328_fu_2770_p1;
wire   [9:0] xor_ln18_161_fu_2762_p3;
wire   [8:0] trunc_ln18_326_fu_2742_p1;
wire   [8:0] xor_ln18_160_fu_2734_p3;
wire   [7:0] trunc_ln18_324_fu_2714_p1;
wire   [7:0] xor_ln18_159_fu_2706_p3;
wire   [6:0] trunc_ln18_322_fu_2686_p1;
wire   [6:0] xor_ln18_157_fu_2678_p3;
wire   [5:0] trunc_ln18_320_fu_2658_p1;
wire   [5:0] xor_ln18_156_fu_2650_p3;
wire   [4:0] trunc_ln18_318_fu_2630_p1;
wire   [4:0] xor_ln18_155_fu_2622_p3;
wire   [3:0] trunc_ln18_316_fu_2602_p1;
wire   [3:0] xor_ln18_154_fu_2594_p3;
wire   [2:0] trunc_ln18_314_fu_2574_p1;
wire   [2:0] xor_ln18_153_fu_2566_p3;
wire   [1:0] trunc_ln18_312_fu_2546_p1;
wire   [1:0] xor_ln18_152_fu_2539_p3;
wire   [0:0] bit_sel88_fu_3552_p3;
wire   [0:0] xor_ln18_308_fu_3559_p2;
wire   [30:0] trunc_ln18_372_fu_3565_p1;
wire   [0:0] bit_sel85_fu_3576_p3;
wire   [0:0] xor_ln18_309_fu_3583_p2;
wire   [0:0] bit_sel82_fu_3600_p3;
wire   [0:0] xor_ln18_310_fu_3607_p2;
wire   [1:0] trunc_ln18_374_fu_3613_p1;
wire   [0:0] bit_sel79_fu_3628_p3;
wire   [0:0] xor_ln18_311_fu_3635_p2;
wire   [2:0] trunc_ln18_376_fu_3641_p1;
wire   [0:0] bit_sel76_fu_3656_p3;
wire   [0:0] xor_ln18_312_fu_3663_p2;
wire   [3:0] trunc_ln18_378_fu_3669_p1;
wire   [0:0] bit_sel73_fu_3684_p3;
wire   [0:0] xor_ln18_313_fu_3691_p2;
wire   [4:0] trunc_ln18_380_fu_3697_p1;
wire   [0:0] bit_sel70_fu_3712_p3;
wire   [0:0] xor_ln18_314_fu_3719_p2;
wire   [5:0] trunc_ln18_382_fu_3725_p1;
wire   [0:0] bit_sel67_fu_3740_p3;
wire   [0:0] xor_ln18_315_fu_3747_p2;
wire   [6:0] trunc_ln18_384_fu_3753_p1;
wire   [0:0] bit_sel64_fu_3768_p3;
wire   [0:0] xor_ln18_316_fu_3775_p2;
wire   [7:0] trunc_ln18_386_fu_3781_p1;
wire   [0:0] bit_sel61_fu_3796_p3;
wire   [0:0] xor_ln18_317_fu_3803_p2;
wire   [8:0] trunc_ln18_388_fu_3809_p1;
wire   [0:0] bit_sel58_fu_3824_p3;
wire   [0:0] xor_ln18_318_fu_3831_p2;
wire   [9:0] trunc_ln18_390_fu_3837_p1;
wire   [0:0] bit_sel55_fu_3852_p3;
wire   [0:0] xor_ln18_319_fu_3859_p2;
wire   [10:0] trunc_ln18_392_fu_3865_p1;
wire   [0:0] bit_sel52_fu_3880_p3;
wire   [0:0] xor_ln18_320_fu_3887_p2;
wire   [11:0] trunc_ln18_394_fu_3893_p1;
wire   [0:0] bit_sel49_fu_3908_p3;
wire   [0:0] xor_ln18_321_fu_3915_p2;
wire   [12:0] trunc_ln18_396_fu_3921_p1;
wire   [0:0] bit_sel46_fu_3936_p3;
wire   [0:0] xor_ln18_322_fu_3943_p2;
wire   [13:0] trunc_ln18_398_fu_3949_p1;
wire   [0:0] bit_sel43_fu_3964_p3;
wire   [0:0] xor_ln18_323_fu_3971_p2;
wire   [14:0] trunc_ln18_400_fu_3977_p1;
wire   [0:0] bit_sel40_fu_3992_p3;
wire   [0:0] xor_ln18_324_fu_3999_p2;
wire   [15:0] trunc_ln18_402_fu_4005_p1;
wire   [0:0] bit_sel37_fu_4020_p3;
wire   [0:0] xor_ln18_325_fu_4027_p2;
wire   [16:0] trunc_ln18_404_fu_4033_p1;
wire   [0:0] bit_sel34_fu_4048_p3;
wire   [0:0] xor_ln18_326_fu_4055_p2;
wire   [17:0] trunc_ln18_406_fu_4061_p1;
wire   [0:0] bit_sel31_fu_4076_p3;
wire   [0:0] xor_ln18_327_fu_4083_p2;
wire   [18:0] trunc_ln18_408_fu_4089_p1;
wire   [0:0] bit_sel28_fu_4104_p3;
wire   [0:0] xor_ln18_328_fu_4111_p2;
wire   [19:0] trunc_ln18_410_fu_4117_p1;
wire   [0:0] bit_sel25_fu_4132_p3;
wire   [0:0] xor_ln18_329_fu_4139_p2;
wire   [20:0] trunc_ln18_412_fu_4145_p1;
wire   [0:0] bit_sel22_fu_4160_p3;
wire   [0:0] xor_ln18_330_fu_4167_p2;
wire   [21:0] trunc_ln18_414_fu_4173_p1;
wire   [0:0] bit_sel19_fu_4188_p3;
wire   [0:0] xor_ln18_331_fu_4195_p2;
wire   [22:0] trunc_ln18_416_fu_4201_p1;
wire   [0:0] bit_sel16_fu_4216_p3;
wire   [0:0] xor_ln18_332_fu_4223_p2;
wire   [23:0] trunc_ln18_418_fu_4229_p1;
wire   [0:0] bit_sel13_fu_4244_p3;
wire   [0:0] xor_ln18_333_fu_4251_p2;
wire   [24:0] trunc_ln18_420_fu_4257_p1;
wire   [0:0] bit_sel10_fu_4272_p3;
wire   [0:0] xor_ln18_334_fu_4279_p2;
wire   [25:0] trunc_ln18_422_fu_4285_p1;
wire   [0:0] bit_sel7_fu_4300_p3;
wire   [0:0] xor_ln18_335_fu_4307_p2;
wire   [26:0] trunc_ln18_424_fu_4313_p1;
wire   [0:0] bit_sel4_fu_4328_p3;
wire   [0:0] xor_ln18_336_fu_4335_p2;
wire   [27:0] trunc_ln18_426_fu_4341_p1;
wire   [0:0] bit_sel1_fu_4356_p3;
wire   [0:0] xor_ln18_337_fu_4363_p2;
wire   [28:0] trunc_ln18_428_fu_4369_p1;
wire   [0:0] bit_sel_fu_4384_p3;
wire   [0:0] xor_ln18_338_fu_4391_p2;
wire   [29:0] trunc_ln18_430_fu_4397_p1;
wire   [31:0] xor_ln18_183_fu_3568_p3;
wire   [30:0] trunc_ln18_431_fu_4408_p1;
wire   [30:0] xor_ln18_214_fu_4400_p3;
wire   [29:0] trunc_ln18_429_fu_4380_p1;
wire   [29:0] xor_ln18_213_fu_4372_p3;
wire   [28:0] trunc_ln18_427_fu_4352_p1;
wire   [28:0] xor_ln18_212_fu_4344_p3;
wire   [27:0] trunc_ln18_425_fu_4324_p1;
wire   [27:0] xor_ln18_211_fu_4316_p3;
wire   [26:0] trunc_ln18_423_fu_4296_p1;
wire   [26:0] xor_ln18_210_fu_4288_p3;
wire   [25:0] trunc_ln18_421_fu_4268_p1;
wire   [25:0] xor_ln18_209_fu_4260_p3;
wire   [24:0] trunc_ln18_419_fu_4240_p1;
wire   [24:0] xor_ln18_208_fu_4232_p3;
wire   [23:0] trunc_ln18_417_fu_4212_p1;
wire   [23:0] xor_ln18_207_fu_4204_p3;
wire   [22:0] trunc_ln18_415_fu_4184_p1;
wire   [22:0] xor_ln18_206_fu_4176_p3;
wire   [21:0] trunc_ln18_413_fu_4156_p1;
wire   [21:0] xor_ln18_205_fu_4148_p3;
wire   [20:0] trunc_ln18_411_fu_4128_p1;
wire   [20:0] xor_ln18_204_fu_4120_p3;
wire   [19:0] trunc_ln18_409_fu_4100_p1;
wire   [19:0] xor_ln18_203_fu_4092_p3;
wire   [18:0] trunc_ln18_407_fu_4072_p1;
wire   [18:0] xor_ln18_202_fu_4064_p3;
wire   [17:0] trunc_ln18_405_fu_4044_p1;
wire   [17:0] xor_ln18_201_fu_4036_p3;
wire   [16:0] trunc_ln18_403_fu_4016_p1;
wire   [16:0] xor_ln18_200_fu_4008_p3;
wire   [15:0] trunc_ln18_401_fu_3988_p1;
wire   [15:0] xor_ln18_199_fu_3980_p3;
wire   [14:0] trunc_ln18_399_fu_3960_p1;
wire   [14:0] xor_ln18_198_fu_3952_p3;
wire   [13:0] trunc_ln18_397_fu_3932_p1;
wire   [13:0] xor_ln18_197_fu_3924_p3;
wire   [12:0] trunc_ln18_395_fu_3904_p1;
wire   [12:0] xor_ln18_196_fu_3896_p3;
wire   [11:0] trunc_ln18_393_fu_3876_p1;
wire   [11:0] xor_ln18_195_fu_3868_p3;
wire   [10:0] trunc_ln18_391_fu_3848_p1;
wire   [10:0] xor_ln18_194_fu_3840_p3;
wire   [9:0] trunc_ln18_389_fu_3820_p1;
wire   [9:0] xor_ln18_193_fu_3812_p3;
wire   [8:0] trunc_ln18_387_fu_3792_p1;
wire   [8:0] xor_ln18_192_fu_3784_p3;
wire   [7:0] trunc_ln18_385_fu_3764_p1;
wire   [7:0] xor_ln18_191_fu_3756_p3;
wire   [6:0] trunc_ln18_383_fu_3736_p1;
wire   [6:0] xor_ln18_189_fu_3728_p3;
wire   [5:0] trunc_ln18_381_fu_3708_p1;
wire   [5:0] xor_ln18_188_fu_3700_p3;
wire   [4:0] trunc_ln18_379_fu_3680_p1;
wire   [4:0] xor_ln18_187_fu_3672_p3;
wire   [3:0] trunc_ln18_377_fu_3652_p1;
wire   [3:0] xor_ln18_186_fu_3644_p3;
wire   [2:0] trunc_ln18_375_fu_3624_p1;
wire   [2:0] xor_ln18_185_fu_3616_p3;
wire   [1:0] trunc_ln18_373_fu_3596_p1;
wire   [1:0] xor_ln18_184_fu_3589_p3;
wire   [12:0] xor_ln37_107_fu_1376_p2;
wire   [10:0] xor_ln37_109_fu_1388_p2;
wire   [7:0] xor_ln37_112_fu_1406_p2;
wire   [27:0] xor_ln37_92_fu_1286_p2;
wire   [4:0] xor_ln37_115_fu_1424_p2;
wire   [6:0] xor_ln37_113_fu_1412_p2;
wire   [4:0] xor_ln37_145_fu_2474_p2;
wire   [6:0] xor_ln37_143_fu_2462_p2;
wire   [17:0] xor_ln37_132_fu_2396_p2;
wire   [21:0] xor_ln37_128_fu_2372_p2;
wire   [23:0] xor_ln37_126_fu_2360_p2;
wire   [26:0] xor_ln37_123_fu_2342_p2;
wire   [16:0] xor_ln37_133_fu_2402_p2;
wire   [18:0] xor_ln37_131_fu_2390_p2;
wire   [17:0] xor_ln37_102_fu_1346_p2;
wire   [21:0] xor_ln37_98_fu_1322_p2;
wire   [0:0] trunc_ln18_310_fu_2498_p1;
wire   [0:0] xor_ln52_5_fu_4726_p2;
wire   [1:0] xor_ln37_178_fu_3542_p2;
wire   [13:0] xor_ln37_166_fu_3470_p2;
wire   [30:0] xor_ln37_149_fu_3368_p2;
wire   [22:0] xor_ln37_157_fu_3416_p2;
wire   [5:0] xor_ln37_174_fu_3518_p2;
wire   [29:0] xor_ln37_150_fu_3374_p2;
wire   [9:0] xor_ln37_170_fu_3494_p2;
wire   [20:0] xor_ln37_159_fu_3428_p2;
wire   [24:0] xor_ln37_155_fu_3404_p2;
wire   [28:0] xor_ln37_151_fu_3380_p2;
wire   [8:0] xor_ln37_171_fu_3500_p2;
wire   [12:0] xor_ln37_167_fu_3476_p2;
wire   [10:0] xor_ln37_169_fu_3488_p2;
wire   [25:0] xor_ln37_184_fu_4448_p2;
wire   [3:0] xor_ln37_206_fu_4580_p2;
wire   [7:0] xor_ln37_172_fu_3506_p2;
wire   [27:0] xor_ln37_152_fu_3386_p2;
wire   [23:0] xor_ln37_96_fu_1310_p2;
wire   [26:0] xor_ln37_93_fu_1292_p2;
wire   [16:0] xor_ln37_103_fu_1352_p2;
wire   [18:0] xor_ln37_101_fu_1340_p2;
wire   [15:0] xor_ln37_104_fu_1358_p2;
wire   [11:0] xor_ln37_108_fu_1382_p2;
wire   [15:0] xor_ln37_134_fu_2408_p2;
wire   [11:0] xor_ln37_138_fu_2432_p2;
wire   [14:0] xor_ln37_135_fu_2414_p2;
wire   [19:0] xor_ln37_130_fu_2384_p2;
wire   [14:0] xor_ln37_105_fu_1364_p2;
wire   [19:0] xor_ln37_100_fu_1334_p2;
wire   [25:0] xor_ln37_94_fu_1298_p2;
wire   [3:0] xor_ln37_116_fu_1430_p2;
wire   [0:0] trunc_ln18_249_fu_1448_p1;
wire   [0:0] xor_ln52_6_fu_4985_p2;
wire   [1:0] xor_ln37_148_fu_2492_p2;
wire   [13:0] xor_ln37_136_fu_2420_p2;
wire   [30:0] xor_ln37_119_fu_2318_p2;
wire   [22:0] xor_ln37_127_fu_2366_p2;
wire   [5:0] xor_ln37_144_fu_2468_p2;
wire   [4:0] xor_ln37_175_fu_3524_p2;
wire   [6:0] xor_ln37_173_fu_3512_p2;
wire   [15:0] xor_ln37_194_fu_4508_p2;
wire   [11:0] xor_ln37_198_fu_4532_p2;
wire   [14:0] xor_ln37_195_fu_4514_p2;
wire   [19:0] xor_ln37_190_fu_4484_p2;
wire   [17:0] xor_ln37_162_fu_3446_p2;
wire   [21:0] xor_ln37_158_fu_3422_p2;
wire   [23:0] xor_ln37_156_fu_3410_p2;
wire   [26:0] xor_ln37_153_fu_3392_p2;
wire   [16:0] xor_ln37_163_fu_3452_p2;
wire   [18:0] xor_ln37_161_fu_3440_p2;
wire   [29:0] xor_ln37_120_fu_2324_p2;
wire   [9:0] xor_ln37_140_fu_2444_p2;
wire   [20:0] xor_ln37_129_fu_2378_p2;
wire   [24:0] xor_ln37_125_fu_2354_p2;
wire   [28:0] xor_ln37_121_fu_2330_p2;
wire   [8:0] xor_ln37_141_fu_2450_p2;
wire   [12:0] xor_ln37_137_fu_2426_p2;
wire   [10:0] xor_ln37_139_fu_2438_p2;
wire   [15:0] xor_ln37_164_fu_3458_p2;
wire   [11:0] xor_ln37_168_fu_3482_p2;
wire   [14:0] xor_ln37_165_fu_3464_p2;
wire   [19:0] xor_ln37_160_fu_3434_p2;
wire   [7:0] xor_ln37_142_fu_2456_p2;
wire   [27:0] xor_ln37_122_fu_2336_p2;
wire   [25:0] xor_ln37_154_fu_3398_p2;
wire   [3:0] xor_ln37_176_fu_3530_p2;
wire   [4:0] xor_ln37_205_fu_4574_p2;
wire   [6:0] xor_ln37_203_fu_4562_p2;
wire   [17:0] xor_ln37_192_fu_4496_p2;
wire   [21:0] xor_ln37_188_fu_4472_p2;
wire   [23:0] xor_ln37_186_fu_4460_p2;
wire   [26:0] xor_ln37_183_fu_4442_p2;
wire   [16:0] xor_ln37_193_fu_4502_p2;
wire   [18:0] xor_ln37_191_fu_4490_p2;
wire   [2:0] xor_ln37_177_fu_3536_p2;
wire   [2:0] xor_ln37_117_fu_1436_p2;
wire   [2:0] xor_ln37_147_fu_2486_p2;
wire   [2:0] xor_ln37_207_fu_4586_p2;
wire   [25:0] xor_ln37_124_fu_2348_p2;
wire   [3:0] xor_ln37_146_fu_2480_p2;
wire   [0:0] trunc_ln18_188_fu_398_p1;
wire   [0:0] xor_ln52_7_fu_5372_p2;
wire   [1:0] xor_ln37_118_fu_1442_p2;
wire   [13:0] xor_ln37_106_fu_1370_p2;
wire   [30:0] xor_ln37_fu_1268_p2;
wire   [22:0] xor_ln37_97_fu_1316_p2;
wire   [5:0] xor_ln37_114_fu_1418_p2;
wire   [29:0] xor_ln37_90_fu_1274_p2;
wire   [9:0] xor_ln37_110_fu_1394_p2;
wire   [20:0] xor_ln37_99_fu_1328_p2;
wire   [24:0] xor_ln37_95_fu_1304_p2;
wire   [28:0] xor_ln37_91_fu_1280_p2;
wire   [8:0] xor_ln37_111_fu_1400_p2;
wire   [0:0] trunc_ln18_371_fu_3548_p1;
wire   [0:0] xor_ln52_8_fu_5471_p2;
wire   [1:0] xor_ln37_208_fu_4592_p2;
wire   [13:0] xor_ln37_196_fu_4520_p2;
wire   [30:0] xor_ln37_179_fu_4418_p2;
wire   [22:0] xor_ln37_187_fu_4466_p2;
wire   [5:0] xor_ln37_204_fu_4568_p2;
wire   [29:0] xor_ln37_180_fu_4424_p2;
wire   [9:0] xor_ln37_200_fu_4544_p2;
wire   [20:0] xor_ln37_189_fu_4478_p2;
wire   [24:0] xor_ln37_185_fu_4454_p2;
wire   [28:0] xor_ln37_181_fu_4430_p2;
wire   [8:0] xor_ln37_201_fu_4550_p2;
wire   [12:0] xor_ln37_197_fu_4526_p2;
wire   [10:0] xor_ln37_199_fu_4538_p2;
wire   [7:0] xor_ln37_202_fu_4556_p2;
wire   [27:0] xor_ln37_182_fu_4436_p2;
wire   [31:0] xnor_result_fu_1262_p2;
wire   [0:0] tmp_212_fu_5602_p3;
wire   [0:0] xor_ln52_3_fu_5378_p2;
wire   [0:0] tmp_93_fu_4606_p3;
wire   [0:0] tmp_fu_4598_p3;
wire   [0:0] tmp_95_fu_4622_p3;
wire   [0:0] tmp_94_fu_4614_p3;
wire   [0:0] tmp_97_fu_4638_p3;
wire   [0:0] tmp_96_fu_4630_p3;
wire   [0:0] tmp_107_fu_4718_p3;
wire   [0:0] tmp_106_fu_4710_p3;
wire   [0:0] tmp_126_fu_4881_p3;
wire   [0:0] tmp_125_fu_4873_p3;
wire   [0:0] tmp_128_fu_4897_p3;
wire   [0:0] tmp_127_fu_4889_p3;
wire   [0:0] tmp_130_fu_4913_p3;
wire   [0:0] tmp_129_fu_4905_p3;
wire   [0:0] tmp_136_fu_4961_p3;
wire   [0:0] tmp_135_fu_4953_p3;
wire   [0:0] tmp_138_fu_4977_p3;
wire   [0:0] tmp_137_fu_4969_p3;
wire   [0:0] tmp_181_fu_5332_p3;
wire   [0:0] tmp_186_fu_5383_p3;
wire   [0:0] tmp_188_fu_5399_p3;
wire   [0:0] tmp_187_fu_5391_p3;
wire   [0:0] tmp_190_fu_5415_p3;
wire   [0:0] tmp_189_fu_5407_p3;
wire   [0:0] tmp_192_fu_5431_p3;
wire   [0:0] tmp_191_fu_5423_p3;
wire   [0:0] tmp_194_fu_5447_p3;
wire   [0:0] tmp_193_fu_5439_p3;
wire   [0:0] tmp_196_fu_5463_p3;
wire   [0:0] tmp_195_fu_5455_p3;
wire   [0:0] xor_ln52_2_fu_4991_p2;
wire   [31:0] xnor_result_2_fu_2312_p2;
wire   [0:0] tmp_213_fu_5742_p3;
wire   [0:0] tmp_99_fu_4654_p3;
wire   [0:0] tmp_98_fu_4646_p3;
wire   [0:0] tmp_101_fu_4670_p3;
wire   [0:0] tmp_100_fu_4662_p3;
wire   [0:0] tmp_103_fu_4686_p3;
wire   [0:0] tmp_102_fu_4678_p3;
wire   [0:0] tmp_105_fu_4702_p3;
wire   [0:0] tmp_104_fu_4694_p3;
wire   [0:0] tmp_132_fu_4929_p3;
wire   [0:0] tmp_131_fu_4921_p3;
wire   [0:0] tmp_134_fu_4945_p3;
wire   [0:0] tmp_133_fu_4937_p3;
wire   [0:0] tmp_139_fu_4996_p3;
wire   [0:0] tmp_141_fu_5012_p3;
wire   [0:0] tmp_140_fu_5004_p3;
wire   [0:0] tmp_143_fu_5028_p3;
wire   [0:0] tmp_142_fu_5020_p3;
wire   [0:0] tmp_157_fu_5140_p3;
wire   [0:0] tmp_156_fu_5132_p3;
wire   [0:0] tmp_159_fu_5156_p3;
wire   [0:0] tmp_158_fu_5148_p3;
wire   [0:0] tmp_161_fu_5172_p3;
wire   [0:0] tmp_160_fu_5164_p3;
wire   [0:0] tmp_163_fu_5188_p3;
wire   [0:0] tmp_162_fu_5180_p3;
wire   [0:0] tmp_169_fu_5236_p3;
wire   [0:0] tmp_168_fu_5228_p3;
wire   [0:0] tmp_182_fu_5340_p3;
wire   [0:0] tmp_185_fu_5364_p3;
wire   [0:0] tmp_184_fu_5356_p3;
wire   [0:0] xor_ln52_fu_4732_p2;
wire   [31:0] xnor_result_3_fu_3362_p2;
wire   [0:0] tmp_214_fu_5878_p3;
wire   [0:0] tmp_108_fu_4737_p3;
wire   [0:0] tmp_110_fu_4753_p3;
wire   [0:0] tmp_109_fu_4745_p3;
wire   [0:0] tmp_112_fu_4769_p3;
wire   [0:0] tmp_111_fu_4761_p3;
wire   [0:0] tmp_114_fu_4785_p3;
wire   [0:0] tmp_113_fu_4777_p3;
wire   [0:0] tmp_116_fu_4801_p3;
wire   [0:0] tmp_115_fu_4793_p3;
wire   [0:0] tmp_118_fu_4817_p3;
wire   [0:0] tmp_117_fu_4809_p3;
wire   [0:0] tmp_120_fu_4833_p3;
wire   [0:0] tmp_119_fu_4825_p3;
wire   [0:0] tmp_124_fu_4865_p3;
wire   [0:0] tmp_123_fu_4857_p3;
wire   [0:0] tmp_145_fu_5044_p3;
wire   [0:0] tmp_144_fu_5036_p3;
wire   [0:0] tmp_151_fu_5092_p3;
wire   [0:0] tmp_150_fu_5084_p3;
wire   [0:0] tmp_153_fu_5108_p3;
wire   [0:0] tmp_152_fu_5100_p3;
wire   [0:0] tmp_155_fu_5124_p3;
wire   [0:0] tmp_154_fu_5116_p3;
wire   [0:0] tmp_165_fu_5204_p3;
wire   [0:0] tmp_164_fu_5196_p3;
wire   [0:0] tmp_167_fu_5220_p3;
wire   [0:0] tmp_166_fu_5212_p3;
wire   [0:0] tmp_171_fu_5252_p3;
wire   [0:0] tmp_170_fu_5244_p3;
wire   [0:0] tmp_180_fu_5324_p3;
wire   [0:0] xor_ln52_4_fu_5477_p2;
wire   [31:0] xnor_result_4_fu_4412_p2;
wire   [0:0] tmp_215_fu_6014_p3;
wire   [0:0] tmp_197_fu_5482_p3;
wire   [0:0] tmp_199_fu_5498_p3;
wire   [0:0] tmp_198_fu_5490_p3;
wire   [0:0] tmp_201_fu_5514_p3;
wire   [0:0] tmp_200_fu_5506_p3;
wire   [0:0] tmp_203_fu_5530_p3;
wire   [0:0] tmp_202_fu_5522_p3;
wire   [0:0] tmp_205_fu_5546_p3;
wire   [0:0] tmp_204_fu_5538_p3;
wire   [0:0] tmp_207_fu_5562_p3;
wire   [0:0] tmp_206_fu_5554_p3;
wire   [0:0] tmp_209_fu_5578_p3;
wire   [0:0] tmp_208_fu_5570_p3;
wire   [0:0] tmp_211_fu_5594_p3;
wire   [0:0] tmp_210_fu_5586_p3;
wire   [0:0] tmp_122_fu_4849_p3;
wire   [0:0] tmp_121_fu_4841_p3;
wire   [0:0] tmp_147_fu_5060_p3;
wire   [0:0] tmp_146_fu_5052_p3;
wire   [0:0] tmp_149_fu_5076_p3;
wire   [0:0] tmp_148_fu_5068_p3;
wire   [0:0] tmp_173_fu_5268_p3;
wire   [0:0] tmp_172_fu_5260_p3;
wire   [0:0] tmp_175_fu_5284_p3;
wire   [0:0] tmp_174_fu_5276_p3;
wire   [0:0] tmp_177_fu_5300_p3;
wire   [0:0] tmp_176_fu_5292_p3;
wire   [0:0] tmp_179_fu_5316_p3;
wire   [0:0] tmp_178_fu_5308_p3;
wire   [0:0] tmp_183_fu_5348_p3;
wire   [1:0] zext_ln52_fu_5614_p1;
wire   [1:0] zext_ln52_374_fu_5610_p1;
wire   [1:0] add_ln52_fu_6146_p2;
wire   [1:0] zext_ln52_125_fu_5618_p1;
wire   [1:0] zext_ln52_126_fu_5622_p1;
wire   [1:0] add_ln52_64_fu_6156_p2;
wire   [2:0] zext_ln52_249_fu_6162_p1;
wire   [2:0] zext_ln52_248_fu_6152_p1;
wire   [1:0] zext_ln52_127_fu_5626_p1;
wire   [1:0] zext_ln52_128_fu_5630_p1;
wire   [1:0] add_ln52_66_fu_6172_p2;
wire   [1:0] zext_ln52_129_fu_5634_p1;
wire   [1:0] zext_ln52_130_fu_5638_p1;
wire   [1:0] add_ln52_67_fu_6182_p2;
wire   [2:0] zext_ln52_252_fu_6188_p1;
wire   [2:0] zext_ln52_251_fu_6178_p1;
wire   [1:0] zext_ln52_131_fu_5642_p1;
wire   [1:0] zext_ln52_132_fu_5646_p1;
wire   [1:0] add_ln52_70_fu_6198_p2;
wire   [1:0] zext_ln52_133_fu_5650_p1;
wire   [1:0] zext_ln52_134_fu_5654_p1;
wire   [1:0] add_ln52_71_fu_6208_p2;
wire   [2:0] zext_ln52_256_fu_6214_p1;
wire   [2:0] zext_ln52_255_fu_6204_p1;
wire   [1:0] zext_ln52_135_fu_5658_p1;
wire   [1:0] zext_ln52_136_fu_5662_p1;
wire   [1:0] add_ln52_73_fu_6224_p2;
wire   [1:0] zext_ln52_137_fu_5666_p1;
wire   [1:0] zext_ln52_138_fu_5670_p1;
wire   [1:0] add_ln52_74_fu_6234_p2;
wire   [2:0] zext_ln52_259_fu_6240_p1;
wire   [2:0] zext_ln52_258_fu_6230_p1;
wire   [1:0] zext_ln52_139_fu_5674_p1;
wire   [1:0] zext_ln52_140_fu_5678_p1;
wire   [1:0] add_ln52_78_fu_6250_p2;
wire   [1:0] zext_ln52_141_fu_5682_p1;
wire   [1:0] zext_ln52_142_fu_5686_p1;
wire   [1:0] add_ln52_79_fu_6260_p2;
wire   [2:0] zext_ln52_264_fu_6266_p1;
wire   [2:0] zext_ln52_263_fu_6256_p1;
wire   [1:0] zext_ln52_143_fu_5690_p1;
wire   [1:0] zext_ln52_144_fu_5694_p1;
wire   [1:0] add_ln52_81_fu_6276_p2;
wire   [1:0] zext_ln52_145_fu_5698_p1;
wire   [1:0] zext_ln52_146_fu_5702_p1;
wire   [1:0] add_ln52_82_fu_6286_p2;
wire   [2:0] zext_ln52_267_fu_6292_p1;
wire   [2:0] zext_ln52_266_fu_6282_p1;
wire   [1:0] zext_ln52_147_fu_5706_p1;
wire   [1:0] zext_ln52_148_fu_5710_p1;
wire   [1:0] add_ln52_85_fu_6302_p2;
wire   [1:0] zext_ln52_149_fu_5714_p1;
wire   [1:0] zext_ln52_150_fu_5718_p1;
wire   [1:0] add_ln52_86_fu_6312_p2;
wire   [2:0] zext_ln52_271_fu_6318_p1;
wire   [2:0] zext_ln52_270_fu_6308_p1;
wire   [1:0] zext_ln52_151_fu_5722_p1;
wire   [1:0] zext_ln52_152_fu_5726_p1;
wire   [1:0] add_ln52_88_fu_6328_p2;
wire   [1:0] zext_ln52_153_fu_5730_p1;
wire   [1:0] zext_ln52_154_fu_5734_p1;
wire   [1:0] add_ln52_89_fu_6338_p2;
wire   [2:0] zext_ln52_274_fu_6344_p1;
wire   [2:0] zext_ln52_273_fu_6334_p1;
wire   [1:0] zext_ln52_155_fu_5738_p1;
wire   [1:0] zext_ln52_375_fu_5750_p1;
wire   [1:0] add_ln52_94_fu_6354_p2;
wire   [1:0] zext_ln52_156_fu_5754_p1;
wire   [1:0] zext_ln52_157_fu_5758_p1;
wire   [1:0] add_ln52_95_fu_6364_p2;
wire   [2:0] zext_ln52_280_fu_6370_p1;
wire   [2:0] zext_ln52_279_fu_6360_p1;
wire   [1:0] zext_ln52_158_fu_5762_p1;
wire   [1:0] zext_ln52_159_fu_5766_p1;
wire   [1:0] add_ln52_97_fu_6380_p2;
wire   [1:0] zext_ln52_160_fu_5770_p1;
wire   [1:0] zext_ln52_161_fu_5774_p1;
wire   [1:0] add_ln52_98_fu_6390_p2;
wire   [2:0] zext_ln52_283_fu_6396_p1;
wire   [2:0] zext_ln52_282_fu_6386_p1;
wire   [1:0] zext_ln52_162_fu_5778_p1;
wire   [1:0] zext_ln52_163_fu_5782_p1;
wire   [1:0] add_ln52_101_fu_6406_p2;
wire   [1:0] zext_ln52_164_fu_5786_p1;
wire   [1:0] zext_ln52_165_fu_5790_p1;
wire   [1:0] add_ln52_102_fu_6416_p2;
wire   [2:0] zext_ln52_287_fu_6422_p1;
wire   [2:0] zext_ln52_286_fu_6412_p1;
wire   [1:0] zext_ln52_166_fu_5794_p1;
wire   [1:0] zext_ln52_167_fu_5798_p1;
wire   [1:0] add_ln52_104_fu_6432_p2;
wire   [1:0] zext_ln52_168_fu_5802_p1;
wire   [1:0] zext_ln52_169_fu_5806_p1;
wire   [1:0] add_ln52_105_fu_6442_p2;
wire   [2:0] zext_ln52_290_fu_6448_p1;
wire   [2:0] zext_ln52_289_fu_6438_p1;
wire   [1:0] zext_ln52_170_fu_5810_p1;
wire   [1:0] zext_ln52_171_fu_5814_p1;
wire   [1:0] add_ln52_109_fu_6458_p2;
wire   [1:0] zext_ln52_172_fu_5818_p1;
wire   [1:0] zext_ln52_173_fu_5822_p1;
wire   [1:0] add_ln52_110_fu_6468_p2;
wire   [2:0] zext_ln52_295_fu_6474_p1;
wire   [2:0] zext_ln52_294_fu_6464_p1;
wire   [1:0] zext_ln52_174_fu_5826_p1;
wire   [1:0] zext_ln52_175_fu_5830_p1;
wire   [1:0] add_ln52_112_fu_6484_p2;
wire   [1:0] zext_ln52_176_fu_5834_p1;
wire   [1:0] zext_ln52_177_fu_5838_p1;
wire   [1:0] add_ln52_113_fu_6494_p2;
wire   [2:0] zext_ln52_298_fu_6500_p1;
wire   [2:0] zext_ln52_297_fu_6490_p1;
wire   [1:0] zext_ln52_178_fu_5842_p1;
wire   [1:0] zext_ln52_179_fu_5846_p1;
wire   [1:0] add_ln52_116_fu_6510_p2;
wire   [1:0] zext_ln52_180_fu_5850_p1;
wire   [1:0] zext_ln52_181_fu_5854_p1;
wire   [1:0] add_ln52_117_fu_6520_p2;
wire   [2:0] zext_ln52_302_fu_6526_p1;
wire   [2:0] zext_ln52_301_fu_6516_p1;
wire   [1:0] zext_ln52_182_fu_5858_p1;
wire   [1:0] zext_ln52_183_fu_5862_p1;
wire   [1:0] add_ln52_119_fu_6536_p2;
wire   [1:0] zext_ln52_184_fu_5866_p1;
wire   [1:0] zext_ln52_185_fu_5870_p1;
wire   [1:0] add_ln52_120_fu_6546_p2;
wire   [2:0] zext_ln52_305_fu_6552_p1;
wire   [2:0] zext_ln52_304_fu_6542_p1;
wire   [1:0] zext_ln52_186_fu_5874_p1;
wire   [1:0] zext_ln52_376_fu_5886_p1;
wire   [1:0] add_ln52_126_fu_6562_p2;
wire   [1:0] zext_ln52_187_fu_5890_p1;
wire   [1:0] zext_ln52_188_fu_5894_p1;
wire   [1:0] add_ln52_127_fu_6572_p2;
wire   [2:0] zext_ln52_312_fu_6578_p1;
wire   [2:0] zext_ln52_311_fu_6568_p1;
wire   [1:0] zext_ln52_189_fu_5898_p1;
wire   [1:0] zext_ln52_190_fu_5902_p1;
wire   [1:0] add_ln52_129_fu_6588_p2;
wire   [1:0] zext_ln52_191_fu_5906_p1;
wire   [1:0] zext_ln52_192_fu_5910_p1;
wire   [1:0] add_ln52_130_fu_6598_p2;
wire   [2:0] zext_ln52_315_fu_6604_p1;
wire   [2:0] zext_ln52_314_fu_6594_p1;
wire   [1:0] zext_ln52_193_fu_5914_p1;
wire   [1:0] zext_ln52_194_fu_5918_p1;
wire   [1:0] add_ln52_133_fu_6614_p2;
wire   [1:0] zext_ln52_195_fu_5922_p1;
wire   [1:0] zext_ln52_196_fu_5926_p1;
wire   [1:0] add_ln52_134_fu_6624_p2;
wire   [2:0] zext_ln52_319_fu_6630_p1;
wire   [2:0] zext_ln52_318_fu_6620_p1;
wire   [1:0] zext_ln52_197_fu_5930_p1;
wire   [1:0] zext_ln52_198_fu_5934_p1;
wire   [1:0] add_ln52_136_fu_6640_p2;
wire   [1:0] zext_ln52_199_fu_5938_p1;
wire   [1:0] zext_ln52_200_fu_5942_p1;
wire   [1:0] add_ln52_137_fu_6650_p2;
wire   [2:0] zext_ln52_322_fu_6656_p1;
wire   [2:0] zext_ln52_321_fu_6646_p1;
wire   [1:0] zext_ln52_201_fu_5946_p1;
wire   [1:0] zext_ln52_202_fu_5950_p1;
wire   [1:0] add_ln52_141_fu_6666_p2;
wire   [1:0] zext_ln52_203_fu_5954_p1;
wire   [1:0] zext_ln52_204_fu_5958_p1;
wire   [1:0] add_ln52_142_fu_6676_p2;
wire   [2:0] zext_ln52_327_fu_6682_p1;
wire   [2:0] zext_ln52_326_fu_6672_p1;
wire   [1:0] zext_ln52_205_fu_5962_p1;
wire   [1:0] zext_ln52_206_fu_5966_p1;
wire   [1:0] add_ln52_144_fu_6692_p2;
wire   [1:0] zext_ln52_207_fu_5970_p1;
wire   [1:0] zext_ln52_208_fu_5974_p1;
wire   [1:0] add_ln52_145_fu_6702_p2;
wire   [2:0] zext_ln52_330_fu_6708_p1;
wire   [2:0] zext_ln52_329_fu_6698_p1;
wire   [1:0] zext_ln52_209_fu_5978_p1;
wire   [1:0] zext_ln52_210_fu_5982_p1;
wire   [1:0] add_ln52_148_fu_6718_p2;
wire   [1:0] zext_ln52_211_fu_5986_p1;
wire   [1:0] zext_ln52_212_fu_5990_p1;
wire   [1:0] add_ln52_149_fu_6728_p2;
wire   [2:0] zext_ln52_334_fu_6734_p1;
wire   [2:0] zext_ln52_333_fu_6724_p1;
wire   [1:0] zext_ln52_213_fu_5994_p1;
wire   [1:0] zext_ln52_214_fu_5998_p1;
wire   [1:0] add_ln52_151_fu_6744_p2;
wire   [1:0] zext_ln52_215_fu_6002_p1;
wire   [1:0] zext_ln52_216_fu_6006_p1;
wire   [1:0] add_ln52_152_fu_6754_p2;
wire   [2:0] zext_ln52_337_fu_6760_p1;
wire   [2:0] zext_ln52_336_fu_6750_p1;
wire   [1:0] zext_ln52_217_fu_6010_p1;
wire   [1:0] zext_ln52_377_fu_6022_p1;
wire   [1:0] add_ln52_157_fu_6770_p2;
wire   [1:0] zext_ln52_218_fu_6026_p1;
wire   [1:0] zext_ln52_219_fu_6030_p1;
wire   [1:0] add_ln52_158_fu_6780_p2;
wire   [2:0] zext_ln52_343_fu_6786_p1;
wire   [2:0] zext_ln52_342_fu_6776_p1;
wire   [1:0] zext_ln52_220_fu_6034_p1;
wire   [1:0] zext_ln52_221_fu_6038_p1;
wire   [1:0] add_ln52_160_fu_6796_p2;
wire   [1:0] zext_ln52_222_fu_6042_p1;
wire   [1:0] zext_ln52_223_fu_6046_p1;
wire   [1:0] add_ln52_161_fu_6806_p2;
wire   [2:0] zext_ln52_346_fu_6812_p1;
wire   [2:0] zext_ln52_345_fu_6802_p1;
wire   [1:0] zext_ln52_224_fu_6050_p1;
wire   [1:0] zext_ln52_225_fu_6054_p1;
wire   [1:0] add_ln52_164_fu_6822_p2;
wire   [1:0] zext_ln52_226_fu_6058_p1;
wire   [1:0] zext_ln52_227_fu_6062_p1;
wire   [1:0] add_ln52_165_fu_6832_p2;
wire   [2:0] zext_ln52_350_fu_6838_p1;
wire   [2:0] zext_ln52_349_fu_6828_p1;
wire   [1:0] zext_ln52_228_fu_6066_p1;
wire   [1:0] zext_ln52_229_fu_6070_p1;
wire   [1:0] add_ln52_167_fu_6848_p2;
wire   [1:0] zext_ln52_230_fu_6074_p1;
wire   [1:0] zext_ln52_231_fu_6078_p1;
wire   [1:0] add_ln52_168_fu_6858_p2;
wire   [2:0] zext_ln52_353_fu_6864_p1;
wire   [2:0] zext_ln52_352_fu_6854_p1;
wire   [1:0] zext_ln52_232_fu_6082_p1;
wire   [1:0] zext_ln52_233_fu_6086_p1;
wire   [1:0] add_ln52_172_fu_6874_p2;
wire   [1:0] zext_ln52_234_fu_6090_p1;
wire   [1:0] zext_ln52_235_fu_6094_p1;
wire   [1:0] add_ln52_173_fu_6884_p2;
wire   [2:0] zext_ln52_358_fu_6890_p1;
wire   [2:0] zext_ln52_357_fu_6880_p1;
wire   [1:0] zext_ln52_236_fu_6098_p1;
wire   [1:0] zext_ln52_237_fu_6102_p1;
wire   [1:0] add_ln52_175_fu_6900_p2;
wire   [1:0] zext_ln52_238_fu_6106_p1;
wire   [1:0] zext_ln52_239_fu_6110_p1;
wire   [1:0] add_ln52_176_fu_6910_p2;
wire   [2:0] zext_ln52_361_fu_6916_p1;
wire   [2:0] zext_ln52_360_fu_6906_p1;
wire   [1:0] zext_ln52_240_fu_6114_p1;
wire   [1:0] zext_ln52_241_fu_6118_p1;
wire   [1:0] add_ln52_179_fu_6926_p2;
wire   [1:0] zext_ln52_242_fu_6122_p1;
wire   [1:0] zext_ln52_243_fu_6126_p1;
wire   [1:0] add_ln52_180_fu_6936_p2;
wire   [2:0] zext_ln52_365_fu_6942_p1;
wire   [2:0] zext_ln52_364_fu_6932_p1;
wire   [1:0] zext_ln52_244_fu_6130_p1;
wire   [1:0] zext_ln52_245_fu_6134_p1;
wire   [1:0] add_ln52_182_fu_6952_p2;
wire   [1:0] zext_ln52_246_fu_6138_p1;
wire   [1:0] zext_ln52_247_fu_6142_p1;
wire   [1:0] add_ln52_183_fu_6962_p2;
wire   [2:0] zext_ln52_368_fu_6968_p1;
wire   [2:0] zext_ln52_367_fu_6958_p1;
wire   [3:0] zext_ln52_253_fu_6981_p1;
wire   [3:0] zext_ln52_250_fu_6978_p1;
wire   [3:0] add_ln52_69_fu_6984_p2;
wire   [3:0] zext_ln52_260_fu_6997_p1;
wire   [3:0] zext_ln52_257_fu_6994_p1;
wire   [3:0] add_ln52_76_fu_7000_p2;
wire   [4:0] zext_ln52_261_fu_7006_p1;
wire   [4:0] zext_ln52_254_fu_6990_p1;
wire   [4:0] add_ln52_77_fu_7010_p2;
wire   [3:0] zext_ln52_268_fu_7023_p1;
wire   [3:0] zext_ln52_265_fu_7020_p1;
wire   [3:0] add_ln52_84_fu_7026_p2;
wire   [3:0] zext_ln52_275_fu_7039_p1;
wire   [3:0] zext_ln52_272_fu_7036_p1;
wire   [3:0] add_ln52_91_fu_7042_p2;
wire   [4:0] zext_ln52_276_fu_7048_p1;
wire   [4:0] zext_ln52_269_fu_7032_p1;
wire   [4:0] add_ln52_92_fu_7052_p2;
wire   [5:0] zext_ln52_277_fu_7058_p1;
wire   [5:0] zext_ln52_262_fu_7016_p1;
wire   [5:0] add_ln52_93_fu_7062_p2;
wire   [3:0] zext_ln52_284_fu_7075_p1;
wire   [3:0] zext_ln52_281_fu_7072_p1;
wire   [3:0] add_ln52_100_fu_7078_p2;
wire   [3:0] zext_ln52_291_fu_7091_p1;
wire   [3:0] zext_ln52_288_fu_7088_p1;
wire   [3:0] add_ln52_107_fu_7094_p2;
wire   [4:0] zext_ln52_292_fu_7100_p1;
wire   [4:0] zext_ln52_285_fu_7084_p1;
wire   [4:0] add_ln52_108_fu_7104_p2;
wire   [3:0] zext_ln52_299_fu_7117_p1;
wire   [3:0] zext_ln52_296_fu_7114_p1;
wire   [3:0] add_ln52_115_fu_7120_p2;
wire   [3:0] zext_ln52_306_fu_7133_p1;
wire   [3:0] zext_ln52_303_fu_7130_p1;
wire   [3:0] add_ln52_122_fu_7136_p2;
wire   [4:0] zext_ln52_307_fu_7142_p1;
wire   [4:0] zext_ln52_300_fu_7126_p1;
wire   [4:0] add_ln52_123_fu_7146_p2;
wire   [5:0] zext_ln52_308_fu_7152_p1;
wire   [5:0] zext_ln52_293_fu_7110_p1;
wire   [5:0] add_ln52_124_fu_7156_p2;
wire   [6:0] zext_ln52_309_fu_7162_p1;
wire   [6:0] zext_ln52_278_fu_7068_p1;
wire   [3:0] zext_ln52_316_fu_7175_p1;
wire   [3:0] zext_ln52_313_fu_7172_p1;
wire   [3:0] add_ln52_132_fu_7178_p2;
wire   [3:0] zext_ln52_323_fu_7191_p1;
wire   [3:0] zext_ln52_320_fu_7188_p1;
wire   [3:0] add_ln52_139_fu_7194_p2;
wire   [4:0] zext_ln52_324_fu_7200_p1;
wire   [4:0] zext_ln52_317_fu_7184_p1;
wire   [4:0] add_ln52_140_fu_7204_p2;
wire   [3:0] zext_ln52_331_fu_7217_p1;
wire   [3:0] zext_ln52_328_fu_7214_p1;
wire   [3:0] add_ln52_147_fu_7220_p2;
wire   [3:0] zext_ln52_338_fu_7233_p1;
wire   [3:0] zext_ln52_335_fu_7230_p1;
wire   [3:0] add_ln52_154_fu_7236_p2;
wire   [4:0] zext_ln52_339_fu_7242_p1;
wire   [4:0] zext_ln52_332_fu_7226_p1;
wire   [4:0] add_ln52_155_fu_7246_p2;
wire   [5:0] zext_ln52_340_fu_7252_p1;
wire   [5:0] zext_ln52_325_fu_7210_p1;
wire   [5:0] add_ln52_156_fu_7256_p2;
wire   [3:0] zext_ln52_347_fu_7269_p1;
wire   [3:0] zext_ln52_344_fu_7266_p1;
wire   [3:0] add_ln52_163_fu_7272_p2;
wire   [3:0] zext_ln52_354_fu_7285_p1;
wire   [3:0] zext_ln52_351_fu_7282_p1;
wire   [3:0] add_ln52_170_fu_7288_p2;
wire   [4:0] zext_ln52_355_fu_7294_p1;
wire   [4:0] zext_ln52_348_fu_7278_p1;
wire   [4:0] add_ln52_171_fu_7298_p2;
wire   [3:0] zext_ln52_362_fu_7311_p1;
wire   [3:0] zext_ln52_359_fu_7308_p1;
wire   [3:0] add_ln52_178_fu_7314_p2;
wire   [3:0] zext_ln52_369_fu_7327_p1;
wire   [3:0] zext_ln52_366_fu_7324_p1;
wire   [3:0] add_ln52_185_fu_7330_p2;
wire   [4:0] zext_ln52_370_fu_7336_p1;
wire   [4:0] zext_ln52_363_fu_7320_p1;
wire   [4:0] add_ln52_186_fu_7340_p2;
wire   [5:0] zext_ln52_371_fu_7346_p1;
wire   [5:0] zext_ln52_356_fu_7304_p1;
wire   [5:0] add_ln52_187_fu_7350_p2;
wire   [6:0] zext_ln52_372_fu_7356_p1;
wire   [6:0] zext_ln52_341_fu_7262_p1;
wire   [7:0] zext_ln52_373_fu_7373_p1;
wire   [7:0] zext_ln52_310_fu_7370_p1;
wire   [7:0] add_ln52_189_fu_7376_p2;
wire   [8:0] shl_ln1_fu_7382_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 n_fu_236 = 7'd0;
#0 ap_done_reg = 1'b0;
end

bnn_dense_layer_p_ZL9golden_w2_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL9golden_w2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_0_address0),
    .ce0(p_ZL9golden_w2_0_ce0_local),
    .q0(p_ZL9golden_w2_0_q0),
    .address1(p_ZL9golden_w2_0_address1),
    .ce1(p_ZL9golden_w2_0_ce1_local),
    .q1(p_ZL9golden_w2_0_q1)
);

bnn_dense_layer_p_ZL9golden_w2_1_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
p_ZL9golden_w2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL9golden_w2_1_address0),
    .ce0(p_ZL9golden_w2_1_ce0_local),
    .q0(p_ZL9golden_w2_1_q0),
    .address1(p_ZL9golden_w2_1_address1),
    .ce1(p_ZL9golden_w2_1_ce1_local),
    .q1(p_ZL9golden_w2_1_q1)
);

bnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_351_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_236 <= add_ln32_fu_357_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_236 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln52_103_reg_7767 <= add_ln52_103_fu_6426_p2;
        add_ln52_106_reg_7772 <= add_ln52_106_fu_6452_p2;
        add_ln52_111_reg_7777 <= add_ln52_111_fu_6478_p2;
        add_ln52_114_reg_7782 <= add_ln52_114_fu_6504_p2;
        add_ln52_118_reg_7787 <= add_ln52_118_fu_6530_p2;
        add_ln52_121_reg_7792 <= add_ln52_121_fu_6556_p2;
        add_ln52_128_reg_7797 <= add_ln52_128_fu_6582_p2;
        add_ln52_131_reg_7802 <= add_ln52_131_fu_6608_p2;
        add_ln52_135_reg_7807 <= add_ln52_135_fu_6634_p2;
        add_ln52_138_reg_7812 <= add_ln52_138_fu_6660_p2;
        add_ln52_143_reg_7817 <= add_ln52_143_fu_6686_p2;
        add_ln52_146_reg_7822 <= add_ln52_146_fu_6712_p2;
        add_ln52_150_reg_7827 <= add_ln52_150_fu_6738_p2;
        add_ln52_153_reg_7832 <= add_ln52_153_fu_6764_p2;
        add_ln52_159_reg_7837 <= add_ln52_159_fu_6790_p2;
        add_ln52_162_reg_7842 <= add_ln52_162_fu_6816_p2;
        add_ln52_166_reg_7847 <= add_ln52_166_fu_6842_p2;
        add_ln52_169_reg_7852 <= add_ln52_169_fu_6868_p2;
        add_ln52_174_reg_7857 <= add_ln52_174_fu_6894_p2;
        add_ln52_177_reg_7862 <= add_ln52_177_fu_6920_p2;
        add_ln52_181_reg_7867 <= add_ln52_181_fu_6946_p2;
        add_ln52_184_reg_7872 <= add_ln52_184_fu_6972_p2;
        add_ln52_65_reg_7717 <= add_ln52_65_fu_6166_p2;
        add_ln52_68_reg_7722 <= add_ln52_68_fu_6192_p2;
        add_ln52_72_reg_7727 <= add_ln52_72_fu_6218_p2;
        add_ln52_75_reg_7732 <= add_ln52_75_fu_6244_p2;
        add_ln52_80_reg_7737 <= add_ln52_80_fu_6270_p2;
        add_ln52_83_reg_7742 <= add_ln52_83_fu_6296_p2;
        add_ln52_87_reg_7747 <= add_ln52_87_fu_6322_p2;
        add_ln52_90_reg_7752 <= add_ln52_90_fu_6348_p2;
        add_ln52_96_reg_7757 <= add_ln52_96_fu_6374_p2;
        add_ln52_99_reg_7762 <= add_ln52_99_fu_6400_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        n_2_reg_7688 <= ap_sig_allocacmp_n_2;
        n_2_reg_7688_pp0_iter1_reg <= n_2_reg_7688;
        trunc_ln18_185_reg_7670 <= trunc_ln18_185_fu_331_p1;
        trunc_ln18_186_reg_7676 <= trunc_ln18_186_fu_335_p1;
        trunc_ln18_187_reg_7682 <= trunc_ln18_187_fu_339_p1;
        trunc_ln18_reg_7664 <= trunc_ln18_fu_327_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln52_125_reg_7877 <= add_ln52_125_fu_7166_p2;
        add_ln52_188_reg_7882 <= add_ln52_188_fu_7360_p2;
        n_2_reg_7688_pp0_iter2_reg <= n_2_reg_7688_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_351_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_n_2 = n_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        output_r_ce0_local = 1'b1;
    end else begin
        output_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        output_r_we0_local = 1'b1;
    end else begin
        output_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_0_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_0_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_1_ce0_local = 1'b1;
    end else begin
        p_ZL9golden_w2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL9golden_w2_1_ce1_local = 1'b1;
    end else begin
        p_ZL9golden_w2_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_fu_357_p2 = (ap_sig_allocacmp_n_2 + 7'd1);

assign add_ln52_100_fu_7078_p2 = (zext_ln52_284_fu_7075_p1 + zext_ln52_281_fu_7072_p1);

assign add_ln52_101_fu_6406_p2 = (zext_ln52_162_fu_5778_p1 + zext_ln52_163_fu_5782_p1);

assign add_ln52_102_fu_6416_p2 = (zext_ln52_164_fu_5786_p1 + zext_ln52_165_fu_5790_p1);

assign add_ln52_103_fu_6426_p2 = (zext_ln52_287_fu_6422_p1 + zext_ln52_286_fu_6412_p1);

assign add_ln52_104_fu_6432_p2 = (zext_ln52_166_fu_5794_p1 + zext_ln52_167_fu_5798_p1);

assign add_ln52_105_fu_6442_p2 = (zext_ln52_168_fu_5802_p1 + zext_ln52_169_fu_5806_p1);

assign add_ln52_106_fu_6452_p2 = (zext_ln52_290_fu_6448_p1 + zext_ln52_289_fu_6438_p1);

assign add_ln52_107_fu_7094_p2 = (zext_ln52_291_fu_7091_p1 + zext_ln52_288_fu_7088_p1);

assign add_ln52_108_fu_7104_p2 = (zext_ln52_292_fu_7100_p1 + zext_ln52_285_fu_7084_p1);

assign add_ln52_109_fu_6458_p2 = (zext_ln52_170_fu_5810_p1 + zext_ln52_171_fu_5814_p1);

assign add_ln52_110_fu_6468_p2 = (zext_ln52_172_fu_5818_p1 + zext_ln52_173_fu_5822_p1);

assign add_ln52_111_fu_6478_p2 = (zext_ln52_295_fu_6474_p1 + zext_ln52_294_fu_6464_p1);

assign add_ln52_112_fu_6484_p2 = (zext_ln52_174_fu_5826_p1 + zext_ln52_175_fu_5830_p1);

assign add_ln52_113_fu_6494_p2 = (zext_ln52_176_fu_5834_p1 + zext_ln52_177_fu_5838_p1);

assign add_ln52_114_fu_6504_p2 = (zext_ln52_298_fu_6500_p1 + zext_ln52_297_fu_6490_p1);

assign add_ln52_115_fu_7120_p2 = (zext_ln52_299_fu_7117_p1 + zext_ln52_296_fu_7114_p1);

assign add_ln52_116_fu_6510_p2 = (zext_ln52_178_fu_5842_p1 + zext_ln52_179_fu_5846_p1);

assign add_ln52_117_fu_6520_p2 = (zext_ln52_180_fu_5850_p1 + zext_ln52_181_fu_5854_p1);

assign add_ln52_118_fu_6530_p2 = (zext_ln52_302_fu_6526_p1 + zext_ln52_301_fu_6516_p1);

assign add_ln52_119_fu_6536_p2 = (zext_ln52_182_fu_5858_p1 + zext_ln52_183_fu_5862_p1);

assign add_ln52_120_fu_6546_p2 = (zext_ln52_184_fu_5866_p1 + zext_ln52_185_fu_5870_p1);

assign add_ln52_121_fu_6556_p2 = (zext_ln52_305_fu_6552_p1 + zext_ln52_304_fu_6542_p1);

assign add_ln52_122_fu_7136_p2 = (zext_ln52_306_fu_7133_p1 + zext_ln52_303_fu_7130_p1);

assign add_ln52_123_fu_7146_p2 = (zext_ln52_307_fu_7142_p1 + zext_ln52_300_fu_7126_p1);

assign add_ln52_124_fu_7156_p2 = (zext_ln52_308_fu_7152_p1 + zext_ln52_293_fu_7110_p1);

assign add_ln52_125_fu_7166_p2 = (zext_ln52_309_fu_7162_p1 + zext_ln52_278_fu_7068_p1);

assign add_ln52_126_fu_6562_p2 = (zext_ln52_186_fu_5874_p1 + zext_ln52_376_fu_5886_p1);

assign add_ln52_127_fu_6572_p2 = (zext_ln52_187_fu_5890_p1 + zext_ln52_188_fu_5894_p1);

assign add_ln52_128_fu_6582_p2 = (zext_ln52_312_fu_6578_p1 + zext_ln52_311_fu_6568_p1);

assign add_ln52_129_fu_6588_p2 = (zext_ln52_189_fu_5898_p1 + zext_ln52_190_fu_5902_p1);

assign add_ln52_130_fu_6598_p2 = (zext_ln52_191_fu_5906_p1 + zext_ln52_192_fu_5910_p1);

assign add_ln52_131_fu_6608_p2 = (zext_ln52_315_fu_6604_p1 + zext_ln52_314_fu_6594_p1);

assign add_ln52_132_fu_7178_p2 = (zext_ln52_316_fu_7175_p1 + zext_ln52_313_fu_7172_p1);

assign add_ln52_133_fu_6614_p2 = (zext_ln52_193_fu_5914_p1 + zext_ln52_194_fu_5918_p1);

assign add_ln52_134_fu_6624_p2 = (zext_ln52_195_fu_5922_p1 + zext_ln52_196_fu_5926_p1);

assign add_ln52_135_fu_6634_p2 = (zext_ln52_319_fu_6630_p1 + zext_ln52_318_fu_6620_p1);

assign add_ln52_136_fu_6640_p2 = (zext_ln52_197_fu_5930_p1 + zext_ln52_198_fu_5934_p1);

assign add_ln52_137_fu_6650_p2 = (zext_ln52_199_fu_5938_p1 + zext_ln52_200_fu_5942_p1);

assign add_ln52_138_fu_6660_p2 = (zext_ln52_322_fu_6656_p1 + zext_ln52_321_fu_6646_p1);

assign add_ln52_139_fu_7194_p2 = (zext_ln52_323_fu_7191_p1 + zext_ln52_320_fu_7188_p1);

assign add_ln52_140_fu_7204_p2 = (zext_ln52_324_fu_7200_p1 + zext_ln52_317_fu_7184_p1);

assign add_ln52_141_fu_6666_p2 = (zext_ln52_201_fu_5946_p1 + zext_ln52_202_fu_5950_p1);

assign add_ln52_142_fu_6676_p2 = (zext_ln52_203_fu_5954_p1 + zext_ln52_204_fu_5958_p1);

assign add_ln52_143_fu_6686_p2 = (zext_ln52_327_fu_6682_p1 + zext_ln52_326_fu_6672_p1);

assign add_ln52_144_fu_6692_p2 = (zext_ln52_205_fu_5962_p1 + zext_ln52_206_fu_5966_p1);

assign add_ln52_145_fu_6702_p2 = (zext_ln52_207_fu_5970_p1 + zext_ln52_208_fu_5974_p1);

assign add_ln52_146_fu_6712_p2 = (zext_ln52_330_fu_6708_p1 + zext_ln52_329_fu_6698_p1);

assign add_ln52_147_fu_7220_p2 = (zext_ln52_331_fu_7217_p1 + zext_ln52_328_fu_7214_p1);

assign add_ln52_148_fu_6718_p2 = (zext_ln52_209_fu_5978_p1 + zext_ln52_210_fu_5982_p1);

assign add_ln52_149_fu_6728_p2 = (zext_ln52_211_fu_5986_p1 + zext_ln52_212_fu_5990_p1);

assign add_ln52_150_fu_6738_p2 = (zext_ln52_334_fu_6734_p1 + zext_ln52_333_fu_6724_p1);

assign add_ln52_151_fu_6744_p2 = (zext_ln52_213_fu_5994_p1 + zext_ln52_214_fu_5998_p1);

assign add_ln52_152_fu_6754_p2 = (zext_ln52_215_fu_6002_p1 + zext_ln52_216_fu_6006_p1);

assign add_ln52_153_fu_6764_p2 = (zext_ln52_337_fu_6760_p1 + zext_ln52_336_fu_6750_p1);

assign add_ln52_154_fu_7236_p2 = (zext_ln52_338_fu_7233_p1 + zext_ln52_335_fu_7230_p1);

assign add_ln52_155_fu_7246_p2 = (zext_ln52_339_fu_7242_p1 + zext_ln52_332_fu_7226_p1);

assign add_ln52_156_fu_7256_p2 = (zext_ln52_340_fu_7252_p1 + zext_ln52_325_fu_7210_p1);

assign add_ln52_157_fu_6770_p2 = (zext_ln52_217_fu_6010_p1 + zext_ln52_377_fu_6022_p1);

assign add_ln52_158_fu_6780_p2 = (zext_ln52_218_fu_6026_p1 + zext_ln52_219_fu_6030_p1);

assign add_ln52_159_fu_6790_p2 = (zext_ln52_343_fu_6786_p1 + zext_ln52_342_fu_6776_p1);

assign add_ln52_160_fu_6796_p2 = (zext_ln52_220_fu_6034_p1 + zext_ln52_221_fu_6038_p1);

assign add_ln52_161_fu_6806_p2 = (zext_ln52_222_fu_6042_p1 + zext_ln52_223_fu_6046_p1);

assign add_ln52_162_fu_6816_p2 = (zext_ln52_346_fu_6812_p1 + zext_ln52_345_fu_6802_p1);

assign add_ln52_163_fu_7272_p2 = (zext_ln52_347_fu_7269_p1 + zext_ln52_344_fu_7266_p1);

assign add_ln52_164_fu_6822_p2 = (zext_ln52_224_fu_6050_p1 + zext_ln52_225_fu_6054_p1);

assign add_ln52_165_fu_6832_p2 = (zext_ln52_226_fu_6058_p1 + zext_ln52_227_fu_6062_p1);

assign add_ln52_166_fu_6842_p2 = (zext_ln52_350_fu_6838_p1 + zext_ln52_349_fu_6828_p1);

assign add_ln52_167_fu_6848_p2 = (zext_ln52_228_fu_6066_p1 + zext_ln52_229_fu_6070_p1);

assign add_ln52_168_fu_6858_p2 = (zext_ln52_230_fu_6074_p1 + zext_ln52_231_fu_6078_p1);

assign add_ln52_169_fu_6868_p2 = (zext_ln52_353_fu_6864_p1 + zext_ln52_352_fu_6854_p1);

assign add_ln52_170_fu_7288_p2 = (zext_ln52_354_fu_7285_p1 + zext_ln52_351_fu_7282_p1);

assign add_ln52_171_fu_7298_p2 = (zext_ln52_355_fu_7294_p1 + zext_ln52_348_fu_7278_p1);

assign add_ln52_172_fu_6874_p2 = (zext_ln52_232_fu_6082_p1 + zext_ln52_233_fu_6086_p1);

assign add_ln52_173_fu_6884_p2 = (zext_ln52_234_fu_6090_p1 + zext_ln52_235_fu_6094_p1);

assign add_ln52_174_fu_6894_p2 = (zext_ln52_358_fu_6890_p1 + zext_ln52_357_fu_6880_p1);

assign add_ln52_175_fu_6900_p2 = (zext_ln52_236_fu_6098_p1 + zext_ln52_237_fu_6102_p1);

assign add_ln52_176_fu_6910_p2 = (zext_ln52_238_fu_6106_p1 + zext_ln52_239_fu_6110_p1);

assign add_ln52_177_fu_6920_p2 = (zext_ln52_361_fu_6916_p1 + zext_ln52_360_fu_6906_p1);

assign add_ln52_178_fu_7314_p2 = (zext_ln52_362_fu_7311_p1 + zext_ln52_359_fu_7308_p1);

assign add_ln52_179_fu_6926_p2 = (zext_ln52_240_fu_6114_p1 + zext_ln52_241_fu_6118_p1);

assign add_ln52_180_fu_6936_p2 = (zext_ln52_242_fu_6122_p1 + zext_ln52_243_fu_6126_p1);

assign add_ln52_181_fu_6946_p2 = (zext_ln52_365_fu_6942_p1 + zext_ln52_364_fu_6932_p1);

assign add_ln52_182_fu_6952_p2 = (zext_ln52_244_fu_6130_p1 + zext_ln52_245_fu_6134_p1);

assign add_ln52_183_fu_6962_p2 = (zext_ln52_246_fu_6138_p1 + zext_ln52_247_fu_6142_p1);

assign add_ln52_184_fu_6972_p2 = (zext_ln52_368_fu_6968_p1 + zext_ln52_367_fu_6958_p1);

assign add_ln52_185_fu_7330_p2 = (zext_ln52_369_fu_7327_p1 + zext_ln52_366_fu_7324_p1);

assign add_ln52_186_fu_7340_p2 = (zext_ln52_370_fu_7336_p1 + zext_ln52_363_fu_7320_p1);

assign add_ln52_187_fu_7350_p2 = (zext_ln52_371_fu_7346_p1 + zext_ln52_356_fu_7304_p1);

assign add_ln52_188_fu_7360_p2 = (zext_ln52_372_fu_7356_p1 + zext_ln52_341_fu_7262_p1);

assign add_ln52_189_fu_7376_p2 = (zext_ln52_373_fu_7373_p1 + zext_ln52_310_fu_7370_p1);

assign add_ln52_190_fu_7390_p2 = ($signed(shl_ln1_fu_7382_p3) + $signed(9'd384));

assign add_ln52_64_fu_6156_p2 = (zext_ln52_125_fu_5618_p1 + zext_ln52_126_fu_5622_p1);

assign add_ln52_65_fu_6166_p2 = (zext_ln52_249_fu_6162_p1 + zext_ln52_248_fu_6152_p1);

assign add_ln52_66_fu_6172_p2 = (zext_ln52_127_fu_5626_p1 + zext_ln52_128_fu_5630_p1);

assign add_ln52_67_fu_6182_p2 = (zext_ln52_129_fu_5634_p1 + zext_ln52_130_fu_5638_p1);

assign add_ln52_68_fu_6192_p2 = (zext_ln52_252_fu_6188_p1 + zext_ln52_251_fu_6178_p1);

assign add_ln52_69_fu_6984_p2 = (zext_ln52_253_fu_6981_p1 + zext_ln52_250_fu_6978_p1);

assign add_ln52_70_fu_6198_p2 = (zext_ln52_131_fu_5642_p1 + zext_ln52_132_fu_5646_p1);

assign add_ln52_71_fu_6208_p2 = (zext_ln52_133_fu_5650_p1 + zext_ln52_134_fu_5654_p1);

assign add_ln52_72_fu_6218_p2 = (zext_ln52_256_fu_6214_p1 + zext_ln52_255_fu_6204_p1);

assign add_ln52_73_fu_6224_p2 = (zext_ln52_135_fu_5658_p1 + zext_ln52_136_fu_5662_p1);

assign add_ln52_74_fu_6234_p2 = (zext_ln52_137_fu_5666_p1 + zext_ln52_138_fu_5670_p1);

assign add_ln52_75_fu_6244_p2 = (zext_ln52_259_fu_6240_p1 + zext_ln52_258_fu_6230_p1);

assign add_ln52_76_fu_7000_p2 = (zext_ln52_260_fu_6997_p1 + zext_ln52_257_fu_6994_p1);

assign add_ln52_77_fu_7010_p2 = (zext_ln52_261_fu_7006_p1 + zext_ln52_254_fu_6990_p1);

assign add_ln52_78_fu_6250_p2 = (zext_ln52_139_fu_5674_p1 + zext_ln52_140_fu_5678_p1);

assign add_ln52_79_fu_6260_p2 = (zext_ln52_141_fu_5682_p1 + zext_ln52_142_fu_5686_p1);

assign add_ln52_80_fu_6270_p2 = (zext_ln52_264_fu_6266_p1 + zext_ln52_263_fu_6256_p1);

assign add_ln52_81_fu_6276_p2 = (zext_ln52_143_fu_5690_p1 + zext_ln52_144_fu_5694_p1);

assign add_ln52_82_fu_6286_p2 = (zext_ln52_145_fu_5698_p1 + zext_ln52_146_fu_5702_p1);

assign add_ln52_83_fu_6296_p2 = (zext_ln52_267_fu_6292_p1 + zext_ln52_266_fu_6282_p1);

assign add_ln52_84_fu_7026_p2 = (zext_ln52_268_fu_7023_p1 + zext_ln52_265_fu_7020_p1);

assign add_ln52_85_fu_6302_p2 = (zext_ln52_147_fu_5706_p1 + zext_ln52_148_fu_5710_p1);

assign add_ln52_86_fu_6312_p2 = (zext_ln52_149_fu_5714_p1 + zext_ln52_150_fu_5718_p1);

assign add_ln52_87_fu_6322_p2 = (zext_ln52_271_fu_6318_p1 + zext_ln52_270_fu_6308_p1);

assign add_ln52_88_fu_6328_p2 = (zext_ln52_151_fu_5722_p1 + zext_ln52_152_fu_5726_p1);

assign add_ln52_89_fu_6338_p2 = (zext_ln52_153_fu_5730_p1 + zext_ln52_154_fu_5734_p1);

assign add_ln52_90_fu_6348_p2 = (zext_ln52_274_fu_6344_p1 + zext_ln52_273_fu_6334_p1);

assign add_ln52_91_fu_7042_p2 = (zext_ln52_275_fu_7039_p1 + zext_ln52_272_fu_7036_p1);

assign add_ln52_92_fu_7052_p2 = (zext_ln52_276_fu_7048_p1 + zext_ln52_269_fu_7032_p1);

assign add_ln52_93_fu_7062_p2 = (zext_ln52_277_fu_7058_p1 + zext_ln52_262_fu_7016_p1);

assign add_ln52_94_fu_6354_p2 = (zext_ln52_155_fu_5738_p1 + zext_ln52_375_fu_5750_p1);

assign add_ln52_95_fu_6364_p2 = (zext_ln52_156_fu_5754_p1 + zext_ln52_157_fu_5758_p1);

assign add_ln52_96_fu_6374_p2 = (zext_ln52_280_fu_6370_p1 + zext_ln52_279_fu_6360_p1);

assign add_ln52_97_fu_6380_p2 = (zext_ln52_158_fu_5762_p1 + zext_ln52_159_fu_5766_p1);

assign add_ln52_98_fu_6390_p2 = (zext_ln52_160_fu_5770_p1 + zext_ln52_161_fu_5774_p1);

assign add_ln52_99_fu_6400_p2 = (zext_ln52_283_fu_6396_p1 + zext_ln52_282_fu_6386_p1);

assign add_ln52_fu_6146_p2 = (zext_ln52_fu_5614_p1 + zext_ln52_374_fu_5610_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bit_sel100_fu_3250_p3 = p_read2[32'd27];

assign bit_sel101_fu_730_p3 = p_read[32'd12];

assign bit_sel102_fu_758_p3 = p_read[32'd13];

assign bit_sel103_fu_3222_p3 = p_read2[32'd26];

assign bit_sel104_fu_786_p3 = p_read[32'd14];

assign bit_sel105_fu_814_p3 = p_read[32'd15];

assign bit_sel106_fu_3194_p3 = p_read2[32'd25];

assign bit_sel107_fu_842_p3 = p_read[32'd16];

assign bit_sel108_fu_870_p3 = p_read[32'd17];

assign bit_sel109_fu_3166_p3 = p_read2[32'd24];

assign bit_sel10_fu_4272_p3 = p_read3[32'd26];

assign bit_sel110_fu_898_p3 = p_read[32'd18];

assign bit_sel111_fu_926_p3 = p_read[32'd19];

assign bit_sel112_fu_3138_p3 = p_read2[32'd23];

assign bit_sel113_fu_954_p3 = p_read[32'd20];

assign bit_sel114_fu_982_p3 = p_read[32'd21];

assign bit_sel115_fu_3110_p3 = p_read2[32'd22];

assign bit_sel116_fu_1010_p3 = p_read[32'd22];

assign bit_sel117_fu_1038_p3 = p_read[32'd23];

assign bit_sel118_fu_3082_p3 = p_read2[32'd21];

assign bit_sel119_fu_1066_p3 = p_read[32'd24];

assign bit_sel120_fu_1094_p3 = p_read[32'd25];

assign bit_sel121_fu_3054_p3 = p_read2[32'd20];

assign bit_sel122_fu_1122_p3 = p_read[32'd26];

assign bit_sel123_fu_1150_p3 = p_read[32'd27];

assign bit_sel124_fu_3026_p3 = p_read2[32'd19];

assign bit_sel125_fu_1178_p3 = p_read[32'd28];

assign bit_sel126_fu_1206_p3 = p_read[32'd29];

assign bit_sel127_fu_2998_p3 = p_read2[32'd18];

assign bit_sel128_fu_1234_p3 = p_read[32'd30];

assign bit_sel129_fu_1452_p3 = p_read1[32'd31];

assign bit_sel130_fu_2970_p3 = p_read2[32'd17];

assign bit_sel131_fu_1476_p3 = p_read1[32'd1];

assign bit_sel132_fu_1500_p3 = p_read1[32'd2];

assign bit_sel133_fu_2942_p3 = p_read2[32'd16];

assign bit_sel134_fu_1528_p3 = p_read1[32'd3];

assign bit_sel135_fu_1556_p3 = p_read1[32'd4];

assign bit_sel136_fu_2914_p3 = p_read2[32'd15];

assign bit_sel137_fu_1584_p3 = p_read1[32'd5];

assign bit_sel138_fu_1612_p3 = p_read1[32'd6];

assign bit_sel139_fu_2886_p3 = p_read2[32'd14];

assign bit_sel13_fu_4244_p3 = p_read3[32'd25];

assign bit_sel140_fu_1640_p3 = p_read1[32'd7];

assign bit_sel141_fu_1668_p3 = p_read1[32'd8];

assign bit_sel142_fu_2858_p3 = p_read2[32'd13];

assign bit_sel143_fu_1696_p3 = p_read1[32'd9];

assign bit_sel144_fu_1724_p3 = p_read1[32'd10];

assign bit_sel145_fu_2830_p3 = p_read2[32'd12];

assign bit_sel146_fu_1752_p3 = p_read1[32'd11];

assign bit_sel147_fu_1780_p3 = p_read1[32'd12];

assign bit_sel148_fu_2802_p3 = p_read2[32'd11];

assign bit_sel149_fu_1808_p3 = p_read1[32'd13];

assign bit_sel150_fu_1836_p3 = p_read1[32'd14];

assign bit_sel151_fu_2774_p3 = p_read2[32'd10];

assign bit_sel152_fu_1864_p3 = p_read1[32'd15];

assign bit_sel153_fu_1892_p3 = p_read1[32'd16];

assign bit_sel154_fu_2746_p3 = p_read2[32'd9];

assign bit_sel155_fu_1920_p3 = p_read1[32'd17];

assign bit_sel156_fu_1948_p3 = p_read1[32'd18];

assign bit_sel157_fu_2718_p3 = p_read2[32'd8];

assign bit_sel158_fu_1976_p3 = p_read1[32'd19];

assign bit_sel159_fu_2004_p3 = p_read1[32'd20];

assign bit_sel160_fu_2690_p3 = p_read2[32'd7];

assign bit_sel161_fu_2032_p3 = p_read1[32'd21];

assign bit_sel162_fu_2060_p3 = p_read1[32'd22];

assign bit_sel163_fu_2662_p3 = p_read2[32'd6];

assign bit_sel164_fu_2088_p3 = p_read1[32'd23];

assign bit_sel165_fu_2116_p3 = p_read1[32'd24];

assign bit_sel166_fu_2634_p3 = p_read2[32'd5];

assign bit_sel167_fu_2144_p3 = p_read1[32'd25];

assign bit_sel168_fu_2172_p3 = p_read1[32'd26];

assign bit_sel169_fu_2606_p3 = p_read2[32'd4];

assign bit_sel16_fu_4216_p3 = p_read3[32'd24];

assign bit_sel170_fu_2200_p3 = p_read1[32'd27];

assign bit_sel171_fu_2228_p3 = p_read1[32'd28];

assign bit_sel172_fu_2578_p3 = p_read2[32'd3];

assign bit_sel173_fu_2256_p3 = p_read1[32'd29];

assign bit_sel174_fu_2284_p3 = p_read1[32'd30];

assign bit_sel175_fu_2550_p3 = p_read2[32'd2];

assign bit_sel176_fu_2502_p3 = p_read2[32'd31];

assign bit_sel177_fu_2526_p3 = p_read2[32'd1];

assign bit_sel19_fu_4188_p3 = p_read3[32'd23];

assign bit_sel1_fu_4356_p3 = p_read3[32'd29];

assign bit_sel22_fu_4160_p3 = p_read3[32'd22];

assign bit_sel25_fu_4132_p3 = p_read3[32'd21];

assign bit_sel28_fu_4104_p3 = p_read3[32'd20];

assign bit_sel31_fu_4076_p3 = p_read3[32'd19];

assign bit_sel34_fu_4048_p3 = p_read3[32'd18];

assign bit_sel37_fu_4020_p3 = p_read3[32'd17];

assign bit_sel40_fu_3992_p3 = p_read3[32'd16];

assign bit_sel43_fu_3964_p3 = p_read3[32'd15];

assign bit_sel46_fu_3936_p3 = p_read3[32'd14];

assign bit_sel49_fu_3908_p3 = p_read3[32'd13];

assign bit_sel4_fu_4328_p3 = p_read3[32'd28];

assign bit_sel52_fu_3880_p3 = p_read3[32'd12];

assign bit_sel55_fu_3852_p3 = p_read3[32'd11];

assign bit_sel58_fu_3824_p3 = p_read3[32'd10];

assign bit_sel61_fu_3796_p3 = p_read3[32'd9];

assign bit_sel64_fu_3768_p3 = p_read3[32'd8];

assign bit_sel67_fu_3740_p3 = p_read3[32'd7];

assign bit_sel70_fu_3712_p3 = p_read3[32'd6];

assign bit_sel73_fu_3684_p3 = p_read3[32'd5];

assign bit_sel76_fu_3656_p3 = p_read3[32'd4];

assign bit_sel79_fu_3628_p3 = p_read3[32'd3];

assign bit_sel7_fu_4300_p3 = p_read3[32'd27];

assign bit_sel82_fu_3600_p3 = p_read3[32'd2];

assign bit_sel83_fu_402_p3 = p_read[32'd31];

assign bit_sel84_fu_426_p3 = p_read[32'd1];

assign bit_sel85_fu_3576_p3 = p_read3[32'd1];

assign bit_sel86_fu_450_p3 = p_read[32'd2];

assign bit_sel87_fu_478_p3 = p_read[32'd3];

assign bit_sel88_fu_3552_p3 = p_read3[32'd31];

assign bit_sel89_fu_506_p3 = p_read[32'd4];

assign bit_sel90_fu_534_p3 = p_read[32'd5];

assign bit_sel91_fu_3334_p3 = p_read2[32'd30];

assign bit_sel92_fu_562_p3 = p_read[32'd6];

assign bit_sel93_fu_590_p3 = p_read[32'd7];

assign bit_sel94_fu_3306_p3 = p_read2[32'd29];

assign bit_sel95_fu_618_p3 = p_read[32'd8];

assign bit_sel96_fu_646_p3 = p_read[32'd9];

assign bit_sel97_fu_3278_p3 = p_read2[32'd28];

assign bit_sel98_fu_674_p3 = p_read[32'd10];

assign bit_sel99_fu_702_p3 = p_read[32'd11];

assign bit_sel_fu_4384_p3 = p_read3[32'd30];

assign icmp_ln32_fu_351_p2 = ((ap_sig_allocacmp_n_2 == 7'd64) ? 1'b1 : 1'b0);

assign or_ln_fu_379_p3 = {{trunc_ln37_fu_363_p1}, {1'd1}};

assign output_r_address0 = zext_ln32_fu_7366_p1;

assign output_r_ce0 = output_r_ce0_local;

assign output_r_d0 = add_ln52_190_fu_7390_p2;

assign output_r_we0 = output_r_we0_local;

assign p_ZL9golden_w2_0_address0 = zext_ln37_2_fu_387_p1;

assign p_ZL9golden_w2_0_address1 = zext_ln37_fu_373_p1;

assign p_ZL9golden_w2_1_address0 = zext_ln37_2_fu_387_p1;

assign p_ZL9golden_w2_1_address1 = zext_ln37_fu_373_p1;

assign shl_ln1_fu_7382_p3 = {{add_ln52_189_fu_7376_p2}, {1'd0}};

assign shl_ln37_fu_367_p2 = ap_sig_allocacmp_n_2 << 7'd1;

assign tmp_100_fu_4662_p3 = xor_ln37_132_fu_2396_p2[32'd17];

assign tmp_101_fu_4670_p3 = xor_ln37_128_fu_2372_p2[32'd21];

assign tmp_102_fu_4678_p3 = xor_ln37_126_fu_2360_p2[32'd23];

assign tmp_103_fu_4686_p3 = xor_ln37_123_fu_2342_p2[32'd26];

assign tmp_104_fu_4694_p3 = xor_ln37_133_fu_2402_p2[32'd16];

assign tmp_105_fu_4702_p3 = xor_ln37_131_fu_2390_p2[32'd18];

assign tmp_106_fu_4710_p3 = xor_ln37_102_fu_1346_p2[32'd17];

assign tmp_107_fu_4718_p3 = xor_ln37_98_fu_1322_p2[32'd21];

assign tmp_108_fu_4737_p3 = xor_ln37_178_fu_3542_p2[32'd1];

assign tmp_109_fu_4745_p3 = xor_ln37_166_fu_3470_p2[32'd13];

assign tmp_110_fu_4753_p3 = xor_ln37_149_fu_3368_p2[32'd30];

assign tmp_111_fu_4761_p3 = xor_ln37_157_fu_3416_p2[32'd22];

assign tmp_112_fu_4769_p3 = xor_ln37_174_fu_3518_p2[32'd5];

assign tmp_113_fu_4777_p3 = xor_ln37_150_fu_3374_p2[32'd29];

assign tmp_114_fu_4785_p3 = xor_ln37_170_fu_3494_p2[32'd9];

assign tmp_115_fu_4793_p3 = xor_ln37_159_fu_3428_p2[32'd20];

assign tmp_116_fu_4801_p3 = xor_ln37_155_fu_3404_p2[32'd24];

assign tmp_117_fu_4809_p3 = xor_ln37_151_fu_3380_p2[32'd28];

assign tmp_118_fu_4817_p3 = xor_ln37_171_fu_3500_p2[32'd8];

assign tmp_119_fu_4825_p3 = xor_ln37_167_fu_3476_p2[32'd12];

assign tmp_120_fu_4833_p3 = xor_ln37_169_fu_3488_p2[32'd10];

assign tmp_121_fu_4841_p3 = xor_ln37_184_fu_4448_p2[32'd25];

assign tmp_122_fu_4849_p3 = xor_ln37_206_fu_4580_p2[32'd3];

assign tmp_123_fu_4857_p3 = xor_ln37_172_fu_3506_p2[32'd7];

assign tmp_124_fu_4865_p3 = xor_ln37_152_fu_3386_p2[32'd27];

assign tmp_125_fu_4873_p3 = xor_ln37_96_fu_1310_p2[32'd23];

assign tmp_126_fu_4881_p3 = xor_ln37_93_fu_1292_p2[32'd26];

assign tmp_127_fu_4889_p3 = xor_ln37_103_fu_1352_p2[32'd16];

assign tmp_128_fu_4897_p3 = xor_ln37_101_fu_1340_p2[32'd18];

assign tmp_129_fu_4905_p3 = xor_ln37_104_fu_1358_p2[32'd15];

assign tmp_130_fu_4913_p3 = xor_ln37_108_fu_1382_p2[32'd11];

assign tmp_131_fu_4921_p3 = xor_ln37_134_fu_2408_p2[32'd15];

assign tmp_132_fu_4929_p3 = xor_ln37_138_fu_2432_p2[32'd11];

assign tmp_133_fu_4937_p3 = xor_ln37_135_fu_2414_p2[32'd14];

assign tmp_134_fu_4945_p3 = xor_ln37_130_fu_2384_p2[32'd19];

assign tmp_135_fu_4953_p3 = xor_ln37_105_fu_1364_p2[32'd14];

assign tmp_136_fu_4961_p3 = xor_ln37_100_fu_1334_p2[32'd19];

assign tmp_137_fu_4969_p3 = xor_ln37_94_fu_1298_p2[32'd25];

assign tmp_138_fu_4977_p3 = xor_ln37_116_fu_1430_p2[32'd3];

assign tmp_139_fu_4996_p3 = xor_ln37_148_fu_2492_p2[32'd1];

assign tmp_140_fu_5004_p3 = xor_ln37_136_fu_2420_p2[32'd13];

assign tmp_141_fu_5012_p3 = xor_ln37_119_fu_2318_p2[32'd30];

assign tmp_142_fu_5020_p3 = xor_ln37_127_fu_2366_p2[32'd22];

assign tmp_143_fu_5028_p3 = xor_ln37_144_fu_2468_p2[32'd5];

assign tmp_144_fu_5036_p3 = xor_ln37_175_fu_3524_p2[32'd4];

assign tmp_145_fu_5044_p3 = xor_ln37_173_fu_3512_p2[32'd6];

assign tmp_146_fu_5052_p3 = xor_ln37_194_fu_4508_p2[32'd15];

assign tmp_147_fu_5060_p3 = xor_ln37_198_fu_4532_p2[32'd11];

assign tmp_148_fu_5068_p3 = xor_ln37_195_fu_4514_p2[32'd14];

assign tmp_149_fu_5076_p3 = xor_ln37_190_fu_4484_p2[32'd19];

assign tmp_150_fu_5084_p3 = xor_ln37_162_fu_3446_p2[32'd17];

assign tmp_151_fu_5092_p3 = xor_ln37_158_fu_3422_p2[32'd21];

assign tmp_152_fu_5100_p3 = xor_ln37_156_fu_3410_p2[32'd23];

assign tmp_153_fu_5108_p3 = xor_ln37_153_fu_3392_p2[32'd26];

assign tmp_154_fu_5116_p3 = xor_ln37_163_fu_3452_p2[32'd16];

assign tmp_155_fu_5124_p3 = xor_ln37_161_fu_3440_p2[32'd18];

assign tmp_156_fu_5132_p3 = xor_ln37_120_fu_2324_p2[32'd29];

assign tmp_157_fu_5140_p3 = xor_ln37_140_fu_2444_p2[32'd9];

assign tmp_158_fu_5148_p3 = xor_ln37_129_fu_2378_p2[32'd20];

assign tmp_159_fu_5156_p3 = xor_ln37_125_fu_2354_p2[32'd24];

assign tmp_160_fu_5164_p3 = xor_ln37_121_fu_2330_p2[32'd28];

assign tmp_161_fu_5172_p3 = xor_ln37_141_fu_2450_p2[32'd8];

assign tmp_162_fu_5180_p3 = xor_ln37_137_fu_2426_p2[32'd12];

assign tmp_163_fu_5188_p3 = xor_ln37_139_fu_2438_p2[32'd10];

assign tmp_164_fu_5196_p3 = xor_ln37_164_fu_3458_p2[32'd15];

assign tmp_165_fu_5204_p3 = xor_ln37_168_fu_3482_p2[32'd11];

assign tmp_166_fu_5212_p3 = xor_ln37_165_fu_3464_p2[32'd14];

assign tmp_167_fu_5220_p3 = xor_ln37_160_fu_3434_p2[32'd19];

assign tmp_168_fu_5228_p3 = xor_ln37_142_fu_2456_p2[32'd7];

assign tmp_169_fu_5236_p3 = xor_ln37_122_fu_2336_p2[32'd27];

assign tmp_170_fu_5244_p3 = xor_ln37_154_fu_3398_p2[32'd25];

assign tmp_171_fu_5252_p3 = xor_ln37_176_fu_3530_p2[32'd3];

assign tmp_172_fu_5260_p3 = xor_ln37_205_fu_4574_p2[32'd4];

assign tmp_173_fu_5268_p3 = xor_ln37_203_fu_4562_p2[32'd6];

assign tmp_174_fu_5276_p3 = xor_ln37_192_fu_4496_p2[32'd17];

assign tmp_175_fu_5284_p3 = xor_ln37_188_fu_4472_p2[32'd21];

assign tmp_176_fu_5292_p3 = xor_ln37_186_fu_4460_p2[32'd23];

assign tmp_177_fu_5300_p3 = xor_ln37_183_fu_4442_p2[32'd26];

assign tmp_178_fu_5308_p3 = xor_ln37_193_fu_4502_p2[32'd16];

assign tmp_179_fu_5316_p3 = xor_ln37_191_fu_4490_p2[32'd18];

assign tmp_180_fu_5324_p3 = xor_ln37_177_fu_3536_p2[32'd2];

assign tmp_181_fu_5332_p3 = xor_ln37_117_fu_1436_p2[32'd2];

assign tmp_182_fu_5340_p3 = xor_ln37_147_fu_2486_p2[32'd2];

assign tmp_183_fu_5348_p3 = xor_ln37_207_fu_4586_p2[32'd2];

assign tmp_184_fu_5356_p3 = xor_ln37_124_fu_2348_p2[32'd25];

assign tmp_185_fu_5364_p3 = xor_ln37_146_fu_2480_p2[32'd3];

assign tmp_186_fu_5383_p3 = xor_ln37_118_fu_1442_p2[32'd1];

assign tmp_187_fu_5391_p3 = xor_ln37_106_fu_1370_p2[32'd13];

assign tmp_188_fu_5399_p3 = xor_ln37_fu_1268_p2[32'd30];

assign tmp_189_fu_5407_p3 = xor_ln37_97_fu_1316_p2[32'd22];

assign tmp_190_fu_5415_p3 = xor_ln37_114_fu_1418_p2[32'd5];

assign tmp_191_fu_5423_p3 = xor_ln37_90_fu_1274_p2[32'd29];

assign tmp_192_fu_5431_p3 = xor_ln37_110_fu_1394_p2[32'd9];

assign tmp_193_fu_5439_p3 = xor_ln37_99_fu_1328_p2[32'd20];

assign tmp_194_fu_5447_p3 = xor_ln37_95_fu_1304_p2[32'd24];

assign tmp_195_fu_5455_p3 = xor_ln37_91_fu_1280_p2[32'd28];

assign tmp_196_fu_5463_p3 = xor_ln37_111_fu_1400_p2[32'd8];

assign tmp_197_fu_5482_p3 = xor_ln37_208_fu_4592_p2[32'd1];

assign tmp_198_fu_5490_p3 = xor_ln37_196_fu_4520_p2[32'd13];

assign tmp_199_fu_5498_p3 = xor_ln37_179_fu_4418_p2[32'd30];

assign tmp_200_fu_5506_p3 = xor_ln37_187_fu_4466_p2[32'd22];

assign tmp_201_fu_5514_p3 = xor_ln37_204_fu_4568_p2[32'd5];

assign tmp_202_fu_5522_p3 = xor_ln37_180_fu_4424_p2[32'd29];

assign tmp_203_fu_5530_p3 = xor_ln37_200_fu_4544_p2[32'd9];

assign tmp_204_fu_5538_p3 = xor_ln37_189_fu_4478_p2[32'd20];

assign tmp_205_fu_5546_p3 = xor_ln37_185_fu_4454_p2[32'd24];

assign tmp_206_fu_5554_p3 = xor_ln37_181_fu_4430_p2[32'd28];

assign tmp_207_fu_5562_p3 = xor_ln37_201_fu_4550_p2[32'd8];

assign tmp_208_fu_5570_p3 = xor_ln37_197_fu_4526_p2[32'd12];

assign tmp_209_fu_5578_p3 = xor_ln37_199_fu_4538_p2[32'd10];

assign tmp_210_fu_5586_p3 = xor_ln37_202_fu_4556_p2[32'd7];

assign tmp_211_fu_5594_p3 = xor_ln37_182_fu_4436_p2[32'd27];

assign tmp_212_fu_5602_p3 = xnor_result_fu_1262_p2[32'd31];

assign tmp_213_fu_5742_p3 = xnor_result_2_fu_2312_p2[32'd31];

assign tmp_214_fu_5878_p3 = xnor_result_3_fu_3362_p2[32'd31];

assign tmp_215_fu_6014_p3 = xnor_result_4_fu_4412_p2[32'd31];

assign tmp_93_fu_4606_p3 = xor_ln37_109_fu_1388_p2[32'd10];

assign tmp_94_fu_4614_p3 = xor_ln37_112_fu_1406_p2[32'd7];

assign tmp_95_fu_4622_p3 = xor_ln37_92_fu_1286_p2[32'd27];

assign tmp_96_fu_4630_p3 = xor_ln37_115_fu_1424_p2[32'd4];

assign tmp_97_fu_4638_p3 = xor_ln37_113_fu_1412_p2[32'd6];

assign tmp_98_fu_4646_p3 = xor_ln37_145_fu_2474_p2[32'd4];

assign tmp_99_fu_4654_p3 = xor_ln37_143_fu_2462_p2[32'd6];

assign tmp_fu_4598_p3 = xor_ln37_107_fu_1376_p2[32'd12];

assign trunc_ln18_185_fu_331_p1 = p_read1[0:0];

assign trunc_ln18_186_fu_335_p1 = p_read2[0:0];

assign trunc_ln18_187_fu_339_p1 = p_read3[0:0];

assign trunc_ln18_188_fu_398_p1 = p_ZL9golden_w2_0_q1[0:0];

assign trunc_ln18_189_fu_415_p1 = p_read[30:0];

assign trunc_ln18_190_fu_446_p1 = p_ZL9golden_w2_0_q1[1:0];

assign trunc_ln18_191_fu_463_p1 = p_read[1:0];

assign trunc_ln18_192_fu_474_p1 = p_ZL9golden_w2_0_q1[2:0];

assign trunc_ln18_193_fu_491_p1 = p_read[2:0];

assign trunc_ln18_194_fu_502_p1 = p_ZL9golden_w2_0_q1[3:0];

assign trunc_ln18_195_fu_519_p1 = p_read[3:0];

assign trunc_ln18_196_fu_530_p1 = p_ZL9golden_w2_0_q1[4:0];

assign trunc_ln18_197_fu_547_p1 = p_read[4:0];

assign trunc_ln18_198_fu_558_p1 = p_ZL9golden_w2_0_q1[5:0];

assign trunc_ln18_199_fu_575_p1 = p_read[5:0];

assign trunc_ln18_200_fu_586_p1 = p_ZL9golden_w2_0_q1[6:0];

assign trunc_ln18_201_fu_603_p1 = p_read[6:0];

assign trunc_ln18_202_fu_614_p1 = p_ZL9golden_w2_0_q1[7:0];

assign trunc_ln18_203_fu_631_p1 = p_read[7:0];

assign trunc_ln18_204_fu_642_p1 = p_ZL9golden_w2_0_q1[8:0];

assign trunc_ln18_205_fu_659_p1 = p_read[8:0];

assign trunc_ln18_206_fu_670_p1 = p_ZL9golden_w2_0_q1[9:0];

assign trunc_ln18_207_fu_687_p1 = p_read[9:0];

assign trunc_ln18_208_fu_698_p1 = p_ZL9golden_w2_0_q1[10:0];

assign trunc_ln18_209_fu_715_p1 = p_read[10:0];

assign trunc_ln18_210_fu_726_p1 = p_ZL9golden_w2_0_q1[11:0];

assign trunc_ln18_211_fu_743_p1 = p_read[11:0];

assign trunc_ln18_212_fu_754_p1 = p_ZL9golden_w2_0_q1[12:0];

assign trunc_ln18_213_fu_771_p1 = p_read[12:0];

assign trunc_ln18_214_fu_782_p1 = p_ZL9golden_w2_0_q1[13:0];

assign trunc_ln18_215_fu_799_p1 = p_read[13:0];

assign trunc_ln18_216_fu_810_p1 = p_ZL9golden_w2_0_q1[14:0];

assign trunc_ln18_217_fu_827_p1 = p_read[14:0];

assign trunc_ln18_218_fu_838_p1 = p_ZL9golden_w2_0_q1[15:0];

assign trunc_ln18_219_fu_855_p1 = p_read[15:0];

assign trunc_ln18_220_fu_866_p1 = p_ZL9golden_w2_0_q1[16:0];

assign trunc_ln18_221_fu_883_p1 = p_read[16:0];

assign trunc_ln18_222_fu_894_p1 = p_ZL9golden_w2_0_q1[17:0];

assign trunc_ln18_223_fu_911_p1 = p_read[17:0];

assign trunc_ln18_224_fu_922_p1 = p_ZL9golden_w2_0_q1[18:0];

assign trunc_ln18_225_fu_939_p1 = p_read[18:0];

assign trunc_ln18_226_fu_950_p1 = p_ZL9golden_w2_0_q1[19:0];

assign trunc_ln18_227_fu_967_p1 = p_read[19:0];

assign trunc_ln18_228_fu_978_p1 = p_ZL9golden_w2_0_q1[20:0];

assign trunc_ln18_229_fu_995_p1 = p_read[20:0];

assign trunc_ln18_230_fu_1006_p1 = p_ZL9golden_w2_0_q1[21:0];

assign trunc_ln18_231_fu_1023_p1 = p_read[21:0];

assign trunc_ln18_232_fu_1034_p1 = p_ZL9golden_w2_0_q1[22:0];

assign trunc_ln18_233_fu_1051_p1 = p_read[22:0];

assign trunc_ln18_234_fu_1062_p1 = p_ZL9golden_w2_0_q1[23:0];

assign trunc_ln18_235_fu_1079_p1 = p_read[23:0];

assign trunc_ln18_236_fu_1090_p1 = p_ZL9golden_w2_0_q1[24:0];

assign trunc_ln18_237_fu_1107_p1 = p_read[24:0];

assign trunc_ln18_238_fu_1118_p1 = p_ZL9golden_w2_0_q1[25:0];

assign trunc_ln18_239_fu_1135_p1 = p_read[25:0];

assign trunc_ln18_240_fu_1146_p1 = p_ZL9golden_w2_0_q1[26:0];

assign trunc_ln18_241_fu_1163_p1 = p_read[26:0];

assign trunc_ln18_242_fu_1174_p1 = p_ZL9golden_w2_0_q1[27:0];

assign trunc_ln18_243_fu_1191_p1 = p_read[27:0];

assign trunc_ln18_244_fu_1202_p1 = p_ZL9golden_w2_0_q1[28:0];

assign trunc_ln18_245_fu_1219_p1 = p_read[28:0];

assign trunc_ln18_246_fu_1230_p1 = p_ZL9golden_w2_0_q1[29:0];

assign trunc_ln18_247_fu_1247_p1 = p_read[29:0];

assign trunc_ln18_248_fu_1258_p1 = p_ZL9golden_w2_0_q1[30:0];

assign trunc_ln18_249_fu_1448_p1 = p_ZL9golden_w2_1_q1[0:0];

assign trunc_ln18_250_fu_1465_p1 = p_read1[30:0];

assign trunc_ln18_251_fu_1496_p1 = p_ZL9golden_w2_1_q1[1:0];

assign trunc_ln18_252_fu_1513_p1 = p_read1[1:0];

assign trunc_ln18_253_fu_1524_p1 = p_ZL9golden_w2_1_q1[2:0];

assign trunc_ln18_254_fu_1541_p1 = p_read1[2:0];

assign trunc_ln18_255_fu_1552_p1 = p_ZL9golden_w2_1_q1[3:0];

assign trunc_ln18_256_fu_1569_p1 = p_read1[3:0];

assign trunc_ln18_257_fu_1580_p1 = p_ZL9golden_w2_1_q1[4:0];

assign trunc_ln18_258_fu_1597_p1 = p_read1[4:0];

assign trunc_ln18_259_fu_1608_p1 = p_ZL9golden_w2_1_q1[5:0];

assign trunc_ln18_260_fu_1625_p1 = p_read1[5:0];

assign trunc_ln18_261_fu_1636_p1 = p_ZL9golden_w2_1_q1[6:0];

assign trunc_ln18_262_fu_1653_p1 = p_read1[6:0];

assign trunc_ln18_263_fu_1664_p1 = p_ZL9golden_w2_1_q1[7:0];

assign trunc_ln18_264_fu_1681_p1 = p_read1[7:0];

assign trunc_ln18_265_fu_1692_p1 = p_ZL9golden_w2_1_q1[8:0];

assign trunc_ln18_266_fu_1709_p1 = p_read1[8:0];

assign trunc_ln18_267_fu_1720_p1 = p_ZL9golden_w2_1_q1[9:0];

assign trunc_ln18_268_fu_1737_p1 = p_read1[9:0];

assign trunc_ln18_269_fu_1748_p1 = p_ZL9golden_w2_1_q1[10:0];

assign trunc_ln18_270_fu_1765_p1 = p_read1[10:0];

assign trunc_ln18_271_fu_1776_p1 = p_ZL9golden_w2_1_q1[11:0];

assign trunc_ln18_272_fu_1793_p1 = p_read1[11:0];

assign trunc_ln18_273_fu_1804_p1 = p_ZL9golden_w2_1_q1[12:0];

assign trunc_ln18_274_fu_1821_p1 = p_read1[12:0];

assign trunc_ln18_275_fu_1832_p1 = p_ZL9golden_w2_1_q1[13:0];

assign trunc_ln18_276_fu_1849_p1 = p_read1[13:0];

assign trunc_ln18_277_fu_1860_p1 = p_ZL9golden_w2_1_q1[14:0];

assign trunc_ln18_278_fu_1877_p1 = p_read1[14:0];

assign trunc_ln18_279_fu_1888_p1 = p_ZL9golden_w2_1_q1[15:0];

assign trunc_ln18_280_fu_1905_p1 = p_read1[15:0];

assign trunc_ln18_281_fu_1916_p1 = p_ZL9golden_w2_1_q1[16:0];

assign trunc_ln18_282_fu_1933_p1 = p_read1[16:0];

assign trunc_ln18_283_fu_1944_p1 = p_ZL9golden_w2_1_q1[17:0];

assign trunc_ln18_284_fu_1961_p1 = p_read1[17:0];

assign trunc_ln18_285_fu_1972_p1 = p_ZL9golden_w2_1_q1[18:0];

assign trunc_ln18_286_fu_1989_p1 = p_read1[18:0];

assign trunc_ln18_287_fu_2000_p1 = p_ZL9golden_w2_1_q1[19:0];

assign trunc_ln18_288_fu_2017_p1 = p_read1[19:0];

assign trunc_ln18_289_fu_2028_p1 = p_ZL9golden_w2_1_q1[20:0];

assign trunc_ln18_290_fu_2045_p1 = p_read1[20:0];

assign trunc_ln18_291_fu_2056_p1 = p_ZL9golden_w2_1_q1[21:0];

assign trunc_ln18_292_fu_2073_p1 = p_read1[21:0];

assign trunc_ln18_293_fu_2084_p1 = p_ZL9golden_w2_1_q1[22:0];

assign trunc_ln18_294_fu_2101_p1 = p_read1[22:0];

assign trunc_ln18_295_fu_2112_p1 = p_ZL9golden_w2_1_q1[23:0];

assign trunc_ln18_296_fu_2129_p1 = p_read1[23:0];

assign trunc_ln18_297_fu_2140_p1 = p_ZL9golden_w2_1_q1[24:0];

assign trunc_ln18_298_fu_2157_p1 = p_read1[24:0];

assign trunc_ln18_299_fu_2168_p1 = p_ZL9golden_w2_1_q1[25:0];

assign trunc_ln18_300_fu_2185_p1 = p_read1[25:0];

assign trunc_ln18_301_fu_2196_p1 = p_ZL9golden_w2_1_q1[26:0];

assign trunc_ln18_302_fu_2213_p1 = p_read1[26:0];

assign trunc_ln18_303_fu_2224_p1 = p_ZL9golden_w2_1_q1[27:0];

assign trunc_ln18_304_fu_2241_p1 = p_read1[27:0];

assign trunc_ln18_305_fu_2252_p1 = p_ZL9golden_w2_1_q1[28:0];

assign trunc_ln18_306_fu_2269_p1 = p_read1[28:0];

assign trunc_ln18_307_fu_2280_p1 = p_ZL9golden_w2_1_q1[29:0];

assign trunc_ln18_308_fu_2297_p1 = p_read1[29:0];

assign trunc_ln18_309_fu_2308_p1 = p_ZL9golden_w2_1_q1[30:0];

assign trunc_ln18_310_fu_2498_p1 = p_ZL9golden_w2_0_q0[0:0];

assign trunc_ln18_311_fu_2515_p1 = p_read2[30:0];

assign trunc_ln18_312_fu_2546_p1 = p_ZL9golden_w2_0_q0[1:0];

assign trunc_ln18_313_fu_2563_p1 = p_read2[1:0];

assign trunc_ln18_314_fu_2574_p1 = p_ZL9golden_w2_0_q0[2:0];

assign trunc_ln18_315_fu_2591_p1 = p_read2[2:0];

assign trunc_ln18_316_fu_2602_p1 = p_ZL9golden_w2_0_q0[3:0];

assign trunc_ln18_317_fu_2619_p1 = p_read2[3:0];

assign trunc_ln18_318_fu_2630_p1 = p_ZL9golden_w2_0_q0[4:0];

assign trunc_ln18_319_fu_2647_p1 = p_read2[4:0];

assign trunc_ln18_320_fu_2658_p1 = p_ZL9golden_w2_0_q0[5:0];

assign trunc_ln18_321_fu_2675_p1 = p_read2[5:0];

assign trunc_ln18_322_fu_2686_p1 = p_ZL9golden_w2_0_q0[6:0];

assign trunc_ln18_323_fu_2703_p1 = p_read2[6:0];

assign trunc_ln18_324_fu_2714_p1 = p_ZL9golden_w2_0_q0[7:0];

assign trunc_ln18_325_fu_2731_p1 = p_read2[7:0];

assign trunc_ln18_326_fu_2742_p1 = p_ZL9golden_w2_0_q0[8:0];

assign trunc_ln18_327_fu_2759_p1 = p_read2[8:0];

assign trunc_ln18_328_fu_2770_p1 = p_ZL9golden_w2_0_q0[9:0];

assign trunc_ln18_329_fu_2787_p1 = p_read2[9:0];

assign trunc_ln18_330_fu_2798_p1 = p_ZL9golden_w2_0_q0[10:0];

assign trunc_ln18_331_fu_2815_p1 = p_read2[10:0];

assign trunc_ln18_332_fu_2826_p1 = p_ZL9golden_w2_0_q0[11:0];

assign trunc_ln18_333_fu_2843_p1 = p_read2[11:0];

assign trunc_ln18_334_fu_2854_p1 = p_ZL9golden_w2_0_q0[12:0];

assign trunc_ln18_335_fu_2871_p1 = p_read2[12:0];

assign trunc_ln18_336_fu_2882_p1 = p_ZL9golden_w2_0_q0[13:0];

assign trunc_ln18_337_fu_2899_p1 = p_read2[13:0];

assign trunc_ln18_338_fu_2910_p1 = p_ZL9golden_w2_0_q0[14:0];

assign trunc_ln18_339_fu_2927_p1 = p_read2[14:0];

assign trunc_ln18_340_fu_2938_p1 = p_ZL9golden_w2_0_q0[15:0];

assign trunc_ln18_341_fu_2955_p1 = p_read2[15:0];

assign trunc_ln18_342_fu_2966_p1 = p_ZL9golden_w2_0_q0[16:0];

assign trunc_ln18_343_fu_2983_p1 = p_read2[16:0];

assign trunc_ln18_344_fu_2994_p1 = p_ZL9golden_w2_0_q0[17:0];

assign trunc_ln18_345_fu_3011_p1 = p_read2[17:0];

assign trunc_ln18_346_fu_3022_p1 = p_ZL9golden_w2_0_q0[18:0];

assign trunc_ln18_347_fu_3039_p1 = p_read2[18:0];

assign trunc_ln18_348_fu_3050_p1 = p_ZL9golden_w2_0_q0[19:0];

assign trunc_ln18_349_fu_3067_p1 = p_read2[19:0];

assign trunc_ln18_350_fu_3078_p1 = p_ZL9golden_w2_0_q0[20:0];

assign trunc_ln18_351_fu_3095_p1 = p_read2[20:0];

assign trunc_ln18_352_fu_3106_p1 = p_ZL9golden_w2_0_q0[21:0];

assign trunc_ln18_353_fu_3123_p1 = p_read2[21:0];

assign trunc_ln18_354_fu_3134_p1 = p_ZL9golden_w2_0_q0[22:0];

assign trunc_ln18_355_fu_3151_p1 = p_read2[22:0];

assign trunc_ln18_356_fu_3162_p1 = p_ZL9golden_w2_0_q0[23:0];

assign trunc_ln18_357_fu_3179_p1 = p_read2[23:0];

assign trunc_ln18_358_fu_3190_p1 = p_ZL9golden_w2_0_q0[24:0];

assign trunc_ln18_359_fu_3207_p1 = p_read2[24:0];

assign trunc_ln18_360_fu_3218_p1 = p_ZL9golden_w2_0_q0[25:0];

assign trunc_ln18_361_fu_3235_p1 = p_read2[25:0];

assign trunc_ln18_362_fu_3246_p1 = p_ZL9golden_w2_0_q0[26:0];

assign trunc_ln18_363_fu_3263_p1 = p_read2[26:0];

assign trunc_ln18_364_fu_3274_p1 = p_ZL9golden_w2_0_q0[27:0];

assign trunc_ln18_365_fu_3291_p1 = p_read2[27:0];

assign trunc_ln18_366_fu_3302_p1 = p_ZL9golden_w2_0_q0[28:0];

assign trunc_ln18_367_fu_3319_p1 = p_read2[28:0];

assign trunc_ln18_368_fu_3330_p1 = p_ZL9golden_w2_0_q0[29:0];

assign trunc_ln18_369_fu_3347_p1 = p_read2[29:0];

assign trunc_ln18_370_fu_3358_p1 = p_ZL9golden_w2_0_q0[30:0];

assign trunc_ln18_371_fu_3548_p1 = p_ZL9golden_w2_1_q0[0:0];

assign trunc_ln18_372_fu_3565_p1 = p_read3[30:0];

assign trunc_ln18_373_fu_3596_p1 = p_ZL9golden_w2_1_q0[1:0];

assign trunc_ln18_374_fu_3613_p1 = p_read3[1:0];

assign trunc_ln18_375_fu_3624_p1 = p_ZL9golden_w2_1_q0[2:0];

assign trunc_ln18_376_fu_3641_p1 = p_read3[2:0];

assign trunc_ln18_377_fu_3652_p1 = p_ZL9golden_w2_1_q0[3:0];

assign trunc_ln18_378_fu_3669_p1 = p_read3[3:0];

assign trunc_ln18_379_fu_3680_p1 = p_ZL9golden_w2_1_q0[4:0];

assign trunc_ln18_380_fu_3697_p1 = p_read3[4:0];

assign trunc_ln18_381_fu_3708_p1 = p_ZL9golden_w2_1_q0[5:0];

assign trunc_ln18_382_fu_3725_p1 = p_read3[5:0];

assign trunc_ln18_383_fu_3736_p1 = p_ZL9golden_w2_1_q0[6:0];

assign trunc_ln18_384_fu_3753_p1 = p_read3[6:0];

assign trunc_ln18_385_fu_3764_p1 = p_ZL9golden_w2_1_q0[7:0];

assign trunc_ln18_386_fu_3781_p1 = p_read3[7:0];

assign trunc_ln18_387_fu_3792_p1 = p_ZL9golden_w2_1_q0[8:0];

assign trunc_ln18_388_fu_3809_p1 = p_read3[8:0];

assign trunc_ln18_389_fu_3820_p1 = p_ZL9golden_w2_1_q0[9:0];

assign trunc_ln18_390_fu_3837_p1 = p_read3[9:0];

assign trunc_ln18_391_fu_3848_p1 = p_ZL9golden_w2_1_q0[10:0];

assign trunc_ln18_392_fu_3865_p1 = p_read3[10:0];

assign trunc_ln18_393_fu_3876_p1 = p_ZL9golden_w2_1_q0[11:0];

assign trunc_ln18_394_fu_3893_p1 = p_read3[11:0];

assign trunc_ln18_395_fu_3904_p1 = p_ZL9golden_w2_1_q0[12:0];

assign trunc_ln18_396_fu_3921_p1 = p_read3[12:0];

assign trunc_ln18_397_fu_3932_p1 = p_ZL9golden_w2_1_q0[13:0];

assign trunc_ln18_398_fu_3949_p1 = p_read3[13:0];

assign trunc_ln18_399_fu_3960_p1 = p_ZL9golden_w2_1_q0[14:0];

assign trunc_ln18_400_fu_3977_p1 = p_read3[14:0];

assign trunc_ln18_401_fu_3988_p1 = p_ZL9golden_w2_1_q0[15:0];

assign trunc_ln18_402_fu_4005_p1 = p_read3[15:0];

assign trunc_ln18_403_fu_4016_p1 = p_ZL9golden_w2_1_q0[16:0];

assign trunc_ln18_404_fu_4033_p1 = p_read3[16:0];

assign trunc_ln18_405_fu_4044_p1 = p_ZL9golden_w2_1_q0[17:0];

assign trunc_ln18_406_fu_4061_p1 = p_read3[17:0];

assign trunc_ln18_407_fu_4072_p1 = p_ZL9golden_w2_1_q0[18:0];

assign trunc_ln18_408_fu_4089_p1 = p_read3[18:0];

assign trunc_ln18_409_fu_4100_p1 = p_ZL9golden_w2_1_q0[19:0];

assign trunc_ln18_410_fu_4117_p1 = p_read3[19:0];

assign trunc_ln18_411_fu_4128_p1 = p_ZL9golden_w2_1_q0[20:0];

assign trunc_ln18_412_fu_4145_p1 = p_read3[20:0];

assign trunc_ln18_413_fu_4156_p1 = p_ZL9golden_w2_1_q0[21:0];

assign trunc_ln18_414_fu_4173_p1 = p_read3[21:0];

assign trunc_ln18_415_fu_4184_p1 = p_ZL9golden_w2_1_q0[22:0];

assign trunc_ln18_416_fu_4201_p1 = p_read3[22:0];

assign trunc_ln18_417_fu_4212_p1 = p_ZL9golden_w2_1_q0[23:0];

assign trunc_ln18_418_fu_4229_p1 = p_read3[23:0];

assign trunc_ln18_419_fu_4240_p1 = p_ZL9golden_w2_1_q0[24:0];

assign trunc_ln18_420_fu_4257_p1 = p_read3[24:0];

assign trunc_ln18_421_fu_4268_p1 = p_ZL9golden_w2_1_q0[25:0];

assign trunc_ln18_422_fu_4285_p1 = p_read3[25:0];

assign trunc_ln18_423_fu_4296_p1 = p_ZL9golden_w2_1_q0[26:0];

assign trunc_ln18_424_fu_4313_p1 = p_read3[26:0];

assign trunc_ln18_425_fu_4324_p1 = p_ZL9golden_w2_1_q0[27:0];

assign trunc_ln18_426_fu_4341_p1 = p_read3[27:0];

assign trunc_ln18_427_fu_4352_p1 = p_ZL9golden_w2_1_q0[28:0];

assign trunc_ln18_428_fu_4369_p1 = p_read3[28:0];

assign trunc_ln18_429_fu_4380_p1 = p_ZL9golden_w2_1_q0[29:0];

assign trunc_ln18_430_fu_4397_p1 = p_read3[29:0];

assign trunc_ln18_431_fu_4408_p1 = p_ZL9golden_w2_1_q0[30:0];

assign trunc_ln18_fu_327_p1 = p_read[0:0];

assign trunc_ln37_fu_363_p1 = ap_sig_allocacmp_n_2[5:0];

assign xnor_result_2_fu_2312_p2 = (xor_ln18_120_fu_1468_p3 ^ p_ZL9golden_w2_1_q1);

assign xnor_result_3_fu_3362_p2 = (xor_ln18_151_fu_2518_p3 ^ p_ZL9golden_w2_0_q0);

assign xnor_result_4_fu_4412_p2 = (xor_ln18_183_fu_3568_p3 ^ p_ZL9golden_w2_1_q0);

assign xnor_result_fu_1262_p2 = (xor_ln_fu_418_p3 ^ p_ZL9golden_w2_0_q1);

assign xor_ln18_100_fu_718_p3 = {{xor_ln18_223_fu_709_p2}, {trunc_ln18_209_fu_715_p1}};

assign xor_ln18_101_fu_746_p3 = {{xor_ln18_224_fu_737_p2}, {trunc_ln18_211_fu_743_p1}};

assign xor_ln18_102_fu_774_p3 = {{xor_ln18_225_fu_765_p2}, {trunc_ln18_213_fu_771_p1}};

assign xor_ln18_103_fu_802_p3 = {{xor_ln18_226_fu_793_p2}, {trunc_ln18_215_fu_799_p1}};

assign xor_ln18_104_fu_830_p3 = {{xor_ln18_227_fu_821_p2}, {trunc_ln18_217_fu_827_p1}};

assign xor_ln18_105_fu_858_p3 = {{xor_ln18_228_fu_849_p2}, {trunc_ln18_219_fu_855_p1}};

assign xor_ln18_106_fu_886_p3 = {{xor_ln18_229_fu_877_p2}, {trunc_ln18_221_fu_883_p1}};

assign xor_ln18_107_fu_914_p3 = {{xor_ln18_230_fu_905_p2}, {trunc_ln18_223_fu_911_p1}};

assign xor_ln18_108_fu_942_p3 = {{xor_ln18_231_fu_933_p2}, {trunc_ln18_225_fu_939_p1}};

assign xor_ln18_109_fu_970_p3 = {{xor_ln18_232_fu_961_p2}, {trunc_ln18_227_fu_967_p1}};

assign xor_ln18_110_fu_998_p3 = {{xor_ln18_233_fu_989_p2}, {trunc_ln18_229_fu_995_p1}};

assign xor_ln18_111_fu_1026_p3 = {{xor_ln18_234_fu_1017_p2}, {trunc_ln18_231_fu_1023_p1}};

assign xor_ln18_112_fu_1054_p3 = {{xor_ln18_235_fu_1045_p2}, {trunc_ln18_233_fu_1051_p1}};

assign xor_ln18_113_fu_1082_p3 = {{xor_ln18_236_fu_1073_p2}, {trunc_ln18_235_fu_1079_p1}};

assign xor_ln18_114_fu_1110_p3 = {{xor_ln18_237_fu_1101_p2}, {trunc_ln18_237_fu_1107_p1}};

assign xor_ln18_115_fu_1138_p3 = {{xor_ln18_238_fu_1129_p2}, {trunc_ln18_239_fu_1135_p1}};

assign xor_ln18_116_fu_1166_p3 = {{xor_ln18_239_fu_1157_p2}, {trunc_ln18_241_fu_1163_p1}};

assign xor_ln18_117_fu_1194_p3 = {{xor_ln18_240_fu_1185_p2}, {trunc_ln18_243_fu_1191_p1}};

assign xor_ln18_118_fu_1222_p3 = {{xor_ln18_241_fu_1213_p2}, {trunc_ln18_245_fu_1219_p1}};

assign xor_ln18_119_fu_1250_p3 = {{xor_ln18_242_fu_1241_p2}, {trunc_ln18_247_fu_1247_p1}};

assign xor_ln18_120_fu_1468_p3 = {{xor_ln18_244_fu_1459_p2}, {trunc_ln18_250_fu_1465_p1}};

assign xor_ln18_121_fu_1489_p3 = {{xor_ln18_245_fu_1483_p2}, {trunc_ln18_185_reg_7670}};

assign xor_ln18_122_fu_1516_p3 = {{xor_ln18_246_fu_1507_p2}, {trunc_ln18_252_fu_1513_p1}};

assign xor_ln18_123_fu_1544_p3 = {{xor_ln18_247_fu_1535_p2}, {trunc_ln18_254_fu_1541_p1}};

assign xor_ln18_124_fu_1572_p3 = {{xor_ln18_248_fu_1563_p2}, {trunc_ln18_256_fu_1569_p1}};

assign xor_ln18_125_fu_1600_p3 = {{xor_ln18_249_fu_1591_p2}, {trunc_ln18_258_fu_1597_p1}};

assign xor_ln18_126_fu_1628_p3 = {{xor_ln18_250_fu_1619_p2}, {trunc_ln18_260_fu_1625_p1}};

assign xor_ln18_127_fu_1656_p3 = {{xor_ln18_251_fu_1647_p2}, {trunc_ln18_262_fu_1653_p1}};

assign xor_ln18_128_fu_1684_p3 = {{xor_ln18_252_fu_1675_p2}, {trunc_ln18_264_fu_1681_p1}};

assign xor_ln18_129_fu_1712_p3 = {{xor_ln18_253_fu_1703_p2}, {trunc_ln18_266_fu_1709_p1}};

assign xor_ln18_130_fu_1740_p3 = {{xor_ln18_254_fu_1731_p2}, {trunc_ln18_268_fu_1737_p1}};

assign xor_ln18_131_fu_1768_p3 = {{xor_ln18_255_fu_1759_p2}, {trunc_ln18_270_fu_1765_p1}};

assign xor_ln18_132_fu_1796_p3 = {{xor_ln18_256_fu_1787_p2}, {trunc_ln18_272_fu_1793_p1}};

assign xor_ln18_133_fu_1824_p3 = {{xor_ln18_257_fu_1815_p2}, {trunc_ln18_274_fu_1821_p1}};

assign xor_ln18_134_fu_1852_p3 = {{xor_ln18_258_fu_1843_p2}, {trunc_ln18_276_fu_1849_p1}};

assign xor_ln18_135_fu_1880_p3 = {{xor_ln18_259_fu_1871_p2}, {trunc_ln18_278_fu_1877_p1}};

assign xor_ln18_136_fu_1908_p3 = {{xor_ln18_260_fu_1899_p2}, {trunc_ln18_280_fu_1905_p1}};

assign xor_ln18_137_fu_1936_p3 = {{xor_ln18_261_fu_1927_p2}, {trunc_ln18_282_fu_1933_p1}};

assign xor_ln18_138_fu_1964_p3 = {{xor_ln18_262_fu_1955_p2}, {trunc_ln18_284_fu_1961_p1}};

assign xor_ln18_139_fu_1992_p3 = {{xor_ln18_263_fu_1983_p2}, {trunc_ln18_286_fu_1989_p1}};

assign xor_ln18_140_fu_2020_p3 = {{xor_ln18_264_fu_2011_p2}, {trunc_ln18_288_fu_2017_p1}};

assign xor_ln18_141_fu_2048_p3 = {{xor_ln18_265_fu_2039_p2}, {trunc_ln18_290_fu_2045_p1}};

assign xor_ln18_142_fu_2076_p3 = {{xor_ln18_266_fu_2067_p2}, {trunc_ln18_292_fu_2073_p1}};

assign xor_ln18_143_fu_2104_p3 = {{xor_ln18_267_fu_2095_p2}, {trunc_ln18_294_fu_2101_p1}};

assign xor_ln18_144_fu_2132_p3 = {{xor_ln18_268_fu_2123_p2}, {trunc_ln18_296_fu_2129_p1}};

assign xor_ln18_145_fu_2160_p3 = {{xor_ln18_269_fu_2151_p2}, {trunc_ln18_298_fu_2157_p1}};

assign xor_ln18_146_fu_2188_p3 = {{xor_ln18_270_fu_2179_p2}, {trunc_ln18_300_fu_2185_p1}};

assign xor_ln18_147_fu_2216_p3 = {{xor_ln18_271_fu_2207_p2}, {trunc_ln18_302_fu_2213_p1}};

assign xor_ln18_148_fu_2244_p3 = {{xor_ln18_272_fu_2235_p2}, {trunc_ln18_304_fu_2241_p1}};

assign xor_ln18_149_fu_2272_p3 = {{xor_ln18_273_fu_2263_p2}, {trunc_ln18_306_fu_2269_p1}};

assign xor_ln18_150_fu_2300_p3 = {{xor_ln18_274_fu_2291_p2}, {trunc_ln18_308_fu_2297_p1}};

assign xor_ln18_151_fu_2518_p3 = {{xor_ln18_276_fu_2509_p2}, {trunc_ln18_311_fu_2515_p1}};

assign xor_ln18_152_fu_2539_p3 = {{xor_ln18_277_fu_2533_p2}, {trunc_ln18_186_reg_7676}};

assign xor_ln18_153_fu_2566_p3 = {{xor_ln18_278_fu_2557_p2}, {trunc_ln18_313_fu_2563_p1}};

assign xor_ln18_154_fu_2594_p3 = {{xor_ln18_279_fu_2585_p2}, {trunc_ln18_315_fu_2591_p1}};

assign xor_ln18_155_fu_2622_p3 = {{xor_ln18_280_fu_2613_p2}, {trunc_ln18_317_fu_2619_p1}};

assign xor_ln18_156_fu_2650_p3 = {{xor_ln18_281_fu_2641_p2}, {trunc_ln18_319_fu_2647_p1}};

assign xor_ln18_157_fu_2678_p3 = {{xor_ln18_282_fu_2669_p2}, {trunc_ln18_321_fu_2675_p1}};

assign xor_ln18_158_fu_409_p2 = (bit_sel83_fu_402_p3 ^ 1'd1);

assign xor_ln18_159_fu_2706_p3 = {{xor_ln18_283_fu_2697_p2}, {trunc_ln18_323_fu_2703_p1}};

assign xor_ln18_160_fu_2734_p3 = {{xor_ln18_284_fu_2725_p2}, {trunc_ln18_325_fu_2731_p1}};

assign xor_ln18_161_fu_2762_p3 = {{xor_ln18_285_fu_2753_p2}, {trunc_ln18_327_fu_2759_p1}};

assign xor_ln18_162_fu_2790_p3 = {{xor_ln18_286_fu_2781_p2}, {trunc_ln18_329_fu_2787_p1}};

assign xor_ln18_163_fu_2818_p3 = {{xor_ln18_287_fu_2809_p2}, {trunc_ln18_331_fu_2815_p1}};

assign xor_ln18_164_fu_2846_p3 = {{xor_ln18_288_fu_2837_p2}, {trunc_ln18_333_fu_2843_p1}};

assign xor_ln18_165_fu_2874_p3 = {{xor_ln18_289_fu_2865_p2}, {trunc_ln18_335_fu_2871_p1}};

assign xor_ln18_166_fu_2902_p3 = {{xor_ln18_290_fu_2893_p2}, {trunc_ln18_337_fu_2899_p1}};

assign xor_ln18_167_fu_2930_p3 = {{xor_ln18_291_fu_2921_p2}, {trunc_ln18_339_fu_2927_p1}};

assign xor_ln18_168_fu_2958_p3 = {{xor_ln18_292_fu_2949_p2}, {trunc_ln18_341_fu_2955_p1}};

assign xor_ln18_169_fu_2986_p3 = {{xor_ln18_293_fu_2977_p2}, {trunc_ln18_343_fu_2983_p1}};

assign xor_ln18_170_fu_3014_p3 = {{xor_ln18_294_fu_3005_p2}, {trunc_ln18_345_fu_3011_p1}};

assign xor_ln18_171_fu_3042_p3 = {{xor_ln18_295_fu_3033_p2}, {trunc_ln18_347_fu_3039_p1}};

assign xor_ln18_172_fu_3070_p3 = {{xor_ln18_296_fu_3061_p2}, {trunc_ln18_349_fu_3067_p1}};

assign xor_ln18_173_fu_3098_p3 = {{xor_ln18_297_fu_3089_p2}, {trunc_ln18_351_fu_3095_p1}};

assign xor_ln18_174_fu_3126_p3 = {{xor_ln18_298_fu_3117_p2}, {trunc_ln18_353_fu_3123_p1}};

assign xor_ln18_175_fu_3154_p3 = {{xor_ln18_299_fu_3145_p2}, {trunc_ln18_355_fu_3151_p1}};

assign xor_ln18_176_fu_3182_p3 = {{xor_ln18_300_fu_3173_p2}, {trunc_ln18_357_fu_3179_p1}};

assign xor_ln18_177_fu_3210_p3 = {{xor_ln18_301_fu_3201_p2}, {trunc_ln18_359_fu_3207_p1}};

assign xor_ln18_178_fu_3238_p3 = {{xor_ln18_302_fu_3229_p2}, {trunc_ln18_361_fu_3235_p1}};

assign xor_ln18_179_fu_3266_p3 = {{xor_ln18_303_fu_3257_p2}, {trunc_ln18_363_fu_3263_p1}};

assign xor_ln18_180_fu_3294_p3 = {{xor_ln18_304_fu_3285_p2}, {trunc_ln18_365_fu_3291_p1}};

assign xor_ln18_181_fu_3322_p3 = {{xor_ln18_305_fu_3313_p2}, {trunc_ln18_367_fu_3319_p1}};

assign xor_ln18_182_fu_3350_p3 = {{xor_ln18_306_fu_3341_p2}, {trunc_ln18_369_fu_3347_p1}};

assign xor_ln18_183_fu_3568_p3 = {{xor_ln18_308_fu_3559_p2}, {trunc_ln18_372_fu_3565_p1}};

assign xor_ln18_184_fu_3589_p3 = {{xor_ln18_309_fu_3583_p2}, {trunc_ln18_187_reg_7682}};

assign xor_ln18_185_fu_3616_p3 = {{xor_ln18_310_fu_3607_p2}, {trunc_ln18_374_fu_3613_p1}};

assign xor_ln18_186_fu_3644_p3 = {{xor_ln18_311_fu_3635_p2}, {trunc_ln18_376_fu_3641_p1}};

assign xor_ln18_187_fu_3672_p3 = {{xor_ln18_312_fu_3663_p2}, {trunc_ln18_378_fu_3669_p1}};

assign xor_ln18_188_fu_3700_p3 = {{xor_ln18_313_fu_3691_p2}, {trunc_ln18_380_fu_3697_p1}};

assign xor_ln18_189_fu_3728_p3 = {{xor_ln18_314_fu_3719_p2}, {trunc_ln18_382_fu_3725_p1}};

assign xor_ln18_190_fu_457_p2 = (bit_sel86_fu_450_p3 ^ 1'd1);

assign xor_ln18_191_fu_3756_p3 = {{xor_ln18_315_fu_3747_p2}, {trunc_ln18_384_fu_3753_p1}};

assign xor_ln18_192_fu_3784_p3 = {{xor_ln18_316_fu_3775_p2}, {trunc_ln18_386_fu_3781_p1}};

assign xor_ln18_193_fu_3812_p3 = {{xor_ln18_317_fu_3803_p2}, {trunc_ln18_388_fu_3809_p1}};

assign xor_ln18_194_fu_3840_p3 = {{xor_ln18_318_fu_3831_p2}, {trunc_ln18_390_fu_3837_p1}};

assign xor_ln18_195_fu_3868_p3 = {{xor_ln18_319_fu_3859_p2}, {trunc_ln18_392_fu_3865_p1}};

assign xor_ln18_196_fu_3896_p3 = {{xor_ln18_320_fu_3887_p2}, {trunc_ln18_394_fu_3893_p1}};

assign xor_ln18_197_fu_3924_p3 = {{xor_ln18_321_fu_3915_p2}, {trunc_ln18_396_fu_3921_p1}};

assign xor_ln18_198_fu_3952_p3 = {{xor_ln18_322_fu_3943_p2}, {trunc_ln18_398_fu_3949_p1}};

assign xor_ln18_199_fu_3980_p3 = {{xor_ln18_323_fu_3971_p2}, {trunc_ln18_400_fu_3977_p1}};

assign xor_ln18_200_fu_4008_p3 = {{xor_ln18_324_fu_3999_p2}, {trunc_ln18_402_fu_4005_p1}};

assign xor_ln18_201_fu_4036_p3 = {{xor_ln18_325_fu_4027_p2}, {trunc_ln18_404_fu_4033_p1}};

assign xor_ln18_202_fu_4064_p3 = {{xor_ln18_326_fu_4055_p2}, {trunc_ln18_406_fu_4061_p1}};

assign xor_ln18_203_fu_4092_p3 = {{xor_ln18_327_fu_4083_p2}, {trunc_ln18_408_fu_4089_p1}};

assign xor_ln18_204_fu_4120_p3 = {{xor_ln18_328_fu_4111_p2}, {trunc_ln18_410_fu_4117_p1}};

assign xor_ln18_205_fu_4148_p3 = {{xor_ln18_329_fu_4139_p2}, {trunc_ln18_412_fu_4145_p1}};

assign xor_ln18_206_fu_4176_p3 = {{xor_ln18_330_fu_4167_p2}, {trunc_ln18_414_fu_4173_p1}};

assign xor_ln18_207_fu_4204_p3 = {{xor_ln18_331_fu_4195_p2}, {trunc_ln18_416_fu_4201_p1}};

assign xor_ln18_208_fu_4232_p3 = {{xor_ln18_332_fu_4223_p2}, {trunc_ln18_418_fu_4229_p1}};

assign xor_ln18_209_fu_4260_p3 = {{xor_ln18_333_fu_4251_p2}, {trunc_ln18_420_fu_4257_p1}};

assign xor_ln18_210_fu_4288_p3 = {{xor_ln18_334_fu_4279_p2}, {trunc_ln18_422_fu_4285_p1}};

assign xor_ln18_211_fu_4316_p3 = {{xor_ln18_335_fu_4307_p2}, {trunc_ln18_424_fu_4313_p1}};

assign xor_ln18_212_fu_4344_p3 = {{xor_ln18_336_fu_4335_p2}, {trunc_ln18_426_fu_4341_p1}};

assign xor_ln18_213_fu_4372_p3 = {{xor_ln18_337_fu_4363_p2}, {trunc_ln18_428_fu_4369_p1}};

assign xor_ln18_214_fu_4400_p3 = {{xor_ln18_338_fu_4391_p2}, {trunc_ln18_430_fu_4397_p1}};

assign xor_ln18_215_fu_485_p2 = (bit_sel87_fu_478_p3 ^ 1'd1);

assign xor_ln18_216_fu_513_p2 = (bit_sel89_fu_506_p3 ^ 1'd1);

assign xor_ln18_217_fu_541_p2 = (bit_sel90_fu_534_p3 ^ 1'd1);

assign xor_ln18_218_fu_569_p2 = (bit_sel92_fu_562_p3 ^ 1'd1);

assign xor_ln18_219_fu_597_p2 = (bit_sel93_fu_590_p3 ^ 1'd1);

assign xor_ln18_220_fu_625_p2 = (bit_sel95_fu_618_p3 ^ 1'd1);

assign xor_ln18_221_fu_653_p2 = (bit_sel96_fu_646_p3 ^ 1'd1);

assign xor_ln18_222_fu_681_p2 = (bit_sel98_fu_674_p3 ^ 1'd1);

assign xor_ln18_223_fu_709_p2 = (bit_sel99_fu_702_p3 ^ 1'd1);

assign xor_ln18_224_fu_737_p2 = (bit_sel101_fu_730_p3 ^ 1'd1);

assign xor_ln18_225_fu_765_p2 = (bit_sel102_fu_758_p3 ^ 1'd1);

assign xor_ln18_226_fu_793_p2 = (bit_sel104_fu_786_p3 ^ 1'd1);

assign xor_ln18_227_fu_821_p2 = (bit_sel105_fu_814_p3 ^ 1'd1);

assign xor_ln18_228_fu_849_p2 = (bit_sel107_fu_842_p3 ^ 1'd1);

assign xor_ln18_229_fu_877_p2 = (bit_sel108_fu_870_p3 ^ 1'd1);

assign xor_ln18_230_fu_905_p2 = (bit_sel110_fu_898_p3 ^ 1'd1);

assign xor_ln18_231_fu_933_p2 = (bit_sel111_fu_926_p3 ^ 1'd1);

assign xor_ln18_232_fu_961_p2 = (bit_sel113_fu_954_p3 ^ 1'd1);

assign xor_ln18_233_fu_989_p2 = (bit_sel114_fu_982_p3 ^ 1'd1);

assign xor_ln18_234_fu_1017_p2 = (bit_sel116_fu_1010_p3 ^ 1'd1);

assign xor_ln18_235_fu_1045_p2 = (bit_sel117_fu_1038_p3 ^ 1'd1);

assign xor_ln18_236_fu_1073_p2 = (bit_sel119_fu_1066_p3 ^ 1'd1);

assign xor_ln18_237_fu_1101_p2 = (bit_sel120_fu_1094_p3 ^ 1'd1);

assign xor_ln18_238_fu_1129_p2 = (bit_sel122_fu_1122_p3 ^ 1'd1);

assign xor_ln18_239_fu_1157_p2 = (bit_sel123_fu_1150_p3 ^ 1'd1);

assign xor_ln18_240_fu_1185_p2 = (bit_sel125_fu_1178_p3 ^ 1'd1);

assign xor_ln18_241_fu_1213_p2 = (bit_sel126_fu_1206_p3 ^ 1'd1);

assign xor_ln18_242_fu_1241_p2 = (bit_sel128_fu_1234_p3 ^ 1'd1);

assign xor_ln18_244_fu_1459_p2 = (bit_sel129_fu_1452_p3 ^ 1'd1);

assign xor_ln18_245_fu_1483_p2 = (bit_sel131_fu_1476_p3 ^ 1'd1);

assign xor_ln18_246_fu_1507_p2 = (bit_sel132_fu_1500_p3 ^ 1'd1);

assign xor_ln18_247_fu_1535_p2 = (bit_sel134_fu_1528_p3 ^ 1'd1);

assign xor_ln18_248_fu_1563_p2 = (bit_sel135_fu_1556_p3 ^ 1'd1);

assign xor_ln18_249_fu_1591_p2 = (bit_sel137_fu_1584_p3 ^ 1'd1);

assign xor_ln18_250_fu_1619_p2 = (bit_sel138_fu_1612_p3 ^ 1'd1);

assign xor_ln18_251_fu_1647_p2 = (bit_sel140_fu_1640_p3 ^ 1'd1);

assign xor_ln18_252_fu_1675_p2 = (bit_sel141_fu_1668_p3 ^ 1'd1);

assign xor_ln18_253_fu_1703_p2 = (bit_sel143_fu_1696_p3 ^ 1'd1);

assign xor_ln18_254_fu_1731_p2 = (bit_sel144_fu_1724_p3 ^ 1'd1);

assign xor_ln18_255_fu_1759_p2 = (bit_sel146_fu_1752_p3 ^ 1'd1);

assign xor_ln18_256_fu_1787_p2 = (bit_sel147_fu_1780_p3 ^ 1'd1);

assign xor_ln18_257_fu_1815_p2 = (bit_sel149_fu_1808_p3 ^ 1'd1);

assign xor_ln18_258_fu_1843_p2 = (bit_sel150_fu_1836_p3 ^ 1'd1);

assign xor_ln18_259_fu_1871_p2 = (bit_sel152_fu_1864_p3 ^ 1'd1);

assign xor_ln18_260_fu_1899_p2 = (bit_sel153_fu_1892_p3 ^ 1'd1);

assign xor_ln18_261_fu_1927_p2 = (bit_sel155_fu_1920_p3 ^ 1'd1);

assign xor_ln18_262_fu_1955_p2 = (bit_sel156_fu_1948_p3 ^ 1'd1);

assign xor_ln18_263_fu_1983_p2 = (bit_sel158_fu_1976_p3 ^ 1'd1);

assign xor_ln18_264_fu_2011_p2 = (bit_sel159_fu_2004_p3 ^ 1'd1);

assign xor_ln18_265_fu_2039_p2 = (bit_sel161_fu_2032_p3 ^ 1'd1);

assign xor_ln18_266_fu_2067_p2 = (bit_sel162_fu_2060_p3 ^ 1'd1);

assign xor_ln18_267_fu_2095_p2 = (bit_sel164_fu_2088_p3 ^ 1'd1);

assign xor_ln18_268_fu_2123_p2 = (bit_sel165_fu_2116_p3 ^ 1'd1);

assign xor_ln18_269_fu_2151_p2 = (bit_sel167_fu_2144_p3 ^ 1'd1);

assign xor_ln18_270_fu_2179_p2 = (bit_sel168_fu_2172_p3 ^ 1'd1);

assign xor_ln18_271_fu_2207_p2 = (bit_sel170_fu_2200_p3 ^ 1'd1);

assign xor_ln18_272_fu_2235_p2 = (bit_sel171_fu_2228_p3 ^ 1'd1);

assign xor_ln18_273_fu_2263_p2 = (bit_sel173_fu_2256_p3 ^ 1'd1);

assign xor_ln18_274_fu_2291_p2 = (bit_sel174_fu_2284_p3 ^ 1'd1);

assign xor_ln18_276_fu_2509_p2 = (bit_sel176_fu_2502_p3 ^ 1'd1);

assign xor_ln18_277_fu_2533_p2 = (bit_sel177_fu_2526_p3 ^ 1'd1);

assign xor_ln18_278_fu_2557_p2 = (bit_sel175_fu_2550_p3 ^ 1'd1);

assign xor_ln18_279_fu_2585_p2 = (bit_sel172_fu_2578_p3 ^ 1'd1);

assign xor_ln18_280_fu_2613_p2 = (bit_sel169_fu_2606_p3 ^ 1'd1);

assign xor_ln18_281_fu_2641_p2 = (bit_sel166_fu_2634_p3 ^ 1'd1);

assign xor_ln18_282_fu_2669_p2 = (bit_sel163_fu_2662_p3 ^ 1'd1);

assign xor_ln18_283_fu_2697_p2 = (bit_sel160_fu_2690_p3 ^ 1'd1);

assign xor_ln18_284_fu_2725_p2 = (bit_sel157_fu_2718_p3 ^ 1'd1);

assign xor_ln18_285_fu_2753_p2 = (bit_sel154_fu_2746_p3 ^ 1'd1);

assign xor_ln18_286_fu_2781_p2 = (bit_sel151_fu_2774_p3 ^ 1'd1);

assign xor_ln18_287_fu_2809_p2 = (bit_sel148_fu_2802_p3 ^ 1'd1);

assign xor_ln18_288_fu_2837_p2 = (bit_sel145_fu_2830_p3 ^ 1'd1);

assign xor_ln18_289_fu_2865_p2 = (bit_sel142_fu_2858_p3 ^ 1'd1);

assign xor_ln18_290_fu_2893_p2 = (bit_sel139_fu_2886_p3 ^ 1'd1);

assign xor_ln18_291_fu_2921_p2 = (bit_sel136_fu_2914_p3 ^ 1'd1);

assign xor_ln18_292_fu_2949_p2 = (bit_sel133_fu_2942_p3 ^ 1'd1);

assign xor_ln18_293_fu_2977_p2 = (bit_sel130_fu_2970_p3 ^ 1'd1);

assign xor_ln18_294_fu_3005_p2 = (bit_sel127_fu_2998_p3 ^ 1'd1);

assign xor_ln18_295_fu_3033_p2 = (bit_sel124_fu_3026_p3 ^ 1'd1);

assign xor_ln18_296_fu_3061_p2 = (bit_sel121_fu_3054_p3 ^ 1'd1);

assign xor_ln18_297_fu_3089_p2 = (bit_sel118_fu_3082_p3 ^ 1'd1);

assign xor_ln18_298_fu_3117_p2 = (bit_sel115_fu_3110_p3 ^ 1'd1);

assign xor_ln18_299_fu_3145_p2 = (bit_sel112_fu_3138_p3 ^ 1'd1);

assign xor_ln18_300_fu_3173_p2 = (bit_sel109_fu_3166_p3 ^ 1'd1);

assign xor_ln18_301_fu_3201_p2 = (bit_sel106_fu_3194_p3 ^ 1'd1);

assign xor_ln18_302_fu_3229_p2 = (bit_sel103_fu_3222_p3 ^ 1'd1);

assign xor_ln18_303_fu_3257_p2 = (bit_sel100_fu_3250_p3 ^ 1'd1);

assign xor_ln18_304_fu_3285_p2 = (bit_sel97_fu_3278_p3 ^ 1'd1);

assign xor_ln18_305_fu_3313_p2 = (bit_sel94_fu_3306_p3 ^ 1'd1);

assign xor_ln18_306_fu_3341_p2 = (bit_sel91_fu_3334_p3 ^ 1'd1);

assign xor_ln18_308_fu_3559_p2 = (bit_sel88_fu_3552_p3 ^ 1'd1);

assign xor_ln18_309_fu_3583_p2 = (bit_sel85_fu_3576_p3 ^ 1'd1);

assign xor_ln18_310_fu_3607_p2 = (bit_sel82_fu_3600_p3 ^ 1'd1);

assign xor_ln18_311_fu_3635_p2 = (bit_sel79_fu_3628_p3 ^ 1'd1);

assign xor_ln18_312_fu_3663_p2 = (bit_sel76_fu_3656_p3 ^ 1'd1);

assign xor_ln18_313_fu_3691_p2 = (bit_sel73_fu_3684_p3 ^ 1'd1);

assign xor_ln18_314_fu_3719_p2 = (bit_sel70_fu_3712_p3 ^ 1'd1);

assign xor_ln18_315_fu_3747_p2 = (bit_sel67_fu_3740_p3 ^ 1'd1);

assign xor_ln18_316_fu_3775_p2 = (bit_sel64_fu_3768_p3 ^ 1'd1);

assign xor_ln18_317_fu_3803_p2 = (bit_sel61_fu_3796_p3 ^ 1'd1);

assign xor_ln18_318_fu_3831_p2 = (bit_sel58_fu_3824_p3 ^ 1'd1);

assign xor_ln18_319_fu_3859_p2 = (bit_sel55_fu_3852_p3 ^ 1'd1);

assign xor_ln18_320_fu_3887_p2 = (bit_sel52_fu_3880_p3 ^ 1'd1);

assign xor_ln18_321_fu_3915_p2 = (bit_sel49_fu_3908_p3 ^ 1'd1);

assign xor_ln18_322_fu_3943_p2 = (bit_sel46_fu_3936_p3 ^ 1'd1);

assign xor_ln18_323_fu_3971_p2 = (bit_sel43_fu_3964_p3 ^ 1'd1);

assign xor_ln18_324_fu_3999_p2 = (bit_sel40_fu_3992_p3 ^ 1'd1);

assign xor_ln18_325_fu_4027_p2 = (bit_sel37_fu_4020_p3 ^ 1'd1);

assign xor_ln18_326_fu_4055_p2 = (bit_sel34_fu_4048_p3 ^ 1'd1);

assign xor_ln18_327_fu_4083_p2 = (bit_sel31_fu_4076_p3 ^ 1'd1);

assign xor_ln18_328_fu_4111_p2 = (bit_sel28_fu_4104_p3 ^ 1'd1);

assign xor_ln18_329_fu_4139_p2 = (bit_sel25_fu_4132_p3 ^ 1'd1);

assign xor_ln18_330_fu_4167_p2 = (bit_sel22_fu_4160_p3 ^ 1'd1);

assign xor_ln18_331_fu_4195_p2 = (bit_sel19_fu_4188_p3 ^ 1'd1);

assign xor_ln18_332_fu_4223_p2 = (bit_sel16_fu_4216_p3 ^ 1'd1);

assign xor_ln18_333_fu_4251_p2 = (bit_sel13_fu_4244_p3 ^ 1'd1);

assign xor_ln18_334_fu_4279_p2 = (bit_sel10_fu_4272_p3 ^ 1'd1);

assign xor_ln18_335_fu_4307_p2 = (bit_sel7_fu_4300_p3 ^ 1'd1);

assign xor_ln18_336_fu_4335_p2 = (bit_sel4_fu_4328_p3 ^ 1'd1);

assign xor_ln18_337_fu_4363_p2 = (bit_sel1_fu_4356_p3 ^ 1'd1);

assign xor_ln18_338_fu_4391_p2 = (bit_sel_fu_4384_p3 ^ 1'd1);

assign xor_ln18_91_fu_466_p3 = {{xor_ln18_190_fu_457_p2}, {trunc_ln18_191_fu_463_p1}};

assign xor_ln18_92_fu_494_p3 = {{xor_ln18_215_fu_485_p2}, {trunc_ln18_193_fu_491_p1}};

assign xor_ln18_93_fu_522_p3 = {{xor_ln18_216_fu_513_p2}, {trunc_ln18_195_fu_519_p1}};

assign xor_ln18_94_fu_550_p3 = {{xor_ln18_217_fu_541_p2}, {trunc_ln18_197_fu_547_p1}};

assign xor_ln18_95_fu_578_p3 = {{xor_ln18_218_fu_569_p2}, {trunc_ln18_199_fu_575_p1}};

assign xor_ln18_96_fu_606_p3 = {{xor_ln18_219_fu_597_p2}, {trunc_ln18_201_fu_603_p1}};

assign xor_ln18_97_fu_634_p3 = {{xor_ln18_220_fu_625_p2}, {trunc_ln18_203_fu_631_p1}};

assign xor_ln18_98_fu_662_p3 = {{xor_ln18_221_fu_653_p2}, {trunc_ln18_205_fu_659_p1}};

assign xor_ln18_99_fu_690_p3 = {{xor_ln18_222_fu_681_p2}, {trunc_ln18_207_fu_687_p1}};

assign xor_ln18_fu_433_p2 = (bit_sel84_fu_426_p3 ^ 1'd1);

assign xor_ln18_s_fu_439_p3 = {{xor_ln18_fu_433_p2}, {trunc_ln18_reg_7664}};

assign xor_ln37_100_fu_1334_p2 = (xor_ln18_108_fu_942_p3 ^ trunc_ln18_226_fu_950_p1);

assign xor_ln37_101_fu_1340_p2 = (xor_ln18_107_fu_914_p3 ^ trunc_ln18_224_fu_922_p1);

assign xor_ln37_102_fu_1346_p2 = (xor_ln18_106_fu_886_p3 ^ trunc_ln18_222_fu_894_p1);

assign xor_ln37_103_fu_1352_p2 = (xor_ln18_105_fu_858_p3 ^ trunc_ln18_220_fu_866_p1);

assign xor_ln37_104_fu_1358_p2 = (xor_ln18_104_fu_830_p3 ^ trunc_ln18_218_fu_838_p1);

assign xor_ln37_105_fu_1364_p2 = (xor_ln18_103_fu_802_p3 ^ trunc_ln18_216_fu_810_p1);

assign xor_ln37_106_fu_1370_p2 = (xor_ln18_102_fu_774_p3 ^ trunc_ln18_214_fu_782_p1);

assign xor_ln37_107_fu_1376_p2 = (xor_ln18_101_fu_746_p3 ^ trunc_ln18_212_fu_754_p1);

assign xor_ln37_108_fu_1382_p2 = (xor_ln18_100_fu_718_p3 ^ trunc_ln18_210_fu_726_p1);

assign xor_ln37_109_fu_1388_p2 = (xor_ln18_99_fu_690_p3 ^ trunc_ln18_208_fu_698_p1);

assign xor_ln37_110_fu_1394_p2 = (xor_ln18_98_fu_662_p3 ^ trunc_ln18_206_fu_670_p1);

assign xor_ln37_111_fu_1400_p2 = (xor_ln18_97_fu_634_p3 ^ trunc_ln18_204_fu_642_p1);

assign xor_ln37_112_fu_1406_p2 = (xor_ln18_96_fu_606_p3 ^ trunc_ln18_202_fu_614_p1);

assign xor_ln37_113_fu_1412_p2 = (xor_ln18_95_fu_578_p3 ^ trunc_ln18_200_fu_586_p1);

assign xor_ln37_114_fu_1418_p2 = (xor_ln18_94_fu_550_p3 ^ trunc_ln18_198_fu_558_p1);

assign xor_ln37_115_fu_1424_p2 = (xor_ln18_93_fu_522_p3 ^ trunc_ln18_196_fu_530_p1);

assign xor_ln37_116_fu_1430_p2 = (xor_ln18_92_fu_494_p3 ^ trunc_ln18_194_fu_502_p1);

assign xor_ln37_117_fu_1436_p2 = (xor_ln18_91_fu_466_p3 ^ trunc_ln18_192_fu_474_p1);

assign xor_ln37_118_fu_1442_p2 = (xor_ln18_s_fu_439_p3 ^ trunc_ln18_190_fu_446_p1);

assign xor_ln37_119_fu_2318_p2 = (xor_ln18_150_fu_2300_p3 ^ trunc_ln18_309_fu_2308_p1);

assign xor_ln37_120_fu_2324_p2 = (xor_ln18_149_fu_2272_p3 ^ trunc_ln18_307_fu_2280_p1);

assign xor_ln37_121_fu_2330_p2 = (xor_ln18_148_fu_2244_p3 ^ trunc_ln18_305_fu_2252_p1);

assign xor_ln37_122_fu_2336_p2 = (xor_ln18_147_fu_2216_p3 ^ trunc_ln18_303_fu_2224_p1);

assign xor_ln37_123_fu_2342_p2 = (xor_ln18_146_fu_2188_p3 ^ trunc_ln18_301_fu_2196_p1);

assign xor_ln37_124_fu_2348_p2 = (xor_ln18_145_fu_2160_p3 ^ trunc_ln18_299_fu_2168_p1);

assign xor_ln37_125_fu_2354_p2 = (xor_ln18_144_fu_2132_p3 ^ trunc_ln18_297_fu_2140_p1);

assign xor_ln37_126_fu_2360_p2 = (xor_ln18_143_fu_2104_p3 ^ trunc_ln18_295_fu_2112_p1);

assign xor_ln37_127_fu_2366_p2 = (xor_ln18_142_fu_2076_p3 ^ trunc_ln18_293_fu_2084_p1);

assign xor_ln37_128_fu_2372_p2 = (xor_ln18_141_fu_2048_p3 ^ trunc_ln18_291_fu_2056_p1);

assign xor_ln37_129_fu_2378_p2 = (xor_ln18_140_fu_2020_p3 ^ trunc_ln18_289_fu_2028_p1);

assign xor_ln37_130_fu_2384_p2 = (xor_ln18_139_fu_1992_p3 ^ trunc_ln18_287_fu_2000_p1);

assign xor_ln37_131_fu_2390_p2 = (xor_ln18_138_fu_1964_p3 ^ trunc_ln18_285_fu_1972_p1);

assign xor_ln37_132_fu_2396_p2 = (xor_ln18_137_fu_1936_p3 ^ trunc_ln18_283_fu_1944_p1);

assign xor_ln37_133_fu_2402_p2 = (xor_ln18_136_fu_1908_p3 ^ trunc_ln18_281_fu_1916_p1);

assign xor_ln37_134_fu_2408_p2 = (xor_ln18_135_fu_1880_p3 ^ trunc_ln18_279_fu_1888_p1);

assign xor_ln37_135_fu_2414_p2 = (xor_ln18_134_fu_1852_p3 ^ trunc_ln18_277_fu_1860_p1);

assign xor_ln37_136_fu_2420_p2 = (xor_ln18_133_fu_1824_p3 ^ trunc_ln18_275_fu_1832_p1);

assign xor_ln37_137_fu_2426_p2 = (xor_ln18_132_fu_1796_p3 ^ trunc_ln18_273_fu_1804_p1);

assign xor_ln37_138_fu_2432_p2 = (xor_ln18_131_fu_1768_p3 ^ trunc_ln18_271_fu_1776_p1);

assign xor_ln37_139_fu_2438_p2 = (xor_ln18_130_fu_1740_p3 ^ trunc_ln18_269_fu_1748_p1);

assign xor_ln37_140_fu_2444_p2 = (xor_ln18_129_fu_1712_p3 ^ trunc_ln18_267_fu_1720_p1);

assign xor_ln37_141_fu_2450_p2 = (xor_ln18_128_fu_1684_p3 ^ trunc_ln18_265_fu_1692_p1);

assign xor_ln37_142_fu_2456_p2 = (xor_ln18_127_fu_1656_p3 ^ trunc_ln18_263_fu_1664_p1);

assign xor_ln37_143_fu_2462_p2 = (xor_ln18_126_fu_1628_p3 ^ trunc_ln18_261_fu_1636_p1);

assign xor_ln37_144_fu_2468_p2 = (xor_ln18_125_fu_1600_p3 ^ trunc_ln18_259_fu_1608_p1);

assign xor_ln37_145_fu_2474_p2 = (xor_ln18_124_fu_1572_p3 ^ trunc_ln18_257_fu_1580_p1);

assign xor_ln37_146_fu_2480_p2 = (xor_ln18_123_fu_1544_p3 ^ trunc_ln18_255_fu_1552_p1);

assign xor_ln37_147_fu_2486_p2 = (xor_ln18_122_fu_1516_p3 ^ trunc_ln18_253_fu_1524_p1);

assign xor_ln37_148_fu_2492_p2 = (xor_ln18_121_fu_1489_p3 ^ trunc_ln18_251_fu_1496_p1);

assign xor_ln37_149_fu_3368_p2 = (xor_ln18_182_fu_3350_p3 ^ trunc_ln18_370_fu_3358_p1);

assign xor_ln37_150_fu_3374_p2 = (xor_ln18_181_fu_3322_p3 ^ trunc_ln18_368_fu_3330_p1);

assign xor_ln37_151_fu_3380_p2 = (xor_ln18_180_fu_3294_p3 ^ trunc_ln18_366_fu_3302_p1);

assign xor_ln37_152_fu_3386_p2 = (xor_ln18_179_fu_3266_p3 ^ trunc_ln18_364_fu_3274_p1);

assign xor_ln37_153_fu_3392_p2 = (xor_ln18_178_fu_3238_p3 ^ trunc_ln18_362_fu_3246_p1);

assign xor_ln37_154_fu_3398_p2 = (xor_ln18_177_fu_3210_p3 ^ trunc_ln18_360_fu_3218_p1);

assign xor_ln37_155_fu_3404_p2 = (xor_ln18_176_fu_3182_p3 ^ trunc_ln18_358_fu_3190_p1);

assign xor_ln37_156_fu_3410_p2 = (xor_ln18_175_fu_3154_p3 ^ trunc_ln18_356_fu_3162_p1);

assign xor_ln37_157_fu_3416_p2 = (xor_ln18_174_fu_3126_p3 ^ trunc_ln18_354_fu_3134_p1);

assign xor_ln37_158_fu_3422_p2 = (xor_ln18_173_fu_3098_p3 ^ trunc_ln18_352_fu_3106_p1);

assign xor_ln37_159_fu_3428_p2 = (xor_ln18_172_fu_3070_p3 ^ trunc_ln18_350_fu_3078_p1);

assign xor_ln37_160_fu_3434_p2 = (xor_ln18_171_fu_3042_p3 ^ trunc_ln18_348_fu_3050_p1);

assign xor_ln37_161_fu_3440_p2 = (xor_ln18_170_fu_3014_p3 ^ trunc_ln18_346_fu_3022_p1);

assign xor_ln37_162_fu_3446_p2 = (xor_ln18_169_fu_2986_p3 ^ trunc_ln18_344_fu_2994_p1);

assign xor_ln37_163_fu_3452_p2 = (xor_ln18_168_fu_2958_p3 ^ trunc_ln18_342_fu_2966_p1);

assign xor_ln37_164_fu_3458_p2 = (xor_ln18_167_fu_2930_p3 ^ trunc_ln18_340_fu_2938_p1);

assign xor_ln37_165_fu_3464_p2 = (xor_ln18_166_fu_2902_p3 ^ trunc_ln18_338_fu_2910_p1);

assign xor_ln37_166_fu_3470_p2 = (xor_ln18_165_fu_2874_p3 ^ trunc_ln18_336_fu_2882_p1);

assign xor_ln37_167_fu_3476_p2 = (xor_ln18_164_fu_2846_p3 ^ trunc_ln18_334_fu_2854_p1);

assign xor_ln37_168_fu_3482_p2 = (xor_ln18_163_fu_2818_p3 ^ trunc_ln18_332_fu_2826_p1);

assign xor_ln37_169_fu_3488_p2 = (xor_ln18_162_fu_2790_p3 ^ trunc_ln18_330_fu_2798_p1);

assign xor_ln37_170_fu_3494_p2 = (xor_ln18_161_fu_2762_p3 ^ trunc_ln18_328_fu_2770_p1);

assign xor_ln37_171_fu_3500_p2 = (xor_ln18_160_fu_2734_p3 ^ trunc_ln18_326_fu_2742_p1);

assign xor_ln37_172_fu_3506_p2 = (xor_ln18_159_fu_2706_p3 ^ trunc_ln18_324_fu_2714_p1);

assign xor_ln37_173_fu_3512_p2 = (xor_ln18_157_fu_2678_p3 ^ trunc_ln18_322_fu_2686_p1);

assign xor_ln37_174_fu_3518_p2 = (xor_ln18_156_fu_2650_p3 ^ trunc_ln18_320_fu_2658_p1);

assign xor_ln37_175_fu_3524_p2 = (xor_ln18_155_fu_2622_p3 ^ trunc_ln18_318_fu_2630_p1);

assign xor_ln37_176_fu_3530_p2 = (xor_ln18_154_fu_2594_p3 ^ trunc_ln18_316_fu_2602_p1);

assign xor_ln37_177_fu_3536_p2 = (xor_ln18_153_fu_2566_p3 ^ trunc_ln18_314_fu_2574_p1);

assign xor_ln37_178_fu_3542_p2 = (xor_ln18_152_fu_2539_p3 ^ trunc_ln18_312_fu_2546_p1);

assign xor_ln37_179_fu_4418_p2 = (xor_ln18_214_fu_4400_p3 ^ trunc_ln18_431_fu_4408_p1);

assign xor_ln37_180_fu_4424_p2 = (xor_ln18_213_fu_4372_p3 ^ trunc_ln18_429_fu_4380_p1);

assign xor_ln37_181_fu_4430_p2 = (xor_ln18_212_fu_4344_p3 ^ trunc_ln18_427_fu_4352_p1);

assign xor_ln37_182_fu_4436_p2 = (xor_ln18_211_fu_4316_p3 ^ trunc_ln18_425_fu_4324_p1);

assign xor_ln37_183_fu_4442_p2 = (xor_ln18_210_fu_4288_p3 ^ trunc_ln18_423_fu_4296_p1);

assign xor_ln37_184_fu_4448_p2 = (xor_ln18_209_fu_4260_p3 ^ trunc_ln18_421_fu_4268_p1);

assign xor_ln37_185_fu_4454_p2 = (xor_ln18_208_fu_4232_p3 ^ trunc_ln18_419_fu_4240_p1);

assign xor_ln37_186_fu_4460_p2 = (xor_ln18_207_fu_4204_p3 ^ trunc_ln18_417_fu_4212_p1);

assign xor_ln37_187_fu_4466_p2 = (xor_ln18_206_fu_4176_p3 ^ trunc_ln18_415_fu_4184_p1);

assign xor_ln37_188_fu_4472_p2 = (xor_ln18_205_fu_4148_p3 ^ trunc_ln18_413_fu_4156_p1);

assign xor_ln37_189_fu_4478_p2 = (xor_ln18_204_fu_4120_p3 ^ trunc_ln18_411_fu_4128_p1);

assign xor_ln37_190_fu_4484_p2 = (xor_ln18_203_fu_4092_p3 ^ trunc_ln18_409_fu_4100_p1);

assign xor_ln37_191_fu_4490_p2 = (xor_ln18_202_fu_4064_p3 ^ trunc_ln18_407_fu_4072_p1);

assign xor_ln37_192_fu_4496_p2 = (xor_ln18_201_fu_4036_p3 ^ trunc_ln18_405_fu_4044_p1);

assign xor_ln37_193_fu_4502_p2 = (xor_ln18_200_fu_4008_p3 ^ trunc_ln18_403_fu_4016_p1);

assign xor_ln37_194_fu_4508_p2 = (xor_ln18_199_fu_3980_p3 ^ trunc_ln18_401_fu_3988_p1);

assign xor_ln37_195_fu_4514_p2 = (xor_ln18_198_fu_3952_p3 ^ trunc_ln18_399_fu_3960_p1);

assign xor_ln37_196_fu_4520_p2 = (xor_ln18_197_fu_3924_p3 ^ trunc_ln18_397_fu_3932_p1);

assign xor_ln37_197_fu_4526_p2 = (xor_ln18_196_fu_3896_p3 ^ trunc_ln18_395_fu_3904_p1);

assign xor_ln37_198_fu_4532_p2 = (xor_ln18_195_fu_3868_p3 ^ trunc_ln18_393_fu_3876_p1);

assign xor_ln37_199_fu_4538_p2 = (xor_ln18_194_fu_3840_p3 ^ trunc_ln18_391_fu_3848_p1);

assign xor_ln37_200_fu_4544_p2 = (xor_ln18_193_fu_3812_p3 ^ trunc_ln18_389_fu_3820_p1);

assign xor_ln37_201_fu_4550_p2 = (xor_ln18_192_fu_3784_p3 ^ trunc_ln18_387_fu_3792_p1);

assign xor_ln37_202_fu_4556_p2 = (xor_ln18_191_fu_3756_p3 ^ trunc_ln18_385_fu_3764_p1);

assign xor_ln37_203_fu_4562_p2 = (xor_ln18_189_fu_3728_p3 ^ trunc_ln18_383_fu_3736_p1);

assign xor_ln37_204_fu_4568_p2 = (xor_ln18_188_fu_3700_p3 ^ trunc_ln18_381_fu_3708_p1);

assign xor_ln37_205_fu_4574_p2 = (xor_ln18_187_fu_3672_p3 ^ trunc_ln18_379_fu_3680_p1);

assign xor_ln37_206_fu_4580_p2 = (xor_ln18_186_fu_3644_p3 ^ trunc_ln18_377_fu_3652_p1);

assign xor_ln37_207_fu_4586_p2 = (xor_ln18_185_fu_3616_p3 ^ trunc_ln18_375_fu_3624_p1);

assign xor_ln37_208_fu_4592_p2 = (xor_ln18_184_fu_3589_p3 ^ trunc_ln18_373_fu_3596_p1);

assign xor_ln37_90_fu_1274_p2 = (xor_ln18_118_fu_1222_p3 ^ trunc_ln18_246_fu_1230_p1);

assign xor_ln37_91_fu_1280_p2 = (xor_ln18_117_fu_1194_p3 ^ trunc_ln18_244_fu_1202_p1);

assign xor_ln37_92_fu_1286_p2 = (xor_ln18_116_fu_1166_p3 ^ trunc_ln18_242_fu_1174_p1);

assign xor_ln37_93_fu_1292_p2 = (xor_ln18_115_fu_1138_p3 ^ trunc_ln18_240_fu_1146_p1);

assign xor_ln37_94_fu_1298_p2 = (xor_ln18_114_fu_1110_p3 ^ trunc_ln18_238_fu_1118_p1);

assign xor_ln37_95_fu_1304_p2 = (xor_ln18_113_fu_1082_p3 ^ trunc_ln18_236_fu_1090_p1);

assign xor_ln37_96_fu_1310_p2 = (xor_ln18_112_fu_1054_p3 ^ trunc_ln18_234_fu_1062_p1);

assign xor_ln37_97_fu_1316_p2 = (xor_ln18_111_fu_1026_p3 ^ trunc_ln18_232_fu_1034_p1);

assign xor_ln37_98_fu_1322_p2 = (xor_ln18_110_fu_998_p3 ^ trunc_ln18_230_fu_1006_p1);

assign xor_ln37_99_fu_1328_p2 = (xor_ln18_109_fu_970_p3 ^ trunc_ln18_228_fu_978_p1);

assign xor_ln37_fu_1268_p2 = (xor_ln18_119_fu_1250_p3 ^ trunc_ln18_248_fu_1258_p1);

assign xor_ln52_2_fu_4991_p2 = (xor_ln52_6_fu_4985_p2 ^ trunc_ln18_185_reg_7670);

assign xor_ln52_3_fu_5378_p2 = (xor_ln52_7_fu_5372_p2 ^ trunc_ln18_reg_7664);

assign xor_ln52_4_fu_5477_p2 = (xor_ln52_8_fu_5471_p2 ^ trunc_ln18_187_reg_7682);

assign xor_ln52_5_fu_4726_p2 = (trunc_ln18_310_fu_2498_p1 ^ 1'd1);

assign xor_ln52_6_fu_4985_p2 = (trunc_ln18_249_fu_1448_p1 ^ 1'd1);

assign xor_ln52_7_fu_5372_p2 = (trunc_ln18_188_fu_398_p1 ^ 1'd1);

assign xor_ln52_8_fu_5471_p2 = (trunc_ln18_371_fu_3548_p1 ^ 1'd1);

assign xor_ln52_fu_4732_p2 = (xor_ln52_5_fu_4726_p2 ^ trunc_ln18_186_reg_7676);

assign xor_ln_fu_418_p3 = {{xor_ln18_158_fu_409_p2}, {trunc_ln18_189_fu_415_p1}};

assign zext_ln32_fu_7366_p1 = n_2_reg_7688_pp0_iter2_reg;

assign zext_ln37_2_fu_387_p1 = or_ln_fu_379_p3;

assign zext_ln37_fu_373_p1 = shl_ln37_fu_367_p2;

assign zext_ln52_125_fu_5618_p1 = tmp_93_fu_4606_p3;

assign zext_ln52_126_fu_5622_p1 = tmp_fu_4598_p3;

assign zext_ln52_127_fu_5626_p1 = tmp_95_fu_4622_p3;

assign zext_ln52_128_fu_5630_p1 = tmp_94_fu_4614_p3;

assign zext_ln52_129_fu_5634_p1 = tmp_97_fu_4638_p3;

assign zext_ln52_130_fu_5638_p1 = tmp_96_fu_4630_p3;

assign zext_ln52_131_fu_5642_p1 = tmp_107_fu_4718_p3;

assign zext_ln52_132_fu_5646_p1 = tmp_106_fu_4710_p3;

assign zext_ln52_133_fu_5650_p1 = tmp_126_fu_4881_p3;

assign zext_ln52_134_fu_5654_p1 = tmp_125_fu_4873_p3;

assign zext_ln52_135_fu_5658_p1 = tmp_128_fu_4897_p3;

assign zext_ln52_136_fu_5662_p1 = tmp_127_fu_4889_p3;

assign zext_ln52_137_fu_5666_p1 = tmp_130_fu_4913_p3;

assign zext_ln52_138_fu_5670_p1 = tmp_129_fu_4905_p3;

assign zext_ln52_139_fu_5674_p1 = tmp_136_fu_4961_p3;

assign zext_ln52_140_fu_5678_p1 = tmp_135_fu_4953_p3;

assign zext_ln52_141_fu_5682_p1 = tmp_138_fu_4977_p3;

assign zext_ln52_142_fu_5686_p1 = tmp_137_fu_4969_p3;

assign zext_ln52_143_fu_5690_p1 = tmp_181_fu_5332_p3;

assign zext_ln52_144_fu_5694_p1 = tmp_186_fu_5383_p3;

assign zext_ln52_145_fu_5698_p1 = tmp_188_fu_5399_p3;

assign zext_ln52_146_fu_5702_p1 = tmp_187_fu_5391_p3;

assign zext_ln52_147_fu_5706_p1 = tmp_190_fu_5415_p3;

assign zext_ln52_148_fu_5710_p1 = tmp_189_fu_5407_p3;

assign zext_ln52_149_fu_5714_p1 = tmp_192_fu_5431_p3;

assign zext_ln52_150_fu_5718_p1 = tmp_191_fu_5423_p3;

assign zext_ln52_151_fu_5722_p1 = tmp_194_fu_5447_p3;

assign zext_ln52_152_fu_5726_p1 = tmp_193_fu_5439_p3;

assign zext_ln52_153_fu_5730_p1 = tmp_196_fu_5463_p3;

assign zext_ln52_154_fu_5734_p1 = tmp_195_fu_5455_p3;

assign zext_ln52_155_fu_5738_p1 = xor_ln52_2_fu_4991_p2;

assign zext_ln52_156_fu_5754_p1 = tmp_99_fu_4654_p3;

assign zext_ln52_157_fu_5758_p1 = tmp_98_fu_4646_p3;

assign zext_ln52_158_fu_5762_p1 = tmp_101_fu_4670_p3;

assign zext_ln52_159_fu_5766_p1 = tmp_100_fu_4662_p3;

assign zext_ln52_160_fu_5770_p1 = tmp_103_fu_4686_p3;

assign zext_ln52_161_fu_5774_p1 = tmp_102_fu_4678_p3;

assign zext_ln52_162_fu_5778_p1 = tmp_105_fu_4702_p3;

assign zext_ln52_163_fu_5782_p1 = tmp_104_fu_4694_p3;

assign zext_ln52_164_fu_5786_p1 = tmp_132_fu_4929_p3;

assign zext_ln52_165_fu_5790_p1 = tmp_131_fu_4921_p3;

assign zext_ln52_166_fu_5794_p1 = tmp_134_fu_4945_p3;

assign zext_ln52_167_fu_5798_p1 = tmp_133_fu_4937_p3;

assign zext_ln52_168_fu_5802_p1 = tmp_139_fu_4996_p3;

assign zext_ln52_169_fu_5806_p1 = tmp_141_fu_5012_p3;

assign zext_ln52_170_fu_5810_p1 = tmp_140_fu_5004_p3;

assign zext_ln52_171_fu_5814_p1 = tmp_143_fu_5028_p3;

assign zext_ln52_172_fu_5818_p1 = tmp_142_fu_5020_p3;

assign zext_ln52_173_fu_5822_p1 = tmp_157_fu_5140_p3;

assign zext_ln52_174_fu_5826_p1 = tmp_156_fu_5132_p3;

assign zext_ln52_175_fu_5830_p1 = tmp_159_fu_5156_p3;

assign zext_ln52_176_fu_5834_p1 = tmp_158_fu_5148_p3;

assign zext_ln52_177_fu_5838_p1 = tmp_161_fu_5172_p3;

assign zext_ln52_178_fu_5842_p1 = tmp_160_fu_5164_p3;

assign zext_ln52_179_fu_5846_p1 = tmp_163_fu_5188_p3;

assign zext_ln52_180_fu_5850_p1 = tmp_162_fu_5180_p3;

assign zext_ln52_181_fu_5854_p1 = tmp_169_fu_5236_p3;

assign zext_ln52_182_fu_5858_p1 = tmp_168_fu_5228_p3;

assign zext_ln52_183_fu_5862_p1 = tmp_182_fu_5340_p3;

assign zext_ln52_184_fu_5866_p1 = tmp_185_fu_5364_p3;

assign zext_ln52_185_fu_5870_p1 = tmp_184_fu_5356_p3;

assign zext_ln52_186_fu_5874_p1 = xor_ln52_fu_4732_p2;

assign zext_ln52_187_fu_5890_p1 = tmp_108_fu_4737_p3;

assign zext_ln52_188_fu_5894_p1 = tmp_110_fu_4753_p3;

assign zext_ln52_189_fu_5898_p1 = tmp_109_fu_4745_p3;

assign zext_ln52_190_fu_5902_p1 = tmp_112_fu_4769_p3;

assign zext_ln52_191_fu_5906_p1 = tmp_111_fu_4761_p3;

assign zext_ln52_192_fu_5910_p1 = tmp_114_fu_4785_p3;

assign zext_ln52_193_fu_5914_p1 = tmp_113_fu_4777_p3;

assign zext_ln52_194_fu_5918_p1 = tmp_116_fu_4801_p3;

assign zext_ln52_195_fu_5922_p1 = tmp_115_fu_4793_p3;

assign zext_ln52_196_fu_5926_p1 = tmp_118_fu_4817_p3;

assign zext_ln52_197_fu_5930_p1 = tmp_117_fu_4809_p3;

assign zext_ln52_198_fu_5934_p1 = tmp_120_fu_4833_p3;

assign zext_ln52_199_fu_5938_p1 = tmp_119_fu_4825_p3;

assign zext_ln52_200_fu_5942_p1 = tmp_124_fu_4865_p3;

assign zext_ln52_201_fu_5946_p1 = tmp_123_fu_4857_p3;

assign zext_ln52_202_fu_5950_p1 = tmp_145_fu_5044_p3;

assign zext_ln52_203_fu_5954_p1 = tmp_144_fu_5036_p3;

assign zext_ln52_204_fu_5958_p1 = tmp_151_fu_5092_p3;

assign zext_ln52_205_fu_5962_p1 = tmp_150_fu_5084_p3;

assign zext_ln52_206_fu_5966_p1 = tmp_153_fu_5108_p3;

assign zext_ln52_207_fu_5970_p1 = tmp_152_fu_5100_p3;

assign zext_ln52_208_fu_5974_p1 = tmp_155_fu_5124_p3;

assign zext_ln52_209_fu_5978_p1 = tmp_154_fu_5116_p3;

assign zext_ln52_210_fu_5982_p1 = tmp_165_fu_5204_p3;

assign zext_ln52_211_fu_5986_p1 = tmp_164_fu_5196_p3;

assign zext_ln52_212_fu_5990_p1 = tmp_167_fu_5220_p3;

assign zext_ln52_213_fu_5994_p1 = tmp_166_fu_5212_p3;

assign zext_ln52_214_fu_5998_p1 = tmp_171_fu_5252_p3;

assign zext_ln52_215_fu_6002_p1 = tmp_170_fu_5244_p3;

assign zext_ln52_216_fu_6006_p1 = tmp_180_fu_5324_p3;

assign zext_ln52_217_fu_6010_p1 = xor_ln52_4_fu_5477_p2;

assign zext_ln52_218_fu_6026_p1 = tmp_197_fu_5482_p3;

assign zext_ln52_219_fu_6030_p1 = tmp_199_fu_5498_p3;

assign zext_ln52_220_fu_6034_p1 = tmp_198_fu_5490_p3;

assign zext_ln52_221_fu_6038_p1 = tmp_201_fu_5514_p3;

assign zext_ln52_222_fu_6042_p1 = tmp_200_fu_5506_p3;

assign zext_ln52_223_fu_6046_p1 = tmp_203_fu_5530_p3;

assign zext_ln52_224_fu_6050_p1 = tmp_202_fu_5522_p3;

assign zext_ln52_225_fu_6054_p1 = tmp_205_fu_5546_p3;

assign zext_ln52_226_fu_6058_p1 = tmp_204_fu_5538_p3;

assign zext_ln52_227_fu_6062_p1 = tmp_207_fu_5562_p3;

assign zext_ln52_228_fu_6066_p1 = tmp_206_fu_5554_p3;

assign zext_ln52_229_fu_6070_p1 = tmp_209_fu_5578_p3;

assign zext_ln52_230_fu_6074_p1 = tmp_208_fu_5570_p3;

assign zext_ln52_231_fu_6078_p1 = tmp_211_fu_5594_p3;

assign zext_ln52_232_fu_6082_p1 = tmp_210_fu_5586_p3;

assign zext_ln52_233_fu_6086_p1 = tmp_122_fu_4849_p3;

assign zext_ln52_234_fu_6090_p1 = tmp_121_fu_4841_p3;

assign zext_ln52_235_fu_6094_p1 = tmp_147_fu_5060_p3;

assign zext_ln52_236_fu_6098_p1 = tmp_146_fu_5052_p3;

assign zext_ln52_237_fu_6102_p1 = tmp_149_fu_5076_p3;

assign zext_ln52_238_fu_6106_p1 = tmp_148_fu_5068_p3;

assign zext_ln52_239_fu_6110_p1 = tmp_173_fu_5268_p3;

assign zext_ln52_240_fu_6114_p1 = tmp_172_fu_5260_p3;

assign zext_ln52_241_fu_6118_p1 = tmp_175_fu_5284_p3;

assign zext_ln52_242_fu_6122_p1 = tmp_174_fu_5276_p3;

assign zext_ln52_243_fu_6126_p1 = tmp_177_fu_5300_p3;

assign zext_ln52_244_fu_6130_p1 = tmp_176_fu_5292_p3;

assign zext_ln52_245_fu_6134_p1 = tmp_179_fu_5316_p3;

assign zext_ln52_246_fu_6138_p1 = tmp_178_fu_5308_p3;

assign zext_ln52_247_fu_6142_p1 = tmp_183_fu_5348_p3;

assign zext_ln52_248_fu_6152_p1 = add_ln52_fu_6146_p2;

assign zext_ln52_249_fu_6162_p1 = add_ln52_64_fu_6156_p2;

assign zext_ln52_250_fu_6978_p1 = add_ln52_65_reg_7717;

assign zext_ln52_251_fu_6178_p1 = add_ln52_66_fu_6172_p2;

assign zext_ln52_252_fu_6188_p1 = add_ln52_67_fu_6182_p2;

assign zext_ln52_253_fu_6981_p1 = add_ln52_68_reg_7722;

assign zext_ln52_254_fu_6990_p1 = add_ln52_69_fu_6984_p2;

assign zext_ln52_255_fu_6204_p1 = add_ln52_70_fu_6198_p2;

assign zext_ln52_256_fu_6214_p1 = add_ln52_71_fu_6208_p2;

assign zext_ln52_257_fu_6994_p1 = add_ln52_72_reg_7727;

assign zext_ln52_258_fu_6230_p1 = add_ln52_73_fu_6224_p2;

assign zext_ln52_259_fu_6240_p1 = add_ln52_74_fu_6234_p2;

assign zext_ln52_260_fu_6997_p1 = add_ln52_75_reg_7732;

assign zext_ln52_261_fu_7006_p1 = add_ln52_76_fu_7000_p2;

assign zext_ln52_262_fu_7016_p1 = add_ln52_77_fu_7010_p2;

assign zext_ln52_263_fu_6256_p1 = add_ln52_78_fu_6250_p2;

assign zext_ln52_264_fu_6266_p1 = add_ln52_79_fu_6260_p2;

assign zext_ln52_265_fu_7020_p1 = add_ln52_80_reg_7737;

assign zext_ln52_266_fu_6282_p1 = add_ln52_81_fu_6276_p2;

assign zext_ln52_267_fu_6292_p1 = add_ln52_82_fu_6286_p2;

assign zext_ln52_268_fu_7023_p1 = add_ln52_83_reg_7742;

assign zext_ln52_269_fu_7032_p1 = add_ln52_84_fu_7026_p2;

assign zext_ln52_270_fu_6308_p1 = add_ln52_85_fu_6302_p2;

assign zext_ln52_271_fu_6318_p1 = add_ln52_86_fu_6312_p2;

assign zext_ln52_272_fu_7036_p1 = add_ln52_87_reg_7747;

assign zext_ln52_273_fu_6334_p1 = add_ln52_88_fu_6328_p2;

assign zext_ln52_274_fu_6344_p1 = add_ln52_89_fu_6338_p2;

assign zext_ln52_275_fu_7039_p1 = add_ln52_90_reg_7752;

assign zext_ln52_276_fu_7048_p1 = add_ln52_91_fu_7042_p2;

assign zext_ln52_277_fu_7058_p1 = add_ln52_92_fu_7052_p2;

assign zext_ln52_278_fu_7068_p1 = add_ln52_93_fu_7062_p2;

assign zext_ln52_279_fu_6360_p1 = add_ln52_94_fu_6354_p2;

assign zext_ln52_280_fu_6370_p1 = add_ln52_95_fu_6364_p2;

assign zext_ln52_281_fu_7072_p1 = add_ln52_96_reg_7757;

assign zext_ln52_282_fu_6386_p1 = add_ln52_97_fu_6380_p2;

assign zext_ln52_283_fu_6396_p1 = add_ln52_98_fu_6390_p2;

assign zext_ln52_284_fu_7075_p1 = add_ln52_99_reg_7762;

assign zext_ln52_285_fu_7084_p1 = add_ln52_100_fu_7078_p2;

assign zext_ln52_286_fu_6412_p1 = add_ln52_101_fu_6406_p2;

assign zext_ln52_287_fu_6422_p1 = add_ln52_102_fu_6416_p2;

assign zext_ln52_288_fu_7088_p1 = add_ln52_103_reg_7767;

assign zext_ln52_289_fu_6438_p1 = add_ln52_104_fu_6432_p2;

assign zext_ln52_290_fu_6448_p1 = add_ln52_105_fu_6442_p2;

assign zext_ln52_291_fu_7091_p1 = add_ln52_106_reg_7772;

assign zext_ln52_292_fu_7100_p1 = add_ln52_107_fu_7094_p2;

assign zext_ln52_293_fu_7110_p1 = add_ln52_108_fu_7104_p2;

assign zext_ln52_294_fu_6464_p1 = add_ln52_109_fu_6458_p2;

assign zext_ln52_295_fu_6474_p1 = add_ln52_110_fu_6468_p2;

assign zext_ln52_296_fu_7114_p1 = add_ln52_111_reg_7777;

assign zext_ln52_297_fu_6490_p1 = add_ln52_112_fu_6484_p2;

assign zext_ln52_298_fu_6500_p1 = add_ln52_113_fu_6494_p2;

assign zext_ln52_299_fu_7117_p1 = add_ln52_114_reg_7782;

assign zext_ln52_300_fu_7126_p1 = add_ln52_115_fu_7120_p2;

assign zext_ln52_301_fu_6516_p1 = add_ln52_116_fu_6510_p2;

assign zext_ln52_302_fu_6526_p1 = add_ln52_117_fu_6520_p2;

assign zext_ln52_303_fu_7130_p1 = add_ln52_118_reg_7787;

assign zext_ln52_304_fu_6542_p1 = add_ln52_119_fu_6536_p2;

assign zext_ln52_305_fu_6552_p1 = add_ln52_120_fu_6546_p2;

assign zext_ln52_306_fu_7133_p1 = add_ln52_121_reg_7792;

assign zext_ln52_307_fu_7142_p1 = add_ln52_122_fu_7136_p2;

assign zext_ln52_308_fu_7152_p1 = add_ln52_123_fu_7146_p2;

assign zext_ln52_309_fu_7162_p1 = add_ln52_124_fu_7156_p2;

assign zext_ln52_310_fu_7370_p1 = add_ln52_125_reg_7877;

assign zext_ln52_311_fu_6568_p1 = add_ln52_126_fu_6562_p2;

assign zext_ln52_312_fu_6578_p1 = add_ln52_127_fu_6572_p2;

assign zext_ln52_313_fu_7172_p1 = add_ln52_128_reg_7797;

assign zext_ln52_314_fu_6594_p1 = add_ln52_129_fu_6588_p2;

assign zext_ln52_315_fu_6604_p1 = add_ln52_130_fu_6598_p2;

assign zext_ln52_316_fu_7175_p1 = add_ln52_131_reg_7802;

assign zext_ln52_317_fu_7184_p1 = add_ln52_132_fu_7178_p2;

assign zext_ln52_318_fu_6620_p1 = add_ln52_133_fu_6614_p2;

assign zext_ln52_319_fu_6630_p1 = add_ln52_134_fu_6624_p2;

assign zext_ln52_320_fu_7188_p1 = add_ln52_135_reg_7807;

assign zext_ln52_321_fu_6646_p1 = add_ln52_136_fu_6640_p2;

assign zext_ln52_322_fu_6656_p1 = add_ln52_137_fu_6650_p2;

assign zext_ln52_323_fu_7191_p1 = add_ln52_138_reg_7812;

assign zext_ln52_324_fu_7200_p1 = add_ln52_139_fu_7194_p2;

assign zext_ln52_325_fu_7210_p1 = add_ln52_140_fu_7204_p2;

assign zext_ln52_326_fu_6672_p1 = add_ln52_141_fu_6666_p2;

assign zext_ln52_327_fu_6682_p1 = add_ln52_142_fu_6676_p2;

assign zext_ln52_328_fu_7214_p1 = add_ln52_143_reg_7817;

assign zext_ln52_329_fu_6698_p1 = add_ln52_144_fu_6692_p2;

assign zext_ln52_330_fu_6708_p1 = add_ln52_145_fu_6702_p2;

assign zext_ln52_331_fu_7217_p1 = add_ln52_146_reg_7822;

assign zext_ln52_332_fu_7226_p1 = add_ln52_147_fu_7220_p2;

assign zext_ln52_333_fu_6724_p1 = add_ln52_148_fu_6718_p2;

assign zext_ln52_334_fu_6734_p1 = add_ln52_149_fu_6728_p2;

assign zext_ln52_335_fu_7230_p1 = add_ln52_150_reg_7827;

assign zext_ln52_336_fu_6750_p1 = add_ln52_151_fu_6744_p2;

assign zext_ln52_337_fu_6760_p1 = add_ln52_152_fu_6754_p2;

assign zext_ln52_338_fu_7233_p1 = add_ln52_153_reg_7832;

assign zext_ln52_339_fu_7242_p1 = add_ln52_154_fu_7236_p2;

assign zext_ln52_340_fu_7252_p1 = add_ln52_155_fu_7246_p2;

assign zext_ln52_341_fu_7262_p1 = add_ln52_156_fu_7256_p2;

assign zext_ln52_342_fu_6776_p1 = add_ln52_157_fu_6770_p2;

assign zext_ln52_343_fu_6786_p1 = add_ln52_158_fu_6780_p2;

assign zext_ln52_344_fu_7266_p1 = add_ln52_159_reg_7837;

assign zext_ln52_345_fu_6802_p1 = add_ln52_160_fu_6796_p2;

assign zext_ln52_346_fu_6812_p1 = add_ln52_161_fu_6806_p2;

assign zext_ln52_347_fu_7269_p1 = add_ln52_162_reg_7842;

assign zext_ln52_348_fu_7278_p1 = add_ln52_163_fu_7272_p2;

assign zext_ln52_349_fu_6828_p1 = add_ln52_164_fu_6822_p2;

assign zext_ln52_350_fu_6838_p1 = add_ln52_165_fu_6832_p2;

assign zext_ln52_351_fu_7282_p1 = add_ln52_166_reg_7847;

assign zext_ln52_352_fu_6854_p1 = add_ln52_167_fu_6848_p2;

assign zext_ln52_353_fu_6864_p1 = add_ln52_168_fu_6858_p2;

assign zext_ln52_354_fu_7285_p1 = add_ln52_169_reg_7852;

assign zext_ln52_355_fu_7294_p1 = add_ln52_170_fu_7288_p2;

assign zext_ln52_356_fu_7304_p1 = add_ln52_171_fu_7298_p2;

assign zext_ln52_357_fu_6880_p1 = add_ln52_172_fu_6874_p2;

assign zext_ln52_358_fu_6890_p1 = add_ln52_173_fu_6884_p2;

assign zext_ln52_359_fu_7308_p1 = add_ln52_174_reg_7857;

assign zext_ln52_360_fu_6906_p1 = add_ln52_175_fu_6900_p2;

assign zext_ln52_361_fu_6916_p1 = add_ln52_176_fu_6910_p2;

assign zext_ln52_362_fu_7311_p1 = add_ln52_177_reg_7862;

assign zext_ln52_363_fu_7320_p1 = add_ln52_178_fu_7314_p2;

assign zext_ln52_364_fu_6932_p1 = add_ln52_179_fu_6926_p2;

assign zext_ln52_365_fu_6942_p1 = add_ln52_180_fu_6936_p2;

assign zext_ln52_366_fu_7324_p1 = add_ln52_181_reg_7867;

assign zext_ln52_367_fu_6958_p1 = add_ln52_182_fu_6952_p2;

assign zext_ln52_368_fu_6968_p1 = add_ln52_183_fu_6962_p2;

assign zext_ln52_369_fu_7327_p1 = add_ln52_184_reg_7872;

assign zext_ln52_370_fu_7336_p1 = add_ln52_185_fu_7330_p2;

assign zext_ln52_371_fu_7346_p1 = add_ln52_186_fu_7340_p2;

assign zext_ln52_372_fu_7356_p1 = add_ln52_187_fu_7350_p2;

assign zext_ln52_373_fu_7373_p1 = add_ln52_188_reg_7882;

assign zext_ln52_374_fu_5610_p1 = tmp_212_fu_5602_p3;

assign zext_ln52_375_fu_5750_p1 = tmp_213_fu_5742_p3;

assign zext_ln52_376_fu_5886_p1 = tmp_214_fu_5878_p3;

assign zext_ln52_377_fu_6022_p1 = tmp_215_fu_6014_p3;

assign zext_ln52_fu_5614_p1 = xor_ln52_3_fu_5378_p2;

endmodule //bnn_dense_layer
