<dec f='llvm/llvm/include/llvm/CodeGen/TargetFrameLowering.h' l='29' type='1'/>
<use f='llvm/llvm/include/llvm/CodeGen/MIRYamlMapping.h' l='349' u='r' c='_ZN4llvm4yaml23ScalarEnumerationTraitsINS_13TargetStackID5ValueEvE11enumerationERNS0_2IOERS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='86' u='r' c='_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='106' u='r' c='_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='785' c='_ZNK4llvm15SIFrameLowering18isSupportedStackIDENS_13TargetStackID5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='874' u='r' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='883' u='r' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1108' u='r' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1115' u='r' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1407' u='r' c='_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1531' u='r' c='_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923'/>
