;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, <-830
	ADD #270, <1
	CMP @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	CMP @-127, 100
	SUB @121, 106
	JMP -7, @-20
	JMP -7, @-20
	JMP -7, @-20
	SUB @-127, 100
	JMP -5, @-20
	JMP @72, #201
	SUB 121, 10
	JMP -77, @-20
	SUB -207, <-120
	JMP @72, #201
	SUB 121, 10
	SUB @121, 106
	SUB 121, 10
	CMP @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	MOV -5, <-20
	JMP -77, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMP @72, #200
	ADD #270, <1
	SUB @-127, 100
	JMP <-127, 100
	JMN 0, <332
	SPL <127, 106
	CMP -207, <-120
	CMP #-520, @12
	CMP -207, <-120
	MOV -7, <-20
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <-332
	SPL 0, <332
	SPL 0, <-332
