Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 15 13:47:33 2021
| Host         : MTYA7435-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Ejercicio2_control_sets_placed.rpt
| Design       : Ejercicio2
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           12 |
| No           | No                    | Yes                    |              64 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------+------------------+------------------+----------------+
|                Clock Signal               |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------+------------------+------------------+----------------+
|  n_1_89_BUFG                              |                     |                  |                1 |              2 |
|  counter/count2/FSM_onehot_state_reg[9]_0 |                     |                  |                1 |              4 |
|  div_clock                                |                     |                  |                5 |             28 |
|  div_clock                                | counter/count1/E[0] |                  |                6 |             28 |
|  clk_IBUF_BUFG                            |                     |                  |                5 |             40 |
|  clk_IBUF_BUFG                            |                     | n_1_89_BUFG      |                8 |             64 |
+-------------------------------------------+---------------------+------------------+------------------+----------------+


