// Seed: 3935500759
module module_0 #(
    parameter id_3 = 32'd97,
    parameter id_8 = 32'd50
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  logic id_11;
  wire [1 'b0 : id_8  ==  -1  >=  id_3] id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd10,
    parameter id_5 = 32'd39,
    parameter id_8 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  inout wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  ;
  logic [1  |  id_5 : -1  &&  -1 'b0] _id_8;
  ;
  assign id_4 = id_3;
  wire id_9;
  wire [id_8 : 1  ==  ~  (  id_5  )  >=  id_4] id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_10,
      id_7,
      id_7,
      id_6,
      id_4,
      id_3,
      id_3
  );
endmodule
