Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 26 18:39:43 2024
| Host         : DESKTOP-TH2FPTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.633ns  (logic 3.372ns (50.842%)  route 3.261ns (49.158%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  a0_IBUF_inst/O
                         net (fo=13, routed)          1.315     2.117    a0_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.053     2.170 r  s7_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.449     2.618    s7_OBUF_inst_i_2_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.053     2.671 r  s7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.497     4.168    s7_OBUF
    T22                  OBUF (Prop_obuf_I_O)         2.465     6.633 r  s7_OBUF_inst/O
                         net (fo=0)                   0.000     6.633    s7
    T22                                                               r  s7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 3.343ns (50.501%)  route 3.277ns (49.499%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=13, routed)          1.426     2.228    a0_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.053     2.281 r  s4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.462     2.742    s4_OBUF_inst_i_2_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.053     2.795 r  s4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.389     4.185    s4_OBUF
    U20                  OBUF (Prop_obuf_I_O)         2.436     6.621 r  s4_OBUF_inst/O
                         net (fo=0)                   0.000     6.621    s4
    U20                                                               r  s4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 3.352ns (51.092%)  route 3.209ns (48.908%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  b0_IBUF_inst/O
                         net (fo=11, routed)          1.496     2.282    b0_IBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.053     2.335 r  s6_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.302     2.637    s6_OBUF_inst_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.053     2.690 r  s6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.411     4.101    s6_OBUF
    T23                  OBUF (Prop_obuf_I_O)         2.461     6.562 r  s6_OBUF_inst/O
                         net (fo=0)                   0.000     6.562    s6
    T23                                                               r  s6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 3.522ns (55.469%)  route 2.828ns (44.531%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  a0_IBUF_inst/O
                         net (fo=13, routed)          1.430     2.232    a0_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.053     2.285 r  s5_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.285    s5_OBUF_inst_i_2_n_0
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I0_O)      0.127     2.412 r  s5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.398     3.809    s5_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.541     6.350 r  s5_OBUF_inst/O
                         net (fo=0)                   0.000     6.350    s5
    U19                                                               r  s5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.118ns  (logic 3.426ns (55.996%)  route 2.692ns (44.004%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=13, routed)          1.431     2.233    a0_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.063     2.296 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.261     3.557    s0_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.561     6.118 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000     6.118    s0
    N17                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 3.364ns (54.992%)  route 2.753ns (45.008%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  a2_IBUF_inst/O
                         net (fo=12, routed)          1.290     2.104    a2_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.157 r  carry_out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.203     2.360    carry_out_OBUF_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.053     2.413 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.261     3.673    carry_out_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.444     6.117 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.117    carry_out
    R16                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 3.329ns (54.594%)  route 2.768ns (45.406%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  b1_IBUF_inst/O
                         net (fo=11, routed)          1.356     2.185    b1_IBUF
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.053     2.238 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.412     3.650    s3_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.447     6.097 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     6.097    s3
    T18                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 3.296ns (54.138%)  route 2.792ns (45.862%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=13, routed)          1.427     2.229    a0_IBUF
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.053     2.282 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.365     3.646    s2_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.441     6.088 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     6.088    s2
    T19                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 3.281ns (55.005%)  route 2.684ns (44.995%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a0_IBUF_inst/O
                         net (fo=13, routed)          1.431     2.233    a0_IBUF
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.053     2.286 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.252     3.538    s1_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.964 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     5.964    s1
    P16                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.374ns (65.285%)  route 0.731ns (34.715%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b3_IBUF_inst/O
                         net (fo=4, routed)           0.410     0.483    b3_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.028     0.511 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.321     0.832    carry_out_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.273     2.105 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.105    carry_out
    R16                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.348ns (62.607%)  route 0.805ns (37.393%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b0_IBUF_inst/O
                         net (fo=11, routed)          0.442     0.492    b0_IBUF
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.028     0.520 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.364     0.883    s2_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.154 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     2.154    s2
    T19                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.385ns (64.041%)  route 0.778ns (35.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b2_IBUF_inst/O
                         net (fo=6, routed)           0.393     0.485    b2_IBUF
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.028     0.513 r  s4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.385     0.898    s4_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.265     2.163 r  s4_OBUF_inst/O
                         net (fo=0)                   0.000     2.163    s4
    U20                                                               r  s4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.366ns (62.845%)  route 0.808ns (37.155%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  a1_IBUF_inst/O
                         net (fo=13, routed)          0.491     0.574    a1_IBUF
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.028     0.602 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.316     0.919    s1_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.174 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     2.174    s1
    P16                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.396ns (64.137%)  route 0.781ns (35.863%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b2_IBUF_inst/O
                         net (fo=6, routed)           0.397     0.489    b2_IBUF
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.028     0.517 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.384     0.901    s3_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.177 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     2.177    s3
    T18                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.473ns (66.842%)  route 0.731ns (33.158%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b2_IBUF_inst/O
                         net (fo=6, routed)           0.344     0.436    b2_IBUF
    SLICE_X0Y7           MUXF7 (Prop_muxf7_S_O)       0.071     0.507 r  s5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     0.894    s5_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.310     2.204 r  s5_OBUF_inst/O
                         net (fo=0)                   0.000     2.204    s5
    U19                                                               r  s5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.391ns (61.940%)  route 0.855ns (38.060%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b3_IBUF_inst/O
                         net (fo=4, routed)           0.462     0.535    b3_IBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.028     0.563 r  s6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.393     0.956    s6_OBUF
    T23                  OBUF (Prop_obuf_I_O)         1.290     2.246 r  s6_OBUF_inst/O
                         net (fo=0)                   0.000     2.246    s6
    T23                                                               r  s6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.396ns (61.128%)  route 0.888ns (38.872%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b0_IBUF_inst/O
                         net (fo=11, routed)          0.566     0.616    b0_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.031     0.647 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.321     0.969    s0_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.315     2.283 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000     2.283    s0
    N17                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.395ns (60.760%)  route 0.901ns (39.240%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b3_IBUF_inst/O
                         net (fo=4, routed)           0.470     0.543    b3_IBUF
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.028     0.571 r  s7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.431     1.002    s7_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.294     2.295 r  s7_OBUF_inst/O
                         net (fo=0)                   0.000     2.295    s7
    T22                                                               r  s7 (OUT)
  -------------------------------------------------------------------    -------------------





