

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config4_2_s'
================================================================
* Date:           Mon Jan 13 20:39:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_3_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_2_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_1_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i33 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.14ns)   --->   "%mul_ln42 = mul i36 %sext_ln42, i36 115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.14ns)   --->   "%mul_ln42_1 = mul i36 %sext_ln42, i36 68719476462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_1, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i33 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i30.i6, i30 %trunc_ln73, i6 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i33.i2, i33 %data_0_val_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i35 %shl_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.92ns)   --->   "%add_ln73 = add i36 %shl_ln, i36 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'add' 'add_ln73' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %add_ln73, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.14ns)   --->   "%mul_ln42_2 = mul i36 %sext_ln42, i36 68719476254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_2, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i33 %data_1_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.14ns)   --->   "%mul_ln42_3 = mul i36 %sext_ln42_1, i36 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_3, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.14ns)   --->   "%mul_ln42_4 = mul i36 %sext_ln42_1, i36 68719476250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_4, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.14ns)   --->   "%mul_ln42_5 = mul i36 %sext_ln42_1, i36 68719476279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_5, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.14ns)   --->   "%mul_ln42_6 = mul i36 %sext_ln42_1, i36 68719476331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_6, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i33 %data_2_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.14ns)   --->   "%mul_ln42_7 = mul i36 %sext_ln42_2, i36 431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_7, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.14ns)   --->   "%mul_ln42_8 = mul i36 %sext_ln42_2, i36 215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_8, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i33 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %trunc_ln73_1, i8 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73 = sub i36 0, i36 %shl_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i33.i2, i33 %data_2_val_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73_958 = sext i35 %shl_ln73_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln73_1 = sub i36 %sub_ln73, i36 %sext_ln73_958" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sub' 'sub_ln73_1' <Predicate = true> <Delay = 0.74> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %sub_ln73_1, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.14ns)   --->   "%mul_ln42_9 = mul i36 %sext_ln42_2, i36 102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_9, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i33 %data_3_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.14ns)   --->   "%mul_ln42_10 = mul i36 %sext_ln42_3, i36 58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_10, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.14ns)   --->   "%mul_ln42_11 = mul i36 %sext_ln42_3, i36 168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_11, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.14ns)   --->   "%mul_ln42_12 = mul i36 %sext_ln42_3, i36 68719476381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_12, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.14ns)   --->   "%mul_ln42_13 = mul i36 %sext_ln42_3, i36 68719476629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_13, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 52 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %trunc_ln42_4, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%add_ln58_1 = add i16 %trunc_ln42_8, i16 %trunc_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x = add i16 %add_ln58_1, i16 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'add' 'x' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_3 = add i16 %trunc_ln42_5, i16 %trunc_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln58_4 = add i16 %trunc_ln42_9, i16 %trunc_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_1 = add i16 %add_ln58_4, i16 %add_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'x_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_6 = add i16 %trunc_ln42_6, i16 %trunc_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln58_7 = add i16 %trunc_ln42_s, i16 %trunc_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_2 = add i16 %add_ln58_7, i16 %add_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'x_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_9 = add i16 %trunc_ln42_7, i16 %trunc_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln58_10 = add i16 %trunc_ln42_10, i16 %trunc_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_3 = add i16 %add_ln58_10, i16 %add_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 65 'add' 'x_3' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 66 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i26 %shl_ln2" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 67 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln111_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_1, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 68 'bitconcatenate' 'shl_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i26 %shl_ln111_1" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 69 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln111_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_2, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 70 'bitconcatenate' 'shl_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln110_2 = sext i26 %shl_ln111_2" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 71 'sext' 'sext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln111_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_3, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 72 'bitconcatenate' 'shl_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i26 %shl_ln111_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv = insertvalue i132 <undef>, i33 %sext_ln110" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i132 %mrv, i33 %sext_ln110_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i132 %mrv_1, i33 %sext_ln110_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 76 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i132 %mrv_2, i33 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 77 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i132 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 78 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.145ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_dense_latency.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_dense_latency.h:42) [10]  (0.000 ns)
	'mul' operation 36 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [12]  (3.145 ns)

 <State 2>: 1.460ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [57]  (0.785 ns)
	'add' operation 16 bit ('x', firmware/nnet_utils/nnet_dense_latency.h:58) [58]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
