vendor_name = ModelSim
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_tx.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_rx.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/UART_baudrate_generator.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/TOP.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/DE10_Lite_wr.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/pin_assigment.tcl
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/src/two_boards_DE10_Lite_wr.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/lpm_divide_ckl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/alt_u_div_0fe.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/add_sub_t3c.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/add_sub_u3c.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/lpm_divide_9sl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/lpm_divide_csl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/alt_u_div_6fe.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/UART/misc/db/lpm_divide_fkl.tdf
design_name = DE10_Lite_wr
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE10_Lite_wr, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE10_Lite_wr, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE10_Lite_wr, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, DE10_Lite_wr, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[0]~16 , BOARD2|I_BAUDGEN|baudRateReg[0]~16, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder , BOARD2|I_BAUDGEN|baudRateReg[0]~feeder, DE10_Lite_wr, 1
instance = comp, \~GND , ~GND, DE10_Lite_wr, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[0] , BOARD2|I_BAUDGEN|baudRateReg[0], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[1]~18 , BOARD2|I_BAUDGEN|baudRateReg[1]~18, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder , BOARD2|I_BAUDGEN|baudRateReg[1]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[1] , BOARD2|I_BAUDGEN|baudRateReg[1], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[2]~20 , BOARD2|I_BAUDGEN|baudRateReg[2]~20, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[2] , BOARD2|I_BAUDGEN|baudRateReg[2], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[3]~22 , BOARD2|I_BAUDGEN|baudRateReg[3]~22, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[3] , BOARD2|I_BAUDGEN|baudRateReg[3], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[4]~24 , BOARD2|I_BAUDGEN|baudRateReg[4]~24, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[4] , BOARD2|I_BAUDGEN|baudRateReg[4], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[5]~26 , BOARD2|I_BAUDGEN|baudRateReg[5]~26, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[5] , BOARD2|I_BAUDGEN|baudRateReg[5], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[6]~28 , BOARD2|I_BAUDGEN|baudRateReg[6]~28, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[6] , BOARD2|I_BAUDGEN|baudRateReg[6], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[7]~30 , BOARD2|I_BAUDGEN|baudRateReg[7]~30, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[7] , BOARD2|I_BAUDGEN|baudRateReg[7], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[8]~32 , BOARD2|I_BAUDGEN|baudRateReg[8]~32, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[8] , BOARD2|I_BAUDGEN|baudRateReg[8], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[9]~34 , BOARD2|I_BAUDGEN|baudRateReg[9]~34, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[9] , BOARD2|I_BAUDGEN|baudRateReg[9], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[10]~36 , BOARD2|I_BAUDGEN|baudRateReg[10]~36, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[10] , BOARD2|I_BAUDGEN|baudRateReg[10], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[11]~38 , BOARD2|I_BAUDGEN|baudRateReg[11]~38, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[11] , BOARD2|I_BAUDGEN|baudRateReg[11], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0~2 , BOARD2|I_BAUDGEN|Equal0~2, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[12]~40 , BOARD2|I_BAUDGEN|baudRateReg[12]~40, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[12] , BOARD2|I_BAUDGEN|baudRateReg[12], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[13]~42 , BOARD2|I_BAUDGEN|baudRateReg[13]~42, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[13] , BOARD2|I_BAUDGEN|baudRateReg[13], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[14]~44 , BOARD2|I_BAUDGEN|baudRateReg[14]~44, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[14] , BOARD2|I_BAUDGEN|baudRateReg[14], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[15]~46 , BOARD2|I_BAUDGEN|baudRateReg[15]~46, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|baudRateReg[15] , BOARD2|I_BAUDGEN|baudRateReg[15], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0~3 , BOARD2|I_BAUDGEN|Equal0~3, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0~0 , BOARD2|I_BAUDGEN|Equal0~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0~1 , BOARD2|I_BAUDGEN|Equal0~1, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0 , BOARD2|I_BAUDGEN|Equal0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_BAUDGEN|Equal0~clkctrl , BOARD2|I_BAUDGEN|Equal0~clkctrl, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[0]~16 , BOARD1|I_BAUDGEN|baudRateReg[0]~16, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder , BOARD1|I_BAUDGEN|baudRateReg[0]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[0] , BOARD1|I_BAUDGEN|baudRateReg[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[1]~18 , BOARD1|I_BAUDGEN|baudRateReg[1]~18, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder , BOARD1|I_BAUDGEN|baudRateReg[1]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[1] , BOARD1|I_BAUDGEN|baudRateReg[1], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[2]~20 , BOARD1|I_BAUDGEN|baudRateReg[2]~20, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[2] , BOARD1|I_BAUDGEN|baudRateReg[2], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[3]~22 , BOARD1|I_BAUDGEN|baudRateReg[3]~22, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[3] , BOARD1|I_BAUDGEN|baudRateReg[3], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[4]~24 , BOARD1|I_BAUDGEN|baudRateReg[4]~24, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[4] , BOARD1|I_BAUDGEN|baudRateReg[4], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[5]~26 , BOARD1|I_BAUDGEN|baudRateReg[5]~26, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[5] , BOARD1|I_BAUDGEN|baudRateReg[5], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[6]~28 , BOARD1|I_BAUDGEN|baudRateReg[6]~28, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[6] , BOARD1|I_BAUDGEN|baudRateReg[6], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[7]~30 , BOARD1|I_BAUDGEN|baudRateReg[7]~30, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[7] , BOARD1|I_BAUDGEN|baudRateReg[7], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[8]~32 , BOARD1|I_BAUDGEN|baudRateReg[8]~32, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[8] , BOARD1|I_BAUDGEN|baudRateReg[8], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[9]~34 , BOARD1|I_BAUDGEN|baudRateReg[9]~34, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[9] , BOARD1|I_BAUDGEN|baudRateReg[9], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[10]~36 , BOARD1|I_BAUDGEN|baudRateReg[10]~36, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[10] , BOARD1|I_BAUDGEN|baudRateReg[10], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[11]~38 , BOARD1|I_BAUDGEN|baudRateReg[11]~38, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[11] , BOARD1|I_BAUDGEN|baudRateReg[11], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0~2 , BOARD1|I_BAUDGEN|Equal0~2, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[12]~40 , BOARD1|I_BAUDGEN|baudRateReg[12]~40, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[12] , BOARD1|I_BAUDGEN|baudRateReg[12], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[13]~42 , BOARD1|I_BAUDGEN|baudRateReg[13]~42, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[13] , BOARD1|I_BAUDGEN|baudRateReg[13], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[14]~44 , BOARD1|I_BAUDGEN|baudRateReg[14]~44, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[14] , BOARD1|I_BAUDGEN|baudRateReg[14], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[15]~46 , BOARD1|I_BAUDGEN|baudRateReg[15]~46, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|baudRateReg[15] , BOARD1|I_BAUDGEN|baudRateReg[15], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0~3 , BOARD1|I_BAUDGEN|Equal0~3, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0~0 , BOARD1|I_BAUDGEN|Equal0~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0~1 , BOARD1|I_BAUDGEN|Equal0~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0 , BOARD1|I_BAUDGEN|Equal0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_BAUDGEN|Equal0~clkctrl , BOARD1|I_BAUDGEN|Equal0~clkctrl, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter[0]~3 , BOARD1|I_RS232TX|counter[0]~3, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|R_edge[0]~feeder , BOARD1|I_RS232TX|R_edge[0]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|R_edge[0] , BOARD1|I_RS232TX|R_edge[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|R_edge[1]~feeder , BOARD1|I_RS232TX|R_edge[1]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|R_edge[1] , BOARD1|I_RS232TX|R_edge[1], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|D_edge , BOARD1|I_RS232TX|D_edge, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add1~0 , BOARD1|I_RS232TX|Add1~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[0] , BOARD1|I_RS232TX|Bit[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add1~2 , BOARD1|I_RS232TX|Add1~2, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[1] , BOARD1|I_RS232TX|Bit[1], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add1~4 , BOARD1|I_RS232TX|Add1~4, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[2] , BOARD1|I_RS232TX|Bit[2], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add1~6 , BOARD1|I_RS232TX|Add1~6, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add1~8 , BOARD1|I_RS232TX|Add1~8, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[4] , BOARD1|I_RS232TX|Bit[4], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|LessThan0~0 , BOARD1|I_RS232TX|LessThan0~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|LessThan0~1 , BOARD1|I_RS232TX|LessThan0~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|stop_bit~0 , BOARD1|I_RS232TX|stop_bit~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|stop_bit , BOARD1|I_RS232TX|stop_bit, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|always3~4 , BOARD1|I_RS232TX|always3~4, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|TxDone~0 , BOARD1|I_RS232TX|TxDone~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|TxDone , BOARD1|I_RS232TX|TxDone, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|TxDone~_wirecell , BOARD1|I_RS232TX|TxDone~_wirecell, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|State , BOARD1|I_RS232TX|State, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter[0] , BOARD1|I_RS232TX|counter[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter~2 , BOARD1|I_RS232TX|counter~2, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter[1] , BOARD1|I_RS232TX|counter[1], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add0~1 , BOARD1|I_RS232TX|Add0~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|start_bit~0 , BOARD1|I_RS232TX|start_bit~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|start_bit , BOARD1|I_RS232TX|start_bit, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|always3~3 , BOARD1|I_RS232TX|always3~3, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter~1 , BOARD1|I_RS232TX|counter~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter[2] , BOARD1|I_RS232TX|counter[2], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Add0~0 , BOARD1|I_RS232TX|Add0~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter~0 , BOARD1|I_RS232TX|counter~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|counter[3] , BOARD1|I_RS232TX|counter[3], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Equal1~0 , BOARD1|I_RS232TX|Equal1~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[4]~0 , BOARD1|I_RS232TX|Bit[4]~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[4]~1 , BOARD1|I_RS232TX|Bit[4]~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[3]~2 , BOARD1|I_RS232TX|Bit[3]~2, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Bit[3] , BOARD1|I_RS232TX|Bit[3], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|always3~5 , BOARD1|I_RS232TX|always3~5, DE10_Lite_wr, 1
instance = comp, \SW[2]~input , SW[2]~input, DE10_Lite_wr, 1
instance = comp, \SW[9]~input , SW[9]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~2 , data_transmit~2, DE10_Lite_wr, 1
instance = comp, \data_transmit[2] , data_transmit[2], DE10_Lite_wr, 1
instance = comp, \SW[3]~input , SW[3]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~3 , data_transmit~3, DE10_Lite_wr, 1
instance = comp, \data_transmit[3] , data_transmit[3], DE10_Lite_wr, 1
instance = comp, \SW[4]~input , SW[4]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~4 , data_transmit~4, DE10_Lite_wr, 1
instance = comp, \data_transmit[4] , data_transmit[4], DE10_Lite_wr, 1
instance = comp, \SW[5]~input , SW[5]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~5 , data_transmit~5, DE10_Lite_wr, 1
instance = comp, \data_transmit[5] , data_transmit[5], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|always3~2 , BOARD1|I_RS232TX|always3~2, DE10_Lite_wr, 1
instance = comp, \SW[7]~input , SW[7]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~7 , data_transmit~7, DE10_Lite_wr, 1
instance = comp, \data_transmit[7] , data_transmit[7], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~2 , BOARD1|I_RS232TX|in_data~2, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~10 , BOARD1|I_RS232TX|in_data~10, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[7] , BOARD1|I_RS232TX|in_data[7], DE10_Lite_wr, 1
instance = comp, \SW[6]~input , SW[6]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~6 , data_transmit~6, DE10_Lite_wr, 1
instance = comp, \data_transmit[6] , data_transmit[6], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~9 , BOARD1|I_RS232TX|in_data~9, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[0]~11 , BOARD1|I_RS232TX|in_data[0]~11, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[6] , BOARD1|I_RS232TX|in_data[6], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~8 , BOARD1|I_RS232TX|in_data~8, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[5] , BOARD1|I_RS232TX|in_data[5], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~7 , BOARD1|I_RS232TX|in_data~7, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[4] , BOARD1|I_RS232TX|in_data[4], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~6 , BOARD1|I_RS232TX|in_data~6, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[3] , BOARD1|I_RS232TX|in_data[3], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~5 , BOARD1|I_RS232TX|in_data~5, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[2] , BOARD1|I_RS232TX|in_data[2], DE10_Lite_wr, 1
instance = comp, \SW[1]~input , SW[1]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~1 , data_transmit~1, DE10_Lite_wr, 1
instance = comp, \data_transmit[1] , data_transmit[1], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~4 , BOARD1|I_RS232TX|in_data~4, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[1] , BOARD1|I_RS232TX|in_data[1], DE10_Lite_wr, 1
instance = comp, \SW[0]~input , SW[0]~input, DE10_Lite_wr, 1
instance = comp, \data_transmit~0 , data_transmit~0, DE10_Lite_wr, 1
instance = comp, \data_transmit[0] , data_transmit[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data~3 , BOARD1|I_RS232TX|in_data~3, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|in_data[0] , BOARD1|I_RS232TX|in_data[0], DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Tx~0 , BOARD1|I_RS232TX|Tx~0, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Tx~1 , BOARD1|I_RS232TX|Tx~1, DE10_Lite_wr, 1
instance = comp, \BOARD1|I_RS232TX|Tx , BOARD1|I_RS232TX|Tx, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[7]~feeder , BOARD2|I_RS232RX|Read_data[7]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Add1~0 , BOARD2|I_RS232RX|Add1~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~5 , BOARD2|I_RS232RX|counter~5, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxDone~feeder , BOARD2|I_RS232RX|RxDone~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxDone , BOARD2|I_RS232RX|RxDone, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Next.READ~0 , BOARD2|I_RS232RX|Next.READ~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|State.READ~feeder , BOARD2|I_RS232RX|State.READ~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|State.READ , BOARD2|I_RS232RX|State.READ, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter[0] , BOARD2|I_RS232RX|counter[0], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~6 , BOARD2|I_RS232RX|counter~6, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter[1] , BOARD2|I_RS232RX|counter[1], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~3 , BOARD2|I_RS232RX|counter~3, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~4 , BOARD2|I_RS232RX|counter~4, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter[2] , BOARD2|I_RS232RX|counter[2], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~5 , BOARD2|I_RS232RX|always3~5, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|start_bit~0 , BOARD2|I_RS232RX|start_bit~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|start_bit , BOARD2|I_RS232RX|start_bit, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Add1~6 , BOARD2|I_RS232RX|Add1~6, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Add1~8 , BOARD2|I_RS232RX|Add1~8, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[4] , BOARD2|I_RS232RX|Bit[4], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~0 , BOARD2|I_RS232RX|always3~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~2 , BOARD2|I_RS232RX|always3~2, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[0]~0 , BOARD2|I_RS232RX|Bit[0]~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[0]~2 , BOARD2|I_RS232RX|Bit[0]~2, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[0] , BOARD2|I_RS232RX|Bit[0], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Add1~2 , BOARD2|I_RS232RX|Add1~2, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[1] , BOARD2|I_RS232RX|Bit[1], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Add1~4 , BOARD2|I_RS232RX|Add1~4, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[2] , BOARD2|I_RS232RX|Bit[2], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[3]~1 , BOARD2|I_RS232RX|Bit[3]~1, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Bit[3] , BOARD2|I_RS232RX|Bit[3], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~3 , BOARD2|I_RS232RX|always3~3, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~4 , BOARD2|I_RS232RX|always3~4, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~0 , BOARD2|I_RS232RX|counter~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~1 , BOARD2|I_RS232RX|counter~1, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter~2 , BOARD2|I_RS232RX|counter~2, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|counter[3] , BOARD2|I_RS232RX|counter[3], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|always3~1 , BOARD2|I_RS232RX|always3~1, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[7]~0 , BOARD2|I_RS232RX|Read_data[7]~0, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[7] , BOARD2|I_RS232RX|Read_data[7], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[6]~feeder , BOARD2|I_RS232RX|Read_data[6]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[6] , BOARD2|I_RS232RX|Read_data[6], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[5]~feeder , BOARD2|I_RS232RX|Read_data[5]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[5] , BOARD2|I_RS232RX|Read_data[5], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[4]~feeder , BOARD2|I_RS232RX|Read_data[4]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[4] , BOARD2|I_RS232RX|Read_data[4], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[3]~feeder , BOARD2|I_RS232RX|Read_data[3]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[3] , BOARD2|I_RS232RX|Read_data[3], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[2] , BOARD2|I_RS232RX|Read_data[2], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[1]~feeder , BOARD2|I_RS232RX|Read_data[1]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[1] , BOARD2|I_RS232RX|Read_data[1], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[0]~feeder , BOARD2|I_RS232RX|Read_data[0]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|Read_data[0] , BOARD2|I_RS232RX|Read_data[0], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[0] , BOARD2|I_RS232RX|RxData[0], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[3]~feeder , BOARD2|I_RS232RX|RxData[3]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[3] , BOARD2|I_RS232RX|RxData[3], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[7]~feeder , BOARD2|I_RS232RX|RxData[7]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[7] , BOARD2|I_RS232RX|RxData[7], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[6]~feeder , BOARD2|I_RS232RX|RxData[6]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[6] , BOARD2|I_RS232RX|RxData[6], DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[5]~feeder , BOARD2|I_RS232RX|RxData[5]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[5] , BOARD2|I_RS232RX|RxData[5], DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~36 , Mod0|auto_generated|divider|divider|StageOut[18]~36, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~37 , Mod0|auto_generated|divider|divider|StageOut[18]~37, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~39 , Mod0|auto_generated|divider|divider|StageOut[17]~39, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~38 , Mod0|auto_generated|divider|divider|StageOut[17]~38, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~41 , Mod0|auto_generated|divider|divider|StageOut[16]~41, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~40 , Mod0|auto_generated|divider|divider|StageOut[16]~40, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[4]~feeder , BOARD2|I_RS232RX|RxData[4]~feeder, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[4] , BOARD2|I_RS232RX|RxData[4], DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~43 , Mod0|auto_generated|divider|divider|StageOut[15]~43, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~42 , Mod0|auto_generated|divider|divider|StageOut[15]~42, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~48 , Mod0|auto_generated|divider|divider|StageOut[20]~48, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~49 , Mod0|auto_generated|divider|divider|StageOut[20]~49, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~44 , Mod0|auto_generated|divider|divider|StageOut[23]~44, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~67 , Mod0|auto_generated|divider|divider|StageOut[23]~67, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~68 , Mod0|auto_generated|divider|divider|StageOut[22]~68, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~45 , Mod0|auto_generated|divider|divider|StageOut[22]~45, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~46 , Mod0|auto_generated|divider|divider|StageOut[21]~46, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~47 , Mod0|auto_generated|divider|divider|StageOut[21]~47, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~53 , Mod0|auto_generated|divider|divider|StageOut[26]~53, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~52 , Mod0|auto_generated|divider|divider|StageOut[26]~52, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[2] , BOARD2|I_RS232RX|RxData[2], DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~55 , Mod0|auto_generated|divider|divider|StageOut[25]~55, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[25]~54 , Mod0|auto_generated|divider|divider|StageOut[25]~54, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~65 , Mod0|auto_generated|divider|divider|StageOut[28]~65, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~50 , Mod0|auto_generated|divider|divider|StageOut[28]~50, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~69 , Mod0|auto_generated|divider|divider|StageOut[27]~69, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~51 , Mod0|auto_generated|divider|divider|StageOut[27]~51, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~59 , Mod0|auto_generated|divider|divider|StageOut[32]~59, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[32]~70 , Mod0|auto_generated|divider|divider|StageOut[32]~70, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~61 , Mod0|auto_generated|divider|divider|StageOut[31]~61, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[31]~60 , Mod0|auto_generated|divider|divider|StageOut[31]~60, DE10_Lite_wr, 1
instance = comp, \BOARD2|I_RS232RX|RxData[1] , BOARD2|I_RS232RX|RxData[1], DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~57 , Mod0|auto_generated|divider|divider|StageOut[30]~57, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[30]~56 , Mod0|auto_generated|divider|divider|StageOut[30]~56, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~66 , Mod0|auto_generated|divider|divider|StageOut[33]~66, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[33]~58 , Mod0|auto_generated|divider|divider|StageOut[33]~58, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[38]~64 , Mod0|auto_generated|divider|divider|StageOut[38]~64, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[37]~63 , Mod0|auto_generated|divider|divider|StageOut[37]~63, DE10_Lite_wr, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[36]~62 , Mod0|auto_generated|divider|divider|StageOut[36]~62, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|data_segmentos_out[0]~0 , RECEIVER_DISPLAY1|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr5~0 , RECEIVER_DISPLAY1|WideOr5~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr4~0 , RECEIVER_DISPLAY1|WideOr4~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr3~0 , RECEIVER_DISPLAY1|WideOr3~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr2~0 , RECEIVER_DISPLAY1|WideOr2~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr1~0 , RECEIVER_DISPLAY1|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY1|WideOr0~0 , RECEIVER_DISPLAY1|WideOr0~0, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~37 , Div0|auto_generated|divider|divider|StageOut[18]~37, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~36 , Div0|auto_generated|divider|divider|StageOut[18]~36, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~38 , Div0|auto_generated|divider|divider|StageOut[17]~38, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~39 , Div0|auto_generated|divider|divider|StageOut[17]~39, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~40 , Div0|auto_generated|divider|divider|StageOut[16]~40, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~41 , Div0|auto_generated|divider|divider|StageOut[16]~41, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~42 , Div0|auto_generated|divider|divider|StageOut[15]~42, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~43 , Div0|auto_generated|divider|divider|StageOut[15]~43, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~64 , Div0|auto_generated|divider|divider|StageOut[23]~64, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~44 , Div0|auto_generated|divider|divider|StageOut[23]~44, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~45 , Div0|auto_generated|divider|divider|StageOut[22]~45, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~65 , Div0|auto_generated|divider|divider|StageOut[22]~65, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~47 , Div0|auto_generated|divider|divider|StageOut[21]~47, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~46 , Div0|auto_generated|divider|divider|StageOut[21]~46, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~49 , Div0|auto_generated|divider|divider|StageOut[20]~49, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~48 , Div0|auto_generated|divider|divider|StageOut[20]~48, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[31]~5 , Mod1|auto_generated|divider|divider|StageOut[31]~5, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[31]~4 , Mod1|auto_generated|divider|divider|StageOut[31]~4, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~62 , Div0|auto_generated|divider|divider|StageOut[28]~62, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~50 , Div0|auto_generated|divider|divider|StageOut[28]~50, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~66 , Div0|auto_generated|divider|divider|StageOut[27]~66, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~51 , Div0|auto_generated|divider|divider|StageOut[27]~51, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~52 , Div0|auto_generated|divider|divider|StageOut[26]~52, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~53 , Div0|auto_generated|divider|divider|StageOut[26]~53, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~54 , Div0|auto_generated|divider|divider|StageOut[25]~54, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~55 , Div0|auto_generated|divider|divider|StageOut[25]~55, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[30]~7 , Mod1|auto_generated|divider|divider|StageOut[30]~7, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[30]~6 , Mod1|auto_generated|divider|divider|StageOut[30]~6, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[33]~1 , Mod1|auto_generated|divider|divider|StageOut[33]~1, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[33]~0 , Mod1|auto_generated|divider|divider|StageOut[33]~0, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[32]~3 , Mod1|auto_generated|divider|divider|StageOut[32]~3, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[32]~2 , Mod1|auto_generated|divider|divider|StageOut[32]~2, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[37]~10 , Mod1|auto_generated|divider|divider|StageOut[37]~10, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[36]~9 , Mod1|auto_generated|divider|divider|StageOut[36]~9, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[38]~11 , Mod1|auto_generated|divider|divider|StageOut[38]~11, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~63 , Div0|auto_generated|divider|divider|StageOut[33]~63, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~56 , Div0|auto_generated|divider|divider|StageOut[33]~56, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~57 , Div0|auto_generated|divider|divider|StageOut[32]~57, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~67 , Div0|auto_generated|divider|divider|StageOut[32]~67, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~59 , Div0|auto_generated|divider|divider|StageOut[31]~59, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~58 , Div0|auto_generated|divider|divider|StageOut[31]~58, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~60 , Div0|auto_generated|divider|divider|StageOut[30]~60, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~61 , Div0|auto_generated|divider|divider|StageOut[30]~61, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, DE10_Lite_wr, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[35]~8 , Mod1|auto_generated|divider|divider|StageOut[35]~8, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|data_segmentos_out[0]~0 , RECEIVER_DISPLAY2|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr5~0 , RECEIVER_DISPLAY2|WideOr5~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr4~0 , RECEIVER_DISPLAY2|WideOr4~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr3~0 , RECEIVER_DISPLAY2|WideOr3~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr2~0 , RECEIVER_DISPLAY2|WideOr2~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr1~0 , RECEIVER_DISPLAY2|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY2|WideOr0~0 , RECEIVER_DISPLAY2|WideOr0~0, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~1 , Div1|auto_generated|divider|divider|StageOut[54]~1, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[54]~0 , Div1|auto_generated|divider|divider|StageOut[54]~0, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~3 , Div1|auto_generated|divider|divider|StageOut[53]~3, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~2 , Div1|auto_generated|divider|divider|StageOut[53]~2, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~5 , Div1|auto_generated|divider|divider|StageOut[52]~5, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~4 , Div1|auto_generated|divider|divider|StageOut[52]~4, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~7 , Div1|auto_generated|divider|divider|StageOut[51]~7, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~6 , Div1|auto_generated|divider|divider|StageOut[51]~6, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~8 , Div1|auto_generated|divider|divider|StageOut[50]~8, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~9 , Div1|auto_generated|divider|divider|StageOut[50]~9, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~11 , Div1|auto_generated|divider|divider|StageOut[49]~11, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[49]~10 , Div1|auto_generated|divider|divider|StageOut[49]~10, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 , Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 , Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 , Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 , Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, DE10_Lite_wr, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY3|data_segmentos_out[0]~0 , RECEIVER_DISPLAY3|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY3|Decoder0~0 , RECEIVER_DISPLAY3|Decoder0~0, DE10_Lite_wr, 1
instance = comp, \RECEIVER_DISPLAY3|WideOr1~0 , RECEIVER_DISPLAY3|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~42 , Mod3|auto_generated|divider|divider|StageOut[15]~42, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~43 , Mod3|auto_generated|divider|divider|StageOut[15]~43, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~36 , Mod3|auto_generated|divider|divider|StageOut[18]~36, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~37 , Mod3|auto_generated|divider|divider|StageOut[18]~37, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~38 , Mod3|auto_generated|divider|divider|StageOut[17]~38, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~39 , Mod3|auto_generated|divider|divider|StageOut[17]~39, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~41 , Mod3|auto_generated|divider|divider|StageOut[16]~41, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~40 , Mod3|auto_generated|divider|divider|StageOut[16]~40, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~47 , Mod3|auto_generated|divider|divider|StageOut[21]~47, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~46 , Mod3|auto_generated|divider|divider|StageOut[21]~46, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~48 , Mod3|auto_generated|divider|divider|StageOut[20]~48, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~49 , Mod3|auto_generated|divider|divider|StageOut[20]~49, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~67 , Mod3|auto_generated|divider|divider|StageOut[23]~67, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~44 , Mod3|auto_generated|divider|divider|StageOut[23]~44, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~68 , Mod3|auto_generated|divider|divider|StageOut[22]~68, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~45 , Mod3|auto_generated|divider|divider|StageOut[22]~45, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[27]~69 , Mod3|auto_generated|divider|divider|StageOut[27]~69, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[28]~65 , Mod3|auto_generated|divider|divider|StageOut[28]~65, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[28]~50 , Mod3|auto_generated|divider|divider|StageOut[28]~50, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[27]~51 , Mod3|auto_generated|divider|divider|StageOut[27]~51, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[26]~53 , Mod3|auto_generated|divider|divider|StageOut[26]~53, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[26]~52 , Mod3|auto_generated|divider|divider|StageOut[26]~52, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[25]~55 , Mod3|auto_generated|divider|divider|StageOut[25]~55, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[25]~54 , Mod3|auto_generated|divider|divider|StageOut[25]~54, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[33]~66 , Mod3|auto_generated|divider|divider|StageOut[33]~66, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[33]~58 , Mod3|auto_generated|divider|divider|StageOut[33]~58, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[32]~59 , Mod3|auto_generated|divider|divider|StageOut[32]~59, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[32]~70 , Mod3|auto_generated|divider|divider|StageOut[32]~70, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[31]~61 , Mod3|auto_generated|divider|divider|StageOut[31]~61, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[31]~60 , Mod3|auto_generated|divider|divider|StageOut[31]~60, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[30]~56 , Mod3|auto_generated|divider|divider|StageOut[30]~56, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[30]~57 , Mod3|auto_generated|divider|divider|StageOut[30]~57, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[38]~64 , Mod3|auto_generated|divider|divider|StageOut[38]~64, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[37]~63 , Mod3|auto_generated|divider|divider|StageOut[37]~63, DE10_Lite_wr, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[36]~62 , Mod3|auto_generated|divider|divider|StageOut[36]~62, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0 , TRANSMITER_DISPLAY1|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr5~0 , TRANSMITER_DISPLAY1|WideOr5~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr4~0 , TRANSMITER_DISPLAY1|WideOr4~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr3~0 , TRANSMITER_DISPLAY1|WideOr3~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr2~0 , TRANSMITER_DISPLAY1|WideOr2~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr1~0 , TRANSMITER_DISPLAY1|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY1|WideOr0~0 , TRANSMITER_DISPLAY1|WideOr0~0, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~43 , Div2|auto_generated|divider|divider|StageOut[15]~43, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~42 , Div2|auto_generated|divider|divider|StageOut[15]~42, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~37 , Div2|auto_generated|divider|divider|StageOut[18]~37, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~36 , Div2|auto_generated|divider|divider|StageOut[18]~36, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~39 , Div2|auto_generated|divider|divider|StageOut[17]~39, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~38 , Div2|auto_generated|divider|divider|StageOut[17]~38, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~41 , Div2|auto_generated|divider|divider|StageOut[16]~41, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~40 , Div2|auto_generated|divider|divider|StageOut[16]~40, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~64 , Div2|auto_generated|divider|divider|StageOut[23]~64, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~44 , Div2|auto_generated|divider|divider|StageOut[23]~44, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~65 , Div2|auto_generated|divider|divider|StageOut[22]~65, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~45 , Div2|auto_generated|divider|divider|StageOut[22]~45, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~47 , Div2|auto_generated|divider|divider|StageOut[21]~47, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~46 , Div2|auto_generated|divider|divider|StageOut[21]~46, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~48 , Div2|auto_generated|divider|divider|StageOut[20]~48, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~49 , Div2|auto_generated|divider|divider|StageOut[20]~49, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~66 , Div2|auto_generated|divider|divider|StageOut[27]~66, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~50 , Div2|auto_generated|divider|divider|StageOut[28]~50, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[28]~62 , Div2|auto_generated|divider|divider|StageOut[28]~62, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[27]~51 , Div2|auto_generated|divider|divider|StageOut[27]~51, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[26]~52 , Div2|auto_generated|divider|divider|StageOut[26]~52, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[26]~53 , Div2|auto_generated|divider|divider|StageOut[26]~53, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~55 , Div2|auto_generated|divider|divider|StageOut[25]~55, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[25]~54 , Div2|auto_generated|divider|divider|StageOut[25]~54, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[33]~63 , Div2|auto_generated|divider|divider|StageOut[33]~63, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[33]~56 , Div2|auto_generated|divider|divider|StageOut[33]~56, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[32]~67 , Div2|auto_generated|divider|divider|StageOut[32]~67, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[32]~57 , Div2|auto_generated|divider|divider|StageOut[32]~57, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[31]~58 , Div2|auto_generated|divider|divider|StageOut[31]~58, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[31]~59 , Div2|auto_generated|divider|divider|StageOut[31]~59, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[30]~60 , Div2|auto_generated|divider|divider|StageOut[30]~60, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[30]~61 , Div2|auto_generated|divider|divider|StageOut[30]~61, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[33]~1 , Mod4|auto_generated|divider|divider|StageOut[33]~1, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[33]~0 , Mod4|auto_generated|divider|divider|StageOut[33]~0, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[32]~2 , Mod4|auto_generated|divider|divider|StageOut[32]~2, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[32]~3 , Mod4|auto_generated|divider|divider|StageOut[32]~3, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[31]~4 , Mod4|auto_generated|divider|divider|StageOut[31]~4, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[31]~5 , Mod4|auto_generated|divider|divider|StageOut[31]~5, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[30]~6 , Mod4|auto_generated|divider|divider|StageOut[30]~6, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[30]~7 , Mod4|auto_generated|divider|divider|StageOut[30]~7, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[35]~8 , Mod4|auto_generated|divider|divider|StageOut[35]~8, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[38]~11 , Mod4|auto_generated|divider|divider|StageOut[38]~11, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[36]~9 , Mod4|auto_generated|divider|divider|StageOut[36]~9, DE10_Lite_wr, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[37]~10 , Mod4|auto_generated|divider|divider|StageOut[37]~10, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0 , TRANSMITER_DISPLAY2|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr5~0 , TRANSMITER_DISPLAY2|WideOr5~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr4~0 , TRANSMITER_DISPLAY2|WideOr4~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr3~0 , TRANSMITER_DISPLAY2|WideOr3~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr2~0 , TRANSMITER_DISPLAY2|WideOr2~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr1~0 , TRANSMITER_DISPLAY2|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY2|WideOr0~0 , TRANSMITER_DISPLAY2|WideOr0~0, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[54]~1 , Div3|auto_generated|divider|divider|StageOut[54]~1, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[54]~0 , Div3|auto_generated|divider|divider|StageOut[54]~0, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[53]~2 , Div3|auto_generated|divider|divider|StageOut[53]~2, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[53]~3 , Div3|auto_generated|divider|divider|StageOut[53]~3, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[52]~5 , Div3|auto_generated|divider|divider|StageOut[52]~5, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[52]~4 , Div3|auto_generated|divider|divider|StageOut[52]~4, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[51]~7 , Div3|auto_generated|divider|divider|StageOut[51]~7, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[51]~6 , Div3|auto_generated|divider|divider|StageOut[51]~6, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[50]~9 , Div3|auto_generated|divider|divider|StageOut[50]~9, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[50]~8 , Div3|auto_generated|divider|divider|StageOut[50]~8, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[49]~10 , Div3|auto_generated|divider|divider|StageOut[49]~10, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[49]~11 , Div3|auto_generated|divider|divider|StageOut[49]~11, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1 , Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3 , Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5 , Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7 , Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11, DE10_Lite_wr, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0 , TRANSMITER_DISPLAY3|data_segmentos_out[0]~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY3|Decoder0~0 , TRANSMITER_DISPLAY3|Decoder0~0, DE10_Lite_wr, 1
instance = comp, \TRANSMITER_DISPLAY3|WideOr1~0 , TRANSMITER_DISPLAY3|WideOr1~0, DE10_Lite_wr, 1
instance = comp, \SW[8]~input , SW[8]~input, DE10_Lite_wr, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE10_Lite_wr, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, DE10_Lite_wr, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, DE10_Lite_wr, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, DE10_Lite_wr, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
