// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "05/19/2025 17:25:06"

// 
// Device: Altera EP4CE22F17C8L Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tp2_e5_ERV25_grupo2 (
	take_new_pc,
	branch_result,
	clk,
	reset,
	pc_next,
	pc_new,
	instr_type,
	pc,
	imm_op,
	pc_op,
	c_write_back,
	c,
	pc_target_ad);
output 	take_new_pc;
output 	branch_result;
input 	clk;
input 	reset;
output 	[31:0] pc_next;
output 	[31:0] pc_new;
output 	[2:0] instr_type;
output 	[31:0] pc;
output 	[31:0] imm_op;
output 	[31:0] pc_op;
output 	[31:0] c_write_back;
output 	[31:0] c;
output 	[31:0] pc_target_ad;

// Design Ports Information
// take_new_pc	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_result	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[31]	=>  Location: LCCOMB_X24_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[30]	=>  Location: LCCOMB_X24_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[29]	=>  Location: LCCOMB_X24_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[28]	=>  Location: LCCOMB_X23_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[27]	=>  Location: LCCOMB_X25_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[26]	=>  Location: LCCOMB_X24_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_next[25]	=>  Location: LCCOMB_X23_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[24]	=>  Location: LCCOMB_X24_Y21_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_next[23]	=>  Location: LCCOMB_X24_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_next[22]	=>  Location: LCCOMB_X24_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_next[21]	=>  Location: LCCOMB_X24_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_next[20]	=>  Location: LCCOMB_X24_Y21_N16,	 I/O Standard: None,	 Current Strength: Default
// pc_next[19]	=>  Location: LCCOMB_X24_Y21_N18,	 I/O Standard: None,	 Current Strength: Default
// pc_next[18]	=>  Location: LCCOMB_X24_Y21_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_next[17]	=>  Location: LCCOMB_X24_Y21_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_next[16]	=>  Location: LCCOMB_X23_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[15]	=>  Location: LCCOMB_X20_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[14]	=>  Location: LCCOMB_X21_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[13]	=>  Location: LCCOMB_X21_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[12]	=>  Location: LCCOMB_X21_Y22_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[11]	=>  Location: LCCOMB_X21_Y22_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_next[10]	=>  Location: LCCOMB_X21_Y22_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_next[9]	=>  Location: LCCOMB_X24_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[8]	=>  Location: LCCOMB_X21_Y22_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_next[7]	=>  Location: LCCOMB_X21_Y22_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_next[6]	=>  Location: LCCOMB_X21_Y22_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_next[5]	=>  Location: LCCOMB_X21_Y22_N16,	 I/O Standard: None,	 Current Strength: Default
// pc_next[4]	=>  Location: LCCOMB_X21_Y22_N18,	 I/O Standard: None,	 Current Strength: Default
// pc_next[3]	=>  Location: LCCOMB_X21_Y22_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_next[2]	=>  Location: LCCOMB_X21_Y22_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_next[1]	=>  Location: LCCOMB_X1_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[0]	=>  Location: LCCOMB_X36_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[31]	=>  Location: LCCOMB_X31_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[30]	=>  Location: LCCOMB_X17_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[29]	=>  Location: LCCOMB_X32_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[28]	=>  Location: LCCOMB_X27_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[27]	=>  Location: LCCOMB_X32_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[26]	=>  Location: LCCOMB_X34_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[25]	=>  Location: LCCOMB_X3_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[24]	=>  Location: LCCOMB_X36_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[23]	=>  Location: LCCOMB_X43_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[22]	=>  Location: LCCOMB_X27_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[21]	=>  Location: LCCOMB_X3_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[20]	=>  Location: LCCOMB_X30_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[19]	=>  Location: LCCOMB_X6_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[18]	=>  Location: LCCOMB_X27_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[17]	=>  Location: LCCOMB_X25_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[16]	=>  Location: LCCOMB_X7_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[15]	=>  Location: LCCOMB_X25_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[14]	=>  Location: LCCOMB_X26_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[13]	=>  Location: LCCOMB_X26_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[12]	=>  Location: LCCOMB_X26_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[11]	=>  Location: LCCOMB_X26_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_new[10]	=>  Location: LCCOMB_X26_Y25_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[9]	=>  Location: LCCOMB_X25_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[8]	=>  Location: LCCOMB_X26_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[7]	=>  Location: LCCOMB_X26_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_new[6]	=>  Location: LCCOMB_X26_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[5]	=>  Location: LCCOMB_X26_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[4]	=>  Location: LCCOMB_X26_Y25_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_new[3]	=>  Location: LCCOMB_X26_Y25_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_new[2]	=>  Location: LCCOMB_X26_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[1]	=>  Location: LCCOMB_X1_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[0]	=>  Location: LCCOMB_X26_Y25_N12,	 I/O Standard: None,	 Current Strength: Default
// instr_type[2]	=>  Location: LCCOMB_X23_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// instr_type[1]	=>  Location: LCCOMB_X25_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// instr_type[0]	=>  Location: LCCOMB_X6_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[31]	=>  Location: LCCOMB_X25_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// pc[30]	=>  Location: LCCOMB_X25_Y21_N8,	 I/O Standard: None,	 Current Strength: Default
// pc[29]	=>  Location: LCCOMB_X25_Y21_N10,	 I/O Standard: None,	 Current Strength: Default
// pc[28]	=>  Location: LCCOMB_X25_Y21_N12,	 I/O Standard: None,	 Current Strength: Default
// pc[27]	=>  Location: LCCOMB_X25_Y21_N14,	 I/O Standard: None,	 Current Strength: Default
// pc[26]	=>  Location: LCCOMB_X24_Y21_N24,	 I/O Standard: None,	 Current Strength: Default
// pc[25]	=>  Location: LCCOMB_X25_Y21_N16,	 I/O Standard: None,	 Current Strength: Default
// pc[24]	=>  Location: LCCOMB_X26_Y21_N8,	 I/O Standard: None,	 Current Strength: Default
// pc[23]	=>  Location: LCCOMB_X25_Y21_N18,	 I/O Standard: None,	 Current Strength: Default
// pc[22]	=>  Location: LCCOMB_X25_Y21_N20,	 I/O Standard: None,	 Current Strength: Default
// pc[21]	=>  Location: LCCOMB_X25_Y21_N22,	 I/O Standard: None,	 Current Strength: Default
// pc[20]	=>  Location: LCCOMB_X25_Y21_N24,	 I/O Standard: None,	 Current Strength: Default
// pc[19]	=>  Location: LCCOMB_X25_Y21_N26,	 I/O Standard: None,	 Current Strength: Default
// pc[18]	=>  Location: LCCOMB_X24_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// pc[17]	=>  Location: LCCOMB_X24_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// pc[16]	=>  Location: LCCOMB_X24_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// pc[15]	=>  Location: LCCOMB_X24_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// pc[14]	=>  Location: LCCOMB_X24_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// pc[13]	=>  Location: LCCOMB_X24_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// pc[12]	=>  Location: LCCOMB_X24_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// pc[11]	=>  Location: LCCOMB_X23_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[10]	=>  Location: LCCOMB_X24_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// pc[9]	=>  Location: LCCOMB_X24_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// pc[8]	=>  Location: LCCOMB_X24_Y23_N20,	 I/O Standard: None,	 Current Strength: Default
// pc[7]	=>  Location: LCCOMB_X24_Y23_N22,	 I/O Standard: None,	 Current Strength: Default
// pc[6]	=>  Location: LCCOMB_X24_Y23_N24,	 I/O Standard: None,	 Current Strength: Default
// pc[5]	=>  Location: LCCOMB_X24_Y23_N26,	 I/O Standard: None,	 Current Strength: Default
// pc[4]	=>  Location: LCCOMB_X23_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// pc[3]	=>  Location: LCCOMB_X23_Y23_N4,	 I/O Standard: None,	 Current Strength: Default
// pc[2]	=>  Location: LCCOMB_X23_Y23_N6,	 I/O Standard: None,	 Current Strength: Default
// pc[1]	=>  Location: LCCOMB_X23_Y23_N8,	 I/O Standard: None,	 Current Strength: Default
// pc[0]	=>  Location: LCCOMB_X23_Y23_N10,	 I/O Standard: None,	 Current Strength: Default
// imm_op[31]	=>  Location: LCCOMB_X23_Y23_N12,	 I/O Standard: None,	 Current Strength: Default
// imm_op[30]	=>  Location: LCCOMB_X21_Y22_N24,	 I/O Standard: None,	 Current Strength: Default
// imm_op[29]	=>  Location: LCCOMB_X37_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[28]	=>  Location: LCCOMB_X32_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[27]	=>  Location: LCCOMB_X10_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[26]	=>  Location: LCCOMB_X23_Y23_N14,	 I/O Standard: None,	 Current Strength: Default
// imm_op[25]	=>  Location: LCCOMB_X21_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[24]	=>  Location: LCCOMB_X52_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[23]	=>  Location: LCCOMB_X38_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[22]	=>  Location: LCCOMB_X23_Y23_N16,	 I/O Standard: None,	 Current Strength: Default
// imm_op[21]	=>  Location: LCCOMB_X24_Y23_N28,	 I/O Standard: None,	 Current Strength: Default
// imm_op[20]	=>  Location: LCCOMB_X23_Y23_N18,	 I/O Standard: None,	 Current Strength: Default
// imm_op[19]	=>  Location: LCCOMB_X23_Y23_N20,	 I/O Standard: None,	 Current Strength: Default
// imm_op[18]	=>  Location: LCCOMB_X3_Y27_N2,	 I/O Standard: None,	 Current Strength: Default
// imm_op[17]	=>  Location: LCCOMB_X3_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[16]	=>  Location: LCCOMB_X49_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[15]	=>  Location: LCCOMB_X34_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[14]	=>  Location: LCCOMB_X24_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[13]	=>  Location: LCCOMB_X49_Y1_N2,	 I/O Standard: None,	 Current Strength: Default
// imm_op[12]	=>  Location: LCCOMB_X10_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[11]	=>  Location: LCCOMB_X50_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[10]	=>  Location: LCCOMB_X52_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[9]	=>  Location: LCCOMB_X49_Y1_N4,	 I/O Standard: None,	 Current Strength: Default
// imm_op[8]	=>  Location: LCCOMB_X44_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[7]	=>  Location: LCCOMB_X48_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[6]	=>  Location: LCCOMB_X47_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[5]	=>  Location: LCCOMB_X18_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[4]	=>  Location: LCCOMB_X39_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[3]	=>  Location: LCCOMB_X28_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[2]	=>  Location: LCCOMB_X43_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[1]	=>  Location: LCCOMB_X43_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[0]	=>  Location: LCCOMB_X16_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[31]	=>  Location: LCCOMB_X35_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[30]	=>  Location: LCCOMB_X45_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[29]	=>  Location: LCCOMB_X43_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[28]	=>  Location: LCCOMB_X18_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[27]	=>  Location: LCCOMB_X43_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_op[26]	=>  Location: LCCOMB_X31_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[25]	=>  Location: LCCOMB_X44_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[24]	=>  Location: LCCOMB_X46_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[23]	=>  Location: LCCOMB_X35_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[22]	=>  Location: LCCOMB_X46_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[21]	=>  Location: LCCOMB_X52_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[20]	=>  Location: LCCOMB_X45_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[19]	=>  Location: LCCOMB_X31_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[18]	=>  Location: LCCOMB_X29_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[17]	=>  Location: LCCOMB_X26_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[16]	=>  Location: LCCOMB_X31_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[15]	=>  Location: LCCOMB_X27_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[14]	=>  Location: LCCOMB_X30_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[13]	=>  Location: LCCOMB_X35_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[12]	=>  Location: LCCOMB_X25_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[11]	=>  Location: LCCOMB_X27_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[10]	=>  Location: LCCOMB_X27_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[9]	=>  Location: LCCOMB_X29_Y25_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[8]	=>  Location: LCCOMB_X19_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[7]	=>  Location: LCCOMB_X38_Y22_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[6]	=>  Location: LCCOMB_X29_Y25_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_op[5]	=>  Location: LCCOMB_X30_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[4]	=>  Location: LCCOMB_X23_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[3]	=>  Location: LCCOMB_X28_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[2]	=>  Location: LCCOMB_X36_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[1]	=>  Location: LCCOMB_X11_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[0]	=>  Location: LCCOMB_X37_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[31]	=>  Location: LCCOMB_X41_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[30]	=>  Location: LCCOMB_X37_Y21_N2,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[29]	=>  Location: LCCOMB_X45_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[28]	=>  Location: LCCOMB_X34_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[27]	=>  Location: LCCOMB_X44_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[26]	=>  Location: LCCOMB_X35_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[25]	=>  Location: LCCOMB_X2_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[24]	=>  Location: LCCOMB_X37_Y21_N4,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[23]	=>  Location: LCCOMB_X35_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[22]	=>  Location: LCCOMB_X16_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[21]	=>  Location: LCCOMB_X24_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[20]	=>  Location: LCCOMB_X9_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[19]	=>  Location: LCCOMB_X41_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[18]	=>  Location: LCCOMB_X30_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[17]	=>  Location: LCCOMB_X40_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[16]	=>  Location: LCCOMB_X51_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[15]	=>  Location: LCCOMB_X11_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[14]	=>  Location: LCCOMB_X5_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[13]	=>  Location: LCCOMB_X32_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[12]	=>  Location: LCCOMB_X11_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[11]	=>  Location: LCCOMB_X51_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[10]	=>  Location: LCCOMB_X52_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[9]	=>  Location: LCCOMB_X4_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[8]	=>  Location: LCCOMB_X23_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[7]	=>  Location: LCCOMB_X50_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[6]	=>  Location: LCCOMB_X27_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[5]	=>  Location: LCCOMB_X36_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[4]	=>  Location: LCCOMB_X48_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[3]	=>  Location: LCCOMB_X16_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[2]	=>  Location: LCCOMB_X26_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[1]	=>  Location: LCCOMB_X31_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[0]	=>  Location: LCCOMB_X31_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c[31]	=>  Location: LCCOMB_X50_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// c[30]	=>  Location: LCCOMB_X49_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// c[29]	=>  Location: LCCOMB_X32_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// c[28]	=>  Location: LCCOMB_X41_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// c[27]	=>  Location: LCCOMB_X29_Y25_N6,	 I/O Standard: None,	 Current Strength: Default
// c[26]	=>  Location: LCCOMB_X15_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// c[25]	=>  Location: LCCOMB_X48_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// c[24]	=>  Location: LCCOMB_X19_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// c[23]	=>  Location: LCCOMB_X19_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// c[22]	=>  Location: LCCOMB_X38_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// c[21]	=>  Location: LCCOMB_X26_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c[20]	=>  Location: LCCOMB_X29_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// c[19]	=>  Location: LCCOMB_X18_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// c[18]	=>  Location: LCCOMB_X6_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// c[17]	=>  Location: LCCOMB_X5_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// c[16]	=>  Location: LCCOMB_X5_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c[15]	=>  Location: LCCOMB_X14_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// c[14]	=>  Location: LCCOMB_X18_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// c[13]	=>  Location: LCCOMB_X28_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// c[12]	=>  Location: LCCOMB_X24_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// c[11]	=>  Location: LCCOMB_X28_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// c[10]	=>  Location: LCCOMB_X1_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// c[9]	=>  Location: LCCOMB_X48_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// c[8]	=>  Location: LCCOMB_X52_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// c[7]	=>  Location: LCCOMB_X19_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// c[6]	=>  Location: LCCOMB_X9_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// c[5]	=>  Location: LCCOMB_X46_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// c[4]	=>  Location: LCCOMB_X34_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// c[3]	=>  Location: LCCOMB_X24_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// c[2]	=>  Location: LCCOMB_X30_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// c[1]	=>  Location: LCCOMB_X34_Y32_N2,	 I/O Standard: None,	 Current Strength: Default
// c[0]	=>  Location: LCCOMB_X50_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[31]	=>  Location: LCCOMB_X34_Y32_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[30]	=>  Location: LCCOMB_X35_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[29]	=>  Location: LCCOMB_X48_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[28]	=>  Location: LCCOMB_X14_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[27]	=>  Location: LCCOMB_X48_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[26]	=>  Location: LCCOMB_X34_Y32_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[25]	=>  Location: LCCOMB_X34_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[24]	=>  Location: LCCOMB_X52_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[23]	=>  Location: LCCOMB_X34_Y32_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[22]	=>  Location: LCCOMB_X27_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[21]	=>  Location: LCCOMB_X18_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[20]	=>  Location: LCCOMB_X48_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[19]	=>  Location: LCCOMB_X48_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[18]	=>  Location: LCCOMB_X38_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[17]	=>  Location: LCCOMB_X18_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[16]	=>  Location: LCCOMB_X14_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[15]	=>  Location: LCCOMB_X19_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[14]	=>  Location: LCCOMB_X20_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[13]	=>  Location: LCCOMB_X40_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[12]	=>  Location: LCCOMB_X18_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[11]	=>  Location: LCCOMB_X43_Y21_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[10]	=>  Location: LCCOMB_X3_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[9]	=>  Location: LCCOMB_X15_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[8]	=>  Location: LCCOMB_X16_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[7]	=>  Location: LCCOMB_X52_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[6]	=>  Location: LCCOMB_X9_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[5]	=>  Location: LCCOMB_X21_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[4]	=>  Location: LCCOMB_X10_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[3]	=>  Location: LCCOMB_X3_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[2]	=>  Location: LCCOMB_X38_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[1]	=>  Location: LCCOMB_X34_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[0]	=>  Location: LCCOMB_X36_Y7_N0,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \take_new_pc~output_o ;
wire \branch_result~output_o ;
wire \pc_next[31]~output_o ;
wire \pc_next[30]~output_o ;
wire \pc_next[29]~output_o ;
wire \pc_next[28]~output_o ;
wire \pc_next[27]~output_o ;
wire \pc_next[26]~output_o ;
wire \pc_next[25]~output_o ;
wire \pc_next[24]~output_o ;
wire \pc_next[23]~output_o ;
wire \pc_next[22]~output_o ;
wire \pc_next[21]~output_o ;
wire \pc_next[20]~output_o ;
wire \pc_next[19]~output_o ;
wire \pc_next[18]~output_o ;
wire \pc_next[17]~output_o ;
wire \pc_next[16]~output_o ;
wire \pc_next[15]~output_o ;
wire \pc_next[14]~output_o ;
wire \pc_next[13]~output_o ;
wire \pc_next[12]~output_o ;
wire \pc_next[11]~output_o ;
wire \pc_next[10]~output_o ;
wire \pc_next[9]~output_o ;
wire \pc_next[8]~output_o ;
wire \pc_next[7]~output_o ;
wire \pc_next[6]~output_o ;
wire \pc_next[5]~output_o ;
wire \pc_next[4]~output_o ;
wire \pc_next[3]~output_o ;
wire \pc_next[2]~output_o ;
wire \pc_next[1]~output_o ;
wire \pc_next[0]~output_o ;
wire \pc_new[31]~output_o ;
wire \pc_new[30]~output_o ;
wire \pc_new[29]~output_o ;
wire \pc_new[28]~output_o ;
wire \pc_new[27]~output_o ;
wire \pc_new[26]~output_o ;
wire \pc_new[25]~output_o ;
wire \pc_new[24]~output_o ;
wire \pc_new[23]~output_o ;
wire \pc_new[22]~output_o ;
wire \pc_new[21]~output_o ;
wire \pc_new[20]~output_o ;
wire \pc_new[19]~output_o ;
wire \pc_new[18]~output_o ;
wire \pc_new[17]~output_o ;
wire \pc_new[16]~output_o ;
wire \pc_new[15]~output_o ;
wire \pc_new[14]~output_o ;
wire \pc_new[13]~output_o ;
wire \pc_new[12]~output_o ;
wire \pc_new[11]~output_o ;
wire \pc_new[10]~output_o ;
wire \pc_new[9]~output_o ;
wire \pc_new[8]~output_o ;
wire \pc_new[7]~output_o ;
wire \pc_new[6]~output_o ;
wire \pc_new[5]~output_o ;
wire \pc_new[4]~output_o ;
wire \pc_new[3]~output_o ;
wire \pc_new[2]~output_o ;
wire \pc_new[1]~output_o ;
wire \pc_new[0]~output_o ;
wire \instr_type[2]~output_o ;
wire \instr_type[1]~output_o ;
wire \instr_type[0]~output_o ;
wire \pc[31]~output_o ;
wire \pc[30]~output_o ;
wire \pc[29]~output_o ;
wire \pc[28]~output_o ;
wire \pc[27]~output_o ;
wire \pc[26]~output_o ;
wire \pc[25]~output_o ;
wire \pc[24]~output_o ;
wire \pc[23]~output_o ;
wire \pc[22]~output_o ;
wire \pc[21]~output_o ;
wire \pc[20]~output_o ;
wire \pc[19]~output_o ;
wire \pc[18]~output_o ;
wire \pc[17]~output_o ;
wire \pc[16]~output_o ;
wire \pc[15]~output_o ;
wire \pc[14]~output_o ;
wire \pc[13]~output_o ;
wire \pc[12]~output_o ;
wire \pc[11]~output_o ;
wire \pc[10]~output_o ;
wire \pc[9]~output_o ;
wire \pc[8]~output_o ;
wire \pc[7]~output_o ;
wire \pc[6]~output_o ;
wire \pc[5]~output_o ;
wire \pc[4]~output_o ;
wire \pc[3]~output_o ;
wire \pc[2]~output_o ;
wire \pc[1]~output_o ;
wire \pc[0]~output_o ;
wire \imm_op[31]~output_o ;
wire \imm_op[30]~output_o ;
wire \imm_op[29]~output_o ;
wire \imm_op[28]~output_o ;
wire \imm_op[27]~output_o ;
wire \imm_op[26]~output_o ;
wire \imm_op[25]~output_o ;
wire \imm_op[24]~output_o ;
wire \imm_op[23]~output_o ;
wire \imm_op[22]~output_o ;
wire \imm_op[21]~output_o ;
wire \imm_op[20]~output_o ;
wire \imm_op[19]~output_o ;
wire \imm_op[18]~output_o ;
wire \imm_op[17]~output_o ;
wire \imm_op[16]~output_o ;
wire \imm_op[15]~output_o ;
wire \imm_op[14]~output_o ;
wire \imm_op[13]~output_o ;
wire \imm_op[12]~output_o ;
wire \imm_op[11]~output_o ;
wire \imm_op[10]~output_o ;
wire \imm_op[9]~output_o ;
wire \imm_op[8]~output_o ;
wire \imm_op[7]~output_o ;
wire \imm_op[6]~output_o ;
wire \imm_op[5]~output_o ;
wire \imm_op[4]~output_o ;
wire \imm_op[3]~output_o ;
wire \imm_op[2]~output_o ;
wire \imm_op[1]~output_o ;
wire \imm_op[0]~output_o ;
wire \pc_op[31]~output_o ;
wire \pc_op[30]~output_o ;
wire \pc_op[29]~output_o ;
wire \pc_op[28]~output_o ;
wire \pc_op[27]~output_o ;
wire \pc_op[26]~output_o ;
wire \pc_op[25]~output_o ;
wire \pc_op[24]~output_o ;
wire \pc_op[23]~output_o ;
wire \pc_op[22]~output_o ;
wire \pc_op[21]~output_o ;
wire \pc_op[20]~output_o ;
wire \pc_op[19]~output_o ;
wire \pc_op[18]~output_o ;
wire \pc_op[17]~output_o ;
wire \pc_op[16]~output_o ;
wire \pc_op[15]~output_o ;
wire \pc_op[14]~output_o ;
wire \pc_op[13]~output_o ;
wire \pc_op[12]~output_o ;
wire \pc_op[11]~output_o ;
wire \pc_op[10]~output_o ;
wire \pc_op[9]~output_o ;
wire \pc_op[8]~output_o ;
wire \pc_op[7]~output_o ;
wire \pc_op[6]~output_o ;
wire \pc_op[5]~output_o ;
wire \pc_op[4]~output_o ;
wire \pc_op[3]~output_o ;
wire \pc_op[2]~output_o ;
wire \pc_op[1]~output_o ;
wire \pc_op[0]~output_o ;
wire \c_write_back[31]~output_o ;
wire \c_write_back[30]~output_o ;
wire \c_write_back[29]~output_o ;
wire \c_write_back[28]~output_o ;
wire \c_write_back[27]~output_o ;
wire \c_write_back[26]~output_o ;
wire \c_write_back[25]~output_o ;
wire \c_write_back[24]~output_o ;
wire \c_write_back[23]~output_o ;
wire \c_write_back[22]~output_o ;
wire \c_write_back[21]~output_o ;
wire \c_write_back[20]~output_o ;
wire \c_write_back[19]~output_o ;
wire \c_write_back[18]~output_o ;
wire \c_write_back[17]~output_o ;
wire \c_write_back[16]~output_o ;
wire \c_write_back[15]~output_o ;
wire \c_write_back[14]~output_o ;
wire \c_write_back[13]~output_o ;
wire \c_write_back[12]~output_o ;
wire \c_write_back[11]~output_o ;
wire \c_write_back[10]~output_o ;
wire \c_write_back[9]~output_o ;
wire \c_write_back[8]~output_o ;
wire \c_write_back[7]~output_o ;
wire \c_write_back[6]~output_o ;
wire \c_write_back[5]~output_o ;
wire \c_write_back[4]~output_o ;
wire \c_write_back[3]~output_o ;
wire \c_write_back[2]~output_o ;
wire \c_write_back[1]~output_o ;
wire \c_write_back[0]~output_o ;
wire \c[31]~output_o ;
wire \c[30]~output_o ;
wire \c[29]~output_o ;
wire \c[28]~output_o ;
wire \c[27]~output_o ;
wire \c[26]~output_o ;
wire \c[25]~output_o ;
wire \c[24]~output_o ;
wire \c[23]~output_o ;
wire \c[22]~output_o ;
wire \c[21]~output_o ;
wire \c[20]~output_o ;
wire \c[19]~output_o ;
wire \c[18]~output_o ;
wire \c[17]~output_o ;
wire \c[16]~output_o ;
wire \c[15]~output_o ;
wire \c[14]~output_o ;
wire \c[13]~output_o ;
wire \c[12]~output_o ;
wire \c[11]~output_o ;
wire \c[10]~output_o ;
wire \c[9]~output_o ;
wire \c[8]~output_o ;
wire \c[7]~output_o ;
wire \c[6]~output_o ;
wire \c[5]~output_o ;
wire \c[4]~output_o ;
wire \c[3]~output_o ;
wire \c[2]~output_o ;
wire \c[1]~output_o ;
wire \c[0]~output_o ;
wire \pc_target_ad[31]~output_o ;
wire \pc_target_ad[30]~output_o ;
wire \pc_target_ad[29]~output_o ;
wire \pc_target_ad[28]~output_o ;
wire \pc_target_ad[27]~output_o ;
wire \pc_target_ad[26]~output_o ;
wire \pc_target_ad[25]~output_o ;
wire \pc_target_ad[24]~output_o ;
wire \pc_target_ad[23]~output_o ;
wire \pc_target_ad[22]~output_o ;
wire \pc_target_ad[21]~output_o ;
wire \pc_target_ad[20]~output_o ;
wire \pc_target_ad[19]~output_o ;
wire \pc_target_ad[18]~output_o ;
wire \pc_target_ad[17]~output_o ;
wire \pc_target_ad[16]~output_o ;
wire \pc_target_ad[15]~output_o ;
wire \pc_target_ad[14]~output_o ;
wire \pc_target_ad[13]~output_o ;
wire \pc_target_ad[12]~output_o ;
wire \pc_target_ad[11]~output_o ;
wire \pc_target_ad[10]~output_o ;
wire \pc_target_ad[9]~output_o ;
wire \pc_target_ad[8]~output_o ;
wire \pc_target_ad[7]~output_o ;
wire \pc_target_ad[6]~output_o ;
wire \pc_target_ad[5]~output_o ;
wire \pc_target_ad[4]~output_o ;
wire \pc_target_ad[3]~output_o ;
wire \pc_target_ad[2]~output_o ;
wire \pc_target_ad[1]~output_o ;
wire \pc_target_ad[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \inst6|Add0~39 ;
wire \inst6|Add0~40_combout ;
wire \inst6|Add0~41 ;
wire \inst6|Add0~42_combout ;
wire \inst6|Add0~43 ;
wire \inst6|Add0~45 ;
wire \inst6|Add0~46_combout ;
wire \inst6|Add0~47 ;
wire \inst6|Add0~48_combout ;
wire \inst6|Add0~103_combout ;
wire \inst6|Add0~104_combout ;
wire \inst6|Add0~44_combout ;
wire \inst6|Add0~105_combout ;
wire \inst6|Add0~106_combout ;
wire \inst6|Add0~107_combout ;
wire \inst6|Add0~38_combout ;
wire \inst6|Add0~108_combout ;
wire \inst6|Add0~49 ;
wire \inst6|Add0~50_combout ;
wire \inst6|Add0~102_combout ;
wire \inst6|Add0~51 ;
wire \inst6|Add0~52_combout ;
wire \inst6|Add0~101_combout ;
wire \inst6|Add0~53 ;
wire \inst6|Add0~54_combout ;
wire \inst6|Add0~100_combout ;
wire \inst6|Add0~55 ;
wire \inst6|Add0~56_combout ;
wire \inst6|Add0~99_combout ;
wire \inst11|inst3|branch_prediction~1_combout ;
wire \inst6|Add0~57 ;
wire \inst6|Add0~58_combout ;
wire \inst6|Add0~98_combout ;
wire \inst11|inst3|branch_prediction~2_combout ;
wire \inst11|inst3|branch_prediction~0_combout ;
wire \inst11|inst3|branch_prediction~3_combout ;
wire \inst6|Add0~59 ;
wire \inst6|Add0~60_combout ;
wire \inst6|Add0~127_combout ;
wire \inst6|Add0~61 ;
wire \inst6|Add0~62_combout ;
wire \inst6|Add0~126_combout ;
wire \inst6|Add0~63 ;
wire \inst6|Add0~64_combout ;
wire \inst6|Add0~125_combout ;
wire \inst6|Add0~65 ;
wire \inst6|Add0~66_combout ;
wire \inst6|Add0~124_combout ;
wire \inst6|Add0~67 ;
wire \inst6|Add0~68_combout ;
wire \inst6|Add0~123_combout ;
wire \inst6|Add0~69 ;
wire \inst6|Add0~70_combout ;
wire \inst6|Add0~122_combout ;
wire \inst6|Add0~71 ;
wire \inst6|Add0~72_combout ;
wire \inst6|Add0~121_combout ;
wire \inst6|Add0~73 ;
wire \inst6|Add0~74_combout ;
wire \inst6|Add0~120_combout ;
wire \inst6|Add0~75 ;
wire \inst6|Add0~76_combout ;
wire \inst6|Add0~119_combout ;
wire \inst6|Add0~77 ;
wire \inst6|Add0~78_combout ;
wire \inst6|Add0~118_combout ;
wire \inst6|Add0~79 ;
wire \inst6|Add0~80_combout ;
wire \inst6|Add0~117_combout ;
wire \inst6|Add0~81 ;
wire \inst6|Add0~82_combout ;
wire \inst6|Add0~116_combout ;
wire \inst6|Add0~83 ;
wire \inst6|Add0~84_combout ;
wire \inst6|Add0~115_combout ;
wire \inst6|Add0~85 ;
wire \inst6|Add0~86_combout ;
wire \inst6|Add0~114_combout ;
wire \inst6|Add0~87 ;
wire \inst6|Add0~88_combout ;
wire \inst6|Add0~113_combout ;
wire \inst6|Add0~89 ;
wire \inst6|Add0~90_combout ;
wire \inst6|Add0~112_combout ;
wire \inst6|Add0~91 ;
wire \inst6|Add0~92_combout ;
wire \inst6|Add0~111_combout ;
wire \inst6|Add0~93 ;
wire \inst6|Add0~94_combout ;
wire \inst6|Add0~110_combout ;
wire \inst6|Add0~95 ;
wire \inst6|Add0~96_combout ;
wire \inst6|Add0~109_combout ;
wire \inst9|pc_new~0_combout ;
wire \inst9|pc_new~1_combout ;
wire \inst9|pc_new~2_combout ;
wire \inst9|pc_new~3_combout ;
wire \inst9|pc_new~4_combout ;
wire \inst9|pc_new~5_combout ;
wire \inst9|pc_new~6_combout ;
wire \inst9|pc_new~7_combout ;
wire \inst9|pc_new~8_combout ;
wire \inst9|pc_new~9_combout ;
wire \inst9|pc_new~10_combout ;
wire \inst6|instr[0]~feeder_combout ;
wire [31:0] \inst11|inst|altsyncram_component|auto_generated|q_b ;
wire [31:0] \inst6|pc ;
wire [31:0] \inst6|instr ;

wire [35:0] \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst11|inst|altsyncram_component|auto_generated|q_b [0] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [1] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [2] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [3] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [4] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [5] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [6] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [7] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [8] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [9] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [10] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [11] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [12] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [13] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [14] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [15] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [16] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [18] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \take_new_pc~output (
	.i(\inst11|inst3|branch_prediction~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\take_new_pc~output_o ),
	.obar());
// synopsys translate_off
defparam \take_new_pc~output .bus_hold = "false";
defparam \take_new_pc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \branch_result~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_result~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_result~output .bus_hold = "false";
defparam \branch_result~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_io_obuf \pc_next[31]~output (
	.i(\inst6|Add0~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[31]~output .bus_hold = "false";
defparam \pc_next[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_io_obuf \pc_next[30]~output (
	.i(\inst6|Add0~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[30]~output .bus_hold = "false";
defparam \pc_next[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_io_obuf \pc_next[29]~output (
	.i(\inst6|Add0~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[29]~output .bus_hold = "false";
defparam \pc_next[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_io_obuf \pc_next[28]~output (
	.i(\inst6|Add0~112_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[28]~output .bus_hold = "false";
defparam \pc_next[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_io_obuf \pc_next[27]~output (
	.i(\inst6|Add0~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[27]~output .bus_hold = "false";
defparam \pc_next[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_io_obuf \pc_next[26]~output (
	.i(\inst6|Add0~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[26]~output .bus_hold = "false";
defparam \pc_next[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_io_obuf \pc_next[25]~output (
	.i(\inst6|Add0~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[25]~output .bus_hold = "false";
defparam \pc_next[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_io_obuf \pc_next[24]~output (
	.i(\inst6|Add0~116_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[24]~output .bus_hold = "false";
defparam \pc_next[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_io_obuf \pc_next[23]~output (
	.i(\inst6|Add0~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[23]~output .bus_hold = "false";
defparam \pc_next[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_io_obuf \pc_next[22]~output (
	.i(\inst6|Add0~118_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[22]~output .bus_hold = "false";
defparam \pc_next[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_io_obuf \pc_next[21]~output (
	.i(\inst6|Add0~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[21]~output .bus_hold = "false";
defparam \pc_next[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_io_obuf \pc_next[20]~output (
	.i(\inst6|Add0~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[20]~output .bus_hold = "false";
defparam \pc_next[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_io_obuf \pc_next[19]~output (
	.i(\inst6|Add0~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[19]~output .bus_hold = "false";
defparam \pc_next[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_io_obuf \pc_next[18]~output (
	.i(\inst6|Add0~122_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[18]~output .bus_hold = "false";
defparam \pc_next[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_io_obuf \pc_next[17]~output (
	.i(\inst6|Add0~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[17]~output .bus_hold = "false";
defparam \pc_next[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_io_obuf \pc_next[16]~output (
	.i(\inst6|Add0~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[16]~output .bus_hold = "false";
defparam \pc_next[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneive_io_obuf \pc_next[15]~output (
	.i(\inst6|Add0~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[15]~output .bus_hold = "false";
defparam \pc_next[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_io_obuf \pc_next[14]~output (
	.i(\inst6|Add0~126_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[14]~output .bus_hold = "false";
defparam \pc_next[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_io_obuf \pc_next[13]~output (
	.i(\inst6|Add0~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[13]~output .bus_hold = "false";
defparam \pc_next[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_io_obuf \pc_next[12]~output (
	.i(\inst6|Add0~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[12]~output .bus_hold = "false";
defparam \pc_next[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_io_obuf \pc_next[11]~output (
	.i(\inst6|Add0~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[11]~output .bus_hold = "false";
defparam \pc_next[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_io_obuf \pc_next[10]~output (
	.i(\inst6|Add0~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[10]~output .bus_hold = "false";
defparam \pc_next[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneive_io_obuf \pc_next[9]~output (
	.i(\inst6|Add0~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[9]~output .bus_hold = "false";
defparam \pc_next[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_io_obuf \pc_next[8]~output (
	.i(\inst6|Add0~102_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[8]~output .bus_hold = "false";
defparam \pc_next[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_io_obuf \pc_next[7]~output (
	.i(\inst6|Add0~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[7]~output .bus_hold = "false";
defparam \pc_next[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_io_obuf \pc_next[6]~output (
	.i(\inst6|Add0~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[6]~output .bus_hold = "false";
defparam \pc_next[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_io_obuf \pc_next[5]~output (
	.i(\inst6|Add0~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[5]~output .bus_hold = "false";
defparam \pc_next[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_io_obuf \pc_next[4]~output (
	.i(\inst6|Add0~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[4]~output .bus_hold = "false";
defparam \pc_next[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_io_obuf \pc_next[3]~output (
	.i(\inst6|Add0~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[3]~output .bus_hold = "false";
defparam \pc_next[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_io_obuf \pc_next[2]~output (
	.i(\inst6|Add0~108_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[2]~output .bus_hold = "false";
defparam \pc_next[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N0
cycloneive_io_obuf \pc_next[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[1]~output .bus_hold = "false";
defparam \pc_next[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_io_obuf \pc_next[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[0]~output .bus_hold = "false";
defparam \pc_next[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_io_obuf \pc_new[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[31]~output .bus_hold = "false";
defparam \pc_new[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N0
cycloneive_io_obuf \pc_new[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[30]~output .bus_hold = "false";
defparam \pc_new[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_io_obuf \pc_new[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[29]~output .bus_hold = "false";
defparam \pc_new[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_io_obuf \pc_new[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[28]~output .bus_hold = "false";
defparam \pc_new[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
cycloneive_io_obuf \pc_new[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[27]~output .bus_hold = "false";
defparam \pc_new[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N0
cycloneive_io_obuf \pc_new[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[26]~output .bus_hold = "false";
defparam \pc_new[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N0
cycloneive_io_obuf \pc_new[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[25]~output .bus_hold = "false";
defparam \pc_new[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_io_obuf \pc_new[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[24]~output .bus_hold = "false";
defparam \pc_new[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneive_io_obuf \pc_new[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[23]~output .bus_hold = "false";
defparam \pc_new[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_io_obuf \pc_new[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[22]~output .bus_hold = "false";
defparam \pc_new[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N0
cycloneive_io_obuf \pc_new[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[21]~output .bus_hold = "false";
defparam \pc_new[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_io_obuf \pc_new[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[20]~output .bus_hold = "false";
defparam \pc_new[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N0
cycloneive_io_obuf \pc_new[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[19]~output .bus_hold = "false";
defparam \pc_new[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_io_obuf \pc_new[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[18]~output .bus_hold = "false";
defparam \pc_new[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneive_io_obuf \pc_new[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[17]~output .bus_hold = "false";
defparam \pc_new[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N0
cycloneive_io_obuf \pc_new[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[16]~output .bus_hold = "false";
defparam \pc_new[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneive_io_obuf \pc_new[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[15]~output .bus_hold = "false";
defparam \pc_new[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_io_obuf \pc_new[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[14]~output .bus_hold = "false";
defparam \pc_new[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_io_obuf \pc_new[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[13]~output .bus_hold = "false";
defparam \pc_new[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_io_obuf \pc_new[12]~output (
	.i(\inst9|pc_new~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[12]~output .bus_hold = "false";
defparam \pc_new[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_io_obuf \pc_new[11]~output (
	.i(\inst9|pc_new~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[11]~output .bus_hold = "false";
defparam \pc_new[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_io_obuf \pc_new[10]~output (
	.i(\inst9|pc_new~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[10]~output .bus_hold = "false";
defparam \pc_new[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_io_obuf \pc_new[9]~output (
	.i(\inst9|pc_new~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[9]~output .bus_hold = "false";
defparam \pc_new[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_io_obuf \pc_new[8]~output (
	.i(\inst9|pc_new~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[8]~output .bus_hold = "false";
defparam \pc_new[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_io_obuf \pc_new[7]~output (
	.i(\inst9|pc_new~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[7]~output .bus_hold = "false";
defparam \pc_new[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_io_obuf \pc_new[6]~output (
	.i(\inst9|pc_new~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[6]~output .bus_hold = "false";
defparam \pc_new[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_io_obuf \pc_new[5]~output (
	.i(\inst9|pc_new~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[5]~output .bus_hold = "false";
defparam \pc_new[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_io_obuf \pc_new[4]~output (
	.i(\inst9|pc_new~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[4]~output .bus_hold = "false";
defparam \pc_new[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneive_io_obuf \pc_new[3]~output (
	.i(\inst9|pc_new~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[3]~output .bus_hold = "false";
defparam \pc_new[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_io_obuf \pc_new[2]~output (
	.i(\inst9|pc_new~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[2]~output .bus_hold = "false";
defparam \pc_new[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N0
cycloneive_io_obuf \pc_new[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[1]~output .bus_hold = "false";
defparam \pc_new[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_io_obuf \pc_new[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[0]~output .bus_hold = "false";
defparam \pc_new[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_io_obuf \instr_type[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[2]~output .bus_hold = "false";
defparam \instr_type[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_io_obuf \instr_type[1]~output (
	.i(!\inst6|instr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[1]~output .bus_hold = "false";
defparam \instr_type[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N0
cycloneive_io_obuf \instr_type[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[0]~output .bus_hold = "false";
defparam \instr_type[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_io_obuf \pc[31]~output (
	.i(\inst6|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_io_obuf \pc[30]~output (
	.i(\inst6|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_io_obuf \pc[29]~output (
	.i(\inst6|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_io_obuf \pc[28]~output (
	.i(\inst6|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_io_obuf \pc[27]~output (
	.i(\inst6|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_io_obuf \pc[26]~output (
	.i(\inst6|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_io_obuf \pc[25]~output (
	.i(\inst6|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_io_obuf \pc[24]~output (
	.i(\inst6|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_io_obuf \pc[23]~output (
	.i(\inst6|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_io_obuf \pc[22]~output (
	.i(\inst6|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_io_obuf \pc[21]~output (
	.i(\inst6|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_io_obuf \pc[20]~output (
	.i(\inst6|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_io_obuf \pc[19]~output (
	.i(\inst6|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_io_obuf \pc[18]~output (
	.i(\inst6|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_io_obuf \pc[17]~output (
	.i(\inst6|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneive_io_obuf \pc[16]~output (
	.i(\inst6|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneive_io_obuf \pc[15]~output (
	.i(\inst6|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneive_io_obuf \pc[14]~output (
	.i(\inst6|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneive_io_obuf \pc[13]~output (
	.i(\inst6|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneive_io_obuf \pc[12]~output (
	.i(\inst6|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_io_obuf \pc[11]~output (
	.i(\inst6|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_io_obuf \pc[10]~output (
	.i(\inst6|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneive_io_obuf \pc[9]~output (
	.i(\inst6|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneive_io_obuf \pc[8]~output (
	.i(\inst6|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneive_io_obuf \pc[7]~output (
	.i(\inst6|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_io_obuf \pc[6]~output (
	.i(\inst6|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneive_io_obuf \pc[5]~output (
	.i(\inst6|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_io_obuf \pc[4]~output (
	.i(\inst6|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneive_io_obuf \pc[3]~output (
	.i(\inst6|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneive_io_obuf \pc[2]~output (
	.i(\inst6|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_io_obuf \pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_io_obuf \pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneive_io_obuf \imm_op[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[31]~output .bus_hold = "false";
defparam \imm_op[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_io_obuf \imm_op[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[30]~output .bus_hold = "false";
defparam \imm_op[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_io_obuf \imm_op[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[29]~output .bus_hold = "false";
defparam \imm_op[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_io_obuf \imm_op[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[28]~output .bus_hold = "false";
defparam \imm_op[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_io_obuf \imm_op[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[27]~output .bus_hold = "false";
defparam \imm_op[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneive_io_obuf \imm_op[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[26]~output .bus_hold = "false";
defparam \imm_op[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneive_io_obuf \imm_op[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[25]~output .bus_hold = "false";
defparam \imm_op[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_io_obuf \imm_op[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[24]~output .bus_hold = "false";
defparam \imm_op[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_io_obuf \imm_op[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[23]~output .bus_hold = "false";
defparam \imm_op[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneive_io_obuf \imm_op[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[22]~output .bus_hold = "false";
defparam \imm_op[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneive_io_obuf \imm_op[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[21]~output .bus_hold = "false";
defparam \imm_op[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneive_io_obuf \imm_op[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[20]~output .bus_hold = "false";
defparam \imm_op[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneive_io_obuf \imm_op[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[19]~output .bus_hold = "false";
defparam \imm_op[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N2
cycloneive_io_obuf \imm_op[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[18]~output .bus_hold = "false";
defparam \imm_op[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y23_N0
cycloneive_io_obuf \imm_op[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[17]~output .bus_hold = "false";
defparam \imm_op[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N0
cycloneive_io_obuf \imm_op[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[16]~output .bus_hold = "false";
defparam \imm_op[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_io_obuf \imm_op[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[15]~output .bus_hold = "false";
defparam \imm_op[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N0
cycloneive_io_obuf \imm_op[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[14]~output .bus_hold = "false";
defparam \imm_op[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N2
cycloneive_io_obuf \imm_op[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[13]~output .bus_hold = "false";
defparam \imm_op[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N0
cycloneive_io_obuf \imm_op[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[12]~output .bus_hold = "false";
defparam \imm_op[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N0
cycloneive_io_obuf \imm_op[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[11]~output .bus_hold = "false";
defparam \imm_op[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N0
cycloneive_io_obuf \imm_op[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[10]~output .bus_hold = "false";
defparam \imm_op[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y1_N4
cycloneive_io_obuf \imm_op[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[9]~output .bus_hold = "false";
defparam \imm_op[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N0
cycloneive_io_obuf \imm_op[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[8]~output .bus_hold = "false";
defparam \imm_op[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N0
cycloneive_io_obuf \imm_op[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[7]~output .bus_hold = "false";
defparam \imm_op[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y14_N0
cycloneive_io_obuf \imm_op[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[6]~output .bus_hold = "false";
defparam \imm_op[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N0
cycloneive_io_obuf \imm_op[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[5]~output .bus_hold = "false";
defparam \imm_op[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneive_io_obuf \imm_op[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[4]~output .bus_hold = "false";
defparam \imm_op[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_io_obuf \imm_op[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[3]~output .bus_hold = "false";
defparam \imm_op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_io_obuf \imm_op[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[2]~output .bus_hold = "false";
defparam \imm_op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneive_io_obuf \imm_op[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[1]~output .bus_hold = "false";
defparam \imm_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_io_obuf \imm_op[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[0]~output .bus_hold = "false";
defparam \imm_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_io_obuf \pc_op[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[31]~output .bus_hold = "false";
defparam \pc_op[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_io_obuf \pc_op[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[30]~output .bus_hold = "false";
defparam \pc_op[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneive_io_obuf \pc_op[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[29]~output .bus_hold = "false";
defparam \pc_op[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cycloneive_io_obuf \pc_op[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[28]~output .bus_hold = "false";
defparam \pc_op[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneive_io_obuf \pc_op[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[27]~output .bus_hold = "false";
defparam \pc_op[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_io_obuf \pc_op[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[26]~output .bus_hold = "false";
defparam \pc_op[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneive_io_obuf \pc_op[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[25]~output .bus_hold = "false";
defparam \pc_op[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N0
cycloneive_io_obuf \pc_op[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[24]~output .bus_hold = "false";
defparam \pc_op[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N0
cycloneive_io_obuf \pc_op[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[23]~output .bus_hold = "false";
defparam \pc_op[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneive_io_obuf \pc_op[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[22]~output .bus_hold = "false";
defparam \pc_op[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N0
cycloneive_io_obuf \pc_op[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[21]~output .bus_hold = "false";
defparam \pc_op[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_io_obuf \pc_op[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[20]~output .bus_hold = "false";
defparam \pc_op[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_io_obuf \pc_op[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[19]~output .bus_hold = "false";
defparam \pc_op[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_io_obuf \pc_op[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[18]~output .bus_hold = "false";
defparam \pc_op[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N0
cycloneive_io_obuf \pc_op[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[17]~output .bus_hold = "false";
defparam \pc_op[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_io_obuf \pc_op[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[16]~output .bus_hold = "false";
defparam \pc_op[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_io_obuf \pc_op[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[15]~output .bus_hold = "false";
defparam \pc_op[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneive_io_obuf \pc_op[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[14]~output .bus_hold = "false";
defparam \pc_op[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
cycloneive_io_obuf \pc_op[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[13]~output .bus_hold = "false";
defparam \pc_op[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneive_io_obuf \pc_op[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[12]~output .bus_hold = "false";
defparam \pc_op[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_io_obuf \pc_op[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[11]~output .bus_hold = "false";
defparam \pc_op[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneive_io_obuf \pc_op[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[10]~output .bus_hold = "false";
defparam \pc_op[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_io_obuf \pc_op[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[9]~output .bus_hold = "false";
defparam \pc_op[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N0
cycloneive_io_obuf \pc_op[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[8]~output .bus_hold = "false";
defparam \pc_op[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_io_obuf \pc_op[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[7]~output .bus_hold = "false";
defparam \pc_op[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_io_obuf \pc_op[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[6]~output .bus_hold = "false";
defparam \pc_op[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_io_obuf \pc_op[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[5]~output .bus_hold = "false";
defparam \pc_op[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
cycloneive_io_obuf \pc_op[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[4]~output .bus_hold = "false";
defparam \pc_op[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_io_obuf \pc_op[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[3]~output .bus_hold = "false";
defparam \pc_op[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_io_obuf \pc_op[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[2]~output .bus_hold = "false";
defparam \pc_op[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N0
cycloneive_io_obuf \pc_op[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[1]~output .bus_hold = "false";
defparam \pc_op[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneive_io_obuf \pc_op[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[0]~output .bus_hold = "false";
defparam \pc_op[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_io_obuf \c_write_back[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[31]~output .bus_hold = "false";
defparam \c_write_back[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneive_io_obuf \c_write_back[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[30]~output .bus_hold = "false";
defparam \c_write_back[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneive_io_obuf \c_write_back[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[29]~output .bus_hold = "false";
defparam \c_write_back[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N0
cycloneive_io_obuf \c_write_back[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[28]~output .bus_hold = "false";
defparam \c_write_back[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
cycloneive_io_obuf \c_write_back[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[27]~output .bus_hold = "false";
defparam \c_write_back[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_io_obuf \c_write_back[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[26]~output .bus_hold = "false";
defparam \c_write_back[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N0
cycloneive_io_obuf \c_write_back[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[25]~output .bus_hold = "false";
defparam \c_write_back[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneive_io_obuf \c_write_back[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[24]~output .bus_hold = "false";
defparam \c_write_back[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_io_obuf \c_write_back[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[23]~output .bus_hold = "false";
defparam \c_write_back[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N0
cycloneive_io_obuf \c_write_back[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[22]~output .bus_hold = "false";
defparam \c_write_back[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_io_obuf \c_write_back[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[21]~output .bus_hold = "false";
defparam \c_write_back[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N0
cycloneive_io_obuf \c_write_back[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[20]~output .bus_hold = "false";
defparam \c_write_back[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_io_obuf \c_write_back[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[19]~output .bus_hold = "false";
defparam \c_write_back[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_io_obuf \c_write_back[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[18]~output .bus_hold = "false";
defparam \c_write_back[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
cycloneive_io_obuf \c_write_back[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[17]~output .bus_hold = "false";
defparam \c_write_back[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N0
cycloneive_io_obuf \c_write_back[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[16]~output .bus_hold = "false";
defparam \c_write_back[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X11_Y28_N0
cycloneive_io_obuf \c_write_back[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[15]~output .bus_hold = "false";
defparam \c_write_back[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N0
cycloneive_io_obuf \c_write_back[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[14]~output .bus_hold = "false";
defparam \c_write_back[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_io_obuf \c_write_back[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[13]~output .bus_hold = "false";
defparam \c_write_back[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_io_obuf \c_write_back[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[12]~output .bus_hold = "false";
defparam \c_write_back[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N0
cycloneive_io_obuf \c_write_back[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[11]~output .bus_hold = "false";
defparam \c_write_back[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N0
cycloneive_io_obuf \c_write_back[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[10]~output .bus_hold = "false";
defparam \c_write_back[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N0
cycloneive_io_obuf \c_write_back[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[9]~output .bus_hold = "false";
defparam \c_write_back[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_io_obuf \c_write_back[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[8]~output .bus_hold = "false";
defparam \c_write_back[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N0
cycloneive_io_obuf \c_write_back[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[7]~output .bus_hold = "false";
defparam \c_write_back[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_io_obuf \c_write_back[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[6]~output .bus_hold = "false";
defparam \c_write_back[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_io_obuf \c_write_back[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[5]~output .bus_hold = "false";
defparam \c_write_back[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N0
cycloneive_io_obuf \c_write_back[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[4]~output .bus_hold = "false";
defparam \c_write_back[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_io_obuf \c_write_back[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[3]~output .bus_hold = "false";
defparam \c_write_back[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_io_obuf \c_write_back[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[2]~output .bus_hold = "false";
defparam \c_write_back[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_io_obuf \c_write_back[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[1]~output .bus_hold = "false";
defparam \c_write_back[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_io_obuf \c_write_back[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[0]~output .bus_hold = "false";
defparam \c_write_back[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N0
cycloneive_io_obuf \c[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[31]~output .bus_hold = "false";
defparam \c[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneive_io_obuf \c[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[30]~output .bus_hold = "false";
defparam \c[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_io_obuf \c[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[29]~output .bus_hold = "false";
defparam \c[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_io_obuf \c[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[28]~output .bus_hold = "false";
defparam \c[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_io_obuf \c[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[27]~output .bus_hold = "false";
defparam \c[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneive_io_obuf \c[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[26]~output .bus_hold = "false";
defparam \c[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N0
cycloneive_io_obuf \c[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[25]~output .bus_hold = "false";
defparam \c[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_io_obuf \c[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[24]~output .bus_hold = "false";
defparam \c[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_io_obuf \c[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[23]~output .bus_hold = "false";
defparam \c[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_io_obuf \c[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[22]~output .bus_hold = "false";
defparam \c[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_io_obuf \c[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[21]~output .bus_hold = "false";
defparam \c[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_io_obuf \c[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[20]~output .bus_hold = "false";
defparam \c[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y32_N0
cycloneive_io_obuf \c[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[19]~output .bus_hold = "false";
defparam \c[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N0
cycloneive_io_obuf \c[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[18]~output .bus_hold = "false";
defparam \c[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N0
cycloneive_io_obuf \c[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[17]~output .bus_hold = "false";
defparam \c[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_io_obuf \c[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[16]~output .bus_hold = "false";
defparam \c[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_io_obuf \c[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[15]~output .bus_hold = "false";
defparam \c[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y33_N0
cycloneive_io_obuf \c[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[14]~output .bus_hold = "false";
defparam \c[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneive_io_obuf \c[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[13]~output .bus_hold = "false";
defparam \c[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_io_obuf \c[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[12]~output .bus_hold = "false";
defparam \c[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneive_io_obuf \c[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[11]~output .bus_hold = "false";
defparam \c[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneive_io_obuf \c[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[10]~output .bus_hold = "false";
defparam \c[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_io_obuf \c[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[9]~output .bus_hold = "false";
defparam \c[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneive_io_obuf \c[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[8]~output .bus_hold = "false";
defparam \c[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N0
cycloneive_io_obuf \c[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[7]~output .bus_hold = "false";
defparam \c[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N0
cycloneive_io_obuf \c[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[6]~output .bus_hold = "false";
defparam \c[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y1_N0
cycloneive_io_obuf \c[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[5]~output .bus_hold = "false";
defparam \c[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cycloneive_io_obuf \c[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[4]~output .bus_hold = "false";
defparam \c[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneive_io_obuf \c[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[3]~output .bus_hold = "false";
defparam \c[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N0
cycloneive_io_obuf \c[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[2]~output .bus_hold = "false";
defparam \c[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneive_io_obuf \c[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[1]~output .bus_hold = "false";
defparam \c[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_io_obuf \c[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \c[0]~output .bus_hold = "false";
defparam \c[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cycloneive_io_obuf \pc_target_ad[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[31]~output .bus_hold = "false";
defparam \pc_target_ad[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneive_io_obuf \pc_target_ad[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[30]~output .bus_hold = "false";
defparam \pc_target_ad[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneive_io_obuf \pc_target_ad[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[29]~output .bus_hold = "false";
defparam \pc_target_ad[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N0
cycloneive_io_obuf \pc_target_ad[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[28]~output .bus_hold = "false";
defparam \pc_target_ad[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneive_io_obuf \pc_target_ad[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[27]~output .bus_hold = "false";
defparam \pc_target_ad[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cycloneive_io_obuf \pc_target_ad[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[26]~output .bus_hold = "false";
defparam \pc_target_ad[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_io_obuf \pc_target_ad[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[25]~output .bus_hold = "false";
defparam \pc_target_ad[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N0
cycloneive_io_obuf \pc_target_ad[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[24]~output .bus_hold = "false";
defparam \pc_target_ad[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneive_io_obuf \pc_target_ad[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[23]~output .bus_hold = "false";
defparam \pc_target_ad[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_io_obuf \pc_target_ad[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[22]~output .bus_hold = "false";
defparam \pc_target_ad[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_io_obuf \pc_target_ad[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[21]~output .bus_hold = "false";
defparam \pc_target_ad[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y2_N0
cycloneive_io_obuf \pc_target_ad[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[20]~output .bus_hold = "false";
defparam \pc_target_ad[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneive_io_obuf \pc_target_ad[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[19]~output .bus_hold = "false";
defparam \pc_target_ad[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y5_N0
cycloneive_io_obuf \pc_target_ad[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[18]~output .bus_hold = "false";
defparam \pc_target_ad[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_io_obuf \pc_target_ad[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[17]~output .bus_hold = "false";
defparam \pc_target_ad[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_io_obuf \pc_target_ad[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[16]~output .bus_hold = "false";
defparam \pc_target_ad[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_io_obuf \pc_target_ad[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[15]~output .bus_hold = "false";
defparam \pc_target_ad[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_io_obuf \pc_target_ad[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[14]~output .bus_hold = "false";
defparam \pc_target_ad[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N0
cycloneive_io_obuf \pc_target_ad[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[13]~output .bus_hold = "false";
defparam \pc_target_ad[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_io_obuf \pc_target_ad[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[12]~output .bus_hold = "false";
defparam \pc_target_ad[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneive_io_obuf \pc_target_ad[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[11]~output .bus_hold = "false";
defparam \pc_target_ad[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y29_N0
cycloneive_io_obuf \pc_target_ad[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[10]~output .bus_hold = "false";
defparam \pc_target_ad[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneive_io_obuf \pc_target_ad[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[9]~output .bus_hold = "false";
defparam \pc_target_ad[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_io_obuf \pc_target_ad[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[8]~output .bus_hold = "false";
defparam \pc_target_ad[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_io_obuf \pc_target_ad[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[7]~output .bus_hold = "false";
defparam \pc_target_ad[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y16_N0
cycloneive_io_obuf \pc_target_ad[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[6]~output .bus_hold = "false";
defparam \pc_target_ad[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_io_obuf \pc_target_ad[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[5]~output .bus_hold = "false";
defparam \pc_target_ad[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneive_io_obuf \pc_target_ad[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[4]~output .bus_hold = "false";
defparam \pc_target_ad[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N0
cycloneive_io_obuf \pc_target_ad[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[3]~output .bus_hold = "false";
defparam \pc_target_ad[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N0
cycloneive_io_obuf \pc_target_ad[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[2]~output .bus_hold = "false";
defparam \pc_target_ad[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_io_obuf \pc_target_ad[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[1]~output .bus_hold = "false";
defparam \pc_target_ad[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneive_io_obuf \pc_target_ad[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[0]~output .bus_hold = "false";
defparam \pc_target_ad[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \inst6|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[3] .is_wysiwyg = "true";
defparam \inst6|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \inst6|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~108_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[2] .is_wysiwyg = "true";
defparam \inst6|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \inst6|Add0~38 (
// Equation(s):
// \inst6|Add0~38_combout  = \inst6|pc [2] $ (VCC)
// \inst6|Add0~39  = CARRY(\inst6|pc [2])

	.dataa(gnd),
	.datab(\inst6|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~38_combout ),
	.cout(\inst6|Add0~39 ));
// synopsys translate_off
defparam \inst6|Add0~38 .lut_mask = 16'h33CC;
defparam \inst6|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \inst6|Add0~40 (
// Equation(s):
// \inst6|Add0~40_combout  = (\inst6|pc [3] & (!\inst6|Add0~39 )) # (!\inst6|pc [3] & ((\inst6|Add0~39 ) # (GND)))
// \inst6|Add0~41  = CARRY((!\inst6|Add0~39 ) # (!\inst6|pc [3]))

	.dataa(gnd),
	.datab(\inst6|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~39 ),
	.combout(\inst6|Add0~40_combout ),
	.cout(\inst6|Add0~41 ));
// synopsys translate_off
defparam \inst6|Add0~40 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \inst6|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~106_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[4] .is_wysiwyg = "true";
defparam \inst6|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \inst6|Add0~42 (
// Equation(s):
// \inst6|Add0~42_combout  = (\inst6|pc [4] & (\inst6|Add0~41  $ (GND))) # (!\inst6|pc [4] & (!\inst6|Add0~41  & VCC))
// \inst6|Add0~43  = CARRY((\inst6|pc [4] & !\inst6|Add0~41 ))

	.dataa(\inst6|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~41 ),
	.combout(\inst6|Add0~42_combout ),
	.cout(\inst6|Add0~43 ));
// synopsys translate_off
defparam \inst6|Add0~42 .lut_mask = 16'hA50A;
defparam \inst6|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \inst6|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~104_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[6] .is_wysiwyg = "true";
defparam \inst6|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \inst6|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~105_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[5] .is_wysiwyg = "true";
defparam \inst6|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \inst6|Add0~44 (
// Equation(s):
// \inst6|Add0~44_combout  = (\inst6|pc [5] & (!\inst6|Add0~43 )) # (!\inst6|pc [5] & ((\inst6|Add0~43 ) # (GND)))
// \inst6|Add0~45  = CARRY((!\inst6|Add0~43 ) # (!\inst6|pc [5]))

	.dataa(gnd),
	.datab(\inst6|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~43 ),
	.combout(\inst6|Add0~44_combout ),
	.cout(\inst6|Add0~45 ));
// synopsys translate_off
defparam \inst6|Add0~44 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \inst6|Add0~46 (
// Equation(s):
// \inst6|Add0~46_combout  = (\inst6|pc [6] & (\inst6|Add0~45  $ (GND))) # (!\inst6|pc [6] & (!\inst6|Add0~45  & VCC))
// \inst6|Add0~47  = CARRY((\inst6|pc [6] & !\inst6|Add0~45 ))

	.dataa(\inst6|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~45 ),
	.combout(\inst6|Add0~46_combout ),
	.cout(\inst6|Add0~47 ));
// synopsys translate_off
defparam \inst6|Add0~46 .lut_mask = 16'hA50A;
defparam \inst6|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst6|Add0~103_combout ,\inst6|Add0~104_combout ,\inst6|Add0~105_combout ,\inst6|Add0~106_combout ,\inst6|Add0~107_combout ,\inst6|Add0~108_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ALTSYNCRAM";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \inst6|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[7] .is_wysiwyg = "true";
defparam \inst6|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \inst6|Add0~48 (
// Equation(s):
// \inst6|Add0~48_combout  = (\inst6|pc [7] & (!\inst6|Add0~47 )) # (!\inst6|pc [7] & ((\inst6|Add0~47 ) # (GND)))
// \inst6|Add0~49  = CARRY((!\inst6|Add0~47 ) # (!\inst6|pc [7]))

	.dataa(gnd),
	.datab(\inst6|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~47 ),
	.combout(\inst6|Add0~48_combout ),
	.cout(\inst6|Add0~49 ));
// synopsys translate_off
defparam \inst6|Add0~48 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \inst6|Add0~103 (
// Equation(s):
// \inst6|Add0~103_combout  = (\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [5])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~48_combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(\inst6|Add0~48_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~103 .lut_mask = 16'hAAF0;
defparam \inst6|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \inst6|Add0~104 (
// Equation(s):
// \inst6|Add0~104_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [4]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~46_combout ))

	.dataa(gnd),
	.datab(\inst6|Add0~46_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~104 .lut_mask = 16'hF0CC;
defparam \inst6|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \inst6|Add0~105 (
// Equation(s):
// \inst6|Add0~105_combout  = (\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [3])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~44_combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst6|Add0~44_combout ),
	.datac(gnd),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~105 .lut_mask = 16'hAACC;
defparam \inst6|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \inst6|Add0~106 (
// Equation(s):
// \inst6|Add0~106_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [2]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~42_combout ))

	.dataa(gnd),
	.datab(\inst6|Add0~42_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~106 .lut_mask = 16'hF0CC;
defparam \inst6|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \inst6|Add0~107 (
// Equation(s):
// \inst6|Add0~107_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [1]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~40_combout ))

	.dataa(gnd),
	.datab(\inst6|Add0~40_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [1]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~107 .lut_mask = 16'hF0CC;
defparam \inst6|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \inst6|Add0~108 (
// Equation(s):
// \inst6|Add0~108_combout  = (\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [0])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~38_combout )))

	.dataa(gnd),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(\inst6|Add0~38_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~108 .lut_mask = 16'hCCF0;
defparam \inst6|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \inst6|Add0~50 (
// Equation(s):
// \inst6|Add0~50_combout  = (\inst6|pc [8] & (\inst6|Add0~49  $ (GND))) # (!\inst6|pc [8] & (!\inst6|Add0~49  & VCC))
// \inst6|Add0~51  = CARRY((\inst6|pc [8] & !\inst6|Add0~49 ))

	.dataa(gnd),
	.datab(\inst6|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~49 ),
	.combout(\inst6|Add0~50_combout ),
	.cout(\inst6|Add0~51 ));
// synopsys translate_off
defparam \inst6|Add0~50 .lut_mask = 16'hC30C;
defparam \inst6|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \inst6|Add0~102 (
// Equation(s):
// \inst6|Add0~102_combout  = (\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [6])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~50_combout )))

	.dataa(gnd),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(\inst6|Add0~50_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~102 .lut_mask = 16'hCCF0;
defparam \inst6|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \inst6|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~102_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[8] .is_wysiwyg = "true";
defparam \inst6|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \inst6|Add0~52 (
// Equation(s):
// \inst6|Add0~52_combout  = (\inst6|pc [9] & (!\inst6|Add0~51 )) # (!\inst6|pc [9] & ((\inst6|Add0~51 ) # (GND)))
// \inst6|Add0~53  = CARRY((!\inst6|Add0~51 ) # (!\inst6|pc [9]))

	.dataa(gnd),
	.datab(\inst6|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~51 ),
	.combout(\inst6|Add0~52_combout ),
	.cout(\inst6|Add0~53 ));
// synopsys translate_off
defparam \inst6|Add0~52 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \inst6|Add0~101 (
// Equation(s):
// \inst6|Add0~101_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [7]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~52_combout ))

	.dataa(gnd),
	.datab(\inst6|Add0~52_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~101 .lut_mask = 16'hF0CC;
defparam \inst6|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \inst6|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[9] .is_wysiwyg = "true";
defparam \inst6|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \inst6|Add0~54 (
// Equation(s):
// \inst6|Add0~54_combout  = (\inst6|pc [10] & (\inst6|Add0~53  $ (GND))) # (!\inst6|pc [10] & (!\inst6|Add0~53  & VCC))
// \inst6|Add0~55  = CARRY((\inst6|pc [10] & !\inst6|Add0~53 ))

	.dataa(\inst6|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~53 ),
	.combout(\inst6|Add0~54_combout ),
	.cout(\inst6|Add0~55 ));
// synopsys translate_off
defparam \inst6|Add0~54 .lut_mask = 16'hA50A;
defparam \inst6|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \inst6|Add0~100 (
// Equation(s):
// \inst6|Add0~100_combout  = (\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [8])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~54_combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [8]),
	.datab(gnd),
	.datac(\inst6|Add0~54_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~100 .lut_mask = 16'hAAF0;
defparam \inst6|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \inst6|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[10] .is_wysiwyg = "true";
defparam \inst6|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \inst6|Add0~56 (
// Equation(s):
// \inst6|Add0~56_combout  = (\inst6|pc [11] & (!\inst6|Add0~55 )) # (!\inst6|pc [11] & ((\inst6|Add0~55 ) # (GND)))
// \inst6|Add0~57  = CARRY((!\inst6|Add0~55 ) # (!\inst6|pc [11]))

	.dataa(gnd),
	.datab(\inst6|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~55 ),
	.combout(\inst6|Add0~56_combout ),
	.cout(\inst6|Add0~57 ));
// synopsys translate_off
defparam \inst6|Add0~56 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \inst6|Add0~99 (
// Equation(s):
// \inst6|Add0~99_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [9]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~56_combout ))

	.dataa(\inst6|Add0~56_combout ),
	.datab(gnd),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~99 .lut_mask = 16'hF0AA;
defparam \inst6|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \inst6|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[11] .is_wysiwyg = "true";
defparam \inst6|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \inst11|inst3|branch_prediction~1 (
// Equation(s):
// \inst11|inst3|branch_prediction~1_combout  = (\inst6|pc [10] & (\inst11|inst|altsyncram_component|auto_generated|q_b [13] & (\inst6|pc [11] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [14])))) # (!\inst6|pc [10] & 
// (!\inst11|inst|altsyncram_component|auto_generated|q_b [13] & (\inst6|pc [11] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\inst6|pc [10]),
	.datab(\inst6|pc [11]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [14]),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~1 .lut_mask = 16'h8241;
defparam \inst11|inst3|branch_prediction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \inst6|Add0~58 (
// Equation(s):
// \inst6|Add0~58_combout  = (\inst6|pc [12] & (\inst6|Add0~57  $ (GND))) # (!\inst6|pc [12] & (!\inst6|Add0~57  & VCC))
// \inst6|Add0~59  = CARRY((\inst6|pc [12] & !\inst6|Add0~57 ))

	.dataa(\inst6|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~57 ),
	.combout(\inst6|Add0~58_combout ),
	.cout(\inst6|Add0~59 ));
// synopsys translate_off
defparam \inst6|Add0~58 .lut_mask = 16'hA50A;
defparam \inst6|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \inst6|Add0~98 (
// Equation(s):
// \inst6|Add0~98_combout  = (\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [10]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~58_combout ))

	.dataa(\inst6|Add0~58_combout ),
	.datab(gnd),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [10]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~98 .lut_mask = 16'hF0AA;
defparam \inst6|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \inst6|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~98_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[12] .is_wysiwyg = "true";
defparam \inst6|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \inst11|inst3|branch_prediction~2 (
// Equation(s):
// \inst11|inst3|branch_prediction~2_combout  = (\inst11|inst|altsyncram_component|auto_generated|q_b [16] & (\inst11|inst|altsyncram_component|auto_generated|q_b [18] & (\inst6|pc [12] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [16]),
	.datab(\inst6|pc [12]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [18]),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~2 .lut_mask = 16'h8020;
defparam \inst11|inst3|branch_prediction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \inst11|inst3|branch_prediction~0 (
// Equation(s):
// \inst11|inst3|branch_prediction~0_combout  = (\inst6|pc [8] & (\inst11|inst|altsyncram_component|auto_generated|q_b [11] & (\inst11|inst|altsyncram_component|auto_generated|q_b [12] $ (!\inst6|pc [9])))) # (!\inst6|pc [8] & 
// (!\inst11|inst|altsyncram_component|auto_generated|q_b [11] & (\inst11|inst|altsyncram_component|auto_generated|q_b [12] $ (!\inst6|pc [9]))))

	.dataa(\inst6|pc [8]),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [11]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [12]),
	.datad(\inst6|pc [9]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~0 .lut_mask = 16'h9009;
defparam \inst11|inst3|branch_prediction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \inst11|inst3|branch_prediction~3 (
// Equation(s):
// \inst11|inst3|branch_prediction~3_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & \inst11|inst3|branch_prediction~0_combout ))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(gnd),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~3 .lut_mask = 16'hA000;
defparam \inst11|inst3|branch_prediction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \inst6|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~109_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[31] .is_wysiwyg = "true";
defparam \inst6|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \inst6|Add0~60 (
// Equation(s):
// \inst6|Add0~60_combout  = (\inst6|pc [13] & (!\inst6|Add0~59 )) # (!\inst6|pc [13] & ((\inst6|Add0~59 ) # (GND)))
// \inst6|Add0~61  = CARRY((!\inst6|Add0~59 ) # (!\inst6|pc [13]))

	.dataa(gnd),
	.datab(\inst6|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~59 ),
	.combout(\inst6|Add0~60_combout ),
	.cout(\inst6|Add0~61 ));
// synopsys translate_off
defparam \inst6|Add0~60 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \inst6|Add0~127 (
// Equation(s):
// \inst6|Add0~127_combout  = (\inst6|Add0~60_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~60_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~127 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \inst6|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~127_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[13] .is_wysiwyg = "true";
defparam \inst6|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \inst6|Add0~62 (
// Equation(s):
// \inst6|Add0~62_combout  = (\inst6|pc [14] & (\inst6|Add0~61  $ (GND))) # (!\inst6|pc [14] & (!\inst6|Add0~61  & VCC))
// \inst6|Add0~63  = CARRY((\inst6|pc [14] & !\inst6|Add0~61 ))

	.dataa(\inst6|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~61 ),
	.combout(\inst6|Add0~62_combout ),
	.cout(\inst6|Add0~63 ));
// synopsys translate_off
defparam \inst6|Add0~62 .lut_mask = 16'hA50A;
defparam \inst6|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \inst6|Add0~126 (
// Equation(s):
// \inst6|Add0~126_combout  = (\inst6|Add0~62_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~62_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~126 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \inst6|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[14] .is_wysiwyg = "true";
defparam \inst6|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \inst6|Add0~64 (
// Equation(s):
// \inst6|Add0~64_combout  = (\inst6|pc [15] & (!\inst6|Add0~63 )) # (!\inst6|pc [15] & ((\inst6|Add0~63 ) # (GND)))
// \inst6|Add0~65  = CARRY((!\inst6|Add0~63 ) # (!\inst6|pc [15]))

	.dataa(\inst6|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~63 ),
	.combout(\inst6|Add0~64_combout ),
	.cout(\inst6|Add0~65 ));
// synopsys translate_off
defparam \inst6|Add0~64 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \inst6|Add0~125 (
// Equation(s):
// \inst6|Add0~125_combout  = (\inst6|Add0~64_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~64_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~125 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \inst6|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~125_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[15] .is_wysiwyg = "true";
defparam \inst6|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \inst6|Add0~66 (
// Equation(s):
// \inst6|Add0~66_combout  = (\inst6|pc [16] & (\inst6|Add0~65  $ (GND))) # (!\inst6|pc [16] & (!\inst6|Add0~65  & VCC))
// \inst6|Add0~67  = CARRY((\inst6|pc [16] & !\inst6|Add0~65 ))

	.dataa(gnd),
	.datab(\inst6|pc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~65 ),
	.combout(\inst6|Add0~66_combout ),
	.cout(\inst6|Add0~67 ));
// synopsys translate_off
defparam \inst6|Add0~66 .lut_mask = 16'hC30C;
defparam \inst6|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \inst6|Add0~124 (
// Equation(s):
// \inst6|Add0~124_combout  = (\inst6|Add0~66_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~1_combout )) # (!\inst11|inst3|branch_prediction~2_combout )))

	.dataa(\inst6|Add0~66_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst3|branch_prediction~1_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~124 .lut_mask = 16'h2AAA;
defparam \inst6|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \inst6|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~124_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[16] .is_wysiwyg = "true";
defparam \inst6|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \inst6|Add0~68 (
// Equation(s):
// \inst6|Add0~68_combout  = (\inst6|pc [17] & (!\inst6|Add0~67 )) # (!\inst6|pc [17] & ((\inst6|Add0~67 ) # (GND)))
// \inst6|Add0~69  = CARRY((!\inst6|Add0~67 ) # (!\inst6|pc [17]))

	.dataa(\inst6|pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~67 ),
	.combout(\inst6|Add0~68_combout ),
	.cout(\inst6|Add0~69 ));
// synopsys translate_off
defparam \inst6|Add0~68 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \inst6|Add0~123 (
// Equation(s):
// \inst6|Add0~123_combout  = (\inst6|Add0~68_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~68_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~123 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \inst6|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[17] .is_wysiwyg = "true";
defparam \inst6|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \inst6|Add0~70 (
// Equation(s):
// \inst6|Add0~70_combout  = (\inst6|pc [18] & (\inst6|Add0~69  $ (GND))) # (!\inst6|pc [18] & (!\inst6|Add0~69  & VCC))
// \inst6|Add0~71  = CARRY((\inst6|pc [18] & !\inst6|Add0~69 ))

	.dataa(gnd),
	.datab(\inst6|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~69 ),
	.combout(\inst6|Add0~70_combout ),
	.cout(\inst6|Add0~71 ));
// synopsys translate_off
defparam \inst6|Add0~70 .lut_mask = 16'hC30C;
defparam \inst6|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \inst6|Add0~122 (
// Equation(s):
// \inst6|Add0~122_combout  = (\inst6|Add0~70_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~70_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~122 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \inst6|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~122_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[18] .is_wysiwyg = "true";
defparam \inst6|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \inst6|Add0~72 (
// Equation(s):
// \inst6|Add0~72_combout  = (\inst6|pc [19] & (!\inst6|Add0~71 )) # (!\inst6|pc [19] & ((\inst6|Add0~71 ) # (GND)))
// \inst6|Add0~73  = CARRY((!\inst6|Add0~71 ) # (!\inst6|pc [19]))

	.dataa(gnd),
	.datab(\inst6|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~71 ),
	.combout(\inst6|Add0~72_combout ),
	.cout(\inst6|Add0~73 ));
// synopsys translate_off
defparam \inst6|Add0~72 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \inst6|Add0~121 (
// Equation(s):
// \inst6|Add0~121_combout  = (\inst6|Add0~72_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~72_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~121 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \inst6|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[19] .is_wysiwyg = "true";
defparam \inst6|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \inst6|Add0~74 (
// Equation(s):
// \inst6|Add0~74_combout  = (\inst6|pc [20] & (\inst6|Add0~73  $ (GND))) # (!\inst6|pc [20] & (!\inst6|Add0~73  & VCC))
// \inst6|Add0~75  = CARRY((\inst6|pc [20] & !\inst6|Add0~73 ))

	.dataa(\inst6|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~73 ),
	.combout(\inst6|Add0~74_combout ),
	.cout(\inst6|Add0~75 ));
// synopsys translate_off
defparam \inst6|Add0~74 .lut_mask = 16'hA50A;
defparam \inst6|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \inst6|Add0~120 (
// Equation(s):
// \inst6|Add0~120_combout  = (\inst6|Add0~74_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~74_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~120 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \inst6|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~120_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[20] .is_wysiwyg = "true";
defparam \inst6|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \inst6|Add0~76 (
// Equation(s):
// \inst6|Add0~76_combout  = (\inst6|pc [21] & (!\inst6|Add0~75 )) # (!\inst6|pc [21] & ((\inst6|Add0~75 ) # (GND)))
// \inst6|Add0~77  = CARRY((!\inst6|Add0~75 ) # (!\inst6|pc [21]))

	.dataa(gnd),
	.datab(\inst6|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~75 ),
	.combout(\inst6|Add0~76_combout ),
	.cout(\inst6|Add0~77 ));
// synopsys translate_off
defparam \inst6|Add0~76 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \inst6|Add0~119 (
// Equation(s):
// \inst6|Add0~119_combout  = (\inst6|Add0~76_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~76_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~119 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \inst6|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~119_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[21] .is_wysiwyg = "true";
defparam \inst6|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \inst6|Add0~78 (
// Equation(s):
// \inst6|Add0~78_combout  = (\inst6|pc [22] & (\inst6|Add0~77  $ (GND))) # (!\inst6|pc [22] & (!\inst6|Add0~77  & VCC))
// \inst6|Add0~79  = CARRY((\inst6|pc [22] & !\inst6|Add0~77 ))

	.dataa(gnd),
	.datab(\inst6|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~77 ),
	.combout(\inst6|Add0~78_combout ),
	.cout(\inst6|Add0~79 ));
// synopsys translate_off
defparam \inst6|Add0~78 .lut_mask = 16'hC30C;
defparam \inst6|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \inst6|Add0~118 (
// Equation(s):
// \inst6|Add0~118_combout  = (\inst6|Add0~78_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~78_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~118 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \inst6|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~118_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[22] .is_wysiwyg = "true";
defparam \inst6|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \inst6|Add0~80 (
// Equation(s):
// \inst6|Add0~80_combout  = (\inst6|pc [23] & (!\inst6|Add0~79 )) # (!\inst6|pc [23] & ((\inst6|Add0~79 ) # (GND)))
// \inst6|Add0~81  = CARRY((!\inst6|Add0~79 ) # (!\inst6|pc [23]))

	.dataa(\inst6|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~79 ),
	.combout(\inst6|Add0~80_combout ),
	.cout(\inst6|Add0~81 ));
// synopsys translate_off
defparam \inst6|Add0~80 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \inst6|Add0~117 (
// Equation(s):
// \inst6|Add0~117_combout  = (\inst6|Add0~80_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~1_combout )) # (!\inst11|inst3|branch_prediction~2_combout )))

	.dataa(\inst6|Add0~80_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst3|branch_prediction~1_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~117 .lut_mask = 16'h2AAA;
defparam \inst6|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \inst6|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~117_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[23] .is_wysiwyg = "true";
defparam \inst6|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \inst6|Add0~82 (
// Equation(s):
// \inst6|Add0~82_combout  = (\inst6|pc [24] & (\inst6|Add0~81  $ (GND))) # (!\inst6|pc [24] & (!\inst6|Add0~81  & VCC))
// \inst6|Add0~83  = CARRY((\inst6|pc [24] & !\inst6|Add0~81 ))

	.dataa(gnd),
	.datab(\inst6|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~81 ),
	.combout(\inst6|Add0~82_combout ),
	.cout(\inst6|Add0~83 ));
// synopsys translate_off
defparam \inst6|Add0~82 .lut_mask = 16'hC30C;
defparam \inst6|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \inst6|Add0~116 (
// Equation(s):
// \inst6|Add0~116_combout  = (\inst6|Add0~82_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~82_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~116 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \inst6|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~116_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[24] .is_wysiwyg = "true";
defparam \inst6|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \inst6|Add0~84 (
// Equation(s):
// \inst6|Add0~84_combout  = (\inst6|pc [25] & (!\inst6|Add0~83 )) # (!\inst6|pc [25] & ((\inst6|Add0~83 ) # (GND)))
// \inst6|Add0~85  = CARRY((!\inst6|Add0~83 ) # (!\inst6|pc [25]))

	.dataa(\inst6|pc [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~83 ),
	.combout(\inst6|Add0~84_combout ),
	.cout(\inst6|Add0~85 ));
// synopsys translate_off
defparam \inst6|Add0~84 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \inst6|Add0~115 (
// Equation(s):
// \inst6|Add0~115_combout  = (\inst6|Add0~84_combout  & (((!\inst11|inst3|branch_prediction~1_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~2_combout )))

	.dataa(\inst6|Add0~84_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~1_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~115 .lut_mask = 16'h2AAA;
defparam \inst6|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \inst6|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[25] .is_wysiwyg = "true";
defparam \inst6|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \inst6|Add0~86 (
// Equation(s):
// \inst6|Add0~86_combout  = (\inst6|pc [26] & (\inst6|Add0~85  $ (GND))) # (!\inst6|pc [26] & (!\inst6|Add0~85  & VCC))
// \inst6|Add0~87  = CARRY((\inst6|pc [26] & !\inst6|Add0~85 ))

	.dataa(gnd),
	.datab(\inst6|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~85 ),
	.combout(\inst6|Add0~86_combout ),
	.cout(\inst6|Add0~87 ));
// synopsys translate_off
defparam \inst6|Add0~86 .lut_mask = 16'hC30C;
defparam \inst6|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \inst6|Add0~114 (
// Equation(s):
// \inst6|Add0~114_combout  = (\inst6|Add0~86_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~86_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~114 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \inst6|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[26] .is_wysiwyg = "true";
defparam \inst6|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \inst6|Add0~88 (
// Equation(s):
// \inst6|Add0~88_combout  = (\inst6|pc [27] & (!\inst6|Add0~87 )) # (!\inst6|pc [27] & ((\inst6|Add0~87 ) # (GND)))
// \inst6|Add0~89  = CARRY((!\inst6|Add0~87 ) # (!\inst6|pc [27]))

	.dataa(\inst6|pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~87 ),
	.combout(\inst6|Add0~88_combout ),
	.cout(\inst6|Add0~89 ));
// synopsys translate_off
defparam \inst6|Add0~88 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \inst6|Add0~113 (
// Equation(s):
// \inst6|Add0~113_combout  = (\inst6|Add0~88_combout  & (((!\inst11|inst3|branch_prediction~1_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~2_combout )))

	.dataa(\inst6|Add0~88_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~1_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~113 .lut_mask = 16'h2AAA;
defparam \inst6|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \inst6|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~113_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[27] .is_wysiwyg = "true";
defparam \inst6|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \inst6|Add0~90 (
// Equation(s):
// \inst6|Add0~90_combout  = (\inst6|pc [28] & (\inst6|Add0~89  $ (GND))) # (!\inst6|pc [28] & (!\inst6|Add0~89  & VCC))
// \inst6|Add0~91  = CARRY((\inst6|pc [28] & !\inst6|Add0~89 ))

	.dataa(gnd),
	.datab(\inst6|pc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~89 ),
	.combout(\inst6|Add0~90_combout ),
	.cout(\inst6|Add0~91 ));
// synopsys translate_off
defparam \inst6|Add0~90 .lut_mask = 16'hC30C;
defparam \inst6|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \inst6|Add0~112 (
// Equation(s):
// \inst6|Add0~112_combout  = (\inst6|Add0~90_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~1_combout )) # (!\inst11|inst3|branch_prediction~2_combout )))

	.dataa(\inst6|Add0~90_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst3|branch_prediction~1_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~112 .lut_mask = 16'h2AAA;
defparam \inst6|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \inst6|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[28] .is_wysiwyg = "true";
defparam \inst6|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \inst6|Add0~92 (
// Equation(s):
// \inst6|Add0~92_combout  = (\inst6|pc [29] & (!\inst6|Add0~91 )) # (!\inst6|pc [29] & ((\inst6|Add0~91 ) # (GND)))
// \inst6|Add0~93  = CARRY((!\inst6|Add0~91 ) # (!\inst6|pc [29]))

	.dataa(\inst6|pc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~91 ),
	.combout(\inst6|Add0~92_combout ),
	.cout(\inst6|Add0~93 ));
// synopsys translate_off
defparam \inst6|Add0~92 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \inst6|Add0~111 (
// Equation(s):
// \inst6|Add0~111_combout  = (\inst6|Add0~92_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~92_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~111 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \inst6|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[29] .is_wysiwyg = "true";
defparam \inst6|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \inst6|Add0~94 (
// Equation(s):
// \inst6|Add0~94_combout  = (\inst6|pc [30] & (\inst6|Add0~93  $ (GND))) # (!\inst6|pc [30] & (!\inst6|Add0~93  & VCC))
// \inst6|Add0~95  = CARRY((\inst6|pc [30] & !\inst6|Add0~93 ))

	.dataa(\inst6|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~93 ),
	.combout(\inst6|Add0~94_combout ),
	.cout(\inst6|Add0~95 ));
// synopsys translate_off
defparam \inst6|Add0~94 .lut_mask = 16'hA50A;
defparam \inst6|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \inst6|Add0~110 (
// Equation(s):
// \inst6|Add0~110_combout  = (\inst6|Add0~94_combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~94_combout ),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~110 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \inst6|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|Add0~110_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[30] .is_wysiwyg = "true";
defparam \inst6|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \inst6|Add0~96 (
// Equation(s):
// \inst6|Add0~96_combout  = \inst6|Add0~95  $ (\inst6|pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc [31]),
	.cin(\inst6|Add0~95 ),
	.combout(\inst6|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~96 .lut_mask = 16'h0FF0;
defparam \inst6|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \inst6|Add0~109 (
// Equation(s):
// \inst6|Add0~109_combout  = (\inst6|Add0~96_combout  & (((!\inst11|inst3|branch_prediction~0_combout ) # (!\inst11|inst3|branch_prediction~2_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst6|Add0~96_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst6|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~109 .lut_mask = 16'h4CCC;
defparam \inst6|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \inst9|pc_new~0 (
// Equation(s):
// \inst9|pc_new~0_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [10] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [10]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~0 .lut_mask = 16'h8000;
defparam \inst9|pc_new~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \inst9|pc_new~1 (
// Equation(s):
// \inst9|pc_new~1_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [9] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~1 .lut_mask = 16'h8000;
defparam \inst9|pc_new~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \inst9|pc_new~2 (
// Equation(s):
// \inst9|pc_new~2_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [8] & (\inst11|inst3|branch_prediction~2_combout  & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [8]),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~2 .lut_mask = 16'h8000;
defparam \inst9|pc_new~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \inst9|pc_new~3 (
// Equation(s):
// \inst9|pc_new~3_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [7] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~3 .lut_mask = 16'h8000;
defparam \inst9|pc_new~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \inst9|pc_new~4 (
// Equation(s):
// \inst9|pc_new~4_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [6] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [6]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~4 .lut_mask = 16'h8000;
defparam \inst9|pc_new~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \inst9|pc_new~5 (
// Equation(s):
// \inst9|pc_new~5_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [5] & (\inst11|inst3|branch_prediction~2_combout  & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~5 .lut_mask = 16'h8000;
defparam \inst9|pc_new~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \inst9|pc_new~6 (
// Equation(s):
// \inst9|pc_new~6_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [4] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~6 .lut_mask = 16'h8000;
defparam \inst9|pc_new~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \inst9|pc_new~7 (
// Equation(s):
// \inst9|pc_new~7_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [3] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [3]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~7 .lut_mask = 16'h8000;
defparam \inst9|pc_new~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \inst9|pc_new~8 (
// Equation(s):
// \inst9|pc_new~8_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [2] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~8 .lut_mask = 16'h8000;
defparam \inst9|pc_new~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \inst9|pc_new~9 (
// Equation(s):
// \inst9|pc_new~9_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [1] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [1]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~9 .lut_mask = 16'h8000;
defparam \inst9|pc_new~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \inst9|pc_new~10 (
// Equation(s):
// \inst9|pc_new~10_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~2_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [0] & \inst11|inst3|branch_prediction~0_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~2_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\inst11|inst3|branch_prediction~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new~10 .lut_mask = 16'h8000;
defparam \inst9|pc_new~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \inst6|instr[0]~feeder (
// Equation(s):
// \inst6|instr[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|instr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|instr[0]~feeder .lut_mask = 16'hFFFF;
defparam \inst6|instr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \inst6|instr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|instr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instr[0] .is_wysiwyg = "true";
defparam \inst6|instr[0] .power_up = "low";
// synopsys translate_on

assign take_new_pc = \take_new_pc~output_o ;

assign branch_result = \branch_result~output_o ;

assign pc_next[31] = \pc_next[31]~output_o ;

assign pc_next[30] = \pc_next[30]~output_o ;

assign pc_next[29] = \pc_next[29]~output_o ;

assign pc_next[28] = \pc_next[28]~output_o ;

assign pc_next[27] = \pc_next[27]~output_o ;

assign pc_next[26] = \pc_next[26]~output_o ;

assign pc_next[25] = \pc_next[25]~output_o ;

assign pc_next[24] = \pc_next[24]~output_o ;

assign pc_next[23] = \pc_next[23]~output_o ;

assign pc_next[22] = \pc_next[22]~output_o ;

assign pc_next[21] = \pc_next[21]~output_o ;

assign pc_next[20] = \pc_next[20]~output_o ;

assign pc_next[19] = \pc_next[19]~output_o ;

assign pc_next[18] = \pc_next[18]~output_o ;

assign pc_next[17] = \pc_next[17]~output_o ;

assign pc_next[16] = \pc_next[16]~output_o ;

assign pc_next[15] = \pc_next[15]~output_o ;

assign pc_next[14] = \pc_next[14]~output_o ;

assign pc_next[13] = \pc_next[13]~output_o ;

assign pc_next[12] = \pc_next[12]~output_o ;

assign pc_next[11] = \pc_next[11]~output_o ;

assign pc_next[10] = \pc_next[10]~output_o ;

assign pc_next[9] = \pc_next[9]~output_o ;

assign pc_next[8] = \pc_next[8]~output_o ;

assign pc_next[7] = \pc_next[7]~output_o ;

assign pc_next[6] = \pc_next[6]~output_o ;

assign pc_next[5] = \pc_next[5]~output_o ;

assign pc_next[4] = \pc_next[4]~output_o ;

assign pc_next[3] = \pc_next[3]~output_o ;

assign pc_next[2] = \pc_next[2]~output_o ;

assign pc_next[1] = \pc_next[1]~output_o ;

assign pc_next[0] = \pc_next[0]~output_o ;

assign pc_new[31] = \pc_new[31]~output_o ;

assign pc_new[30] = \pc_new[30]~output_o ;

assign pc_new[29] = \pc_new[29]~output_o ;

assign pc_new[28] = \pc_new[28]~output_o ;

assign pc_new[27] = \pc_new[27]~output_o ;

assign pc_new[26] = \pc_new[26]~output_o ;

assign pc_new[25] = \pc_new[25]~output_o ;

assign pc_new[24] = \pc_new[24]~output_o ;

assign pc_new[23] = \pc_new[23]~output_o ;

assign pc_new[22] = \pc_new[22]~output_o ;

assign pc_new[21] = \pc_new[21]~output_o ;

assign pc_new[20] = \pc_new[20]~output_o ;

assign pc_new[19] = \pc_new[19]~output_o ;

assign pc_new[18] = \pc_new[18]~output_o ;

assign pc_new[17] = \pc_new[17]~output_o ;

assign pc_new[16] = \pc_new[16]~output_o ;

assign pc_new[15] = \pc_new[15]~output_o ;

assign pc_new[14] = \pc_new[14]~output_o ;

assign pc_new[13] = \pc_new[13]~output_o ;

assign pc_new[12] = \pc_new[12]~output_o ;

assign pc_new[11] = \pc_new[11]~output_o ;

assign pc_new[10] = \pc_new[10]~output_o ;

assign pc_new[9] = \pc_new[9]~output_o ;

assign pc_new[8] = \pc_new[8]~output_o ;

assign pc_new[7] = \pc_new[7]~output_o ;

assign pc_new[6] = \pc_new[6]~output_o ;

assign pc_new[5] = \pc_new[5]~output_o ;

assign pc_new[4] = \pc_new[4]~output_o ;

assign pc_new[3] = \pc_new[3]~output_o ;

assign pc_new[2] = \pc_new[2]~output_o ;

assign pc_new[1] = \pc_new[1]~output_o ;

assign pc_new[0] = \pc_new[0]~output_o ;

assign instr_type[2] = \instr_type[2]~output_o ;

assign instr_type[1] = \instr_type[1]~output_o ;

assign instr_type[0] = \instr_type[0]~output_o ;

assign pc[31] = \pc[31]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign imm_op[31] = \imm_op[31]~output_o ;

assign imm_op[30] = \imm_op[30]~output_o ;

assign imm_op[29] = \imm_op[29]~output_o ;

assign imm_op[28] = \imm_op[28]~output_o ;

assign imm_op[27] = \imm_op[27]~output_o ;

assign imm_op[26] = \imm_op[26]~output_o ;

assign imm_op[25] = \imm_op[25]~output_o ;

assign imm_op[24] = \imm_op[24]~output_o ;

assign imm_op[23] = \imm_op[23]~output_o ;

assign imm_op[22] = \imm_op[22]~output_o ;

assign imm_op[21] = \imm_op[21]~output_o ;

assign imm_op[20] = \imm_op[20]~output_o ;

assign imm_op[19] = \imm_op[19]~output_o ;

assign imm_op[18] = \imm_op[18]~output_o ;

assign imm_op[17] = \imm_op[17]~output_o ;

assign imm_op[16] = \imm_op[16]~output_o ;

assign imm_op[15] = \imm_op[15]~output_o ;

assign imm_op[14] = \imm_op[14]~output_o ;

assign imm_op[13] = \imm_op[13]~output_o ;

assign imm_op[12] = \imm_op[12]~output_o ;

assign imm_op[11] = \imm_op[11]~output_o ;

assign imm_op[10] = \imm_op[10]~output_o ;

assign imm_op[9] = \imm_op[9]~output_o ;

assign imm_op[8] = \imm_op[8]~output_o ;

assign imm_op[7] = \imm_op[7]~output_o ;

assign imm_op[6] = \imm_op[6]~output_o ;

assign imm_op[5] = \imm_op[5]~output_o ;

assign imm_op[4] = \imm_op[4]~output_o ;

assign imm_op[3] = \imm_op[3]~output_o ;

assign imm_op[2] = \imm_op[2]~output_o ;

assign imm_op[1] = \imm_op[1]~output_o ;

assign imm_op[0] = \imm_op[0]~output_o ;

assign pc_op[31] = \pc_op[31]~output_o ;

assign pc_op[30] = \pc_op[30]~output_o ;

assign pc_op[29] = \pc_op[29]~output_o ;

assign pc_op[28] = \pc_op[28]~output_o ;

assign pc_op[27] = \pc_op[27]~output_o ;

assign pc_op[26] = \pc_op[26]~output_o ;

assign pc_op[25] = \pc_op[25]~output_o ;

assign pc_op[24] = \pc_op[24]~output_o ;

assign pc_op[23] = \pc_op[23]~output_o ;

assign pc_op[22] = \pc_op[22]~output_o ;

assign pc_op[21] = \pc_op[21]~output_o ;

assign pc_op[20] = \pc_op[20]~output_o ;

assign pc_op[19] = \pc_op[19]~output_o ;

assign pc_op[18] = \pc_op[18]~output_o ;

assign pc_op[17] = \pc_op[17]~output_o ;

assign pc_op[16] = \pc_op[16]~output_o ;

assign pc_op[15] = \pc_op[15]~output_o ;

assign pc_op[14] = \pc_op[14]~output_o ;

assign pc_op[13] = \pc_op[13]~output_o ;

assign pc_op[12] = \pc_op[12]~output_o ;

assign pc_op[11] = \pc_op[11]~output_o ;

assign pc_op[10] = \pc_op[10]~output_o ;

assign pc_op[9] = \pc_op[9]~output_o ;

assign pc_op[8] = \pc_op[8]~output_o ;

assign pc_op[7] = \pc_op[7]~output_o ;

assign pc_op[6] = \pc_op[6]~output_o ;

assign pc_op[5] = \pc_op[5]~output_o ;

assign pc_op[4] = \pc_op[4]~output_o ;

assign pc_op[3] = \pc_op[3]~output_o ;

assign pc_op[2] = \pc_op[2]~output_o ;

assign pc_op[1] = \pc_op[1]~output_o ;

assign pc_op[0] = \pc_op[0]~output_o ;

assign c_write_back[31] = \c_write_back[31]~output_o ;

assign c_write_back[30] = \c_write_back[30]~output_o ;

assign c_write_back[29] = \c_write_back[29]~output_o ;

assign c_write_back[28] = \c_write_back[28]~output_o ;

assign c_write_back[27] = \c_write_back[27]~output_o ;

assign c_write_back[26] = \c_write_back[26]~output_o ;

assign c_write_back[25] = \c_write_back[25]~output_o ;

assign c_write_back[24] = \c_write_back[24]~output_o ;

assign c_write_back[23] = \c_write_back[23]~output_o ;

assign c_write_back[22] = \c_write_back[22]~output_o ;

assign c_write_back[21] = \c_write_back[21]~output_o ;

assign c_write_back[20] = \c_write_back[20]~output_o ;

assign c_write_back[19] = \c_write_back[19]~output_o ;

assign c_write_back[18] = \c_write_back[18]~output_o ;

assign c_write_back[17] = \c_write_back[17]~output_o ;

assign c_write_back[16] = \c_write_back[16]~output_o ;

assign c_write_back[15] = \c_write_back[15]~output_o ;

assign c_write_back[14] = \c_write_back[14]~output_o ;

assign c_write_back[13] = \c_write_back[13]~output_o ;

assign c_write_back[12] = \c_write_back[12]~output_o ;

assign c_write_back[11] = \c_write_back[11]~output_o ;

assign c_write_back[10] = \c_write_back[10]~output_o ;

assign c_write_back[9] = \c_write_back[9]~output_o ;

assign c_write_back[8] = \c_write_back[8]~output_o ;

assign c_write_back[7] = \c_write_back[7]~output_o ;

assign c_write_back[6] = \c_write_back[6]~output_o ;

assign c_write_back[5] = \c_write_back[5]~output_o ;

assign c_write_back[4] = \c_write_back[4]~output_o ;

assign c_write_back[3] = \c_write_back[3]~output_o ;

assign c_write_back[2] = \c_write_back[2]~output_o ;

assign c_write_back[1] = \c_write_back[1]~output_o ;

assign c_write_back[0] = \c_write_back[0]~output_o ;

assign c[31] = \c[31]~output_o ;

assign c[30] = \c[30]~output_o ;

assign c[29] = \c[29]~output_o ;

assign c[28] = \c[28]~output_o ;

assign c[27] = \c[27]~output_o ;

assign c[26] = \c[26]~output_o ;

assign c[25] = \c[25]~output_o ;

assign c[24] = \c[24]~output_o ;

assign c[23] = \c[23]~output_o ;

assign c[22] = \c[22]~output_o ;

assign c[21] = \c[21]~output_o ;

assign c[20] = \c[20]~output_o ;

assign c[19] = \c[19]~output_o ;

assign c[18] = \c[18]~output_o ;

assign c[17] = \c[17]~output_o ;

assign c[16] = \c[16]~output_o ;

assign c[15] = \c[15]~output_o ;

assign c[14] = \c[14]~output_o ;

assign c[13] = \c[13]~output_o ;

assign c[12] = \c[12]~output_o ;

assign c[11] = \c[11]~output_o ;

assign c[10] = \c[10]~output_o ;

assign c[9] = \c[9]~output_o ;

assign c[8] = \c[8]~output_o ;

assign c[7] = \c[7]~output_o ;

assign c[6] = \c[6]~output_o ;

assign c[5] = \c[5]~output_o ;

assign c[4] = \c[4]~output_o ;

assign c[3] = \c[3]~output_o ;

assign c[2] = \c[2]~output_o ;

assign c[1] = \c[1]~output_o ;

assign c[0] = \c[0]~output_o ;

assign pc_target_ad[31] = \pc_target_ad[31]~output_o ;

assign pc_target_ad[30] = \pc_target_ad[30]~output_o ;

assign pc_target_ad[29] = \pc_target_ad[29]~output_o ;

assign pc_target_ad[28] = \pc_target_ad[28]~output_o ;

assign pc_target_ad[27] = \pc_target_ad[27]~output_o ;

assign pc_target_ad[26] = \pc_target_ad[26]~output_o ;

assign pc_target_ad[25] = \pc_target_ad[25]~output_o ;

assign pc_target_ad[24] = \pc_target_ad[24]~output_o ;

assign pc_target_ad[23] = \pc_target_ad[23]~output_o ;

assign pc_target_ad[22] = \pc_target_ad[22]~output_o ;

assign pc_target_ad[21] = \pc_target_ad[21]~output_o ;

assign pc_target_ad[20] = \pc_target_ad[20]~output_o ;

assign pc_target_ad[19] = \pc_target_ad[19]~output_o ;

assign pc_target_ad[18] = \pc_target_ad[18]~output_o ;

assign pc_target_ad[17] = \pc_target_ad[17]~output_o ;

assign pc_target_ad[16] = \pc_target_ad[16]~output_o ;

assign pc_target_ad[15] = \pc_target_ad[15]~output_o ;

assign pc_target_ad[14] = \pc_target_ad[14]~output_o ;

assign pc_target_ad[13] = \pc_target_ad[13]~output_o ;

assign pc_target_ad[12] = \pc_target_ad[12]~output_o ;

assign pc_target_ad[11] = \pc_target_ad[11]~output_o ;

assign pc_target_ad[10] = \pc_target_ad[10]~output_o ;

assign pc_target_ad[9] = \pc_target_ad[9]~output_o ;

assign pc_target_ad[8] = \pc_target_ad[8]~output_o ;

assign pc_target_ad[7] = \pc_target_ad[7]~output_o ;

assign pc_target_ad[6] = \pc_target_ad[6]~output_o ;

assign pc_target_ad[5] = \pc_target_ad[5]~output_o ;

assign pc_target_ad[4] = \pc_target_ad[4]~output_o ;

assign pc_target_ad[3] = \pc_target_ad[3]~output_o ;

assign pc_target_ad[2] = \pc_target_ad[2]~output_o ;

assign pc_target_ad[1] = \pc_target_ad[1]~output_o ;

assign pc_target_ad[0] = \pc_target_ad[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
