/*
Developer   - Sriram Venkata Krishna
Date        - 17-09-2025
Platform    - HDL Bits
*/

//091. D Flip Flop and Multiplexer

module top_module 
    (
        input clk,
        input L,
        input r_in,
        input q_in,
        output reg Q
    );
    
    always @(posedge clk) begin
        Q = (((~L) & q_in) | (L & r_in));
    end

endmodule
