INFO-FLOW: Workspace /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1 opened at Fri Nov 08 14:15:02 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.11 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /media/clr/XIlinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/clr/XIlinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 3.22 sec.
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.39 sec.
Execute   config_compile -disable_unroll_code_size_check -pipeline_style flp 
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
Execute   config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute   config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
Execute   config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
Execute   create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 754.055 MB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/top_MVAU_hls_8.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/top_MVAU_hls_8.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/top_MVAU_hls_8.cpp -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.cpp.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.cpp.clang.err.log 
Command       ap_eval done; 0.47 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top MVAU_hls_8 -name=MVAU_hls_8 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.47 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/.systemc_flag -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/all.directive.json -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.83 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: exec /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp std=c++14 -target fpga  
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang-tidy.loop-label.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.2 sec.
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.2 sec.
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.3 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.bc -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.56 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.89 seconds. CPU system time: 0.88 seconds. Elapsed time: 15.09 seconds; current allocated memory: 761.250 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc -args  "/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.g.bc"  
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top_MVAU_hls_8.g.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.53 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.53 sec.
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_8 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_8 -reflow-float-conversion -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.3 sec.
Execute       run_link_or_opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_8 
Execute         ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /media/clr/XIlinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=MVAU_hls_8 -mllvm -hls-db-dir -mllvm /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.97 sec.
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::Container(ap_uint<27> const&)' into 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' (/media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:243:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >::operator()(unsigned int, unsigned int) const' into 'ap_int<19> mac<9u, ap_int<19>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<19> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<ap_int<8>, ap_uint<3> >(ap_int<8> const&, ap_uint<3> const&, ap_resource_dflt const&)' into 'ap_int<19> mac<9u, ap_int<19>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<19> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_int<8>, 8u>::Container<ap_uint<8> >::operator ap_uint<8> const&() const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_int<8>, 8u>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >::activate(unsigned int, unsigned int, ap_int<19> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:295:31)
INFO: [HLS 214-131] Inlining function 'ap_int<19> mac<9u, ap_int<19>, std::array<ap_int<8>, 9ul>, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> >, ap_resource_dflt>(ap_int<19> const&, std::array<ap_int<8>, 9ul> const&, Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > const&, ap_resource_dflt const&, unsigned int)' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:285:21)
INFO: [HLS 214-131] Inlining function 'std::array<ap_int<8>, 9ul> const& Identity::operator()<std::array<ap_int<8>, 9ul> >(std::array<ap_int<8>, 9ul> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:24)
INFO: [HLS 214-131] Inlining function 'Weights_Tile<9u, ap_int<8>, 1u>::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:283:35)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:275:27)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<3>, 3u>::Container<ap_uint<27> > Slice<ap_uint<3>, 3u>::operator()<ap_uint<27> >(ap_uint<27> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:282:19)
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/top_MVAU_hls_8.cpp:36:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/top_MVAU_hls_8.cpp:35:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:237:30)
INFO: [HLS 214-210] Disaggregating variable 'threshs' (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/thresh.h:1:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_2' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_4' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:266:23) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 1 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:273:25) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 1 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_4' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:280:23) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 1 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:167:21) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:159:23) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 9 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:293:25) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 1 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:216:20) in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' completely with a factor of 254 (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<8>, 9ul>::_S_ref(ap_int<8> const (&) [9], unsigned long)' into 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' (/media/clr/XIlinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long)' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<8>, 9ul>::operator[](unsigned long) const' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<3> Caster<ap_uint<3> >::cast<3>(ap_int<3> const&)' into 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7threshs': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/thresh.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:231:6)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234:33)
INFO: [HLS 214-364] Automatically inlining function 'comp::less_equal<ap_int<19>, ap_int<19> >::operator()(ap_int<19> const&, ap_int<19> const&) const' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>(hls::stream<ap_uint<27>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<((1u) * (9u)) * (ap_int<8>::width)>, 0>&, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > > const&, int, ap_resource_dflt const&)' (/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.98 seconds. CPU system time: 0.6 seconds. Elapsed time: 11.63 seconds; current allocated memory: 764.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 764.953 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MVAU_hls_8 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.0.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 779.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.1.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.2.prechk.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 789.430 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.g.1.bc to /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.1.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.05 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.1.tmp.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Stream_Batch<936u, 18u, 9u, 1u, Slice<ap_uint<3>, 3u>, Slice<ap_int<8>, 8u>, Identity, ap_int<8>, ap_uint<27>, ap_uint<8>, ThresholdsActivation<18u, 1u, 254u, ap_int<19>, ap_int<8>, -127, comp::less_equal<ap_int<19>, ap_int<19> > >, ap_resource_dflt>' (/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:218:21)...270 expression(s) balanced.
Command         transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 831.371 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.2.bc -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 852.305 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.33 sec.
Command     elaborate done; 30.06 sec.
Execute     ap_eval exec zip -j /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MVAU_hls_8' ...
Execute       ap_set_top_model MVAU_hls_8 
Execute       get_model_list MVAU_hls_8 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model MVAU_hls_8 
Execute       preproc_iomode -model Matrix_Vector_Activate_Stream_Batch 
Execute       get_model_list MVAU_hls_8 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Configuring Module : MVAU_hls_8 ...
Execute       set_default_model MVAU_hls_8 
Execute       apply_spec_resource_limit MVAU_hls_8 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Stream_Batch 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Preprocessing Module: MVAU_hls_8 ...
Execute       set_default_model MVAU_hls_8 
Execute       cdfg_preprocess -model MVAU_hls_8 
Execute       rtl_gen_preprocess MVAU_hls_8 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       schedule -model Matrix_Vector_Activate_Stream_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_249_1'
WARNING: [HLS 200-871] Estimated clock period (7.591ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Stream_Batch' consists of the following:	'alloca' operation ('nf') [365]  (0 ns)
	'load' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) on local variable 'nf' [376]  (0 ns)
	'add' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [2968]  (2.55 ns)
	'icmp' operation ('icmp_ln302', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [2969]  (2.47 ns)
	'select' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [2970]  (0.698 ns)
	'store' operation ('nf_1_write_ln306', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306) of variable 'nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302 on local variable 'nf' [2971]  (1.59 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.79 seconds; current allocated memory: 884.195 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Stream_Batch.
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       bind -model Matrix_Vector_Activate_Stream_Batch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.01 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 893.773 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 4.33 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.bind.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Stream_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MVAU_hls_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MVAU_hls_8 
Execute       schedule -model MVAU_hls_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.65 seconds; current allocated memory: 893.773 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.sched.adb -f 
INFO-FLOW: Finish scheduling MVAU_hls_8.
Execute       set_default_model MVAU_hls_8 
Execute       bind -model MVAU_hls_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 893.773 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.32 sec.
Execute       db_write -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.bind.adb -f 
INFO-FLOW: Finish binding MVAU_hls_8.
Execute       get_model_list MVAU_hls_8 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
Execute       rtl_gen_preprocess MVAU_hls_8 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Stream_Batch -top_prefix MVAU_hls_8_ -sub_prefix MVAU_hls_8_ -mg_file /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_11s_12_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_12s_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3ns_19s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1047_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Stream_Batch'.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 6.92 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.11 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.26 seconds; current allocated memory: 903.430 MB.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vhdl -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/vhdl/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vlog -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/verilog/MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.25 sec.
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.xml 
Command       syn_report done; 1.1 sec.
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.19 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -f -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.adb 
Command       db_write done; 1.54 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -bindview -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Stream_Batch -p /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MVAU_hls_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MVAU_hls_8 -top_prefix  -sub_prefix MVAU_hls_8_ -mg_file /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_8/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_8/weights_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MVAU_hls_8/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'MVAU_hls_8' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MVAU_hls_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.07 seconds; current allocated memory: 960.633 MB.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute       gen_rtl MVAU_hls_8 -istop -style xilinx -f -lang vhdl -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/vhdl/MVAU_hls_8 
Execute       gen_rtl MVAU_hls_8 -istop -style xilinx -f -lang vlog -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/verilog/MVAU_hls_8 
Execute       syn_report -csynth -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/MVAU_hls_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/MVAU_hls_8_csynth.xml 
Execute       syn_report -verbosereport -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.32 sec.
Execute       db_write -model MVAU_hls_8 -f -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.adb 
Execute       db_write -model MVAU_hls_8 -bindview -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MVAU_hls_8 -p /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8 
Execute       export_constraint_db -f -tool general -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.constraint.tcl 
Execute       syn_report -designview -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.design.xml 
Command       syn_report done; 2.29 sec.
Execute       syn_report -csynthDesign -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model MVAU_hls_8 -o /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.protoinst 
Execute       sc_get_clocks MVAU_hls_8 
Execute       sc_get_portdomain MVAU_hls_8 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Stream_Batch] ... 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO-FLOW: Found component MVAU_hls_8_mux_1047_27_1_1.
INFO-FLOW: Append model MVAU_hls_8_mux_1047_27_1_1
INFO-FLOW: Found component MVAU_hls_8_mul_8s_3ns_11_1_1.
INFO-FLOW: Append model MVAU_hls_8_mul_8s_3ns_11_1_1
INFO-FLOW: Found component MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1.
INFO-FLOW: Append model MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1
INFO-FLOW: Found component MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1.
INFO-FLOW: Append model MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1
INFO-FLOW: Found component MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1.
INFO-FLOW: Append model MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R.
INFO-FLOW: Append model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R
INFO-FLOW: Found component MVAU_hls_8_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model MVAU_hls_8_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MVAU_hls_8] ... 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.compgen.tcl 
INFO-FLOW: Found component MVAU_hls_8_regslice_both.
INFO-FLOW: Append model MVAU_hls_8_regslice_both
INFO-FLOW: Found component MVAU_hls_8_regslice_both.
INFO-FLOW: Append model MVAU_hls_8_regslice_both
INFO-FLOW: Found component MVAU_hls_8_regslice_both.
INFO-FLOW: Append model MVAU_hls_8_regslice_both
INFO-FLOW: Append model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: Append model MVAU_hls_8
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MVAU_hls_8_mux_1047_27_1_1 MVAU_hls_8_mul_8s_3ns_11_1_1 MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1 MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1 MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1 MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R MVAU_hls_8_flow_control_loop_pipe_sequential_init MVAU_hls_8_regslice_both MVAU_hls_8_regslice_both MVAU_hls_8_regslice_both Matrix_Vector_Activate_Stream_Batch MVAU_hls_8
INFO-FLOW: Generating /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model MVAU_hls_8_mux_1047_27_1_1
INFO-FLOW: To file: write model MVAU_hls_8_mul_8s_3ns_11_1_1
INFO-FLOW: To file: write model MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1
INFO-FLOW: To file: write model MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1
INFO-FLOW: To file: write model MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R
INFO-FLOW: To file: write model MVAU_hls_8_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model MVAU_hls_8_regslice_both
INFO-FLOW: To file: write model MVAU_hls_8_regslice_both
INFO-FLOW: To file: write model MVAU_hls_8_regslice_both
INFO-FLOW: To file: write model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: To file: write model MVAU_hls_8
INFO-FLOW: Generating /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/vhdl' dstVlogDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/vlog' tclDir='/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db' modelList='MVAU_hls_8_mux_1047_27_1_1
MVAU_hls_8_mul_8s_3ns_11_1_1
MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R
MVAU_hls_8_flow_control_loop_pipe_sequential_init
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_8
' expOnly='0'
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.23 sec.
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.31 seconds; current allocated memory: 966.633 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='MVAU_hls_8_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name MVAU_hls_8
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='MVAU_hls_8_mux_1047_27_1_1
MVAU_hls_8_mul_8s_3ns_11_1_1
MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R
MVAU_hls_8_flow_control_loop_pipe_sequential_init
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_8
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.compgen.dataonly.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.constraint.tcl 
Execute       sc_get_clocks MVAU_hls_8 
Execute       source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST MVAU_hls_8 MODULE2INSTS {MVAU_hls_8 MVAU_hls_8 Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_538} INST2MODULE {MVAU_hls_8 MVAU_hls_8 grp_Matrix_Vector_Activate_Stream_Batch_fu_538 Matrix_Vector_Activate_Stream_Batch} INSTDATA {MVAU_hls_8 {DEPTH 1 CHILDREN grp_Matrix_Vector_Activate_Stream_Batch_fu_538} grp_Matrix_Vector_Activate_Stream_Batch_fu_538 {DEPTH 2 CHILDREN {}}} MODULEDATA {Matrix_Vector_Activate_Stream_Batch {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_4828_p2 SOURCE /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249 VARIABLE i_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U5 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U8 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U3 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U6 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_3ns_11_1_1_U4 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_19s_19_4_1_U10 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U9 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U7 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_8 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_19s_19_4_1_U10 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U6 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U9 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U5 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_11s_12_4_1_U7 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_3ns_12s_13_4_1_U8 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_6233_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_2_fu_5988_p2 SOURCE /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290 VARIABLE sf_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_9_fu_11767_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_10_fu_11777_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_11_fu_11783_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_12_fu_11793_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_12 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_13_fu_11803_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_13 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_15_fu_10524_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_15 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_16_fu_10530_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_16 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_17_fu_11825_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_17 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_18_fu_10536_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_18 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_19_fu_10542_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_19 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_20_fu_11841_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_20 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_21_fu_11851_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_21 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_23_fu_11867_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_23 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_24_fu_11877_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_24 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_25_fu_11887_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_25 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_26_fu_11897_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_26 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_27_fu_11907_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_27 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_28_fu_11917_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_28 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_29_fu_11927_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_29 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_30_fu_11937_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_30 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_31_fu_11947_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_31 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_32_fu_11957_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_32 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_33_fu_11967_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_33 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_34_fu_11977_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_34 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_35_fu_11987_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_35 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_36_fu_11997_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_36 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_37_fu_12007_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_37 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_39_fu_10548_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_39 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_40_fu_10554_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_40 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_41_fu_12019_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_41 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_42_fu_10560_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_42 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_43_fu_10566_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_43 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_44_fu_12035_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_44 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_45_fu_12045_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_45 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_46_fu_10572_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_46 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_47_fu_10578_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_47 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_48_fu_12061_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_48 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_49_fu_10584_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_49 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_50_fu_10590_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_50 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_51_fu_12077_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_51 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_52_fu_12087_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_52 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_53_fu_12097_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_53 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_54_fu_10596_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_54 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_55_fu_10602_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_55 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_56_fu_12113_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_56 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_57_fu_10608_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_57 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_58_fu_10614_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_58 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_59_fu_12129_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_59 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_60_fu_12139_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_60 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_61_fu_10620_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_61 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_62_fu_10626_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_62 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_63_fu_12155_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_63 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_64_fu_10632_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_64 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_65_fu_10638_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_65 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_66_fu_12171_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_66 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_67_fu_12181_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_67 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_68_fu_12191_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_68 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_69_fu_12201_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_69 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_71_fu_10644_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_71 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_72_fu_10650_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_72 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_73_fu_12213_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_73 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_74_fu_10656_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_74 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_75_fu_10662_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_75 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_76_fu_12229_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_76 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_77_fu_12239_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_77 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_78_fu_10668_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_78 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_79_fu_10674_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_79 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_80_fu_12255_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_80 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_81_fu_10680_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_81 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_82_fu_10686_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_82 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_83_fu_12271_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_83 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_84_fu_12281_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_84 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_85_fu_12291_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_85 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_86_fu_10692_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_86 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_87_fu_10698_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_87 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_88_fu_12307_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_88 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_89_fu_10704_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_89 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_90_fu_10710_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_90 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_91_fu_12323_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_91 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_92_fu_12333_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_92 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_93_fu_10716_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_93 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_94_fu_10722_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_94 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_95_fu_12349_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_95 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_96_fu_10728_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_96 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_97_fu_10734_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_97 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_98_fu_12365_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_98 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_99_fu_12375_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_99 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_100_fu_12385_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_100 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_101_fu_12395_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_101 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_102_fu_10740_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_102 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_103_fu_10746_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_103 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_104_fu_12407_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_104 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_105_fu_10752_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_105 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_106_fu_10758_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_106 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_107_fu_12423_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_107 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_108_fu_12433_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_108 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_109_fu_10764_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_109 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_110_fu_10770_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_110 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_111_fu_12449_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_111 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_112_fu_10776_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_112 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_113_fu_10782_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_113 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_114_fu_12465_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_114 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_115_fu_12475_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_115 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_116_fu_12485_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_116 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_117_fu_10788_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_117 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_118_fu_10794_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_118 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_119_fu_12501_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_119 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_120_fu_10800_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_120 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_121_fu_10806_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_121 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_122_fu_12517_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_122 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_123_fu_12527_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_123 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_124_fu_10812_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_124 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_125_fu_10818_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_125 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_126_fu_12543_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_126 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_127_fu_10824_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_127 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_128_fu_10830_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_128 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_129_fu_12559_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_129 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_130_fu_12569_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_130 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_131_fu_12579_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_131 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_132_fu_12589_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_132 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_133_fu_13527_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_133 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_137_fu_10848_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_137 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_138_fu_10854_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_138 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_141_fu_12620_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_141 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_142_fu_12630_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_142 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_143_fu_12640_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_143 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_144_fu_12650_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_144 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_145_fu_12660_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_145 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_146_fu_12670_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_146 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_149_fu_12692_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_149 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_150_fu_12702_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_150 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_151_fu_12712_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_151 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_152_fu_12722_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_152 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_153_fu_12732_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_153 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_154_fu_12742_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_154 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_155_fu_12752_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_155 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_156_fu_12758_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_156 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_157_fu_12768_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_157 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_158_fu_12778_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_158 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_159_fu_12788_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_159 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_160_fu_12798_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_160 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_161_fu_12808_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_161 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_162_fu_12818_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_162 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_165_fu_12824_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_165 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_166_fu_12834_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_166 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_167_fu_12844_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_167 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_168_fu_12854_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_168 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_169_fu_12864_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_169 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_170_fu_12874_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_170 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_171_fu_12884_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_171 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_172_fu_12894_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_172 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_173_fu_12904_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_173 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_174_fu_12914_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_174 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_175_fu_12924_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_175 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_176_fu_12934_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_176 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_177_fu_12944_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_177 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_178_fu_12954_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_178 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_179_fu_12964_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_179 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_180_fu_12970_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_180 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_181_fu_12980_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_181 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_182_fu_12990_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_182 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_183_fu_13000_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_183 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_184_fu_13010_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_184 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_185_fu_13020_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_185 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_186_fu_13030_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_186 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_187_fu_13040_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_187 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_188_fu_13050_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_188 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_189_fu_13060_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_189 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_190_fu_13070_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_190 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_191_fu_13080_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_191 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_192_fu_13090_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_192 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_193_fu_13100_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_193 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_194_fu_13110_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_194 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_197_fu_10860_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_197 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_198_fu_10866_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_198 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_199_fu_13122_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_199 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_200_fu_10872_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_200 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_201_fu_10878_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_201 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_202_fu_13138_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_202 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_203_fu_13148_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_203 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_204_fu_10884_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_204 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_205_fu_10890_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_205 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_206_fu_13164_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_206 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_207_fu_10896_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_207 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_208_fu_10902_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_208 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_209_fu_13180_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_209 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_210_fu_13190_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_210 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_211_fu_13200_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_211 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_212_fu_10908_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_212 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_213_fu_10914_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_213 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_214_fu_13216_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_214 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_215_fu_10920_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_215 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_216_fu_10926_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_216 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_217_fu_13232_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_217 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_218_fu_13242_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_218 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_219_fu_10932_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_219 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_220_fu_10938_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_220 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_221_fu_13258_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_221 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_222_fu_10944_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_222 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_223_fu_10950_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_223 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_224_fu_13274_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_224 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_225_fu_13284_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_225 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_226_fu_13294_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_226 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_227_fu_13304_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_227 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_228_fu_10956_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_228 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_229_fu_10962_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_229 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_230_fu_13316_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_230 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_231_fu_10968_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_231 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_232_fu_10974_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_232 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_233_fu_13332_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_233 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_234_fu_13342_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_234 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_235_fu_10980_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_235 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_236_fu_10986_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_236 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_237_fu_13358_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_237 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_238_fu_10992_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_238 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_239_fu_10998_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_239 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_240_fu_13374_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_240 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_241_fu_13384_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_241 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_242_fu_13394_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_242 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_243_fu_11004_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_243 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_244_fu_11010_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_244 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_245_fu_13410_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_245 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_246_fu_11016_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_246 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_247_fu_11022_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_247 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_248_fu_13426_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_248 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_249_fu_13436_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_249 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_250_fu_11028_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_250 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_251_fu_11034_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_251 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_252_fu_13452_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_252 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_253_fu_11040_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_253 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_254_fu_11046_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_254 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_255_fu_13468_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_255 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_256_fu_13478_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_256 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_257_fu_13488_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_257 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_258_fu_13498_p2 SOURCE /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_258 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_6005_p2 SOURCE /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302 VARIABLE nf LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_0_U SOURCE {} VARIABLE p_ZL7threshs_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_1_U SOURCE {} VARIABLE p_ZL7threshs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_2_U SOURCE {} VARIABLE p_ZL7threshs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_3_U SOURCE {} VARIABLE p_ZL7threshs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_4_U SOURCE {} VARIABLE p_ZL7threshs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_5_U SOURCE {} VARIABLE p_ZL7threshs_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_6_U SOURCE {} VARIABLE p_ZL7threshs_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_7_U SOURCE {} VARIABLE p_ZL7threshs_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_8_U SOURCE {} VARIABLE p_ZL7threshs_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_9_U SOURCE {} VARIABLE p_ZL7threshs_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_10_U SOURCE {} VARIABLE p_ZL7threshs_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_11_U SOURCE {} VARIABLE p_ZL7threshs_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_12_U SOURCE {} VARIABLE p_ZL7threshs_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_13_U SOURCE {} VARIABLE p_ZL7threshs_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_14_U SOURCE {} VARIABLE p_ZL7threshs_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_15_U SOURCE {} VARIABLE p_ZL7threshs_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_16_U SOURCE {} VARIABLE p_ZL7threshs_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_17_U SOURCE {} VARIABLE p_ZL7threshs_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_18_U SOURCE {} VARIABLE p_ZL7threshs_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_19_U SOURCE {} VARIABLE p_ZL7threshs_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_20_U SOURCE {} VARIABLE p_ZL7threshs_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_21_U SOURCE {} VARIABLE p_ZL7threshs_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_22_U SOURCE {} VARIABLE p_ZL7threshs_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_23_U SOURCE {} VARIABLE p_ZL7threshs_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_24_U SOURCE {} VARIABLE p_ZL7threshs_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_25_U SOURCE {} VARIABLE p_ZL7threshs_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_26_U SOURCE {} VARIABLE p_ZL7threshs_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_27_U SOURCE {} VARIABLE p_ZL7threshs_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_28_U SOURCE {} VARIABLE p_ZL7threshs_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_29_U SOURCE {} VARIABLE p_ZL7threshs_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_30_U SOURCE {} VARIABLE p_ZL7threshs_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_31_U SOURCE {} VARIABLE p_ZL7threshs_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_32_U SOURCE {} VARIABLE p_ZL7threshs_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_33_U SOURCE {} VARIABLE p_ZL7threshs_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_34_U SOURCE {} VARIABLE p_ZL7threshs_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_35_U SOURCE {} VARIABLE p_ZL7threshs_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_36_U SOURCE {} VARIABLE p_ZL7threshs_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_37_U SOURCE {} VARIABLE p_ZL7threshs_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_38_U SOURCE {} VARIABLE p_ZL7threshs_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_39_U SOURCE {} VARIABLE p_ZL7threshs_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_40_U SOURCE {} VARIABLE p_ZL7threshs_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_41_U SOURCE {} VARIABLE p_ZL7threshs_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_42_U SOURCE {} VARIABLE p_ZL7threshs_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_43_U SOURCE {} VARIABLE p_ZL7threshs_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_44_U SOURCE {} VARIABLE p_ZL7threshs_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_45_U SOURCE {} VARIABLE p_ZL7threshs_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_46_U SOURCE {} VARIABLE p_ZL7threshs_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_47_U SOURCE {} VARIABLE p_ZL7threshs_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_48_U SOURCE {} VARIABLE p_ZL7threshs_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_49_U SOURCE {} VARIABLE p_ZL7threshs_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_50_U SOURCE {} VARIABLE p_ZL7threshs_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_51_U SOURCE {} VARIABLE p_ZL7threshs_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_52_U SOURCE {} VARIABLE p_ZL7threshs_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_53_U SOURCE {} VARIABLE p_ZL7threshs_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_54_U SOURCE {} VARIABLE p_ZL7threshs_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_55_U SOURCE {} VARIABLE p_ZL7threshs_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_56_U SOURCE {} VARIABLE p_ZL7threshs_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_57_U SOURCE {} VARIABLE p_ZL7threshs_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_58_U SOURCE {} VARIABLE p_ZL7threshs_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_59_U SOURCE {} VARIABLE p_ZL7threshs_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_60_U SOURCE {} VARIABLE p_ZL7threshs_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_61_U SOURCE {} VARIABLE p_ZL7threshs_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_62_U SOURCE {} VARIABLE p_ZL7threshs_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_63_U SOURCE {} VARIABLE p_ZL7threshs_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_64_U SOURCE {} VARIABLE p_ZL7threshs_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_65_U SOURCE {} VARIABLE p_ZL7threshs_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_66_U SOURCE {} VARIABLE p_ZL7threshs_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_67_U SOURCE {} VARIABLE p_ZL7threshs_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_68_U SOURCE {} VARIABLE p_ZL7threshs_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_69_U SOURCE {} VARIABLE p_ZL7threshs_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_70_U SOURCE {} VARIABLE p_ZL7threshs_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_71_U SOURCE {} VARIABLE p_ZL7threshs_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_72_U SOURCE {} VARIABLE p_ZL7threshs_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_73_U SOURCE {} VARIABLE p_ZL7threshs_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_74_U SOURCE {} VARIABLE p_ZL7threshs_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_75_U SOURCE {} VARIABLE p_ZL7threshs_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_76_U SOURCE {} VARIABLE p_ZL7threshs_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_77_U SOURCE {} VARIABLE p_ZL7threshs_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_78_U SOURCE {} VARIABLE p_ZL7threshs_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_79_U SOURCE {} VARIABLE p_ZL7threshs_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_80_U SOURCE {} VARIABLE p_ZL7threshs_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_81_U SOURCE {} VARIABLE p_ZL7threshs_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_82_U SOURCE {} VARIABLE p_ZL7threshs_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_83_U SOURCE {} VARIABLE p_ZL7threshs_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_84_U SOURCE {} VARIABLE p_ZL7threshs_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_85_U SOURCE {} VARIABLE p_ZL7threshs_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_86_U SOURCE {} VARIABLE p_ZL7threshs_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_87_U SOURCE {} VARIABLE p_ZL7threshs_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_88_U SOURCE {} VARIABLE p_ZL7threshs_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_89_U SOURCE {} VARIABLE p_ZL7threshs_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_90_U SOURCE {} VARIABLE p_ZL7threshs_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_91_U SOURCE {} VARIABLE p_ZL7threshs_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_92_U SOURCE {} VARIABLE p_ZL7threshs_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_93_U SOURCE {} VARIABLE p_ZL7threshs_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_94_U SOURCE {} VARIABLE p_ZL7threshs_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_95_U SOURCE {} VARIABLE p_ZL7threshs_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_96_U SOURCE {} VARIABLE p_ZL7threshs_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_97_U SOURCE {} VARIABLE p_ZL7threshs_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_98_U SOURCE {} VARIABLE p_ZL7threshs_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_99_U SOURCE {} VARIABLE p_ZL7threshs_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_100_U SOURCE {} VARIABLE p_ZL7threshs_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_101_U SOURCE {} VARIABLE p_ZL7threshs_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_102_U SOURCE {} VARIABLE p_ZL7threshs_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_103_U SOURCE {} VARIABLE p_ZL7threshs_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_104_U SOURCE {} VARIABLE p_ZL7threshs_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_105_U SOURCE {} VARIABLE p_ZL7threshs_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_106_U SOURCE {} VARIABLE p_ZL7threshs_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_107_U SOURCE {} VARIABLE p_ZL7threshs_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_108_U SOURCE {} VARIABLE p_ZL7threshs_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_109_U SOURCE {} VARIABLE p_ZL7threshs_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_110_U SOURCE {} VARIABLE p_ZL7threshs_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_111_U SOURCE {} VARIABLE p_ZL7threshs_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_112_U SOURCE {} VARIABLE p_ZL7threshs_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_113_U SOURCE {} VARIABLE p_ZL7threshs_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_114_U SOURCE {} VARIABLE p_ZL7threshs_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_115_U SOURCE {} VARIABLE p_ZL7threshs_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_116_U SOURCE {} VARIABLE p_ZL7threshs_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_117_U SOURCE {} VARIABLE p_ZL7threshs_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_118_U SOURCE {} VARIABLE p_ZL7threshs_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_119_U SOURCE {} VARIABLE p_ZL7threshs_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_120_U SOURCE {} VARIABLE p_ZL7threshs_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_121_U SOURCE {} VARIABLE p_ZL7threshs_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_122_U SOURCE {} VARIABLE p_ZL7threshs_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_123_U SOURCE {} VARIABLE p_ZL7threshs_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_124_U SOURCE {} VARIABLE p_ZL7threshs_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_125_U SOURCE {} VARIABLE p_ZL7threshs_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_126_U SOURCE {} VARIABLE p_ZL7threshs_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_127_U SOURCE {} VARIABLE p_ZL7threshs_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_128_U SOURCE {} VARIABLE p_ZL7threshs_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_129_U SOURCE {} VARIABLE p_ZL7threshs_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_130_U SOURCE {} VARIABLE p_ZL7threshs_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_131_U SOURCE {} VARIABLE p_ZL7threshs_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_132_U SOURCE {} VARIABLE p_ZL7threshs_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_133_U SOURCE {} VARIABLE p_ZL7threshs_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_134_U SOURCE {} VARIABLE p_ZL7threshs_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_135_U SOURCE {} VARIABLE p_ZL7threshs_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_136_U SOURCE {} VARIABLE p_ZL7threshs_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_137_U SOURCE {} VARIABLE p_ZL7threshs_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_138_U SOURCE {} VARIABLE p_ZL7threshs_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_139_U SOURCE {} VARIABLE p_ZL7threshs_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_140_U SOURCE {} VARIABLE p_ZL7threshs_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_141_U SOURCE {} VARIABLE p_ZL7threshs_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_142_U SOURCE {} VARIABLE p_ZL7threshs_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_143_U SOURCE {} VARIABLE p_ZL7threshs_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_144_U SOURCE {} VARIABLE p_ZL7threshs_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_145_U SOURCE {} VARIABLE p_ZL7threshs_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_146_U SOURCE {} VARIABLE p_ZL7threshs_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_147_U SOURCE {} VARIABLE p_ZL7threshs_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_148_U SOURCE {} VARIABLE p_ZL7threshs_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_149_U SOURCE {} VARIABLE p_ZL7threshs_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_150_U SOURCE {} VARIABLE p_ZL7threshs_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_151_U SOURCE {} VARIABLE p_ZL7threshs_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_152_U SOURCE {} VARIABLE p_ZL7threshs_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_153_U SOURCE {} VARIABLE p_ZL7threshs_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_154_U SOURCE {} VARIABLE p_ZL7threshs_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_155_U SOURCE {} VARIABLE p_ZL7threshs_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_156_U SOURCE {} VARIABLE p_ZL7threshs_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_157_U SOURCE {} VARIABLE p_ZL7threshs_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_158_U SOURCE {} VARIABLE p_ZL7threshs_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_159_U SOURCE {} VARIABLE p_ZL7threshs_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_160_U SOURCE {} VARIABLE p_ZL7threshs_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_161_U SOURCE {} VARIABLE p_ZL7threshs_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_162_U SOURCE {} VARIABLE p_ZL7threshs_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_163_U SOURCE {} VARIABLE p_ZL7threshs_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_164_U SOURCE {} VARIABLE p_ZL7threshs_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_165_U SOURCE {} VARIABLE p_ZL7threshs_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_166_U SOURCE {} VARIABLE p_ZL7threshs_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_167_U SOURCE {} VARIABLE p_ZL7threshs_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_168_U SOURCE {} VARIABLE p_ZL7threshs_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_169_U SOURCE {} VARIABLE p_ZL7threshs_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_170_U SOURCE {} VARIABLE p_ZL7threshs_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_171_U SOURCE {} VARIABLE p_ZL7threshs_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_172_U SOURCE {} VARIABLE p_ZL7threshs_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_173_U SOURCE {} VARIABLE p_ZL7threshs_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_174_U SOURCE {} VARIABLE p_ZL7threshs_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_175_U SOURCE {} VARIABLE p_ZL7threshs_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_176_U SOURCE {} VARIABLE p_ZL7threshs_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_177_U SOURCE {} VARIABLE p_ZL7threshs_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_178_U SOURCE {} VARIABLE p_ZL7threshs_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_179_U SOURCE {} VARIABLE p_ZL7threshs_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_180_U SOURCE {} VARIABLE p_ZL7threshs_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_181_U SOURCE {} VARIABLE p_ZL7threshs_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_182_U SOURCE {} VARIABLE p_ZL7threshs_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_183_U SOURCE {} VARIABLE p_ZL7threshs_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_184_U SOURCE {} VARIABLE p_ZL7threshs_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_185_U SOURCE {} VARIABLE p_ZL7threshs_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_186_U SOURCE {} VARIABLE p_ZL7threshs_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_187_U SOURCE {} VARIABLE p_ZL7threshs_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_188_U SOURCE {} VARIABLE p_ZL7threshs_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_189_U SOURCE {} VARIABLE p_ZL7threshs_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_190_U SOURCE {} VARIABLE p_ZL7threshs_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_191_U SOURCE {} VARIABLE p_ZL7threshs_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_192_U SOURCE {} VARIABLE p_ZL7threshs_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_193_U SOURCE {} VARIABLE p_ZL7threshs_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_194_U SOURCE {} VARIABLE p_ZL7threshs_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_195_U SOURCE {} VARIABLE p_ZL7threshs_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_196_U SOURCE {} VARIABLE p_ZL7threshs_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_197_U SOURCE {} VARIABLE p_ZL7threshs_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_198_U SOURCE {} VARIABLE p_ZL7threshs_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_199_U SOURCE {} VARIABLE p_ZL7threshs_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_200_U SOURCE {} VARIABLE p_ZL7threshs_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_201_U SOURCE {} VARIABLE p_ZL7threshs_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_202_U SOURCE {} VARIABLE p_ZL7threshs_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_203_U SOURCE {} VARIABLE p_ZL7threshs_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_204_U SOURCE {} VARIABLE p_ZL7threshs_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_205_U SOURCE {} VARIABLE p_ZL7threshs_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_206_U SOURCE {} VARIABLE p_ZL7threshs_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_207_U SOURCE {} VARIABLE p_ZL7threshs_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_208_U SOURCE {} VARIABLE p_ZL7threshs_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_209_U SOURCE {} VARIABLE p_ZL7threshs_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_210_U SOURCE {} VARIABLE p_ZL7threshs_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_211_U SOURCE {} VARIABLE p_ZL7threshs_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_212_U SOURCE {} VARIABLE p_ZL7threshs_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_213_U SOURCE {} VARIABLE p_ZL7threshs_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_214_U SOURCE {} VARIABLE p_ZL7threshs_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_215_U SOURCE {} VARIABLE p_ZL7threshs_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_216_U SOURCE {} VARIABLE p_ZL7threshs_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_217_U SOURCE {} VARIABLE p_ZL7threshs_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_218_U SOURCE {} VARIABLE p_ZL7threshs_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_219_U SOURCE {} VARIABLE p_ZL7threshs_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_220_U SOURCE {} VARIABLE p_ZL7threshs_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_221_U SOURCE {} VARIABLE p_ZL7threshs_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_222_U SOURCE {} VARIABLE p_ZL7threshs_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_223_U SOURCE {} VARIABLE p_ZL7threshs_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_224_U SOURCE {} VARIABLE p_ZL7threshs_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_225_U SOURCE {} VARIABLE p_ZL7threshs_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_226_U SOURCE {} VARIABLE p_ZL7threshs_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_227_U SOURCE {} VARIABLE p_ZL7threshs_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_228_U SOURCE {} VARIABLE p_ZL7threshs_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_229_U SOURCE {} VARIABLE p_ZL7threshs_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_230_U SOURCE {} VARIABLE p_ZL7threshs_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_231_U SOURCE {} VARIABLE p_ZL7threshs_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_232_U SOURCE {} VARIABLE p_ZL7threshs_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_233_U SOURCE {} VARIABLE p_ZL7threshs_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_234_U SOURCE {} VARIABLE p_ZL7threshs_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_235_U SOURCE {} VARIABLE p_ZL7threshs_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_236_U SOURCE {} VARIABLE p_ZL7threshs_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_237_U SOURCE {} VARIABLE p_ZL7threshs_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_238_U SOURCE {} VARIABLE p_ZL7threshs_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_239_U SOURCE {} VARIABLE p_ZL7threshs_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_240_U SOURCE {} VARIABLE p_ZL7threshs_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_241_U SOURCE {} VARIABLE p_ZL7threshs_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_242_U SOURCE {} VARIABLE p_ZL7threshs_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_243_U SOURCE {} VARIABLE p_ZL7threshs_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_244_U SOURCE {} VARIABLE p_ZL7threshs_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_245_U SOURCE {} VARIABLE p_ZL7threshs_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_246_U SOURCE {} VARIABLE p_ZL7threshs_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_247_U SOURCE {} VARIABLE p_ZL7threshs_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_248_U SOURCE {} VARIABLE p_ZL7threshs_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_249_U SOURCE {} VARIABLE p_ZL7threshs_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_250_U SOURCE {} VARIABLE p_ZL7threshs_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_251_U SOURCE {} VARIABLE p_ZL7threshs_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_252_U SOURCE {} VARIABLE p_ZL7threshs_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_253_U SOURCE {} VARIABLE p_ZL7threshs_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 6 BRAM 0 URAM 0}} MVAU_hls_8 {AREA {DSP 6 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 975.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MVAU_hls_8.
INFO: [VLOG 209-307] Generating Verilog RTL for MVAU_hls_8.
Execute       syn_report -model MVAU_hls_8 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.73 MHz
Command     autosyn done; 45.24 sec.
Command   csynth_design done; 75.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 72.9 seconds. CPU system time: 2 seconds. Elapsed time: 75.35 seconds; current allocated memory: 221.918 MB.
Execute   export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute     config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=MVAU_hls_8 xml_exists=0
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MVAU_hls_8
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=265 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='MVAU_hls_8_mux_1047_27_1_1
MVAU_hls_8_mul_8s_3ns_11_1_1
MVAU_hls_8_mac_muladd_8s_3ns_11s_12_4_1
MVAU_hls_8_mac_muladd_8s_3ns_12s_13_4_1
MVAU_hls_8_mac_muladd_8s_3ns_19s_19_4_1
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R
MVAU_hls_8_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R
MVAU_hls_8_flow_control_loop_pipe_sequential_init
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
MVAU_hls_8_regslice_both
Matrix_Vector_Activate_Stream_Batch
MVAU_hls_8
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/top-io-be.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.compgen.dataonly.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.constraint.tcl 
Execute     sc_get_clocks MVAU_hls_8 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to MVAU_hls_8
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=MVAU_hls_8
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.constraint.tcl 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/MVAU_hls_8.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/.autopilot/db/global.setting.tcl 
Execute     source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /media/clr/XIlinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /tmp/finn_dev_root/code_gen_ipgen_MVAU_hls_8_p121gcnq/project_MVAU_hls_8/sol1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s project_MVAU_hls_8/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_MVAU_hls_8/sol1/impl/export.zip
Command   export_design done; 24.11 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.73 seconds. CPU system time: 1.62 seconds. Elapsed time: 24.11 seconds; current allocated memory: 6.387 MB.
Execute   cleanup_all 
Command   cleanup_all done; 0.11 sec.
