Real time: Nov/25/2014 02:14:52

Profiler Stats
--------------
Elapsed_time_in_seconds: 2634
Elapsed_time_in_minutes: 43.9
Elapsed_time_in_hours: 0.731667
Elapsed_time_in_days: 0.0304861

Virtual_time_in_seconds: 2629.25
Virtual_time_in_minutes: 43.8208
Virtual_time_in_hours:   0.730347
Virtual_time_in_days:    0.730347

Ruby_current_time: 31963077
Ruby_start_time: 1
Ruby_cycles: 31963076

mbytes_resident: 3224.61
mbytes_total: 3266.14
resident_ratio: 0.987287

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.19631e+07 [ 3.19631e+07 3.19631e+07 3.19631e+07 3.19631e+07 3.19631e+07 3.19631e+07 3.19631e+07 3.19631e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3990457
  L1D_cache_total_misses: 85960	(2.15414%)
  L1D_cache_total_demand_misses: 85960
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 85960
  L1D_cache_misses_per_instruction: 85960
  L1D_cache_instructions_per_misses: 1.16333e-05

  L1D_cache_request_type_LD:   3363279	(84.2831)%
  L1D_cache_request_type_ST:   627178	(15.7169)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3990457 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3990457 ]

  L1D_cache_miss_type_LD:   43014	(50.0396)%
  L1D_cache_miss_type_ST:   42946	(49.9604)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984859
  L1T_cache_total_misses: 736029	(74.7345%)
  L1T_cache_total_demand_misses: 736029
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 736029
  L1T_cache_misses_per_instruction: 736029
  L1T_cache_instructions_per_misses: 1.35864e-06

  L1T_cache_request_type_LD:   229261	(23.2786)%
  L1T_cache_request_type_ST:   755598	(76.7214)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984859 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984859 ]

  L1T_cache_miss_type_LD:   5944	(0.807577)%
  L1T_cache_miss_type_ST:   730085	(99.1924)%

L2_cache cache stats: 
  L2_cache_total_requests: 89307
  L2_cache_total_misses: 18186	(20.3635%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   43014	(48.1642)%
  L2_cache_request_type_ST:   46293	(51.8358)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 89307 average:     8 | standard deviation: 0 | 0 0 0 0 89307 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 761542
  L2T_cache_total_misses: 3347	(0.439503%)
  L2T_cache_total_demand_misses: 3347
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3347
  L2T_cache_misses_per_instruction: 3347
  L2T_cache_instructions_per_misses: 0.000298775

  L2T_cache_request_type_LD:   5944	(0.780522)%
  L2T_cache_request_type_ST:   755598	(99.2195)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 761542 average: 31.8127 | standard deviation: 2.11204 | 0 0 0 0 5944 0 755598 ]

  L2T_cache_miss_type_LD:   118	(3.52555)%
  L2T_cache_miss_type_ST:   3229	(96.4745)%


TBE Queries: 956252
Busy TBE Counts: 2
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:454  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 956250 average: 7.81562 | standard deviation: 21.5013 | 823478 4325 4284 4315 4549 7680 3943 4676 3889 4098 8600 3717 3561 3837 4170 15510 6336 5567 5006 5168 6491 6870 3442 3516 2233 4806 410 401 406 414 445 107 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 76 count: 4975316 average: 2.70815 | standard deviation: 4.61463 | 1055888 3303952 556551 1969 1866 1848 1798 1776 1785 1801 1833 1764 1536 1606 1622 1596 1580 1605 1617 1614 1630 1432 1370 1355 1334 1321 1329 1331 1333 1588 3718 7944 4008 7 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1030 count: 4975316 average: 12.4944 | standard deviation: 41.5523 | 4127814 0 0 753043 5149 575 183 1039 14759 869 1698 869 1503 858 1461 1268 1098 1247 1094 1445 943 1231 889 1096 946 929 955 950 1064 852 984 841 1044 1635 987 829 3480 1901 771 2284 3489 937 1331 1551 1539 4189 2211 1887 1859 1730 1571 1250 1002 866 633 431 309 314 270 277 245 204 154 188 185 202 185 225 241 255 272 310 330 309 286 263 211 186 170 165 152 126 105 127 105 106 105 104 102 85 93 92 77 76 78 81 67 50 61 67 60 59 52 53 54 35 39 44 33 30 23 32 28 18 6 22 12 9 9 3 7 4 4 1 2 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 770 count: 3592540 average: 6.88519 | standard deviation: 29.2875 | 3561539 8712 15571 6686 28 3 1 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1030 count: 1382776 average: 27.0676 | standard deviation: 60.7433 | 1349549 7852 14494 4617 3767 1611 758 127 1 0 ]
miss_latency_L1Cache: [binsize: 4 max: 770 count: 36683 average: 271.015 | standard deviation: 112.426 | 0 1 0 0 0 0 0 0 0 0 355 87 77 57 47 546 343 303 256 218 387 337 250 201 250 389 286 185 243 341 342 220 227 283 334 279 251 265 334 307 265 253 278 315 287 246 274 306 288 225 227 277 298 231 251 278 284 296 232 247 281 267 251 245 272 284 246 1027 261 272 245 246 2527 320 281 249 253 248 255 264 238 257 290 303 279 330 383 446 569 616 751 774 813 807 732 725 743 683 626 669 604 593 537 430 376 353 301 284 194 143 66 23 11 6 3 0 0 0 3 4 9 8 6 3 3 2 2 0 1 1 2 0 2 3 0 1 0 3 0 3 1 0 0 0 1 1 1 2 2 2 0 0 0 0 1 0 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss_latency_NULL: [binsize: 8 max: 1030 count: 4938633 average: 10.5742 | standard deviation: 33.8442 | 4127813 0 0 753043 5149 133 49 446 14113 395 974 418 864 387 877 706 588 634 578 804 425 638 356 516 433 425 426 421 484 373 436 345 488 362 454 338 633 1371 270 1765 2994 344 722 722 354 2664 591 430 433 435 374 283 273 281 296 342 292 311 270 270 228 195 149 186 183 200 180 224 238 252 271 310 328 306 282 263 211 185 169 165 150 125 105 127 105 106 105 104 102 85 93 92 77 76 78 81 66 50 61 67 60 59 52 53 54 35 39 44 33 30 23 32 28 18 6 22 12 9 9 3 7 4 4 1 2 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 76 count: 4975316 average: 2.70815 | standard deviation: 4.61463 | 1055888 3303952 556551 1969 1866 1848 1798 1776 1785 1801 1833 1764 1536 1606 1622 1596 1580 1605 1617 1614 1630 1432 1370 1355 1334 1321 1329 1331 1333 1588 3718 7944 4008 7 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42763 | standard deviation: 0.87484 | 0 475528 1821584 1118064 489631 18602 29 7 2 ]
Sequencer_1: [binsize: 2 max: 76 count: 67010 average: 34.7313 | standard deviation: 21.8561 | 4641 1933 1791 1808 1810 1797 1786 1776 1785 1801 1833 1764 1536 1606 1622 1596 1580 1605 1617 1614 1630 1432 1370 1355 1334 1321 1329 1331 1333 1588 3718 7944 4008 7 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594779 average: 2.00717 | standard deviation: 0.972015 | 0 222283 197220 128768 41955 4473 36 12 7 8 8 4 5 ]
SequencerACC_1: [binsize: 1 max: 12 count: 140968 average: 1.25901 | standard deviation: 0.470365 | 0 105104 35677 57 29 33 15 14 6 11 10 9 3 ]
SequencerACC_2: [binsize: 1 max: 12 count: 249112 average: 1.00588 | standard deviation: 0.157149 | 0 248332 619 30 22 15 27 21 10 12 10 10 4 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 649 count: 454922 average: 81.5085 | standard deviation: 78.7474 | 24233 195848 30880 17787 16055 14752 13794 17437 18824 17023 13507 14302 17954 20159 10369 2942 1958 1341 933 619 527 494 476 484 425 383 323 314 248 168 132 84 45 47 27 15 6 3 2 1 1 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 631 count: 192333 average: 87.4782 | standard deviation: 81.931 | 7414 81285 11756 8539 7267 6596 6022 6058 5939 5737 5125 6075 10241 13919 6378 776 392 384 304 268 259 261 236 250 175 140 115 101 78 55 50 52 25 25 15 12 4 2 2 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 649 count: 262589 average: 77.1359 | standard deviation: 76.0348 | 16819 114563 19124 9248 8788 8156 7772 11379 12885 11286 8382 8227 7713 6240 3991 2166 1566 957 629 351 268 233 240 234 250 243 208 213 170 113 82 32 20 22 12 3 2 1 0 0 1 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 39 count: 1037 average: 22.1437 | standard deviation: 2.89187 | 0 0 0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 1 1 1 747 59 34 94 33 5 4 4 4 11 6 6 5 3 3 5 4 3 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 631 count: 191296 average: 87.8324 | standard deviation: 82.0108 | 7411 80281 11726 8539 7267 6596 6022 6058 5939 5737 5125 6075 10241 13919 6378 776 392 384 304 268 259 261 236 250 175 140 115 101 78 55 50 52 25 25 15 12 4 2 2 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2557
system_time: 71
page_reclaims: 825796
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1128

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3314
L2_DATA_GX = 193505
L2T_TO_L1T_DATA = 23776
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3324
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 231185
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3350
L1_MSG = 0
L2_COHMSG_FWD = 1025
L1_DATA_F = 50
L1_DATA_PX = 419050
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 12
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 83902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 16735
L1_DATA = 0
L1_COHMSG = 178689
L1_COHMSG_INVACK = 2
L1T_TO_L2T_MSG = 5944
----------------------
total_flits_messages = 5037833
----------------------

DMA = 183415
DATA_GX_OW = 171776
DATA_PX_C = 335240
DATA_PX_D = 83810
DATA_GX_C = 42944
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28876 | standard deviation: 0.849287 | 0 630270 1911752 999627 381798 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:67010 full:0 size:[binsize: 2 max: 67 count: 67010 average: 20.8619 | standard deviation: 19.5048 | 11077 8665 3965 2303 2074 1986 1934 1893 1867 1849 1832 1635 1483 1470 1463 1461 1409 1403 1402 1401 1400 1221 1163 1161 1162 1154 1153 1152 1150 1150 1144 1012 414 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1468923 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563337 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996076 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=36 [L2TCache]=0 [L2Cache]=23 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=176 [L2TCache]=0 [L2Cache]=171 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=33237 [L2TCache]=0 [L2Cache]=22663 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=745925 [L2TCache]=0 [L2Cache]=103 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=55 [L2Cache]=0 [L1Cache]=96 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=262 [L2Cache]=0 [L1Cache]=88398 [Directory]=4771 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=22905 [L2Cache]=0 [L1Cache]=420893 [Directory]=13388 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=116 [L2Cache]=0 [L1Cache]=242 [Directory]=22 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122418 [L1Cache]=5102 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=5 [L2Cache]=455717 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00580255 flits/cycle
total_flits_on_link = 12240842
-------------
Total VC Load [0] = 488986 flits
Total VC Load [1] = 488919 flits
Total VC Load [2] = 445873 flits
Total VC Load [3] = 427900 flits
Total VC Load [4] = 4395 flits
Total VC Load [5] = 4369 flits
Total VC Load [6] = 4334 flits
Total VC Load [7] = 4298 flits
Total VC Load [8] = 15935 flits
Total VC Load [9] = 15930 flits
Total VC Load [10] = 15919 flits
Total VC Load [11] = 15876 flits
Total VC Load [12] = 639015 flits
Total VC Load [13] = 614237 flits
Total VC Load [14] = 567556 flits
Total VC Load [15] = 540772 flits
Total VC Load [16] = 84004 flits
Total VC Load [17] = 83312 flits
Total VC Load [18] = 82468 flits
Total VC Load [19] = 81324 flits
Total VC Load [20] = 1513993 flits
Total VC Load [21] = 1514172 flits
Total VC Load [22] = 1514155 flits
Total VC Load [23] = 1514352 flits
Total VC Load [24] = 389510 flits
Total VC Load [25] = 389772 flits
Total VC Load [26] = 389767 flits
Total VC Load [27] = 389699 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0152985 flits/cycle 
Average VC Load [1] = 0.0152964 flits/cycle 
Average VC Load [2] = 0.0139496 flits/cycle 
Average VC Load [3] = 0.0133873 flits/cycle 
Average VC Load [4] = 0.000137502 flits/cycle 
Average VC Load [5] = 0.000136689 flits/cycle 
Average VC Load [6] = 0.000135594 flits/cycle 
Average VC Load [7] = 0.000134468 flits/cycle 
Average VC Load [8] = 0.000498544 flits/cycle 
Average VC Load [9] = 0.000498388 flits/cycle 
Average VC Load [10] = 0.000498043 flits/cycle 
Average VC Load [11] = 0.000496698 flits/cycle 
Average VC Load [12] = 0.0199923 flits/cycle 
Average VC Load [13] = 0.0192171 flits/cycle 
Average VC Load [14] = 0.0177566 flits/cycle 
Average VC Load [15] = 0.0169186 flits/cycle 
Average VC Load [16] = 0.00262816 flits/cycle 
Average VC Load [17] = 0.00260651 flits/cycle 
Average VC Load [18] = 0.0025801 flits/cycle 
Average VC Load [19] = 0.00254431 flits/cycle 
Average VC Load [20] = 0.0473669 flits/cycle 
Average VC Load [21] = 0.0473725 flits/cycle 
Average VC Load [22] = 0.047372 flits/cycle 
Average VC Load [23] = 0.0473782 flits/cycle 
Average VC Load [24] = 0.0121862 flits/cycle 
Average VC Load [25] = 0.0121944 flits/cycle 
Average VC Load [26] = 0.0121943 flits/cycle 
Average VC Load [27] = 0.0121922 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 12.8176
-------------
Dynamic_Link_Power = 0.0424362
Static_Link_Power = 0.733365
Total_Link_Power = 0.775802
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00208438, Crossbar: 0.00303225, VC allocator: 0.000321307, SW allocator: 0.00106235, Clock: 0.153216, Total: 0.159716
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69862
Dynamic_Router_Power = 0.159716
Static_Router_Power = 1.53891
Total_Router_Power = 1.69862
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.202152
Total_Static_Power = 2.27227
Total_Power = 2.47443
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229261
L1_WThru  755598
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  5944
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  5944
I  L1_WThru  730085
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  223317
S  L1_WThru  25513
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  5944

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  730462
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  25136

 --- L2TCache ---
 - Event Counts -
L1_GETS  5944
L1_Write  730085
L1_Upgrade_T  25187
L1_Upgrade_NT  326
L2_Atomic  0
L2_Expire  5
L2_Replacement  0
L2_Replacement_clean  0
Data  3
Data_all_Acks  3344
Ack  7
Ack_all  3
WB_Ack  3314
Fwd_GETX  3233
Fwd_GETS  81
Inv  0

 - Transitions -
NP  L1_GETS  118
NP  L1_Write  3229
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  5826
E  L1_Write  726856
E  L1_Upgrade_NT  326
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3230
E  Fwd_GETS  79
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  25187
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  2
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  3
IS  Data_all_Acks  115
IS  Ack  7
IS  Ack_all  3

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3229
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  5
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3314
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  43014
L1_GETX  46291
L1_UPGRADE  2
L1_PUTX  83903
L1_PUTX_old  637
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  7
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  10
Unblock_Cancel  0
Exclusive_Unblock  89296
PUTX_ACC  76
DATA_ACC  3238

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  5
SS  L1_UPGRADE  2
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  39808
M  L1_GETX  26967
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  91
MT  L1_GETX  4248
MT  L1_PUTX  83900
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  2
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  7

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  1
MT_MB  L1_PUTX_old  637
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  89289
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3225

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  6
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  1
MT_IIB  PUTX_ACC  68
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  1
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  9

 --- L1Cache ---
 - Event Counts -
Load  3367572
Ifetch  0
Store  627336
Inv  12
L1_Replacement  16902
Force_L1_Replacement  133998
Fwd_GETX  1015
Fwd_GETS  10
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  46237
DataS_fromL1  10
Data_all_Acks  39711
Ack  2
Ack_all  2
WB_Ack  83900

 - Transitions -
NP  Load  43014
NP  Ifetch  0 <-- 
NP  Store  42938
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  6
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  1
S  Ifetch  0 <-- 
S  Store  2
S  Inv  12
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Force_L1_Replacement  36672
E  Fwd_GETX  1008
E  Fwd_GETS  6
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584218
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Force_L1_Replacement  30327
M  Fwd_GETX  7
M  Fwd_GETS  4
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  43004
IS  DataS_fromL1  10
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3233
IM  Data_all_Acks  39711
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  2
SM  Ack_all  2

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  4293
M_I  Ifetch  0 <-- 
M_I  Store  158
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  66999
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  83900

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:371631 full:0 size:[binsize: 1 max: 10 count: 371631 average: 1.01288 | standard deviation: 0.118346 | 0 366974 4567 79 3 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 10 count: 140862 average: 1.00953 | standard deviation: 0.108721 | 0 139573 1275 3 2 2 1 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 11 count: 249049 average: 1.0004 | standard deviation: 0.0445822 | 0 249009 25 4 2 2 1 1 2 1 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:371631 full:0 size:[binsize: 1 max: 2 count: 371631 average: 1.00055 | standard deviation: 0.0235439 | 0 371425 206 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 2 count: 140862 average: 1.00045 | standard deviation: 0.0211483 | 0 140799 63 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 2 count: 249049 average: 1.00003 | standard deviation: 0.00566766 | 0 249041 8 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 2 count: 9 average: 1.22222 | standard deviation: 0.5 | 0 7 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:71 full:0 size:[binsize: 1 max: 2 count: 71 average: 1.07042 | standard deviation: 0.267261 | 0 66 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:27348 full:0 size:[binsize: 1 max: 2 count: 27348 average: 1.00614 | standard deviation: 0.0781454 | 0 27180 168 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:734114 full:0 size:[binsize: 1 max: 2 count: 734114 average: 1.02088 | standard deviation: 0.142991 | 0 718784 15330 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 2 count: 9 average: 1.33333 | standard deviation: 0.5 | 0 6 3 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:71 full:0 size:[binsize: 1 max: 2 count: 71 average: 1.05634 | standard deviation: 0.239046 | 0 67 4 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:27348 full:0 size:[binsize: 1 max: 2 count: 27348 average: 1.00417 | standard deviation: 0.0645651 | 0 27234 114 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:734114 full:0 size:[binsize: 1 max: 2 count: 734114 average: 1.0001 | standard deviation: 0.0098344 | 0 734043 71 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.28571 | standard deviation: 0.480384 | 0 10 4 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:56 full:0 size:[binsize: 1 max: 3 count: 56 average: 1.14286 | standard deviation: 0.40452 | 0 49 6 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:3328 full:0 size:[binsize: 1 max: 3 count: 3328 average: 1.00481 | standard deviation: 0.0775334 | 0 3314 12 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:25 full:0 size:[binsize: 1 max: 2 count: 25 average:  1.04 | standard deviation: 0.204124 | 0 24 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 3 count: 15 average: 1.33333 | standard deviation: 0.654654 | 0 11 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:3212 full:0 size:[binsize: 1 max: 39 count: 3212 average: 17.6392 | standard deviation: 10.87 | 0 153 113 112 128 79 75 93 94 92 85 86 96 90 77 79 82 90 96 96 80 66 76 87 85 97 75 75 71 79 84 73 80 91 71 75 65 39 20 7 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 1 count: 40 average:     1 | standard deviation: 0 | 0 40 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:3275 full:0 size:[binsize: 1 max: 1 count: 3275 average:     1 | standard deviation: 0 | 0 3275 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:31 full:0 size:[binsize: 1 max: 2 count: 31 average: 1.06452 | standard deviation: 0.258199 | 0 29 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:3265 full:0 size:[binsize: 1 max: 2 count: 3265 average: 1.22511 | standard deviation: 0.41789 | 0 2530 735 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.07143 | standard deviation: 0.27735 | 0 13 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:77 full:0 size:[binsize: 1 max: 1 count: 77 average:     1 | standard deviation: 0 | 0 77 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:6544 full:0 size:[binsize: 1 max: 2 count: 6544 average: 1.02766 | standard deviation: 0.164009 | 0 6363 181 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 1 count: 36 average:     1 | standard deviation: 0 | 0 36 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4771 full:0 size:[binsize: 1 max: 3 count: 4771 average: 1.2423 | standard deviation: 0.510683 | 0 3799 788 184 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:13388 full:0 size:[binsize: 1 max: 4 count: 13388 average: 1.25082 | standard deviation: 0.556107 | 0 10758 1986 560 84 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 2 count: 22 average: 1.04545 | standard deviation: 0.218218 | 0 21 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 2 count: 6 average: 1.16667 | standard deviation: 0.447214 | 0 5 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:37 full:0 size:[binsize: 1 max: 3 count: 37 average: 1.35135 | standard deviation: 0.645497 | 0 27 7 3 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4284 full:0 size:[binsize: 1 max: 27 count: 4284 average: 5.5789 | standard deviation: 6.86767 | 0 1900 756 175 72 78 96 66 39 56 96 92 70 62 72 72 55 64 68 71 63 66 61 60 45 19 9 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 1 count: 19 average:     1 | standard deviation: 0 | 0 19 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 4 count: 45 average: 1.33333 | standard deviation: 0.6742 | 0 34 8 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:29532 full:0 size:[binsize: 1 max: 49 count: 29532 average: 10.6732 | standard deviation: 14.4043 | 0 13977 2532 1028 636 251 230 265 326 379 465 596 626 478 219 127 145 164 178 147 158 159 162 151 137 166 161 155 165 172 229 201 200 227 262 273 350 370 374 358 363 358 346 368 315 269 179 96 34 5 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:145816 full:0 size:[binsize: 2 max: 57 count: 145816 average: 16.1498 | standard deviation: 17.0394 | 40925 22343 6506 3514 3885 3143 3047 2852 2803 2850 2884 3913 2612 2178 2132 2793 4033 4554 4043 3154 2988 2997 3370 4211 4214 2733 971 152 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:103 full:0 size:[binsize: 1 max: 3 count: 103 average: 1.20388 | standard deviation: 0.431595 | 0 83 19 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:14775 full:0 size:[binsize: 1 max: 2 count: 14775 average: 1.13604 | standard deviation: 0.342887 | 0 12765 2010 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:74441 full:0 size:[binsize: 1 max: 2 count: 74441 average: 1.16856 | standard deviation: 0.37437 | 0 61893 12548 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 1 count: 65 average:     1 | standard deviation: 0 | 0 65 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:46 full:0 size:[binsize: 1 max: 2 count: 46 average: 1.06522 | standard deviation: 0.258199 | 0 43 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:29520 full:0 size:[binsize: 1 max: 3 count: 29520 average: 1.12398 | standard deviation: 0.330635 | 0 25870 3640 10 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:143619 full:0 size:[binsize: 1 max: 4 count: 143619 average: 1.18719 | standard deviation: 0.391103 | 0 116790 26777 49 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:98 full:0 size:[binsize: 1 max: 2 count: 98 average: 1.02041 | standard deviation: 0.143592 | 0 96 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:4789 full:0 size:[binsize: 1 max: 2 count: 4789 average: 1.02861 | standard deviation: 0.167292 | 0 4652 137 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:16606 full:0 size:[binsize: 1 max: 2 count: 16606 average: 1.04011 | standard deviation: 0.196323 | 0 15940 666 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:33 full:0 size:[binsize: 1 max: 1 count: 33 average:     1 | standard deviation: 0 | 0 33 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 6 count: 35853 average: 1.47341 | standard deviation: 0.50436 | 0 18932 16895 10 9 4 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:134008 full:0 size:[binsize: 2 max: 90 count: 134008 average: 26.4559 | standard deviation: 16.5857 | 10854 5176 4042 4044 4239 3468 3128 4483 5027 4524 3881 3976 4540 4836 5293 6860 7338 6996 6028 4912 4716 4714 4237 3181 2143 1789 1759 1672 1612 1500 1451 866 194 107 84 84 60 40 44 34 28 20 16 8 3 1 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1042 full:0 size:[binsize: 1 max: 38 count: 1042 average: 21.8906 | standard deviation: 11.01 | 0 47 41 18 11 15 18 22 20 12 14 22 25 26 15 13 15 12 14 16 18 13 12 21 18 29 44 63 58 53 59 46 59 68 40 33 20 9 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18951 full:0 size:[binsize: 1 max: 2 count: 18951 average: 1.00005 | standard deviation: 0.00726433 | 0 18950 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:67009 full:0 size:[binsize: 1 max: 7 count: 67009 average: 1.27249 | standard deviation: 0.51656 | 0 50672 14676 1486 114 40 17 4 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1032 full:0 size:[binsize: 1 max: 2 count: 1032 average: 1.20446 | standard deviation: 0.403669 | 0 821 211 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 2 count: 35853 average: 1.00014 | standard deviation: 0.0118094 | 0 35848 5 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:134009 full:0 size:[binsize: 1 max: 2 count: 134009 average: 1.1654 | standard deviation: 0.371543 | 0 111844 22165 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00066 | standard deviation: 0.0256889 | 0 4544 3 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00066 | standard deviation: 0.0256889 | 0 4544 3 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00044 | standard deviation: 0.0209772 | 0 4544 2 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.0011 | standard deviation: 0.0331679 | 0 4541 5 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 3.22784 | standard deviation: 3.91394 | 0 3071 125 109 121 121 128 124 124 135 103 88 80 64 53 51 50 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 3.26787 | standard deviation: 3.94769 | 0 3066 112 112 116 122 124 126 125 133 113 94 86 63 54 51 50 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 3.18698 | standard deviation: 3.89787 | 0 3096 132 110 112 117 118 125 123 122 114 85 76 61 55 50 50 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 3.25913 | standard deviation: 3.93755 | 0 3060 120 114 116 119 124 136 124 126 109 96 83 65 54 50 50 ]
