

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Apr 11 11:03:20 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=4,class=CODE,delta=1
    10                           	psect	ivt0x4008,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 12/10/2023 GMT
    18                           ; 
    19                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F47K42 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     _PORTD	set	16333
    52   000000                     _IPR1bits	set	14721
    53   000000                     _PIR1bits	set	14753
    54   000000                     _ANSELB	set	14928
    55   000000                     _LATB	set	16315
    56   000000                     _TRISB	set	16323
    57   000000                     _PORTDbits	set	16333
    58   000000                     _INTCON0bits	set	16338
    59   000000                     _IVTBASEL	set	16341
    60   000000                     _IVTBASEH	set	16342
    61   000000                     _IVTBASEU	set	16343
    62   000000                     _PIE1bits	set	14737
    63   000000                     _TRISD	set	16325
    64   000000                     _PORTB	set	16331
    65   000000                     _LATD	set	16317
    66   000000                     _WPUB	set	14929
    67   000000                     _ANSELD	set	14960
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72   004198                     __pcinit:
    73                           	callstack 0
    74   004198                     start_initialization:
    75                           	callstack 0
    76   004198                     __initialization:
    77                           	callstack 0
    78                           
    79                           ;
    80                           ; Setup IVTBASE
    81                           ;
    82   004198  0E08               	movlw	(ivt0x4008_base shr 0)& (0+255)
    83   00419A  6ED5               	movwf	213,c
    84   00419C  0E40               	movlw	(ivt0x4008_base shr (0+8))& (0+255)
    85   00419E  6ED6               	movwf	214,c
    86   0041A0  0E00               	movlw	(ivt0x4008_base shr (0+16))& (0+255)
    87   0041A2  6ED7               	movwf	215,c
    88   0041A4                     end_of_initialization:
    89                           	callstack 0
    90   0041A4                     __end_of__initialization:
    91                           	callstack 0
    92   0041A4  0100               	movlb	0
    93   0041A6  EF59  F020         	goto	_main	;jump to C main() function
    94                           
    95                           	psect	cstackCOMRAM
    96   000001                     __pcstackCOMRAM:
    97                           	callstack 0
    98   000001                     ??_INT0_ISR:
    99   000001                     
   100                           ; 1 bytes @ 0x0
   101   000001                     	ds	2
   102   000003                     INT0_ISR@blinks:
   103                           	callstack 0
   104                           
   105                           ; 1 bytes @ 0x2
   106   000003                     	ds	1
   107   000004                     ??_main:
   108                           
   109                           ; 1 bytes @ 0x3
   110   000004                     	ds	2
   111                           
   112 ;;
   113 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   114 ;;
   115 ;; *************** function _main *****************
   116 ;; Defined at:
   117 ;;		line 118 in file "main.c"
   118 ;; Parameters:    Size  Location     Type
   119 ;;		None
   120 ;; Auto vars:     Size  Location     Type
   121 ;;		None
   122 ;; Return value:  Size  Location     Type
   123 ;;                  1    wreg      void 
   124 ;; Registers used:
   125 ;;		wreg, status,2, status,0, cstack
   126 ;; Tracked objects:
   127 ;;		On entry : 0/0
   128 ;;		On exit  : 0/0
   129 ;;		Unchanged: 0/0
   130 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   131 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   133 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   135 ;;Total ram usage:        2 bytes
   136 ;; Hardware stack levels required when called: 2
   137 ;; This function calls:
   138 ;;		_INTERRUPT_Initialize
   139 ;; This function is called by:
   140 ;;		Startup code after reset
   141 ;; This function uses a non-reentrant model
   142 ;;
   143                           
   144                           	psect	text0
   145   0040B2                     __ptext0:
   146                           	callstack 0
   147   0040B2                     _main:
   148                           	callstack 29
   149   0040B2                     
   150                           ;main.c: 122:     TRISB = 0xFF;
   151   0040B2  68C3               	setf	195,c	;volatile
   152   0040B4                     
   153                           ;main.c: 123:     LATB = 0;
   154   0040B4  0E00               	movlw	0
   155   0040B6  6EBB               	movwf	187,c	;volatile
   156                           
   157                           ;main.c: 124:     PORTB = 0;
   158   0040B8  0E00               	movlw	0
   159   0040BA  6ECB               	movwf	203,c	;volatile
   160                           
   161                           ;main.c: 125:     ANSELB = 0;
   162   0040BC  0E00               	movlw	0
   163   0040BE  013A               	movlb	58	; () banked
   164   0040C0  6F50               	movwf	80,b	;volatile
   165                           
   166                           ;main.c: 127:     TRISD = 0;
   167   0040C2  0E00               	movlw	0
   168   0040C4  6EC5               	movwf	197,c	;volatile
   169                           
   170                           ;main.c: 128:     LATD = 0;
   171   0040C6  0E00               	movlw	0
   172   0040C8  6EBD               	movwf	189,c	;volatile
   173                           
   174                           ;main.c: 129:     PORTD = 0;
   175   0040CA  0E00               	movlw	0
   176   0040CC  6ECD               	movwf	205,c	;volatile
   177                           
   178                           ;main.c: 130:     ANSELD = 0;
   179   0040CE  0E00               	movlw	0
   180   0040D0  6F70               	movwf	112,b	;volatile
   181   0040D2                     
   182                           ; BSR set to: 58
   183                           ;main.c: 132:     WPUB = 0xFF;
   184   0040D2  6951               	setf	81,b	;volatile
   185   0040D4                     
   186                           ; BSR set to: 58
   187                           ;main.c: 134:     INTERRUPT_Initialize();
   188   0040D4  ECBD  F020         	call	_INTERRUPT_Initialize	;wreg free
   189   0040D8                     l757:
   190                           
   191                           ;main.c: 137:     {;main.c: 139:         PORTDbits.RD1 = !PORTDbits.RD1;
   192   0040D8  A2CD               	btfss	205,1,c	;volatile
   193   0040DA  EF71  F020         	goto	u51
   194   0040DE  EF75  F020         	goto	u50
   195   0040E2                     u51:
   196   0040E2  6A04               	clrf	??_main^0,c
   197   0040E4  2A04               	incf	??_main^0,f,c
   198   0040E6  EF76  F020         	goto	u68
   199   0040EA                     u50:
   200   0040EA  6A04               	clrf	??_main^0,c
   201   0040EC                     u68:
   202   0040EC  4604               	rlncf	??_main^0,f,c
   203   0040EE  50CD               	movf	205,w,c	;volatile
   204   0040F0  1804               	xorwf	??_main^0,w,c
   205   0040F2  0BFD               	andlw	-3
   206   0040F4  1804               	xorwf	??_main^0,w,c
   207   0040F6  6ECD               	movwf	205,c	;volatile
   208   0040F8                     
   209                           ;main.c: 142:         _delay((unsigned long)((2000)*(4000000/4000.0)));
   210   0040F8  0E0B               	movlw	11
   211   0040FA  6E05               	movwf	(??_main+1)^0,c
   212   0040FC  0E26               	movlw	38
   213   0040FE  6E04               	movwf	??_main^0,c
   214   004100  0E5E               	movlw	94
   215   004102                     u77:
   216   004102  2EE8               	decfsz	wreg,f,c
   217   004104  D7FE               	bra	u77
   218   004106  2E04               	decfsz	??_main^0,f,c
   219   004108  D7FC               	bra	u77
   220   00410A  2E05               	decfsz	(??_main+1)^0,f,c
   221   00410C  D7FA               	bra	u77
   222   00410E  EF6C  F020         	goto	l757
   223   004112  EF57  F020         	goto	start
   224   004116                     __end_of_main:
   225                           	callstack 0
   226                           
   227 ;; *************** function _INTERRUPT_Initialize *****************
   228 ;; Defined at:
   229 ;;		line 94 in file "main.c"
   230 ;; Parameters:    Size  Location     Type
   231 ;;		None
   232 ;; Auto vars:     Size  Location     Type
   233 ;;		None
   234 ;; Return value:  Size  Location     Type
   235 ;;                  1    wreg      void 
   236 ;; Registers used:
   237 ;;		wreg, status,2
   238 ;; Tracked objects:
   239 ;;		On entry : 0/0
   240 ;;		On exit  : 0/0
   241 ;;		Unchanged: 0/0
   242 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   243 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   244 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   245 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   246 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   247 ;;Total ram usage:        0 bytes
   248 ;; Hardware stack levels used: 1
   249 ;; Hardware stack levels required when called: 1
   250 ;; This function calls:
   251 ;;		Nothing
   252 ;; This function is called by:
   253 ;;		_main
   254 ;; This function uses a non-reentrant model
   255 ;;
   256                           
   257                           	psect	text1
   258   00417A                     __ptext1:
   259                           	callstack 0
   260   00417A                     _INTERRUPT_Initialize:
   261                           	callstack 29
   262   00417A                     
   263                           ;main.c: 97:     INTCON0bits.IPEN = 1;
   264   00417A  8AD2               	bsf	210,5,c	;volatile
   265                           
   266                           ;main.c: 99:     INTCON0bits.GIEH = 1;
   267   00417C  8ED2               	bsf	210,7,c	;volatile
   268                           
   269                           ;main.c: 101:     INTCON0bits.GIEL = 1;
   270   00417E  8CD2               	bsf	210,6,c	;volatile
   271                           
   272                           ;main.c: 103:     INTCON0bits.INT0EDG = 1;
   273   004180  80D2               	bsf	210,0,c	;volatile
   274                           
   275                           ;main.c: 105:     IPR1bits.INT0IP = 1;
   276   004182  0139               	movlb	57	; () banked
   277   004184  8181               	bsf	129,0,b	;volatile
   278                           
   279                           ;main.c: 107:     PIE1bits.INT0IE = 1;
   280   004186  8191               	bsf	145,0,b	;volatile
   281                           
   282                           ;main.c: 109:     PIR1bits.INT0IF = 0;
   283   004188  91A1               	bcf	161,0,b	;volatile
   284   00418A                     
   285                           ; BSR set to: 57
   286                           ;main.c: 112:     IVTBASEU = 0;
   287   00418A  0E00               	movlw	0
   288   00418C  6ED7               	movwf	215,c	;volatile
   289                           
   290                           ;main.c: 114:     IVTBASEH = 0x40;
   291   00418E  0E40               	movlw	64
   292   004190  6ED6               	movwf	214,c	;volatile
   293                           
   294                           ;main.c: 116:     IVTBASEL = 0x08;
   295   004192  0E08               	movlw	8
   296   004194  6ED5               	movwf	213,c	;volatile
   297   004196                     
   298                           ; BSR set to: 57
   299   004196  0012               	return		;funcret
   300   004198                     __end_of_INTERRUPT_Initialize:
   301                           	callstack 0
   302                           
   303 ;; *************** function _INT0_ISR *****************
   304 ;; Defined at:
   305 ;;		line 74 in file "main.c"
   306 ;; Parameters:    Size  Location     Type
   307 ;;		None
   308 ;; Auto vars:     Size  Location     Type
   309 ;;  blinks          1    2[COMRAM] unsigned char 
   310 ;; Return value:  Size  Location     Type
   311 ;;                  1    wreg      void 
   312 ;; Registers used:
   313 ;;		wreg, status,2, status,0
   314 ;; Tracked objects:
   315 ;;		On entry : 0/0
   316 ;;		On exit  : 0/0
   317 ;;		Unchanged: 0/0
   318 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   319 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   320 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   321 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   322 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   323 ;;Total ram usage:        3 bytes
   324 ;; Hardware stack levels used: 1
   325 ;; This function calls:
   326 ;;		Nothing
   327 ;; This function is called by:
   328 ;;		Interrupt level 2
   329 ;; This function uses a non-reentrant model
   330 ;;
   331                           
   332                           	psect	text2
   333   004118                     __ptext2:
   334                           	callstack 0
   335   004118                     _INT0_ISR:
   336                           	callstack 29
   337   004118                     
   338                           ;main.c: 77:     if (PIR1bits.INT0IF == 1)
   339   004118  0139               	movlb	57	; () banked
   340   00411A  A1A1               	btfss	161,0,b	;volatile
   341   00411C  EF92  F020         	goto	i2u1_41
   342   004120  EF94  F020         	goto	i2u1_40
   343   004124                     i2u1_41:
   344   004124  EFBC  F020         	goto	i2l44
   345   004128                     i2u1_40:
   346   004128                     
   347                           ; BSR set to: 57
   348                           ;main.c: 78:     {;main.c: 80:         for (unsigned char blinks = 0; blinks < 20; blink
      +                          s++)
   349   004128  0E00               	movlw	0
   350   00412A  6E03               	movwf	INT0_ISR@blinks^0,c
   351   00412C                     i2l743:
   352                           
   353                           ;main.c: 81:         {;main.c: 82:             PORTDbits.RD0 = !PORTDbits.RD0;
   354   00412C  A0CD               	btfss	205,0,c	;volatile
   355   00412E  EF9B  F020         	goto	i2u2_41
   356   004132  EF9F  F020         	goto	i2u2_40
   357   004136                     i2u2_41:
   358   004136  6A01               	clrf	??_INT0_ISR^0,c
   359   004138  2A01               	incf	??_INT0_ISR^0,f,c
   360   00413A  EFA0  F020         	goto	i2u3_48
   361   00413E                     i2u2_40:
   362   00413E  6A01               	clrf	??_INT0_ISR^0,c
   363   004140                     i2u3_48:
   364   004140  50CD               	movf	205,w,c	;volatile
   365   004142  1801               	xorwf	??_INT0_ISR^0,w,c
   366   004144  0BFE               	andlw	-2
   367   004146  1801               	xorwf	??_INT0_ISR^0,w,c
   368   004148  6ECD               	movwf	205,c	;volatile
   369   00414A                     
   370                           ;main.c: 84:             _delay((unsigned long)((250)*(4000000/4000.0)));
   371   00414A  0E02               	movlw	2
   372   00414C  6E02               	movwf	(??_INT0_ISR+1)^0,c
   373   00414E  0E45               	movlw	69
   374   004150  6E01               	movwf	??_INT0_ISR^0,c
   375   004152  0EAA               	movlw	170
   376   004154                     i2u8_47:
   377   004154  2EE8               	decfsz	wreg,f,c
   378   004156  D7FE               	bra	i2u8_47
   379   004158  2E01               	decfsz	??_INT0_ISR^0,f,c
   380   00415A  D7FC               	bra	i2u8_47
   381   00415C  2E02               	decfsz	(??_INT0_ISR+1)^0,f,c
   382   00415E  D7FA               	bra	i2u8_47
   383                           
   384                           ;main.c: 86:         }
   385   004160  2A03               	incf	INT0_ISR@blinks^0,f,c
   386   004162  0E13               	movlw	19
   387   004164  6403               	cpfsgt	INT0_ISR@blinks^0,c
   388   004166  EFB7  F020         	goto	i2u4_41
   389   00416A  EFB9  F020         	goto	i2u4_40
   390   00416E                     i2u4_41:
   391   00416E  EF96  F020         	goto	i2l743
   392   004172                     i2u4_40:
   393   004172                     
   394                           ;main.c: 87:     PIR1bits.INT0IF = 0;
   395   004172  0139               	movlb	57	; () banked
   396   004174  91A1               	bcf	161,0,b	;volatile
   397                           
   398                           ;main.c: 88:     PORTDbits.RD0 = 0;
   399   004176  90CD               	bcf	205,0,c	;volatile
   400   004178                     i2l44:
   401                           
   402                           ; BSR set to: 57
   403   004178  0011               	retfie		f
   404   00417A                     __end_of_INT0_ISR:
   405                           	callstack 0
   406                           
   407                           ;
   408                           ; H/W Interrupt Vector Table @ 0x4008
   409                           ;
   410                           
   411                           	psect	ivt0x4008
   412   004008                     __pivt0x4008:
   413                           	callstack 0
   414   004008                     ivt0x4008_base:
   415                           	callstack 0
   416                           
   417                           ; Vector 0 : SWINT
   418   004008  102B               	dw	ivt0x4008_undefint shr (0+2)
   419                           
   420                           ; Vector 1 : HLVD
   421   00400A  102B               	dw	ivt0x4008_undefint shr (0+2)
   422                           
   423                           ; Vector 2 : OSF
   424   00400C  102B               	dw	ivt0x4008_undefint shr (0+2)
   425                           
   426                           ; Vector 3 : CSW
   427   00400E  102B               	dw	ivt0x4008_undefint shr (0+2)
   428                           
   429                           ; Vector 4 : NVM
   430   004010  102B               	dw	ivt0x4008_undefint shr (0+2)
   431                           
   432                           ; Vector 5 : SCAN
   433   004012  102B               	dw	ivt0x4008_undefint shr (0+2)
   434                           
   435                           ; Vector 6 : CRC
   436   004014  102B               	dw	ivt0x4008_undefint shr (0+2)
   437                           
   438                           ; Vector 7 : IOC
   439   004016  102B               	dw	ivt0x4008_undefint shr (0+2)
   440                           
   441                           ; Vector 8 : INT0
   442   004018  1046               	dw	_INT0_ISR shr (0+2)
   443                           
   444                           ; Vector 9 : ZCD
   445   00401A  102B               	dw	ivt0x4008_undefint shr (0+2)
   446                           
   447                           ; Vector 10 : AD
   448   00401C  102B               	dw	ivt0x4008_undefint shr (0+2)
   449                           
   450                           ; Vector 11 : ADT
   451   00401E  102B               	dw	ivt0x4008_undefint shr (0+2)
   452                           
   453                           ; Vector 12 : CMP1
   454   004020  102B               	dw	ivt0x4008_undefint shr (0+2)
   455                           
   456                           ; Vector 13 : SMT1
   457   004022  102B               	dw	ivt0x4008_undefint shr (0+2)
   458                           
   459                           ; Vector 14 : SMT1PRA
   460   004024  102B               	dw	ivt0x4008_undefint shr (0+2)
   461                           
   462                           ; Vector 15 : SMT1PRW
   463   004026  102B               	dw	ivt0x4008_undefint shr (0+2)
   464                           
   465                           ; Vector 16 : DMA1SCNT
   466   004028  102B               	dw	ivt0x4008_undefint shr (0+2)
   467                           
   468                           ; Vector 17 : DMA1DCNT
   469   00402A  102B               	dw	ivt0x4008_undefint shr (0+2)
   470                           
   471                           ; Vector 18 : DMA1OR
   472   00402C  102B               	dw	ivt0x4008_undefint shr (0+2)
   473                           
   474                           ; Vector 19 : DMA1A
   475   00402E  102B               	dw	ivt0x4008_undefint shr (0+2)
   476                           
   477                           ; Vector 20 : SPI1RX
   478   004030  102B               	dw	ivt0x4008_undefint shr (0+2)
   479                           
   480                           ; Vector 21 : SPI1TX
   481   004032  102B               	dw	ivt0x4008_undefint shr (0+2)
   482                           
   483                           ; Vector 22 : SPI1
   484   004034  102B               	dw	ivt0x4008_undefint shr (0+2)
   485                           
   486                           ; Vector 23 : I2C1RX
   487   004036  102B               	dw	ivt0x4008_undefint shr (0+2)
   488                           
   489                           ; Vector 24 : I2C1TX
   490   004038  102B               	dw	ivt0x4008_undefint shr (0+2)
   491                           
   492                           ; Vector 25 : I2C1
   493   00403A  102B               	dw	ivt0x4008_undefint shr (0+2)
   494                           
   495                           ; Vector 26 : I2C1E
   496   00403C  102B               	dw	ivt0x4008_undefint shr (0+2)
   497                           
   498                           ; Vector 27 : U1RX
   499   00403E  102B               	dw	ivt0x4008_undefint shr (0+2)
   500                           
   501                           ; Vector 28 : U1TX
   502   004040  102B               	dw	ivt0x4008_undefint shr (0+2)
   503                           
   504                           ; Vector 29 : U1E
   505   004042  102B               	dw	ivt0x4008_undefint shr (0+2)
   506                           
   507                           ; Vector 30 : U1
   508   004044  102B               	dw	ivt0x4008_undefint shr (0+2)
   509                           
   510                           ; Vector 31 : TMR0
   511   004046  102B               	dw	ivt0x4008_undefint shr (0+2)
   512                           
   513                           ; Vector 32 : TMR1
   514   004048  102B               	dw	ivt0x4008_undefint shr (0+2)
   515                           
   516                           ; Vector 33 : TMR1G
   517   00404A  102B               	dw	ivt0x4008_undefint shr (0+2)
   518                           
   519                           ; Vector 34 : TMR2
   520   00404C  102B               	dw	ivt0x4008_undefint shr (0+2)
   521                           
   522                           ; Vector 35 : CCP1
   523   00404E  102B               	dw	ivt0x4008_undefint shr (0+2)
   524                           
   525                           ; Vector 36 : Undefined
   526   004050  102B               	dw	ivt0x4008_undefint shr (0+2)
   527                           
   528                           ; Vector 37 : NCO1
   529   004052  102B               	dw	ivt0x4008_undefint shr (0+2)
   530                           
   531                           ; Vector 38 : CWG1
   532   004054  102B               	dw	ivt0x4008_undefint shr (0+2)
   533                           
   534                           ; Vector 39 : CLC1
   535   004056  102B               	dw	ivt0x4008_undefint shr (0+2)
   536                           
   537                           ; Vector 40 : INT1
   538   004058  102B               	dw	ivt0x4008_undefint shr (0+2)
   539                           
   540                           ; Vector 41 : CMP2
   541   00405A  102B               	dw	ivt0x4008_undefint shr (0+2)
   542                           
   543                           ; Vector 42 : DMA2SCNT
   544   00405C  102B               	dw	ivt0x4008_undefint shr (0+2)
   545                           
   546                           ; Vector 43 : DMA2DCNT
   547   00405E  102B               	dw	ivt0x4008_undefint shr (0+2)
   548                           
   549                           ; Vector 44 : DMA2OR
   550   004060  102B               	dw	ivt0x4008_undefint shr (0+2)
   551                           
   552                           ; Vector 45 : DMA2A
   553   004062  102B               	dw	ivt0x4008_undefint shr (0+2)
   554                           
   555                           ; Vector 46 : I2C2RX
   556   004064  102B               	dw	ivt0x4008_undefint shr (0+2)
   557                           
   558                           ; Vector 47 : I2C2TX
   559   004066  102B               	dw	ivt0x4008_undefint shr (0+2)
   560                           
   561                           ; Vector 48 : I2C2
   562   004068  102B               	dw	ivt0x4008_undefint shr (0+2)
   563                           
   564                           ; Vector 49 : I2C2E
   565   00406A  102B               	dw	ivt0x4008_undefint shr (0+2)
   566                           
   567                           ; Vector 50 : U2RX
   568   00406C  102B               	dw	ivt0x4008_undefint shr (0+2)
   569                           
   570                           ; Vector 51 : U2TX
   571   00406E  102B               	dw	ivt0x4008_undefint shr (0+2)
   572                           
   573                           ; Vector 52 : U2E
   574   004070  102B               	dw	ivt0x4008_undefint shr (0+2)
   575                           
   576                           ; Vector 53 : U2
   577   004072  102B               	dw	ivt0x4008_undefint shr (0+2)
   578                           
   579                           ; Vector 54 : TMR3
   580   004074  102B               	dw	ivt0x4008_undefint shr (0+2)
   581                           
   582                           ; Vector 55 : TMR3G
   583   004076  102B               	dw	ivt0x4008_undefint shr (0+2)
   584                           
   585                           ; Vector 56 : TMR4
   586   004078  102B               	dw	ivt0x4008_undefint shr (0+2)
   587                           
   588                           ; Vector 57 : CCP2
   589   00407A  102B               	dw	ivt0x4008_undefint shr (0+2)
   590                           
   591                           ; Vector 58 : Undefined
   592   00407C  102B               	dw	ivt0x4008_undefint shr (0+2)
   593                           
   594                           ; Vector 59 : CWG2
   595   00407E  102B               	dw	ivt0x4008_undefint shr (0+2)
   596                           
   597                           ; Vector 60 : CLC2
   598   004080  102B               	dw	ivt0x4008_undefint shr (0+2)
   599                           
   600                           ; Vector 61 : INT2
   601   004082  102B               	dw	ivt0x4008_undefint shr (0+2)
   602                           
   603                           ; Vector 62 : Undefined
   604   004084  102B               	dw	ivt0x4008_undefint shr (0+2)
   605                           
   606                           ; Vector 63 : Undefined
   607   004086  102B               	dw	ivt0x4008_undefint shr (0+2)
   608                           
   609                           ; Vector 64 : Undefined
   610   004088  102B               	dw	ivt0x4008_undefint shr (0+2)
   611                           
   612                           ; Vector 65 : Undefined
   613   00408A  102B               	dw	ivt0x4008_undefint shr (0+2)
   614                           
   615                           ; Vector 66 : Undefined
   616   00408C  102B               	dw	ivt0x4008_undefint shr (0+2)
   617                           
   618                           ; Vector 67 : Undefined
   619   00408E  102B               	dw	ivt0x4008_undefint shr (0+2)
   620                           
   621                           ; Vector 68 : Undefined
   622   004090  102B               	dw	ivt0x4008_undefint shr (0+2)
   623                           
   624                           ; Vector 69 : Undefined
   625   004092  102B               	dw	ivt0x4008_undefint shr (0+2)
   626                           
   627                           ; Vector 70 : TMR5
   628   004094  102B               	dw	ivt0x4008_undefint shr (0+2)
   629                           
   630                           ; Vector 71 : TMR5G
   631   004096  102B               	dw	ivt0x4008_undefint shr (0+2)
   632                           
   633                           ; Vector 72 : TMR6
   634   004098  102B               	dw	ivt0x4008_undefint shr (0+2)
   635                           
   636                           ; Vector 73 : CCP3
   637   00409A  102B               	dw	ivt0x4008_undefint shr (0+2)
   638                           
   639                           ; Vector 74 : CWG3
   640   00409C  102B               	dw	ivt0x4008_undefint shr (0+2)
   641                           
   642                           ; Vector 75 : CLC3
   643   00409E  102B               	dw	ivt0x4008_undefint shr (0+2)
   644                           
   645                           ; Vector 76 : Undefined
   646   0040A0  102B               	dw	ivt0x4008_undefint shr (0+2)
   647                           
   648                           ; Vector 77 : Undefined
   649   0040A2  102B               	dw	ivt0x4008_undefint shr (0+2)
   650                           
   651                           ; Vector 78 : Undefined
   652   0040A4  102B               	dw	ivt0x4008_undefint shr (0+2)
   653                           
   654                           ; Vector 79 : Undefined
   655   0040A6  102B               	dw	ivt0x4008_undefint shr (0+2)
   656                           
   657                           ; Vector 80 : CCP4
   658   0040A8  102B               	dw	ivt0x4008_undefint shr (0+2)
   659                           
   660                           ; Vector 81 : CLC4
   661   0040AA  102B               	dw	ivt0x4008_undefint shr (0+2)
   662   0040AC                     ivt0x4008_undefint:
   663                           	callstack 0
   664   0040AC  00FF               	reset	
   665                           
   666                           	psect	smallconst
   667   002000                     __psmallconst:
   668                           	callstack 0
   669   002000  00                 	db	0
   670   002001  00                 	db	0	; dummy byte at the end
   671   000000                     
   672                           	psect	rparam
   673   000000                     
   674                           	psect	idloc
   675                           
   676                           ;Config register IDLOC0 @ 0x200000
   677                           ;	unspecified, using default values
   678   200000                     	org	2097152
   679   200000  FFFF               	dw	65535
   680                           
   681                           ;Config register IDLOC1 @ 0x200002
   682                           ;	unspecified, using default values
   683   200002                     	org	2097154
   684   200002  FFFF               	dw	65535
   685                           
   686                           ;Config register IDLOC2 @ 0x200004
   687                           ;	unspecified, using default values
   688   200004                     	org	2097156
   689   200004  FFFF               	dw	65535
   690                           
   691                           ;Config register IDLOC3 @ 0x200006
   692                           ;	unspecified, using default values
   693   200006                     	org	2097158
   694   200006  FFFF               	dw	65535
   695                           
   696                           ;Config register IDLOC4 @ 0x200008
   697                           ;	unspecified, using default values
   698   200008                     	org	2097160
   699   200008  FFFF               	dw	65535
   700                           
   701                           ;Config register IDLOC5 @ 0x20000A
   702                           ;	unspecified, using default values
   703   20000A                     	org	2097162
   704   20000A  FFFF               	dw	65535
   705                           
   706                           ;Config register IDLOC6 @ 0x20000C
   707                           ;	unspecified, using default values
   708   20000C                     	org	2097164
   709   20000C  FFFF               	dw	65535
   710                           
   711                           ;Config register IDLOC7 @ 0x20000E
   712                           ;	unspecified, using default values
   713   20000E                     	org	2097166
   714   20000E  FFFF               	dw	65535
   715                           
   716                           	psect	config
   717                           
   718                           ;Config register CONFIG1L @ 0x300000
   719                           ;	External Oscillator Selection
   720                           ;	FEXTOSC = LP, LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
   721                           ;	Reset Oscillator Selection
   722                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   723   300000                     	org	3145728
   724   300000  F8                 	db	248
   725                           
   726                           ;Config register CONFIG1H @ 0x300001
   727                           ;	Clock out Enable bit
   728                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   729                           ;	PRLOCKED One-Way Set Enable bit
   730                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   731                           ;	Clock Switch Enable bit
   732                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   733                           ;	Fail-Safe Clock Monitor Enable bit
   734                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   735   300001                     	org	3145729
   736   300001  FF                 	db	255
   737                           
   738                           ;Config register CONFIG2L @ 0x300002
   739                           ;	MCLR Enable bit
   740                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   741                           ;	Power-up timer selection bits
   742                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   743                           ;	Multi-vector enable bit
   744                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   745                           ;	IVTLOCK bit One-way set enable bit
   746                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   747                           ;	Low Power BOR Enable bit
   748                           ;	LPBOREN = OFF, ULPBOR disabled
   749                           ;	Brown-out Reset Enable bits
   750                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   751   300002                     	org	3145730
   752   300002  FF                 	db	255
   753                           
   754                           ;Config register CONFIG2H @ 0x300003
   755                           ;	Brown-out Reset Voltage Selection bits
   756                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   757                           ;	ZCD Disable bit
   758                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   759                           ;	PPSLOCK bit One-Way Set Enable bit
   760                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   761                           ;	Stack Full/Underflow Reset Enable bit
   762                           ;	STVREN = ON, Stack full/underflow will cause Reset
   763                           ;	Debugger Enable bit
   764                           ;	DEBUG = OFF, Background debugger disabled
   765                           ;	Extended Instruction Set Enable bit
   766                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   767   300003                     	org	3145731
   768   300003  FF                 	db	255
   769                           
   770                           ;Config register CONFIG3L @ 0x300004
   771                           ;	WDT Period selection bits
   772                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   773                           ;	WDT operating mode
   774                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   775   300004                     	org	3145732
   776   300004  9F                 	db	159
   777                           
   778                           ;Config register CONFIG3H @ 0x300005
   779                           ;	WDT Window Select bits
   780                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   781                           ;	WDT input clock selector
   782                           ;	WDTCCS = SC, Software Control
   783   300005                     	org	3145733
   784   300005  FF                 	db	255
   785                           
   786                           ;Config register CONFIG4L @ 0x300006
   787                           ;	Boot Block Size selection bits
   788                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   789                           ;	Boot Block enable bit
   790                           ;	BBEN = OFF, Boot block disabled
   791                           ;	Storage Area Flash enable bit
   792                           ;	SAFEN = OFF, SAF disabled
   793                           ;	Application Block write protection bit
   794                           ;	WRTAPP = OFF, Application Block not write protected
   795   300006                     	org	3145734
   796   300006  FF                 	db	255
   797                           
   798                           ;Config register CONFIG4H @ 0x300007
   799                           ;	Boot Block Write Protection bit
   800                           ;	WRTB = OFF, Boot Block not write-protected
   801                           ;	Configuration Register Write Protection bit
   802                           ;	WRTC = OFF, Configuration registers not write-protected
   803                           ;	Data EEPROM Write Protection bit
   804                           ;	WRTD = OFF, Data EEPROM not write-protected
   805                           ;	SAF Write protection bit
   806                           ;	WRTSAF = OFF, SAF not Write Protected
   807                           ;	Low Voltage Programming Enable bit
   808                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   809   300007                     	org	3145735
   810   300007  FF                 	db	255
   811                           
   812                           ;Config register CONFIG5L @ 0x300008
   813                           ;	PFM and Data EEPROM Code Protection bit
   814                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   815   300008                     	org	3145736
   816   300008  FF                 	db	255
   817                           
   818                           ;Config register CONFIG5H @ 0x300009
   819                           ;	unspecified, using default values
   820   300009                     	org	3145737
   821   300009  FF                 	db	255
   822                           tosu	equ	0x3FFF
   823                           tosh	equ	0x3FFE
   824                           tosl	equ	0x3FFD
   825                           stkptr	equ	0x3FFC
   826                           pclatu	equ	0x3FFB
   827                           pclath	equ	0x3FFA
   828                           pcl	equ	0x3FF9
   829                           tblptru	equ	0x3FF8
   830                           tblptrh	equ	0x3FF7
   831                           tblptrl	equ	0x3FF6
   832                           tablat	equ	0x3FF5
   833                           prodh	equ	0x3FF4
   834                           prodl	equ	0x3FF3
   835                           indf0	equ	0x3FEF
   836                           postinc0	equ	0x3FEE
   837                           postdec0	equ	0x3FED
   838                           preinc0	equ	0x3FEC
   839                           plusw0	equ	0x3FEB
   840                           fsr0h	equ	0x3FEA
   841                           fsr0l	equ	0x3FE9
   842                           wreg	equ	0x3FE8
   843                           indf1	equ	0x3FE7
   844                           postinc1	equ	0x3FE6
   845                           postdec1	equ	0x3FE5
   846                           preinc1	equ	0x3FE4
   847                           plusw1	equ	0x3FE3
   848                           fsr1h	equ	0x3FE2
   849                           fsr1l	equ	0x3FE1
   850                           bsr	equ	0x3FE0
   851                           indf2	equ	0x3FDF
   852                           postinc2	equ	0x3FDE
   853                           postdec2	equ	0x3FDD
   854                           preinc2	equ	0x3FDC
   855                           plusw2	equ	0x3FDB
   856                           fsr2h	equ	0x3FDA
   857                           fsr2l	equ	0x3FD9
   858                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT0_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT0_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT0_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT0_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT0_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT0_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT0_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT0_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT0_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _INT0_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _INT0_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _INT0_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _INT0_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _INT0_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _INT0_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _INT0_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _INT0_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _INT0_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _INT0_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _INT0_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _INT0_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _INT0_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _INT0_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _INT0_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _INT0_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _INT0_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _INT0_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _INT0_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _INT0_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _INT0_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _INT0_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _INT0_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _INT0_ISR in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              3 COMRAM     2     2      0
               _INTERRUPT_Initialize
 ---------------------------------------------------------------------------------
 (1) _INTERRUPT_Initialize                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _INT0_ISR                                             3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _INTERRUPT_Initialize

 _INT0_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      5       5       1        5.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
ABS                  0      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBANK16          100      0       0      37        0.0%
BANK16             100      0       0      38        0.0%
BITBANK17          100      0       0      39        0.0%
BANK17             100      0       0      40        0.0%
BITBANK18          100      0       0      41        0.0%
BANK18             100      0       0      42        0.0%
BITBANK19          100      0       0      43        0.0%
BANK19             100      0       0      44        0.0%
BITBANK20          100      0       0      45        0.0%
BANK20             100      0       0      46        0.0%
BITBANK21          100      0       0      47        0.0%
BANK21             100      0       0      48        0.0%
BITBANK22          100      0       0      49        0.0%
BANK22             100      0       0      50        0.0%
BITBANK23          100      0       0      51        0.0%
BANK23             100      0       0      52        0.0%
BITBANK24          100      0       0      53        0.0%
BANK24             100      0       0      54        0.0%
BITBANK25          100      0       0      55        0.0%
BANK25             100      0       0      56        0.0%
BITBANK26          100      0       0      57        0.0%
BANK26             100      0       0      58        0.0%
BITBANK27          100      0       0      59        0.0%
BANK27             100      0       0      60        0.0%
BITBANK28          100      0       0      61        0.0%
BANK28             100      0       0      62        0.0%
BITBANK29          100      0       0      63        0.0%
BANK29             100      0       0      64        0.0%
BITBANK30          100      0       0      65        0.0%
BANK30             100      0       0      66        0.0%
BITBANK31          100      0       0      67        0.0%
BANK31             100      0       0      68        0.0%
BITBIGSFRhhhh       28      0       0      69        0.0%
BITBIGSFRhhhl        2      0       0      70        0.0%
BITBIGSFRhhl         4      0       0      71        0.0%
BITBIGSFRhlhh        1      0       0      72        0.0%
BITBIGSFRhlhlh       5      0       0      73        0.0%
BITBIGSFRhlhll       1      0       0      74        0.0%
BITBIGSFRhllhh       5      0       0      75        0.0%
BITBIGSFRhllhl       1      0       0      76        0.0%
BITBIGSFRhlllhh    54A      0       0      77        0.0%
BITBIGSFRhlllhl     1E      0       0      78        0.0%
BITBIGSFRhllll      AE      0       0      79        0.0%
BITBIGSFRlhh         F      0       0      80        0.0%
BITBIGSFRlhl         F      0       0      81        0.0%
BITBIGSFRll        181      0       0      82        0.0%
BIGRAM            1FFF      0       0      83        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Apr 11 11:03:20 2024

                          l47 4196                            u50 40EA                            u51 40E2  
                          u68 40EC                            u77 4102                           l731 417A  
                         l733 418A                           l751 40B4                           l753 40D2  
                         l755 40D4                           l757 40D8                           l749 40B2  
                         l759 40F8                           wreg 3FE8                          _LATB 3FBB  
                        _LATD 3FBD                          i2l43 4172                          i2l44 4178  
                        _WPUB 3A51                          _main 40B2                          start 40AE  
                ___param_bank 0000              __end_of_INT0_ISR 417A                         ?_main 0001  
                       i2l743 412C                         i2l735 4118                         i2l745 414A  
                       i2l737 4128                         i2l747 4162                         _PORTB 3FCB  
                       _PORTD 3FCD                         _TRISB 3FC3                         _TRISD 3FC5  
             __initialization 4198                  __end_of_main 4116                        ??_main 0004  
               __activetblptr 0000                        _ANSELB 3A50                        _ANSELD 3A70  
                      i2u1_40 4128                        i2u1_41 4124                        i2u2_40 413E  
                      i2u2_41 4136                        i2u4_40 4172                        i2u3_48 4140  
                      i2u4_41 416E                        i2u8_47 4154                        isa$std 0001  
                __mediumconst 0000                    __accesstop 0060       __end_of__initialization 41A4  
                   ?_INT0_ISR 0001                 ___rparam_used 0001                __pcstackCOMRAM 0001  
                  ??_INT0_ISR 0001                       IVTBASEH 3FD6                       IVTBASEL 3FD5  
                     IVTBASEU 3FD7                       __Hparam 0000                       __Lparam 0000  
                __psmallconst 2000                       __pcinit 4198                       __ramtop 2000  
               ivt0x4008_base 4008                       __ptext0 40B2                       __ptext1 417A  
                     __ptext2 4118          end_of_initialization 41A4                     _PORTDbits 3FCD  
__end_of_INTERRUPT_Initialize 4198           start_initialization 4198                INT0_ISR@blinks 0003  
                 __pivt0x4008 4008                   __smallconst 2000          _INTERRUPT_Initialize 417A  
                    _INT0_ISR 4118                      _IPR1bits 3981                      _PIE1bits 3991  
                    _IVTBASEH 3FD6                      _IVTBASEL 3FD5                      _IVTBASEU 3FD7  
                    _PIR1bits 39A1             ivt0x4008_undefint 40AC                   _INTCON0bits 3FD2  
       ?_INTERRUPT_Initialize 0001                      __Hrparam 0000                      __Lrparam 0000  
                    isa$xinst 0000        ??_INTERRUPT_Initialize 0004                      intlevel2 0000  
