\hypertarget{struct_l_p_c___c_c_u2___t}{}\section{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T Struct Reference}
\label{struct_l_p_c___c_c_u2___t}\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}}


C\+C\+U2 register block structure.  




{\ttfamily \#include $<$cguccu\+\_\+18xx\+\_\+43xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u2___t_a994d8116ca6b9af03eb8568c479aff0c}{PM}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u2___t_ae3e9e6d8a8300207c871459a610cdeba}{B\+A\+S\+E\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___c_c_u2___t_a97cef166775797bdbe093cd4022ab36f}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}62\mbox{]}
\item 
\hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t}{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T} \hyperlink{struct_l_p_c___c_c_u2___t_a5ebb8c88a4974448db291ac14796e845}{C\+L\+K\+C\+CU} \mbox{[}\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5623cc59964cc18fc2717e74b819071a}{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST} -\/ \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+C\+U2 register block structure. 

Definition at line 99 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___c_c_u2___t_ae3e9e6d8a8300207c871459a610cdeba}\label{struct_l_p_c___c_c_u2___t_ae3e9e6d8a8300207c871459a610cdeba}} 
\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}!B\+A\+S\+E\+\_\+\+S\+T\+AT@{B\+A\+S\+E\+\_\+\+S\+T\+AT}}
\index{B\+A\+S\+E\+\_\+\+S\+T\+AT@{B\+A\+S\+E\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}}
\subsubsection{\texorpdfstring{B\+A\+S\+E\+\_\+\+S\+T\+AT}{BASE\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+T\+::\+B\+A\+S\+E\+\_\+\+S\+T\+AT}

(@ 0x40052004) C\+CU base clocks status register 

Definition at line 101 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u2___t_a5ebb8c88a4974448db291ac14796e845}\label{struct_l_p_c___c_c_u2___t_a5ebb8c88a4974448db291ac14796e845}} 
\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}!C\+L\+K\+C\+CU@{C\+L\+K\+C\+CU}}
\index{C\+L\+K\+C\+CU@{C\+L\+K\+C\+CU}!L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}}
\subsubsection{\texorpdfstring{C\+L\+K\+C\+CU}{CLKCCU}}
{\footnotesize\ttfamily \hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t}{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T} L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+T\+::\+C\+L\+K\+C\+CU\mbox{[}\hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513a5623cc59964cc18fc2717e74b819071a}{C\+L\+K\+\_\+\+C\+C\+U2\+\_\+\+L\+A\+ST} -\/ \hyperlink{chip__clocks_8h_a500a6084ba2d6361fa16b75205a8a513af43f3366ad619d1ac63ac44a6efc0343}{C\+L\+K\+\_\+\+C\+C\+U1\+\_\+\+L\+A\+ST}\mbox{]}}

(@ 0x40052100) Start of C\+C\+U2 clock registers 

Definition at line 103 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u2___t_a994d8116ca6b9af03eb8568c479aff0c}\label{struct_l_p_c___c_c_u2___t_a994d8116ca6b9af03eb8568c479aff0c}} 
\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}!PM@{PM}}
\index{PM@{PM}!L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}}
\subsubsection{\texorpdfstring{PM}{PM}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+T\+::\+PM}

$<$ (@ 0x40052000) C\+C\+U2 Structure (@ 0x40052000) Power mode register 

Definition at line 100 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___c_c_u2___t_a97cef166775797bdbe093cd4022ab36f}\label{struct_l_p_c___c_c_u2___t_a97cef166775797bdbe093cd4022ab36f}} 
\index{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T@{L\+P\+C\+\_\+\+C\+C\+U2\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+C\+U2\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}62\mbox{]}}



Definition at line 102 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{cguccu__18xx__43xx_8h}{cguccu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
