# Creating SPEF and Verilog Files
#### Step1: invoke OPENROAD
#### Step2: Read lef files
![WhatsApp Image 2025-01-04 at 8 39 05 AM](https://github.com/user-attachments/assets/b7dfd927-99dc-40b6-bd14-5ecf139b3831)
#### Step3: Read lib files
![WhatsApp Image 2025-01-04 at 8 39 05 AM (1)](https://github.com/user-attachments/assets/e4c40cd7-d223-4025-b791-8ec897491942)
#### Step4: Read the def file
![WhatsApp Image 2025-01-04 at 8 39 05 AM (2)](https://github.com/user-attachments/assets/3d1a5d87-8376-4ae8-b960-46a0469836cf)
#### Step5: write spef file
![WhatsApp Image 2025-01-04 at 8 39 05 AM (3)](https://github.com/user-attachments/assets/33e20d4f-f732-4241-9881-ff84d5988655)
#### error during parasitic extraction, unable to write spef_file



