$date
	Tue Sep 27 17:16:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter $end
$var wire 64 ! Output1 [63:0] $end
$var wire 64 " Output0 [63:0] $end
$var reg 1 # Clk $end
$var reg 1 $ En $end
$var reg 1 % Reset $end
$var reg 1 & Slt $end
$scope module u_code $end
$var wire 1 # Clk $end
$var wire 1 $ En $end
$var wire 1 % Reset $end
$var wire 1 & Slt $end
$var reg 64 ' Output0 [63:0] $end
$var reg 64 ( Output1 [63:0] $end
$var integer 32 ) temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1$
#25000
b1 "
b1 '
1#
#30000
0#
#35000
b10 "
b10 '
1#
#40000
0#
1&
#45000
b1 )
1#
#50000
0#
#55000
b10 )
1#
#60000
0#
#65000
b11 )
1#
#70000
0#
#75000
b1 !
b1 (
b0 )
1#
#80000
0#
#85000
b1 )
1#
#90000
0#
1%
#95000
b0 )
b0 !
b0 (
b0 "
b0 '
1#
#100000
0#
0%
#105000
b1 )
1#
#110000
0#
#115000
b10 )
1#
#120000
0#
#125000
b11 )
1#
#130000
0#
#135000
b1 !
b1 (
b0 )
1#
#140000
0#
#145000
b1 )
1#
