Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\ipcore_dir\ROM.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\REGS.v" into library work
Parsing module <REGS>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\Inst_Decoder.v" into library work
Parsing module <Inst_Decoder>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\ISE_project\MIPS-RIJ\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.
WARNING:HDLCompiler:1016 - "E:\ISE_project\MIPS-RIJ\PC.v" Line 33: Port wea is not connected to this instance

Elaborating module <PC>.

Elaborating module <ROM>.
WARNING:HDLCompiler:1499 - "E:\ISE_project\MIPS-RIJ\ipcore_dir\ROM.v" Line 39: Empty module <ROM> remains a black box.
WARNING:HDLCompiler:552 - "E:\ISE_project\MIPS-RIJ\PC.v" Line 33: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:1127 - "E:\ISE_project\MIPS-RIJ\CPU.v" Line 50: Assignment to shamt ignored, since the identifier is never used

Elaborating module <Inst_Decoder>.

Elaborating module <REGS>.

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "E:\ISE_project\MIPS-RIJ\ALU.v" Line 40: Signal <F> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\ISE_project\MIPS-RIJ\ALU.v" Line 44: Signal <C32> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "E:\ISE_project\MIPS-RIJ\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "E:\ISE_project\MIPS-RIJ\CPU.v".
    Summary:
	inferred   6 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\ISE_project\MIPS-RIJ\PC.v".
WARNING:Xst:647 - Input <imm_data<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_new> created at line 32.
    Found 32-bit adder for signal <PC_new[31]_imm_data[29]_add_1_OUT> created at line 47.
    Found 32-bit 4-to-1 multiplexer for signal <PC_s[1]_PC_new[31]_wide_mux_2_OUT> created at line 44.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <Inst_Decoder>.
    Related source file is "E:\ISE_project\MIPS-RIJ\Inst_Decoder.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <Inst_Decoder> synthesized.

Synthesizing Unit <REGS>.
    Related source file is "E:\ISE_project\MIPS-RIJ\REGS.v".
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 43.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 44.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGS> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\ISE_project\MIPS-RIJ\ALU.v".
    Found 33-bit subtractor for signal <GND_6_o_GND_6_o_sub_6_OUT> created at line 36.
    Found 33-bit adder for signal <n0034> created at line 35.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_8_OUT> created at line 38
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <C32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 37
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/ROM.ngc>.
Loading core <RAM> for timing and area information for instance <RAM_B>.
Loading core <ROM> for timing and area information for instance <rom>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <PC> ...

Optimizing unit <REGS> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2546
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 17
#      LUT3                        : 1067
#      LUT4                        : 93
#      LUT5                        : 163
#      LUT6                        : 819
#      MUXCY                       : 140
#      MUXF7                       : 85
#      VCC                         : 3
#      XORCY                       : 125
# FlipFlops/Latches                : 1057
#      FDC_1                       : 32
#      FDCE                        : 1024
#      LD                          : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 174
#      IBUF                        : 1
#      OBUF                        : 173

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1057  out of  18224     5%  
 Number of Slice LUTs:                 2190  out of   9112    24%  
    Number used as Logic:              2190  out of   9112    24%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2190
   Number with an unused Flip Flop:    1133  out of   2190    51%  
   Number with an unused LUT:             0  out of   2190     0%  
   Number of fully used LUT-FF pairs:  1057  out of   2190    48%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         176
 Number of bonded IOBs:                 176  out of    232    75%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------+------------------------+-------+
clk                                                                | BUFGP                  | 1057  |
ALU1/ALU_OP[2]_GND_8_o_Mux_12_o(ALU1/ALU_OP[2]_GND_8_o_Mux_12_o1:O)| NONE(*)(ALU1/C32)      | 1     |
clk_M                                                              | BUFGP                  | 1     |
-------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 27.307ns (Maximum Frequency: 36.620MHz)
   Minimum input arrival time before clock: 3.872ns
   Maximum output required time after clock: 15.917ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 27.307ns (frequency: 36.620MHz)
  Total number of paths / destination ports: 20134191 / 2092
-------------------------------------------------------------------------
Delay:               13.654ns (Levels of Logic = 13)
  Source:            pc1/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       pc1/PC_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: pc1/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to pc1/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'pc1/rom:douta<16>'
     LUT6:I4->O            1   0.203   0.827  reg1/Mmux_R_Data_B_888 (reg1/Mmux_R_Data_B_888)
     LUT6:I2->O            1   0.203   0.000  reg1/Mmux_R_Data_B_329 (reg1/Mmux_R_Data_B_329)
     MUXF7:I1->O           6   0.140   0.745  reg1/Mmux_R_Data_B_2_f7_28 (R_Data_B_7_OBUF)
     LUT3:I2->O            6   0.205   0.992  Mmux_ALU_B301 (ALU_B<7>)
     LUT6:I2->O            4   0.203   0.788  ALU1/Sh81 (ALU1/Sh8)
     LUT5:I3->O            2   0.203   0.721  ALU1/Sh401 (ALU1/Sh40)
     LUT6:I4->O            1   0.203   0.000  ALU1/Mmux_F302_G (N139)
     MUXF7:I1->O           3   0.140   0.879  ALU1/Mmux_F302 (F_8_OBUF)
     LUT6:I3->O            1   0.205   0.580  ALU1/ZF<31>3 (ALU1/ZF<31>2)
     LUT6:I5->O            3   0.205   0.651  ALU1/ZF<31>4 (ALU1/ZF<31>3)
     LUT6:I5->O           17   0.205   1.028  op/Mmux_PC_s21 (PC_s_1_OBUF)
     LUT5:I4->O            1   0.205   0.000  pc1/PC_s[1]_PC_new[31]_wide_mux_2_OUT<28>1 (pc1/PC_s[1]_PC_new[31]_wide_mux_2_OUT<28>)
     FDC_1:D                   0.102          pc1/PC_28
    ----------------------------------------
    Total                     13.654ns (4.272ns logic, 9.382ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1056 / 1056
-------------------------------------------------------------------------
Offset:              3.872ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pc1/PC_31 (FF)
  Destination Clock: clk falling

  Data Path: rst to pc1/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1056   1.222   2.220  rst_IBUF (rst_IBUF)
     FDC_1:CLR                 0.430          pc1/PC_0
    ----------------------------------------
    Total                      3.872ns (1.652ns logic, 2.220ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 952935 / 141
-------------------------------------------------------------------------
Offset:              15.917ns (Levels of Logic = 13)
  Source:            pc1/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       PC_s<1> (PAD)
  Source Clock:      clk rising

  Data Path: pc1/rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to PC_s<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'pc1/rom:douta<16>'
     LUT6:I4->O            1   0.203   0.827  reg1/Mmux_R_Data_B_888 (reg1/Mmux_R_Data_B_888)
     LUT6:I2->O            1   0.203   0.000  reg1/Mmux_R_Data_B_329 (reg1/Mmux_R_Data_B_329)
     MUXF7:I1->O           6   0.140   0.745  reg1/Mmux_R_Data_B_2_f7_28 (R_Data_B_7_OBUF)
     LUT3:I2->O            6   0.205   0.992  Mmux_ALU_B301 (ALU_B<7>)
     LUT6:I2->O            4   0.203   0.788  ALU1/Sh81 (ALU1/Sh8)
     LUT5:I3->O            2   0.203   0.721  ALU1/Sh401 (ALU1/Sh40)
     LUT6:I4->O            1   0.203   0.000  ALU1/Mmux_F302_G (N139)
     MUXF7:I1->O           3   0.140   0.879  ALU1/Mmux_F302 (F_8_OBUF)
     LUT6:I3->O            1   0.205   0.580  ALU1/ZF<31>3 (ALU1/ZF<31>2)
     LUT6:I5->O            3   0.205   0.651  ALU1/ZF<31>4 (ALU1/ZF<31>3)
     LUT6:I5->O           17   0.205   1.027  op/Mmux_PC_s21 (PC_s_1_OBUF)
     OBUF:I->O                 2.571          PC_s_1_OBUF (PC_s<1>)
    ----------------------------------------
    Total                     15.917ns (6.536ns logic, 9.381ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_M'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.037ns (Levels of Logic = 2)
  Source:            RAM_B/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       M_R_Data<31> (PAD)
  Source Clock:      clk_M rising

  Data Path: RAM_B/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to M_R_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO15    2   1.850   0.616  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<31>)
     end scope: 'RAM_B:douta<31>'
     OBUF:I->O                 2.571          M_R_Data_31_OBUF (M_R_Data<31>)
    ----------------------------------------
    Total                      5.037ns (4.421ns logic, 0.616ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU1/ALU_OP[2]_GND_8_o_Mux_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 2)
  Source:            ALU1/C32 (LATCH)
  Destination:       OF (PAD)
  Source Clock:      ALU1/ALU_OP[2]_GND_8_o_Mux_12_o falling

  Data Path: ALU1/C32 to OF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.684  ALU1/C32 (ALU1/C32)
     LUT4:I2->O            1   0.203   0.579  ALU1/Mxor_OF_xo<0>1 (OF_OBUF)
     OBUF:I->O                 2.571          OF_OBUF (OF)
    ----------------------------------------
    Total                      4.535ns (3.272ns logic, 1.263ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ALU1/ALU_OP[2]_GND_8_o_Mux_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    9.046|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.480|   13.654|         |
clk_M          |         |         |    4.499|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.257|    8.698|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.83 secs
 
--> 

Total memory usage is 4527136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

