$date
	Thu Jun 25 16:44:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module buttoncounter_tb $end
$var wire 7 ! display [6:0] $end
$var reg 1 " button $end
$var reg 1 # clk $end
$scope module u1 $end
$var wire 1 " button $end
$var wire 1 # clk $end
$var reg 15 $ counter [14:0] $end
$var reg 7 % display [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
x"
bx !
$end
#410
b1111111 !
b1111111 %
1#
#820
0#
#1230
1#
#1640
0#
#2050
1#
#2460
0#
#2870
1#
#3280
0#
#3690
1#
#4100
0#
#4510
1#
#4920
0#
#5330
1#
#5740
0#
#6150
1#
#6560
0#
#6970
1#
#13940
