# ğŸ§® Synchronous FIFO (sync_fifo)
> A parameterizable synchronous FIFO buffer designed and verified using VHDL in Xilinx Vivado.

---

## ğŸ“š Table of Contents
- [About](#-about)
- [Features](#-features)
- [Design Overview](#-design-overview)
- [Project Structure](#-project-structure)
- [Getting Started](#-getting-started)
- [Prerequisites](#prerequisites)
- [Setup and Simulation](#setup-and-simulation)
- [Generics and I/O Description](#-generics-and-io-description)
- [Verification](#-verification)
- [Results](#-results)
- [License](#-license)
- [Acknowledgements](#-acknowledgements)

---

## ğŸ“– About
This project implements a **synchronous FIFO** memory that buffers data between two subsystems operating on the **same clock domain**. It supports configurable **data width** and **FIFO depth**, with proper **full** and **empty** flag generation. The design is written in **VHDL** and is compatible with **Xilinx Vivado** for synthesis and simulation.

---

## âœ¨ Features
- Fully synchronous read and write operations
- Parameterizable data width and depth
- Simultaneous read/write support
- Proper `full`, `empty`, and `data_count` flag generation
- Synthesizable and simulation-friendly
- Verified with a self-checking testbench

---

## ğŸ§  Design Overview
The FIFO uses a **circular buffer** with two pointers:
- **Write Pointer (`wr_ptr`)** â€” increments on valid write
- **Read Pointer (`rd_ptr`)** â€” increments on valid read
- **Full/Empty Logic** â€” compares pointers to determine status
  +---------------------------+
  | SYNC FIFO |
  | +---------------------+ |
  | | Memory Array | |
  | +---------------------+ |
  | â†‘ wr_ptr rd_ptr â†‘
  | FULL EMPTY COUNT |
  +---------------------------+
  
---

## ğŸ“ Project Structure
```bash
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ sync_fifo.vhd         # FIFO design
â”‚   â””â”€â”€ fifo_pkg.vhd          # Constants/package (optional)
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_sync_fifo.vhd      # Testbench
â”‚   â””â”€â”€ sim.do                # Simulation script
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ block_diagram.png     # Architecture diagram
â”‚   â””â”€â”€ timing_waveform.png   # Waveform capture
â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ create_project.tcl    # Vivado automation script
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE


