
*** Running vivado
    with args -log UART_DDR_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_DDR_ilmb_bram_if_cntlr_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_DDR_ilmb_bram_if_cntlr_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP UART_DDR_ilmb_bram_if_cntlr_0, cache-ID = d3317e1a8962e1de.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 12:26:54 2023...
