ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_ll_lptim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_LPTIM_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	LL_LPTIM_DeInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	LL_LPTIM_DeInit:
  25              	.LVL0:
  26              	.LFB267:
  27              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @file    stm32l0xx_ll_lptim.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @brief   LPTIM LL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * All rights reserved.
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * in the root directory of this software component.
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   ******************************************************************************
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #if defined(USE_FULL_LL_DRIVER)
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Includes ------------------------------------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #include "stm32l0xx_ll_lptim.h"
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #include "stm32l0xx_ll_bus.h"
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #include "stm32l0xx_ll_rcc.h"
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #ifdef  USE_FULL_ASSERT
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #include "stm32_assert.h"
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #else
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #define assert_param(expr) ((void)0U)
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #endif /* USE_FULL_ASSERT */
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 2


  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @addtogroup STM32L0xx_LL_Driver
  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #if defined (LPTIM1)
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @addtogroup LPTIM_LL
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private types -------------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private variables ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private macros ------------------------------------------------------------*/
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @addtogroup LPTIM_LL_Private_Macros
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #define IS_LL_LPTIM_CLOCK_SOURCE(__VALUE__) (((__VALUE__) == LL_LPTIM_CLK_SOURCE_INTERNAL) \
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                              || ((__VALUE__) == LL_LPTIM_CLK_SOURCE_EXTERNAL))
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #define IS_LL_LPTIM_CLOCK_PRESCALER(__VALUE__) (((__VALUE__) == LL_LPTIM_PRESCALER_DIV1)   \
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV2)   \
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV4)   \
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV8)   \
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV16)  \
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV32)  \
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV64)  \
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV128))
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #define IS_LL_LPTIM_WAVEFORM(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_PWM) \
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                          || ((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_SETONCE))
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** #define IS_LL_LPTIM_OUTPUT_POLARITY(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_REGULAR) \
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                                                 || ((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_INVERSE
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @}
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private function prototypes -----------------------------------------------*/
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Private functions ---------------------------------------------------------*/
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @defgroup LPTIM_Private_Functions LPTIM Private Functions
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @}
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /* Exported functions --------------------------------------------------------*/
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @addtogroup LPTIM_LL_Exported_Functions
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /** @addtogroup LPTIM_LL_EF_Init
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @{
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 3


  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @brief  Set LPTIMx registers to their reset values.
  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @param  LPTIMx LP Timer instance
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @retval An ErrorStatus enumeration value:
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *          - SUCCESS: LPTIMx registers are de-initialized
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *          - ERROR: invalid LPTIMx instance
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** ErrorStatus LL_LPTIM_DeInit(const LPTIM_TypeDef *LPTIMx)
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** {
  28              		.loc 1 96 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   ErrorStatus result = SUCCESS;
  33              		.loc 1 97 3 view .LVU1
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Check the parameters */
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LPTIM_INSTANCE(LPTIMx));
  34              		.loc 1 100 3 view .LVU2
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   if (LPTIMx == LPTIM1)
  35              		.loc 1 102 3 view .LVU3
  36              		.loc 1 102 6 is_stmt 0 view .LVU4
  37 0000 084B     		ldr	r3, .L5
  38 0002 9842     		cmp	r0, r3
  39 0004 01D0     		beq	.L4
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1);
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   else
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     result = ERROR;
  40              		.loc 1 109 12 view .LVU5
  41 0006 0120     		movs	r0, #1
  42              	.LVL1:
  43              	.L2:
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   return result;
  44              		.loc 1 112 3 is_stmt 1 view .LVU6
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** }
  45              		.loc 1 113 1 is_stmt 0 view .LVU7
  46              		@ sp needed
  47 0008 7047     		bx	lr
  48              	.LVL2:
  49              	.L4:
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1);
  50              		.loc 1 104 5 is_stmt 1 view .LVU8
  51              	.LBB34:
  52              	.LBI34:
  53              		.file 2 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @file    stm32l0xx_ll_bus.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 4


   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * Copyright (c) 2016 STMicroelectronics.
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * All rights reserved.
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * the root directory of this software component.
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifndef __STM32L0xx_LL_BUS_H
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define __STM32L0xx_LL_BUS_H
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifdef __cplusplus
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** extern "C" {
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #include "stm32l0xx.h"
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @addtogroup STM32L0xx_LL_Driver
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RCC)
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 5


  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN      /*!< DMA1 clock enable */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_MIF            RCC_AHBENR_MIFEN       /*!< MIF clock enable */
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN  /*!< Sleep Mode SRAM clock enable
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN       /*!< CRC clock enable */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TSC)
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN       /*!< TSC clock enable */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*TSC*/
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RNG)
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN       /*!< RNG clock enable */
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*RNG*/
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(AES)
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_CRYPEN      /*!< CRYP clock enable */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*AES*/
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN     /*!< TIM2 clock enable */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM3)
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN     /*!< TIM3 clock enable */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM6)
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN     /*!< TIM6 clock enable */
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM7)
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN     /*!< TIM7 clock enable */
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(LCD)
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN      /*!< LCD clock enable */
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*LCD*/
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN     /*!< WWDG clock enable */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(SPI2)
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN     /*!< SPI2 clock enable */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN   /*!< USART2 clock enable */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APB1ENR_LPUART1EN  /*!< LPUART1 clock enable */
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART4)
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APB1ENR_USART4EN   /*!< USART4 clock enable */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART5)
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5         RCC_APB1ENR_USART5EN   /*!< USART5 clock enable */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 6


 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN     /*!< I2C1 clock enable */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C2)
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN     /*!< I2C2 clock enable */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USB)
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN      /*!< USB clock enable */
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*USB*/
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(CRS)
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR_CRSEN      /*!< CRS clock enable */
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*CRS*/
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN      /*!< PWR clock enable */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(DAC)
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN      /*!< DAC clock enable */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C3)
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN     /*!< I2C3 clock enable */
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN   /*!< LPTIM1 clock enable */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN  /*!< SYSCFG clock enable */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM21          RCC_APB2ENR_TIM21EN   /*!< TIM21 clock enable */
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM22)
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM22          RCC_APB2ENR_TIM22EN   /*!< TIM22 clock enable */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN      /*!< FireWall clock enable */
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN    /*!< ADC1 clock enable */
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN    /*!< SPI1 clock enable */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART1)
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN  /*!< USART1 clock enable */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DBGMCU         RCC_APB2ENR_DBGMCUEN  /*!< DBGMCU clock enable */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN    /*!< GPIO port A control */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN    /*!< GPIO port B control */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN    /*!< GPIO port C control */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOD)
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN    /*!< GPIO port D control */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 7


 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOD*/
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOE)
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN    /*!< GPIO port H control */
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOE*/
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOH)
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOH           RCC_IOPENR_GPIOHEN    /*!< GPIO port H control */
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOH*/
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_EnableClock\n
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_EnableClock\n
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_EnableClock\n
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_EnableClock\n
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_EnableClock
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 8


 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_IsEnabledClock
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_DisableClock\n
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_DisableClock\n
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_DisableClock\n
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_DisableClock\n
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_DisableClock\n
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_DisableClock
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ForceReset\n
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ForceReset\n
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset\n
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ForceReset
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 9


 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ReleaseReset\n
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ReleaseReset\n
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ReleaseReset
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_EnableClockSleep\n
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockSleep\n
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_EnableClockSleep
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 10


 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBSMENR, Periphs);
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_DisableClockSleep\n
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockSleep\n
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_DisableClockSleep
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBSMENR, Periphs);
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_EnableClock\n
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_EnableClock\n
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_EnableClock\n
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 11


 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_EnableClock\n
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_EnableClock\n
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_EnableClock\n
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_IsEnabledClock\n
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_IsEnabledClock\n
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_IsEnabledClock\n
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 12


 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_DisableClock\n
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_DisableClock\n
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_DisableClock\n
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_DisableClock\n
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_DisableClock\n
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_DisableClock\n
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 13


 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ForceReset\n
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ForceReset\n
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ForceReset\n
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ForceReset\n
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ForceReset\n
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ForceReset\n
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 14


 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
  54              		.loc 2 593 22 view .LVU9
  55              	.LBB35:
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
  56              		.loc 2 595 3 view .LVU10
  57 000a 074A     		ldr	r2, .L5+4
  58 000c 916A     		ldr	r1, [r2, #40]
  59 000e 8023     		movs	r3, #128
  60 0010 1B06     		lsls	r3, r3, #24
  61 0012 0B43     		orrs	r3, r1
  62 0014 9362     		str	r3, [r2, #40]
  63              	.LVL3:
  64              		.loc 2 595 3 is_stmt 0 view .LVU11
  65              	.LBE35:
  66              	.LBE34:
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
  67              		.loc 1 105 5 is_stmt 1 view .LVU12
  68              	.LBB36:
  69              	.LBI36:
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ReleaseReset\n
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ReleaseReset\n
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ReleaseReset\n
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ReleaseReset\n
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ReleaseReset\n
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ReleaseReset\n
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 15


 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
  70              		.loc 2 644 22 view .LVU13
  71              	.LBB37:
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
  72              		.loc 2 646 3 view .LVU14
  73 0016 936A     		ldr	r3, [r2, #40]
  74 0018 5B00     		lsls	r3, r3, #1
  75 001a 5B08     		lsrs	r3, r3, #1
  76 001c 9362     		str	r3, [r2, #40]
  77              	.LBE37:
  78              	.LBE36:
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
  79              		.loc 1 97 15 is_stmt 0 view .LVU15
  80 001e 0020     		movs	r0, #0
  81              	.LVL4:
  82              	.LBB39:
  83              	.LBB38:
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
  84              		.loc 2 647 1 view .LVU16
  85 0020 F2E7     		b	.L2
  86              	.L6:
  87 0022 C046     		.align	2
  88              	.L5:
  89 0024 007C0040 		.word	1073773568
  90 0028 00100240 		.word	1073876992
  91              	.LBE38:
  92              	.LBE39:
  93              		.cfi_endproc
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 16


  94              	.LFE267:
  96              		.section	.text.LL_LPTIM_StructInit,"ax",%progbits
  97              		.align	1
  98              		.global	LL_LPTIM_StructInit
  99              		.syntax unified
 100              		.code	16
 101              		.thumb_func
 103              	LL_LPTIM_StructInit:
 104              	.LVL5:
 105              	.LFB268:
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @brief  Set each fields of the LPTIM_InitStruct structure to its default
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *         value.
 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @param  LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @retval None
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct)
 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** {
 106              		.loc 1 122 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Set the default configuration */
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIM_InitStruct->ClockSource = LL_LPTIM_CLK_SOURCE_INTERNAL;
 111              		.loc 1 124 3 view .LVU18
 112              		.loc 1 124 33 is_stmt 0 view .LVU19
 113 0000 0023     		movs	r3, #0
 114 0002 0360     		str	r3, [r0]
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIM_InitStruct->Prescaler   = LL_LPTIM_PRESCALER_DIV1;
 115              		.loc 1 125 3 is_stmt 1 view .LVU20
 116              		.loc 1 125 33 is_stmt 0 view .LVU21
 117 0004 4360     		str	r3, [r0, #4]
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIM_InitStruct->Waveform    = LL_LPTIM_OUTPUT_WAVEFORM_PWM;
 118              		.loc 1 126 3 is_stmt 1 view .LVU22
 119              		.loc 1 126 33 is_stmt 0 view .LVU23
 120 0006 8360     		str	r3, [r0, #8]
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIM_InitStruct->Polarity    = LL_LPTIM_OUTPUT_POLARITY_REGULAR;
 121              		.loc 1 127 3 is_stmt 1 view .LVU24
 122              		.loc 1 127 33 is_stmt 0 view .LVU25
 123 0008 C360     		str	r3, [r0, #12]
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** }
 124              		.loc 1 128 1 view .LVU26
 125              		@ sp needed
 126 000a 7047     		bx	lr
 127              		.cfi_endproc
 128              	.LFE268:
 130              		.section	.text.LL_LPTIM_Init,"ax",%progbits
 131              		.align	1
 132              		.global	LL_LPTIM_Init
 133              		.syntax unified
 134              		.code	16
 135              		.thumb_func
 137              	LL_LPTIM_Init:
 138              	.LVL6:
 139              	.LFB269:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 17


 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @brief  Configure the LPTIMx peripheral according to the specified parameters.
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @note LL_LPTIM_Init can only be called when the LPTIM instance is disabled.
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @note LPTIMx can be disabled using unitary function @ref LL_LPTIM_Disable().
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @param  LPTIMx LP Timer Instance
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @param  LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @retval An ErrorStatus enumeration value:
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *          - SUCCESS: LPTIMx instance has been initialized
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *          - ERROR: LPTIMx instance hasn't been initialized
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, const LL_LPTIM_InitTypeDef *LPTIM_InitStruct)
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** {
 140              		.loc 1 141 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		.loc 1 141 1 is_stmt 0 view .LVU28
 145 0000 10B5     		push	{r4, lr}
 146              	.LCFI0:
 147              		.cfi_def_cfa_offset 8
 148              		.cfi_offset 4, -8
 149              		.cfi_offset 14, -4
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   ErrorStatus result = SUCCESS;
 150              		.loc 1 142 3 is_stmt 1 view .LVU29
 151              	.LVL7:
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Check the parameters */
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LPTIM_INSTANCE(LPTIMx));
 152              		.loc 1 144 3 view .LVU30
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LL_LPTIM_CLOCK_SOURCE(LPTIM_InitStruct->ClockSource));
 153              		.loc 1 145 3 view .LVU31
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LL_LPTIM_CLOCK_PRESCALER(LPTIM_InitStruct->Prescaler));
 154              		.loc 1 146 3 view .LVU32
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LL_LPTIM_WAVEFORM(LPTIM_InitStruct->Waveform));
 155              		.loc 1 147 3 view .LVU33
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LL_LPTIM_OUTPUT_POLARITY(LPTIM_InitStruct->Polarity));
 156              		.loc 1 148 3 view .LVU34
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* The LPTIMx_CFGR register must only be modified when the LPTIM is disabled
 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****      (ENABLE bit is reset to 0).
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   if (LL_LPTIM_IsEnabled(LPTIMx) == 1UL)
 157              		.loc 1 153 3 view .LVU35
 158              	.LBB40:
 159              	.LBI40:
 160              		.file 3 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @file    stm32l0xx_ll_lptim.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief   Header file of LPTIM LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * All rights reserved.
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 18


  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * in the root directory of this software component.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   ******************************************************************************
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #ifndef STM32L0xx_LL_LPTIM_H
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define STM32L0xx_LL_LPTIM_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #ifdef __cplusplus
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** extern "C" {
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #include "stm32l0xx.h"
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @addtogroup STM32L0xx_LL_Driver
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined (LPTIM1)
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL LPTIM
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Private macros ------------------------------------------------------------*/
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Private_Macros LPTIM Private Macros
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_ES_INIT LPTIM Exported Init structure
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  LPTIM Init structure definition
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** typedef struct
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   uint32_t ClockSource;    /*!< Specifies the source of the clock used by the LPTIM instance.
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_CLK_SOURCE.
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 19


  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 function @ref LL_LPTIM_SetClockSource().*/
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   uint32_t Prescaler;      /*!< Specifies the prescaler division ratio.
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_PRESCALER.
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This feature can be modified afterwards using using unitary
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 function @ref LL_LPTIM_SetPrescaler().*/
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   uint32_t Waveform;       /*!< Specifies the waveform shape.
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_WAVEFORM.
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 function @ref LL_LPTIM_ConfigOutput().*/
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   uint32_t Polarity;       /*!< Specifies waveform polarity.
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_POLARITY.
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 This feature can be modified afterwards using unitary
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****                                 function @ref LL_LPTIM_ConfigOutput().*/
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** } LL_LPTIM_InitTypeDef;
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif /* USE_FULL_LL_DRIVER */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Exported constants --------------------------------------------------------*/
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Constants LPTIM Exported Constants
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_GET_FLAG Get Flags Defines
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief    Flags defines which can be used with LL_LPTIM_ReadReg function
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_CMPM                     LPTIM_ISR_CMPM     /*!< Compare match */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_CMPOK                    LPTIM_ISR_CMPOK    /*!< Compare register update OK */
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_ARRM                     LPTIM_ISR_ARRM     /*!< Autoreload match */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_EXTTRIG                  LPTIM_ISR_EXTTRIG  /*!< External trigger edge event *
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_ARROK                    LPTIM_ISR_ARROK    /*!< Autoreload register update OK
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_UP                       LPTIM_ISR_UP       /*!< Counter direction change down
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ISR_DOWN                     LPTIM_ISR_DOWN     /*!< Counter direction change up t
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_IT IT Defines
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief    IT defines which can be used with LL_LPTIM_ReadReg and  LL_LPTIM_WriteReg functions
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_CMPMIE                   LPTIM_IER_CMPMIE     /*!< Compare match */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_CMPOKIE                  LPTIM_IER_CMPOKIE    /*!< Compare register update OK 
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_ARRMIE                   LPTIM_IER_ARRMIE     /*!< Autoreload match */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_EXTTRIGIE                LPTIM_IER_EXTTRIGIE  /*!< External trigger edge event
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_ARROKIE                  LPTIM_IER_ARROKIE    /*!< Autoreload register update 
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_UPIE                     LPTIM_IER_UPIE       /*!< Counter direction change do
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 20


 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_IER_DOWNIE                   LPTIM_IER_DOWNIE     /*!< Counter direction change up
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OPERATING_MODE Operating Mode
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OPERATING_MODE_CONTINUOUS    LPTIM_CR_CNTSTRT /*!<LP Timer starts in continuous mo
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OPERATING_MODE_ONESHOT       LPTIM_CR_SNGSTRT /*!<LP Tilmer starts in single mode*
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_UPDATE_MODE Update Mode
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_UPDATE_MODE_IMMEDIATE        0x00000000U        /*!<Preload is disabled: registers
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_UPDATE_MODE_ENDOFPERIOD      LPTIM_CFGR_PRELOAD /*!<preload is enabled: registers 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_COUNTER_MODE Counter Mode
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_COUNTER_MODE_INTERNAL        0x00000000U          /*!<The counter is incremented f
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_COUNTER_MODE_EXTERNAL        LPTIM_CFGR_COUNTMODE /*!<The counter is incremented f
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OUTPUT_WAVEFORM Output Waveform Type
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_WAVEFORM_PWM          0x00000000U     /*!<LPTIM  generates either a PWM wav
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_WAVEFORM_SETONCE      LPTIM_CFGR_WAVE /*!<LPTIM  generates a Set Once wavef
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_OUTPUT_POLARITY Output Polarity
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_POLARITY_REGULAR      0x00000000U             /*!<The LPTIM output reflects
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_OUTPUT_POLARITY_INVERSE      LPTIM_CFGR_WAVPOL       /*!<The LPTIM output reflects
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_PRESCALER Prescaler Value
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV1               0x00000000U                               /*!<Prescal
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV2               LPTIM_CFGR_PRESC_0                        /*!<Prescal
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV4               LPTIM_CFGR_PRESC_1                        /*!<Prescal
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV8               (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_0) /*!<Prescal
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 21


 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV16              LPTIM_CFGR_PRESC_2                        /*!<Prescal
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV32              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_0) /*!<Prescal
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV64              (LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_1) /*!<Prescal
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_PRESCALER_DIV128             LPTIM_CFGR_PRESC                          /*!<Prescal
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_SOURCE Trigger Source
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_GPIO             0x00000000U                                          
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCALARMA        LPTIM_CFGR_TRIGSEL_0                                 
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCALARMB        LPTIM_CFGR_TRIGSEL_1                                 
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined(RTC_TAMPER1_SUPPORT)
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP1         (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_0)        
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif /* RTC_TAMPER1_SUPPORT */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP2         LPTIM_CFGR_TRIGSEL_2                                 
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined(RTC_TAMPER3_SUPPORT)
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_RTCTAMP3         (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_0)        
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif /* RTC_TAMPER3_SUPPORT */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP1            (LPTIM_CFGR_TRIGSEL_2 | LPTIM_CFGR_TRIGSEL_1)        
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_SOURCE_COMP2            LPTIM_CFGR_TRIGSEL                                   
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_FILTER Trigger Filter
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_NONE             0x00000000U         /*!<Any trigger active level chan
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_2                LPTIM_CFGR_TRGFLT_0 /*!<Trigger active level change m
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_4                LPTIM_CFGR_TRGFLT_1 /*!<Trigger active level change m
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_FILTER_8                LPTIM_CFGR_TRGFLT   /*!<Trigger active level change m
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_TRIG_POLARITY Trigger Polarity
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_RISING         LPTIM_CFGR_TRIGEN_0 /*!<LPTIM counter starts when a r
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_FALLING        LPTIM_CFGR_TRIGEN_1 /*!<LPTIM counter starts when a f
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_TRIG_POLARITY_RISING_FALLING LPTIM_CFGR_TRIGEN   /*!<LPTIM counter starts when a r
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_SOURCE Clock Source
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_SOURCE_INTERNAL          0x00000000U      /*!<LPTIM is clocked by internal clo
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_SOURCE_EXTERNAL          LPTIM_CFGR_CKSEL /*!<LPTIM is clocked by an external 
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 22


 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_FILTER Clock Filter
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_NONE              0x00000000U        /*!<Any external clock signal leve
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_2                 LPTIM_CFGR_CKFLT_0 /*!<External clock signal level ch
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_4                 LPTIM_CFGR_CKFLT_1 /*!<External clock signal level ch
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_FILTER_8                 LPTIM_CFGR_CKFLT   /*!<External clock signal level ch
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_CLK_POLARITY Clock Polarity
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_RISING          0x00000000U        /*!< The rising edge is the active
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the activ
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_CLK_POLARITY_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EC_ENCODER_MODE Encoder Mode
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_RISING          0x00000000U        /*!< The rising edge is the active
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_FALLING         LPTIM_CFGR_CKPOL_0 /*!< The falling edge is the activ
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ENCODER_MODE_RISING_FALLING  LPTIM_CFGR_CKPOL_1 /*!< Both edges are active edges*/
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Exported macro ------------------------------------------------------------*/
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Macros LPTIM Exported Macros
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EM_WRITE_READ Common Write and read registers Macros
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Write a value in LPTIM register
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  __INSTANCE__ LPTIM Instance
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  __REG__ Register to be written
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  __VALUE__ Value to be written in the register
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__V
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Read a value in LPTIM register
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  __INSTANCE__ LPTIM Instance
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  __REG__ Register to be read
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 23


 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Register value
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /* Exported functions --------------------------------------------------------*/
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_Exported_Functions LPTIM Exported Functions
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** Legacy definitions for compatibility purpose
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** @cond 0
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_CMPM  LL_LPTIM_ClearFlag_CMPM
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_CC1   LL_LPTIM_ClearFlag_CC1
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_CC2   LL_LPTIM_ClearFlag_CC2
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_CC1O  LL_LPTIM_ClearFlag_CC1O
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_CC2O  LL_LPTIM_ClearFlag_CC2O
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #define LL_LPTIM_ClearFLAG_ARRM  LL_LPTIM_ClearFlag_ARRM
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** @endcond
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #if defined(USE_FULL_LL_DRIVER)
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Init Initialisation and deinitialisation functions
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** ErrorStatus LL_LPTIM_DeInit(const LPTIM_TypeDef *LPTIMx);
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, const LL_LPTIM_InitTypeDef *LPTIM_InitStruct);
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx);
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** #endif /* USE_FULL_LL_DRIVER */
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_LPTIM_Configuration LPTIM Configuration
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Enable the LPTIM instance
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note After setting the ENABLE bit, a delay of two counter clock is needed
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       before the LPTIM instance is actually enabled.
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CR           ENABLE        LL_LPTIM_Enable
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 24


 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Indicates whether the LPTIM instance is enabled.
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CR           ENABLE        LL_LPTIM_IsEnabled
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabled(const LPTIM_TypeDef *LPTIMx)
 161              		.loc 3 363 26 view .LVU36
 162              	.LBB41:
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CR, LPTIM_CR_ENABLE) == LPTIM_CR_ENABLE) ? 1UL : 0UL));
 163              		.loc 3 365 3 view .LVU37
 164              		.loc 3 365 13 is_stmt 0 view .LVU38
 165 0002 0369     		ldr	r3, [r0, #16]
 166              		.loc 3 365 77 view .LVU39
 167 0004 DB07     		lsls	r3, r3, #31
 168 0006 0DD4     		bmi	.L10
 169              	.LVL8:
 170              		.loc 3 365 77 view .LVU40
 171              	.LBE41:
 172              	.LBE40:
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     result = ERROR;
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   else
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Set CKSEL bitfield according to ClockSource value */
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Set PRESC bitfield according to Prescaler value */
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Set WAVE bitfield according to Waveform value */
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Set WAVEPOL bitfield according to Polarity value */
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     MODIFY_REG(LPTIMx->CFGR,
 173              		.loc 1 163 5 is_stmt 1 view .LVU41
 174 0008 C368     		ldr	r3, [r0, #12]
 175 000a 074A     		ldr	r2, .L11
 176 000c 1A40     		ands	r2, r3
 177 000e 0B68     		ldr	r3, [r1]
 178 0010 4C68     		ldr	r4, [r1, #4]
 179 0012 2343     		orrs	r3, r4
 180 0014 8C68     		ldr	r4, [r1, #8]
 181 0016 2343     		orrs	r3, r4
 182 0018 C968     		ldr	r1, [r1, #12]
 183              	.LVL9:
 184              		.loc 1 163 5 is_stmt 0 view .LVU42
 185 001a 0B43     		orrs	r3, r1
 186 001c 1343     		orrs	r3, r2
 187 001e C360     		str	r3, [r0, #12]
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Check the parameters */
 188              		.loc 1 142 15 view .LVU43
 189 0020 0020     		movs	r0, #0
 190              	.LVL10:
 191              	.L9:
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                (LPTIM_CFGR_CKSEL | LPTIM_CFGR_PRESC | LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL),
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                LPTIM_InitStruct->ClockSource | \
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                LPTIM_InitStruct->Prescaler | \
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 25


 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                LPTIM_InitStruct->Waveform | \
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****                LPTIM_InitStruct->Polarity);
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   return result;
 192              		.loc 1 171 3 is_stmt 1 view .LVU44
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** }
 193              		.loc 1 172 1 is_stmt 0 view .LVU45
 194              		@ sp needed
 195 0022 10BD     		pop	{r4, pc}
 196              	.LVL11:
 197              	.L10:
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 198              		.loc 1 155 12 view .LVU46
 199 0024 0120     		movs	r0, #1
 200              	.LVL12:
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 201              		.loc 1 155 12 view .LVU47
 202 0026 FCE7     		b	.L9
 203              	.L12:
 204              		.align	2
 205              	.L11:
 206 0028 FEF1CFFF 		.word	-3149314
 207              		.cfi_endproc
 208              	.LFE269:
 210              		.section	.text.LL_LPTIM_Disable,"ax",%progbits
 211              		.align	1
 212              		.global	LL_LPTIM_Disable
 213              		.syntax unified
 214              		.code	16
 215              		.thumb_func
 217              	LL_LPTIM_Disable:
 218              	.LVL13:
 219              	.LFB270:
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** /**
 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @brief  Disable the LPTIM instance
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @rmtoll CR           ENABLE        LL_LPTIM_Disable
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @param  LPTIMx Low-Power Timer instance
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @note   The following sequence is required to solve LPTIM disable HW limitation.
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *         Please check Errata Sheet ES0335 for more details under "MCU may remain
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   *         stuck in LPTIM interrupt when entering Stop mode" section.
 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   * @retval None
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   */
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx)
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** {
 220              		.loc 1 184 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 16
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 184 1 is_stmt 0 view .LVU49
 225 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 226              	.LCFI1:
 227              		.cfi_def_cfa_offset 20
 228              		.cfi_offset 4, -20
 229              		.cfi_offset 5, -16
 230              		.cfi_offset 6, -12
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 26


 231              		.cfi_offset 7, -8
 232              		.cfi_offset 14, -4
 233 0002 D646     		mov	lr, r10
 234 0004 4F46     		mov	r7, r9
 235 0006 4646     		mov	r6, r8
 236 0008 C0B5     		push	{r6, r7, lr}
 237              	.LCFI2:
 238              		.cfi_def_cfa_offset 32
 239              		.cfi_offset 8, -32
 240              		.cfi_offset 9, -28
 241              		.cfi_offset 10, -24
 242 000a 84B0     		sub	sp, sp, #16
 243              	.LCFI3:
 244              		.cfi_def_cfa_offset 48
 245 000c 0400     		movs	r4, r0
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LL_RCC_ClocksTypeDef rcc_clock;
 246              		.loc 1 185 3 is_stmt 1 view .LVU50
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpclksource = 0;
 247              		.loc 1 186 3 view .LVU51
 248              	.LVL14:
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpIER;
 249              		.loc 1 187 3 view .LVU52
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpCFGR;
 250              		.loc 1 188 3 view .LVU53
 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpCMP;
 251              		.loc 1 189 3 view .LVU54
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpARR;
 252              		.loc 1 190 3 view .LVU55
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t primask_bit;
 253              		.loc 1 191 3 view .LVU56
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Check the parameters */
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   assert_param(IS_LPTIM_INSTANCE(LPTIMx));
 254              		.loc 1 194 3 view .LVU57
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Enter critical section */
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   primask_bit = __get_PRIMASK();
 255              		.loc 1 197 3 view .LVU58
 256              	.LBB42:
 257              	.LBI42:
 258              		.file 4 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 27


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 28


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 29


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 30


 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 31


 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 32


 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 33


 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 259              		.loc 4 382 31 view .LVU59
 260              	.LBB43:
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 261              		.loc 4 384 3 view .LVU60
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 262              		.loc 4 386 3 view .LVU61
 263              		.syntax divided
 264              	@ 386 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 265 000e EFF31087 		MRS r7, primask
 266              	@ 0 "" 2
 267              	.LVL15:
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268              		.loc 4 387 3 view .LVU62
 269              		.loc 4 387 3 is_stmt 0 view .LVU63
 270              		.thumb
 271              		.syntax unified
 272              	.LBE43:
 273              	.LBE42:
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   __set_PRIMASK(1) ;
 274              		.loc 1 198 3 is_stmt 1 view .LVU64
 275              	.LBB44:
 276              	.LBI44:
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 34


 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 277              		.loc 4 412 27 view .LVU65
 278              	.LBB45:
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 279              		.loc 4 414 3 view .LVU66
 280 0012 0123     		movs	r3, #1
 281              		.syntax divided
 282              	@ 414 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 283 0014 83F31088 		MSR primask, r3
 284              	@ 0 "" 2
 285              	.LVL16:
 286              		.loc 4 414 3 is_stmt 0 view .LVU67
 287              		.thumb
 288              		.syntax unified
 289              	.LBE45:
 290              	.LBE44:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /********** Save LPTIM Config *********/
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Save LPTIM source clock */
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   switch ((uint32_t)LPTIMx)
 291              		.loc 1 202 3 is_stmt 1 view .LVU68
 292 0018 324B     		ldr	r3, .L27
 293 001a 9842     		cmp	r0, r3
 294 001c 3FD0     		beq	.L24
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   uint32_t tmpIER;
 295              		.loc 1 186 12 is_stmt 0 view .LVU69
 296 001e 0025     		movs	r5, #0
 297              	.LVL17:
 298              	.L14:
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     case LPTIM1_BASE:
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       tmpclksource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       break;
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     default:
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       break;
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Save LPTIM configuration registers */
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   tmpIER = LPTIMx->IER;
 299              		.loc 1 212 3 is_stmt 1 view .LVU70
 300              		.loc 1 212 10 is_stmt 0 view .LVU71
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 35


 301 0020 A368     		ldr	r3, [r4, #8]
 302 0022 9946     		mov	r9, r3
 303              	.LVL18:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   tmpCFGR = LPTIMx->CFGR;
 304              		.loc 1 213 3 is_stmt 1 view .LVU72
 305              		.loc 1 213 11 is_stmt 0 view .LVU73
 306 0024 E368     		ldr	r3, [r4, #12]
 307              	.LVL19:
 308              		.loc 1 213 11 view .LVU74
 309 0026 9846     		mov	r8, r3
 310              	.LVL20:
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   tmpCMP = LPTIMx->CMP;
 311              		.loc 1 214 3 is_stmt 1 view .LVU75
 312              		.loc 1 214 10 is_stmt 0 view .LVU76
 313 0028 6669     		ldr	r6, [r4, #20]
 314              	.LVL21:
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   tmpARR = LPTIMx->ARR;
 315              		.loc 1 215 3 is_stmt 1 view .LVU77
 316              		.loc 1 215 10 is_stmt 0 view .LVU78
 317 002a A369     		ldr	r3, [r4, #24]
 318              	.LVL22:
 319              		.loc 1 215 10 view .LVU79
 320 002c 9A46     		mov	r10, r3
 321              	.LVL23:
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /************* Reset LPTIM ************/
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   (void)LL_LPTIM_DeInit(LPTIMx);
 322              		.loc 1 218 3 is_stmt 1 view .LVU80
 323              		.loc 1 218 9 is_stmt 0 view .LVU81
 324 002e 2000     		movs	r0, r4
 325              	.LVL24:
 326              		.loc 1 218 9 view .LVU82
 327 0030 FFF7FEFF 		bl	LL_LPTIM_DeInit
 328              	.LVL25:
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /********* Restore LPTIM Config *******/
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LL_RCC_GetSystemClocksFreq(&rcc_clock);
 329              		.loc 1 221 3 is_stmt 1 view .LVU83
 330 0034 6846     		mov	r0, sp
 331 0036 FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 332              	.LVL26:
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 333              		.loc 1 223 3 view .LVU84
 334              		.loc 1 223 23 is_stmt 0 view .LVU85
 335 003a 5346     		mov	r3, r10
 336 003c 3343     		orrs	r3, r6
 337              		.loc 1 223 6 view .LVU86
 338 003e 1ED0     		beq	.L15
 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   {
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Force LPTIM source kernel clock from APB */
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     switch ((uint32_t)LPTIMx)
 339              		.loc 1 226 5 is_stmt 1 view .LVU87
 340 0040 284B     		ldr	r3, .L27
 341 0042 9C42     		cmp	r4, r3
 342 0044 31D0     		beq	.L25
 343              	.L16:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 36


 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     {
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       case LPTIM1_BASE:
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         break;
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       default:
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         break;
 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     }
 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     if (tmpCMP != 0UL)
 344              		.loc 1 235 5 view .LVU88
 345              		.loc 1 235 8 is_stmt 0 view .LVU89
 346 0046 002E     		cmp	r6, #0
 347 0048 10D0     		beq	.L17
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     {
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       /* Restore CMP and ARR registers (LPTIM should be enabled first) */
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->CR |= LPTIM_CR_ENABLE;
 348              		.loc 1 238 7 is_stmt 1 view .LVU90
 349              		.loc 1 238 18 is_stmt 0 view .LVU91
 350 004a 2369     		ldr	r3, [r4, #16]
 351 004c 0122     		movs	r2, #1
 352 004e 1343     		orrs	r3, r2
 353 0050 2361     		str	r3, [r4, #16]
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->CMP = tmpCMP;
 354              		.loc 1 239 7 is_stmt 1 view .LVU92
 355              		.loc 1 239 19 is_stmt 0 view .LVU93
 356 0052 6661     		str	r6, [r4, #20]
 357              	.L19:
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       /* Polling on CMP write ok status after above restore operation */
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       do
 358              		.loc 1 242 7 is_stmt 1 discriminator 2 view .LVU94
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       {
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         rcc_clock.SYSCLK_Frequency--; /* Used for timeout */
 359              		.loc 1 244 9 discriminator 2 view .LVU95
 360              		.loc 1 244 35 is_stmt 0 discriminator 2 view .LVU96
 361 0054 009B     		ldr	r3, [sp]
 362 0056 013B     		subs	r3, r3, #1
 363 0058 0093     		str	r3, [sp]
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       } while (((LL_LPTIM_IsActiveFlag_CMPOK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0U
 364              		.loc 1 245 15 is_stmt 1 discriminator 2 view .LVU97
 365              	.LVL27:
 366              	.LBB46:
 367              	.LBI46:
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Starts the LPTIM counter in the desired mode.
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note LPTIM instance must be enabled before starting the counter.
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note It is possible to change on the fly from One Shot mode to
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       Continuous mode.
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CR           CNTSTRT       LL_LPTIM_StartCounter\n
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         CR           SNGSTRT       LL_LPTIM_StartCounter
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  OperatingMode This parameter can be one of the following values:
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 37


 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set the LPTIM registers update mode (enable/disable register preload)
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         PRELOAD       LL_LPTIM_SetUpdateMode
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  UpdateMode This parameter can be one of the following values:
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get the LPTIM registers update mode
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         PRELOAD       LL_LPTIM_GetUpdateMode
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetUpdateMode(const LPTIM_TypeDef *LPTIMx)
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD));
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set the auto reload value
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note The LPTIMx_ARR register content must only be modified when the LPTIM is enabled
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note After a write to the LPTIMx_ARR register a new write operation to the
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       same register can only be performed when the previous write operation
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       is completed. Any successive write before  the ARROK flag is set, will
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       lead to unpredictable results.
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note autoreload value be strictly greater than the compare value.
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ARR          ARR           LL_LPTIM_SetAutoReload
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  AutoReload Value between Min_Data=0x0001 and Max_Data=0xFFFF
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual auto reload value
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ARR          ARR           LL_LPTIM_GetAutoReload
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval AutoReload Value between Min_Data=0x0001 and Max_Data=0xFFFF
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 38


 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetAutoReload(const LPTIM_TypeDef *LPTIMx)
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->ARR, LPTIM_ARR_ARR));
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set the compare value
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note After a write to the LPTIMx_CMP register a new write operation to the
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       same register can only be performed when the previous write operation
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       is completed. Any successive write before the CMPOK flag is set, will
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       lead to unpredictable results.
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CMP          CMP           LL_LPTIM_SetCompare
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetCompare(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue)
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CMP, LPTIM_CMP_CMP, CompareValue);
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual compare value
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CMP          CMP           LL_LPTIM_GetCompare
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCompare(const LPTIM_TypeDef *LPTIMx)
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CMP, LPTIM_CMP_CMP));
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual counter value
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note When the LPTIM instance is running with an asynchronous clock, reading
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       the LPTIMx_CNT register may return unreliable values. So in this case
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       it is necessary to perform two consecutive read accesses and verify
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       that the two returned values are identical.
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Counter value
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCounter(const LPTIM_TypeDef *LPTIMx)
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set the counter mode (selection of the LPTIM counter clock source).
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note The counter mode can be set only when the LPTIM instance is disabled.
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         COUNTMODE     LL_LPTIM_SetCounterMode
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  CounterMode This parameter can be one of the following values:
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 39


 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get the counter mode
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         COUNTMODE     LL_LPTIM_GetCounterMode
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetCounterMode(const LPTIM_TypeDef *LPTIMx)
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE));
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Configure the LPTIM instance output (LPTIMx_OUT)
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note Regarding the LPTIM output polarity the change takes effect
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       immediately, so the output default value will change immediately after
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       the polarity is re-configured, even before the timer is enabled.
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_ConfigOutput\n
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         CFGR         WAVPOL        LL_LPTIM_ConfigOutput
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Waveform This parameter can be one of the following values:
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigOutput(LPTIM_TypeDef *LPTIMx, uint32_t Waveform, uint32_t Polar
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL, Waveform | Polarity);
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set  waveform shape
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_SetWaveform
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Waveform This parameter can be one of the following values:
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetWaveform(LPTIM_TypeDef *LPTIMx, uint32_t Waveform)
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE, Waveform);
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual waveform shape
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 40


 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         WAVE          LL_LPTIM_GetWaveform
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetWaveform(const LPTIM_TypeDef *LPTIMx)
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVE));
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set  output polarity
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         WAVPOL        LL_LPTIM_SetPolarity
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual output polarity
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         WAVPOL        LL_LPTIM_GetPolarity
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetPolarity(const LPTIM_TypeDef *LPTIMx)
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL));
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set actual prescaler division ratio.
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note When the LPTIM is configured to be clocked by an internal clock source
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       and the LPTIM counter is configured to be updated by active edges
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       detected on the LPTIM external Input1, the internal clock provided to
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       the LPTIM must be not be prescaled.
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         PRESC         LL_LPTIM_SetPrescaler
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Prescaler This parameter can be one of the following values:
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV1
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV2
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV4
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV8
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV16
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV32
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV64
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV128
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 41


 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual prescaler division ratio.
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         PRESC         LL_LPTIM_GetPrescaler
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV1
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV2
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV4
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV8
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV16
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV32
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV64
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_PRESCALER_DIV128
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetPrescaler(const LPTIM_TypeDef *LPTIMx)
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRESC));
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Trigger_Configuration Trigger Configuration
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Enable the timeout function
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note The first trigger event will start the timer, any successive trigger
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       event will reset the counter and the timer will restart.
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note The timeout value corresponds to the compare value; if no trigger
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       occurs within the expected time frame, the MCU is waked-up by the
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       compare match event.
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_EnableTimeout
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_EnableTimeout(LPTIM_TypeDef *LPTIMx)
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Disable the timeout function
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note A trigger event arriving when the timer is already started will be
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       ignored.
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_DisableTimeout
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 42


 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_DisableTimeout(LPTIM_TypeDef *LPTIMx)
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT);
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Indicate whether the timeout function is enabled.
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TIMOUT        LL_LPTIM_IsEnabledTimeout
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabledTimeout(const LPTIM_TypeDef *LPTIMx)
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT) == LPTIM_CFGR_TIMOUT) ? 1UL : 0UL));
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Start the LPTIM counter
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Configure the external trigger used as a trigger event for the LPTIM.
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note An internal clock source must be present when a digital filter is
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       required for the trigger.
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGSEL       LL_LPTIM_ConfigTrigger\n
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         CFGR         TRGFLT        LL_LPTIM_ConfigTrigger\n
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         CFGR         TRIGEN        LL_LPTIM_ConfigTrigger
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Source This parameter can be one of the following values:
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 (*)
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*)
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         (*)  Value not defined in all devices. \n
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Filter This parameter can be one of the following values:
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_2
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_4
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_8
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  Polarity This parameter can be one of the following values:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 43


 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigTrigger(LPTIM_TypeDef *LPTIMx, uint32_t Source, uint32_t Filter
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL | LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGEN, Source | Fil
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual external trigger source.
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGSEL       LL_LPTIM_GetTriggerSource
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 (*)
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*)
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         (*)  Value not defined in all devices. \n
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerSource(const LPTIM_TypeDef *LPTIMx)
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL));
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual external trigger filter.
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TRGFLT        LL_LPTIM_GetTriggerFilter
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_NONE
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_2
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_4
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_FILTER_8
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerFilter(const LPTIM_TypeDef *LPTIMx)
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRGFLT));
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual external trigger polarity.
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         TRIGEN        LL_LPTIM_GetTriggerPolarity
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetTriggerPolarity(const LPTIM_TypeDef *LPTIMx)
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 44


 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN));
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Clock_Configuration Clock Configuration
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Set the source of the clock used by the LPTIM instance.
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKSEL         LL_LPTIM_SetClockSource
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  ClockSource This parameter can be one of the following values:
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual LPTIM instance clock source.
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKSEL         LL_LPTIM_GetClockSource
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockSource(const LPTIM_TypeDef *LPTIMx)
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKSEL));
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Configure the active edge or edges used by the counter when
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****             the LPTIM is clocked by an external clock source.
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note When both external clock signal edges are considered active ones,
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       the LPTIM must also be clocked by an internal clock source with a
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       frequency equal to at least four times the external clock frequency.
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note An internal clock source must be present when a digital filter is
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       required for external clock.
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKFLT         LL_LPTIM_ConfigClock\n
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         CFGR         CKPOL         LL_LPTIM_ConfigClock
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  ClockFilter This parameter can be one of the following values:
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_2
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_4
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 45


 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ConfigClock(LPTIM_TypeDef *LPTIMx, uint32_t ClockFilter, uint32_t Clo
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKFLT | LPTIM_CFGR_CKPOL, ClockFilter | ClockPolarity);
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual clock polarity
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_GetClockPolarity
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_FALLING
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockPolarity(const LPTIM_TypeDef *LPTIMx)
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual clock digital filter
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKFLT         LL_LPTIM_GetClockFilter
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_NONE
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_2
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_4
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_CLK_FILTER_8
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetClockFilter(const LPTIM_TypeDef *LPTIMx)
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKFLT));
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_Encoder_Mode Encoder Mode
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Configure the encoder mode.
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_SetEncoderMode
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  EncoderMode This parameter can be one of the following values:
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 46


 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode)
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode);
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Get actual encoder mode.
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         CKPOL         LL_LPTIM_GetEncoderMode
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval Returned value can be one of the following values:
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_GetEncoderMode(const LPTIM_TypeDef *LPTIMx)
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL));
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Enable the encoder mode
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note In this mode the LPTIM instance must be clocked by an internal clock
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       source. Also, the prescaler division ratio must be equal to 1.
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note LPTIM instance must be configured in continuous mode prior enabling
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   *       the encoder mode.
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         ENC           LL_LPTIM_EnableEncoderMode
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx)
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Disable the encoder mode
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @note This function must be called when the LPTIM instance is disabled.
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         ENC           LL_LPTIM_DisableEncoderMode
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_DisableEncoderMode(LPTIM_TypeDef *LPTIMx)
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Indicates whether the LPTIM operates in encoder mode.
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll CFGR         ENC           LL_LPTIM_IsEnabledEncoderMode
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsEnabledEncoderMode(const LPTIM_TypeDef *LPTIMx)
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 47


 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC) == LPTIM_CFGR_ENC) ? 1UL : 0UL));
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @}
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /** @defgroup LPTIM_LL_EF_FLAG_Management FLAG Management
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @{
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Clear the compare match flag (CMPMCF)
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ICR          CMPMCF        LL_LPTIM_ClearFlag_CMPM
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ClearFlag_CMPM(LPTIM_TypeDef *LPTIMx)
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPMCF);
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Inform application whether a compare match interrupt has occurred.
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ISR          CMPM          LL_LPTIM_IsActiveFlag_CMPM
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPM(const LPTIM_TypeDef *LPTIMx)
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPM) == LPTIM_ISR_CMPM) ? 1UL : 0UL));
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Clear the autoreload match flag (ARRMCF)
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ICR          ARRMCF        LL_LPTIM_ClearFlag_ARRM
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ClearFlag_ARRM(LPTIM_TypeDef *LPTIMx)
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
 996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Inform application whether a autoreload match interrupt has occurred.
 997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ISR          ARRM          LL_LPTIM_IsActiveFlag_ARRM
 998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
 999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
1000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARRM(const LPTIM_TypeDef *LPTIMx)
1002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
1004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 48


1007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Clear the external trigger valid edge flag(EXTTRIGCF).
1008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ICR          EXTTRIGCF     LL_LPTIM_ClearFlag_EXTTRIG
1009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
1011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ClearFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx)
1013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->ICR, LPTIM_ICR_EXTTRIGCF);
1015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
1018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Inform application whether a valid edge on the selected external trigger input has occu
1019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ISR          EXTTRIG       LL_LPTIM_IsActiveFlag_EXTTRIG
1020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
1022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_EXTTRIG(const LPTIM_TypeDef *LPTIMx)
1024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_EXTTRIG) == LPTIM_ISR_EXTTRIG) ? 1UL : 0UL));
1026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
1029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Clear the compare register update interrupt flag (CMPOKCF).
1030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ICR          CMPOKCF       LL_LPTIM_ClearFlag_CMPOK
1031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
1033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ClearFlag_CMPOK(LPTIM_TypeDef *LPTIMx)
1035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPOKCF);
1037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
1040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Informs application whether the APB bus write operation to the LPTIMx_CMP register has 
1041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****             completed. If so, a new one can be initiated.
1042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ISR          CMPOK         LL_LPTIM_IsActiveFlag_CMPOK
1043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
1045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPOK(const LPTIM_TypeDef *LPTIMx)
 368              		.loc 3 1046 26 discriminator 2 view .LVU98
 369              	.LBB47:
1047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPOK) == LPTIM_ISR_CMPOK) ? 1UL : 0UL));
 370              		.loc 3 1048 3 discriminator 2 view .LVU99
 371              		.loc 3 1048 13 is_stmt 0 discriminator 2 view .LVU100
 372 005a 2268     		ldr	r2, [r4]
 373              		.loc 3 1048 78 discriminator 2 view .LVU101
 374 005c 1207     		lsls	r2, r2, #28
 375 005e 01D4     		bmi	.L18
 376              	.LVL28:
 377              		.loc 3 1048 78 discriminator 2 view .LVU102
 378              	.LBE47:
 379              	.LBE46:
 380              		.loc 1 245 63 view .LVU103
 381 0060 002B     		cmp	r3, #0
 382 0062 F7D1     		bne	.L19
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 49


 383              	.L18:
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LL_LPTIM_ClearFlag_CMPOK(LPTIMx);
 384              		.loc 1 247 7 is_stmt 1 view .LVU104
 385              	.LVL29:
 386              	.LBB48:
 387              	.LBI48:
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 388              		.loc 3 1034 22 view .LVU105
 389              	.LBB49:
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 390              		.loc 3 1036 3 view .LVU106
 391 0064 6368     		ldr	r3, [r4, #4]
 392 0066 0822     		movs	r2, #8
 393 0068 1343     		orrs	r3, r2
 394 006a 6360     		str	r3, [r4, #4]
 395              	.LVL30:
 396              	.L17:
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 397              		.loc 3 1036 3 is_stmt 0 view .LVU107
 398              	.LBE49:
 399              	.LBE48:
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     }
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     if (tmpARR != 0UL)
 400              		.loc 1 250 5 is_stmt 1 view .LVU108
 401              		.loc 1 250 8 is_stmt 0 view .LVU109
 402 006c 5346     		mov	r3, r10
 403 006e 002B     		cmp	r3, #0
 404 0070 21D1     		bne	.L26
 405              	.L20:
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     {
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->CR |= LPTIM_CR_ENABLE;
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->ARR = tmpARR;
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LL_RCC_GetSystemClocksFreq(&rcc_clock);
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       /* Polling on ARR write ok status after above restore operation */
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       do
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       {
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         rcc_clock.SYSCLK_Frequency--; /* Used for timeout */
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       } while (((LL_LPTIM_IsActiveFlag_ARROK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0U
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LL_LPTIM_ClearFlag_ARROK(LPTIMx);
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     }
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     /* Restore LPTIM source kernel clock */
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     LL_RCC_SetLPTIMClockSource(tmpclksource);
 406              		.loc 1 267 5 is_stmt 1 view .LVU110
 407              	.LVL31:
 408              	.LBB50:
 409              	.LBI50:
 410              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @file    stm32l0xx_ll_rcc.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @author  MCD Application Team
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 50


   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifndef __STM32L0xx_LL_RCC_H
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __STM32L0xx_LL_RCC_H
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #include "stm32l0xx.h"
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @addtogroup STM32L0xx_LL_Driver
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC)
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 51


  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** typedef struct
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *           HW set-up.
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSE_VALUE    (8000000U)  /*!< Value of the HSE oscillator in Hz */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI_VALUE    (16000000U) /*!< Value of the HSI oscillator in Hz */
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSE_VALUE    (32768U)    /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSE_VALUE */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 52


 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSI_VALUE    (37000U)    /*!< Value of the LSI oscillator in Hz */
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI48_VALUE  (48000000U) /*!< Value of the HSI48 oscillator in Hz */
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC  /*!< HSI48 Ready Interrupt Clear */
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF  /*!< HSI48 Ready Interrupt flag */
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF    /*!< LSE Clock Security System Inter
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF       /*!< Clock Security System Interrupt
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_FWRSTF                 RCC_CSR_FWRSTF          /*!< Firewall reset flag */
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 53


 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE   /*!< HSI48 Ready Interrupt Enable
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                (0x00000000U) /*!< Xtal mode lower driving capability */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_CSR_LSEDRV_0 /*!< Xtal mode medium low driving capab
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_CSR_LSEDRV_1 /*!< Xtal mode medium high driving capa
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_CSR_LSEDRV   /*!< Xtal mode higher driving capabilit
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               0x00000000U          /*!< HSE is divided by 2 for RTC cl
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 54


 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 55


 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        (0x00000000U) /*!< MSI selection after wake-up from STOP
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48)
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        /*!< HSI48 selection as MCO
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE  Peripheral USART clock source selection
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 56


 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)  
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)  
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U   /*!< PCLK1 selected as LPUART1 clock */
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0  /*!< SYSCLK selected as LPUART1 
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1  /*!< HSI selected as LPUART1 clo
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL    /*!< LSE selected as LPUART1 clo
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE  Peripheral I2C clock source selection
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (0x00000000U >> 4
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (0x00000000U >> 4
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (0x00000000U)          /*!< PCLK1 selected as LPTIM1 clo
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0  /*!< LSI selected as LPTIM1 clock
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1  /*!< HSI selected as LPTIM1 clock
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL    /*!< LSE selected as LPTIM1 clock
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 57


 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as RNG clock */
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as RNG clock*/
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as USB clock */
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as USB clock*/
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL    /*!< USART1 clock source selectio
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL    /*!< USART2 clock source selectio
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL   /*!< LPUART1 clock source selecti
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL   /*!< I2C1 clock source selection bit
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL   /*!< I2C3 clock source selection bit
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 58


 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_HSI48SEL   /*!< HSI48 RC clock source selectio
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_HSI48SEL  /*!< HSI48 RC clock source selection
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U         /*!< No clock used as RTC clock */
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****                                                                              (selection through @re
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 59


 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Register value
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 60


 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 61


 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) (32768UL * ( 1UL << (((__MSIRANGE__) >> RCC_ICSCR_MSIR
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSECSS_SUPPORT)
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           CSSHSEON         LL_RCC_HSE_EnableCSS
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSECSS_SUPPORT */
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 62


 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 63


 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 64


 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Divider (it divides by 4)
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_EnableDivider
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableDivider(void)
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Divider (it divides by 4)
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_DisableDivider
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableDivider(void)
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CR_HSIOUTEN)
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Output
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_EnableOutput
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableOutput(void)
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 65


 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Output
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_DisableOutput
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableOutput(void)
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CR_HSIOUTEN */
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 66


 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL);
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CRRCR_HSI48DIV6OUTEN)
 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48 Divider (it divides by 6)
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_EnableDivider
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_EnableDivider(void)
 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48 Divider (it divides by 6)
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_DisableDivider
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_DisableDivider(void)
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 67


 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 Divider is enabled (it divides by 6)
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR        HSI48DIV6OUTEN        LL_RCC_HSI48_IsDivided
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsDivided(void)
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN) == RCC_CRRCR_HSI48DIV6OUTEN) ? 1UL : 0UL)
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CRRCR_HSI48DIV6OUTEN*/
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
1001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
1006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
1011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
1016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
1021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 68


1031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, LSEDrive);
1052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSEDRV));
1066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
1071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1072:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1073:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1074:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1075:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1076:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1077:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1078:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1079:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1080:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
1081:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
1082:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
1083:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1084:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1085:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1086:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1087:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 69


1088:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1089:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1090:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1091:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1092:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
1093:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1094:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1095:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1096:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1097:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
1098:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1099:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == RCC_CSR_LSECSSD) ? 1UL : 0UL);
1108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 70


1145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
1146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
1184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
1189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 71


1202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
1207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
1219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
1238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 72


1259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
1268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the system clock source
1280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
1283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 73


1316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 74


1373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
1395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
1396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
1397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
1402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
1404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
1408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
1409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
1414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
1416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure MCOx
1428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 75


1430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
1435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
1440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 76


1487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
1507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4U) & 0x000FF000U), ((I2CxSource << 4U) & 0x000FF000U));
1516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
1521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
 411              		.loc 5 1528 22 view .LVU111
 412              	.LBB51:
1529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 413              		.loc 5 1530 3 view .LVU112
 414 0072 1D4A     		ldr	r2, .L27+4
 415 0074 D36C     		ldr	r3, [r2, #76]
 416 0076 1D49     		ldr	r1, .L27+8
 417 0078 0B40     		ands	r3, r1
 418 007a 1D43     		orrs	r5, r3
 419              	.LVL32:
 420              		.loc 5 1530 3 is_stmt 0 view .LVU113
 421 007c D564     		str	r5, [r2, #76]
 422              	.L15:
 423              		.loc 5 1530 3 view .LVU114
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 77


 424              	.LBE51:
 425              	.LBE50:
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   }
 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Restore configuration registers (LPTIM should be disabled first) */
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIMx->CR &= ~(LPTIM_CR_ENABLE);
 426              		.loc 1 271 3 is_stmt 1 view .LVU115
 427              		.loc 1 271 14 is_stmt 0 view .LVU116
 428 007e 2369     		ldr	r3, [r4, #16]
 429 0080 0122     		movs	r2, #1
 430 0082 9343     		bics	r3, r2
 431 0084 2361     		str	r3, [r4, #16]
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIMx->IER = tmpIER;
 432              		.loc 1 272 3 is_stmt 1 view .LVU117
 433              		.loc 1 272 15 is_stmt 0 view .LVU118
 434 0086 4B46     		mov	r3, r9
 435 0088 A360     		str	r3, [r4, #8]
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   LPTIMx->CFGR = tmpCFGR;
 436              		.loc 1 273 3 is_stmt 1 view .LVU119
 437              		.loc 1 273 16 is_stmt 0 view .LVU120
 438 008a 4346     		mov	r3, r8
 439 008c E360     		str	r3, [r4, #12]
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   /* Exit critical section: restore previous priority mask */
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****   __set_PRIMASK(primask_bit);
 440              		.loc 1 276 3 is_stmt 1 view .LVU121
 441              	.LVL33:
 442              	.LBB52:
 443              	.LBI52:
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 444              		.loc 4 412 27 view .LVU122
 445              	.LBB53:
 446              		.loc 4 414 3 view .LVU123
 447              		.syntax divided
 448              	@ 414 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 449 008e 87F31088 		MSR primask, r7
 450              	@ 0 "" 2
 451              	.LVL34:
 452              		.loc 4 414 3 is_stmt 0 view .LVU124
 453              		.thumb
 454              		.syntax unified
 455              	.LBE53:
 456              	.LBE52:
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** }
 457              		.loc 1 277 1 view .LVU125
 458 0092 04B0     		add	sp, sp, #16
 459              		@ sp needed
 460              	.LVL35:
 461              	.LVL36:
 462              	.LVL37:
 463              	.LVL38:
 464              	.LVL39:
 465              	.LVL40:
 466              		.loc 1 277 1 view .LVU126
 467 0094 E0BC     		pop	{r5, r6, r7}
 468 0096 BA46     		mov	r10, r7
 469 0098 B146     		mov	r9, r6
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 78


 470 009a A846     		mov	r8, r5
 471 009c F0BD     		pop	{r4, r5, r6, r7, pc}
 472              	.LVL41:
 473              	.L24:
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       break;
 474              		.loc 1 205 7 is_stmt 1 view .LVU127
 475              	.LBB54:
 476              	.LBI54:
1531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
1534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
1535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetRNGClockSource
1538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, RNGxSource);
1546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
1548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
1550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USB clock source
1552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetUSBClockSource
1553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, USBxSource);
1561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
1563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
1565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE (*)
1571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 79


1580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1  (*)
1618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK  (*)
1619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI   (*)
1620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4U) | (I2Cx << 4U));
1626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 80


1637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
 477              		.loc 5 1639 26 view .LVU128
 478              	.LBB55:
1640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
 479              		.loc 5 1641 3 view .LVU129
 480              		.loc 5 1641 21 is_stmt 0 view .LVU130
 481 009e 124B     		ldr	r3, .L27+4
 482 00a0 DD6C     		ldr	r5, [r3, #76]
 483              		.loc 5 1641 10 view .LVU131
 484 00a2 C023     		movs	r3, #192
 485 00a4 1B03     		lsls	r3, r3, #12
 486 00a6 1D40     		ands	r5, r3
 487              	.LVL42:
 488              		.loc 5 1641 10 view .LVU132
 489              	.LBE55:
 490              	.LBE54:
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     default:
 491              		.loc 1 206 7 is_stmt 1 view .LVU133
 492 00a8 BAE7     		b	.L14
 493              	.LVL43:
 494              	.L25:
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****         break;
 495              		.loc 1 229 9 view .LVU134
 496              	.LBB56:
 497              	.LBI56:
1528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 498              		.loc 5 1528 22 view .LVU135
 499              	.LBB57:
1530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 500              		.loc 5 1530 3 view .LVU136
 501 00aa 0F4A     		ldr	r2, .L27+4
 502 00ac D36C     		ldr	r3, [r2, #76]
 503 00ae 0F49     		ldr	r1, .L27+8
 504 00b0 0B40     		ands	r3, r1
 505 00b2 D364     		str	r3, [r2, #76]
1531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 506              		.loc 5 1531 1 is_stmt 0 view .LVU137
 507 00b4 C7E7     		b	.L16
 508              	.LVL44:
 509              	.L26:
1531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 510              		.loc 5 1531 1 view .LVU138
 511              	.LBE57:
 512              	.LBE56:
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->ARR = tmpARR;
 513              		.loc 1 252 7 is_stmt 1 view .LVU139
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->ARR = tmpARR;
 514              		.loc 1 252 18 is_stmt 0 view .LVU140
 515 00b6 2369     		ldr	r3, [r4, #16]
 516              	.LVL45:
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       LPTIMx->ARR = tmpARR;
 517              		.loc 1 252 18 view .LVU141
 518 00b8 0122     		movs	r2, #1
 519 00ba 1343     		orrs	r3, r2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 81


 520 00bc 2361     		str	r3, [r4, #16]
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 521              		.loc 1 253 7 is_stmt 1 view .LVU142
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 522              		.loc 1 253 19 is_stmt 0 view .LVU143
 523 00be 5346     		mov	r3, r10
 524 00c0 A361     		str	r3, [r4, #24]
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       /* Polling on ARR write ok status after above restore operation */
 525              		.loc 1 255 7 is_stmt 1 view .LVU144
 526 00c2 6846     		mov	r0, sp
 527 00c4 FFF7FEFF 		bl	LL_RCC_GetSystemClocksFreq
 528              	.LVL46:
 529              	.L22:
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       {
 530              		.loc 1 257 7 discriminator 2 view .LVU145
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       } while (((LL_LPTIM_IsActiveFlag_ARROK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0U
 531              		.loc 1 259 9 discriminator 2 view .LVU146
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****       } while (((LL_LPTIM_IsActiveFlag_ARROK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0U
 532              		.loc 1 259 35 is_stmt 0 discriminator 2 view .LVU147
 533 00c8 009B     		ldr	r3, [sp]
 534 00ca 013B     		subs	r3, r3, #1
 535 00cc 0093     		str	r3, [sp]
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 536              		.loc 1 260 15 is_stmt 1 discriminator 2 view .LVU148
 537              	.LVL47:
 538              	.LBB58:
 539              	.LBI58:
1049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
1052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Clear the autoreload register update interrupt flag (ARROKCF).
1053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ICR          ARROKCF       LL_LPTIM_ClearFlag_ARROK
1054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval None
1056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx)
1058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF);
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
1061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
1062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** /**
1063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @brief  Informs application whether the APB bus write operation to the LPTIMx_ARR register has 
1064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****             completed. If so, a new one can be initiated.
1065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @rmtoll ISR          ARROK         LL_LPTIM_IsActiveFlag_ARROK
1066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @param  LPTIMx Low-Power Timer instance
1067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   * @retval State of bit (1 or 0).
1068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   */
1069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** __STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(const LPTIM_TypeDef *LPTIMx)
 540              		.loc 3 1069 26 discriminator 2 view .LVU149
 541              	.LBB59:
1070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
1071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h ****   return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL));
 542              		.loc 3 1071 3 discriminator 2 view .LVU150
 543              		.loc 3 1071 13 is_stmt 0 discriminator 2 view .LVU151
 544 00ce 2268     		ldr	r2, [r4]
 545              		.loc 3 1071 78 discriminator 2 view .LVU152
 546 00d0 D206     		lsls	r2, r2, #27
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 82


 547 00d2 01D4     		bmi	.L21
 548              	.LVL48:
 549              		.loc 3 1071 78 discriminator 2 view .LVU153
 550              	.LBE59:
 551              	.LBE58:
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c **** 
 552              		.loc 1 260 63 view .LVU154
 553 00d4 002B     		cmp	r3, #0
 554 00d6 F7D1     		bne	.L22
 555              	.L21:
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c ****     }
 556              		.loc 1 262 7 is_stmt 1 view .LVU155
 557              	.LVL49:
 558              	.LBB60:
 559              	.LBI60:
1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** {
 560              		.loc 3 1057 22 view .LVU156
 561              	.LBB61:
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** }
 562              		.loc 3 1059 3 view .LVU157
 563 00d8 6368     		ldr	r3, [r4, #4]
 564 00da 1022     		movs	r2, #16
 565 00dc 1343     		orrs	r3, r2
 566 00de 6360     		str	r3, [r4, #4]
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_lptim.h **** 
 567              		.loc 3 1060 1 is_stmt 0 view .LVU158
 568 00e0 C7E7     		b	.L20
 569              	.L28:
 570 00e2 C046     		.align	2
 571              	.L27:
 572 00e4 007C0040 		.word	1073773568
 573 00e8 00100240 		.word	1073876992
 574 00ec FFFFF3FF 		.word	-786433
 575              	.LBE61:
 576              	.LBE60:
 577              		.cfi_endproc
 578              	.LFE270:
 580              		.text
 581              	.Letext0:
 582              		.file 6 "c:\\developtools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_defau
 583              		.file 7 "c:\\developtools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 584              		.file 8 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h"
 585              		.file 9 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s 			page 83


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l0xx_ll_lptim.c
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:18     .text.LL_LPTIM_DeInit:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:24     .text.LL_LPTIM_DeInit:00000000 LL_LPTIM_DeInit
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:89     .text.LL_LPTIM_DeInit:00000024 $d
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:97     .text.LL_LPTIM_StructInit:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:103    .text.LL_LPTIM_StructInit:00000000 LL_LPTIM_StructInit
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:131    .text.LL_LPTIM_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:137    .text.LL_LPTIM_Init:00000000 LL_LPTIM_Init
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:206    .text.LL_LPTIM_Init:00000028 $d
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:211    .text.LL_LPTIM_Disable:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:217    .text.LL_LPTIM_Disable:00000000 LL_LPTIM_Disable
C:\Users\Nathan\AppData\Local\Temp\ccePuxb2.s:572    .text.LL_LPTIM_Disable:000000e4 $d

UNDEFINED SYMBOLS
LL_RCC_GetSystemClocksFreq
