#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Dec 04 12:32:06 2019
# Process ID: 17720
# Current directory: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19904 D:\A_GW\Courses\Computer_organization\lab\vivado\CPU\CPU.xpr
# Log file: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/vivado.log
# Journal file: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/xilinx_vivado/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 782.477 ; gain = 149.008
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:1]
[Wed Dec 04 12:50:05 2019] Launched synth_1...
Run output will be captured here: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library work [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:1]
[Wed Dec 04 12:52:42 2019] Launched synth_1...
Run output will be captured here: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
INFO: [VRFC 10-2458] undeclared symbol which, assumed default net type wire [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:196]
INFO: [VRFC 10-2458] undeclared symbol seg, assumed default net type wire [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clkin on this module [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v:12]
ERROR: [VRFC 10-426] cannot find port clkin on this module [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v:13]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port which [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:196]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port seg [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:197]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:37]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:38]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:40]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
INFO: [VRFC 10-2458] undeclared symbol which, assumed default net type wire [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:196]
INFO: [VRFC 10-2458] undeclared symbol seg, assumed default net type wire [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port which [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:196]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port seg [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:197]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:37]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:38]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:40]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/display.v" Line 1. Module display doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.aluCtr
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 12:55:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 832.508 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 832.508 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:37]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:38]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:40]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.aluCtr
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 12:57:07 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 861.031 ; gain = 0.000
add_wave {{/top_sim/uut/regfile/regs}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:37]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:38]
WARNING: [VRFC 10-1783] select index 32 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:40]
WARNING: [VRFC 10-1783] select index 33 into regs is out of bounds [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.aluCtr
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:02:12 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.aluCtr
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:07:20 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 908.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/Ins_Rom.mif'
INFO: [USF-XSim-25] Exported 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/IMemInput.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port inst is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sources_1/new/top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/xilinx_vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto b39a15f07d504971bcc387e74e81784e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.aluCtr
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 04 13:08:10 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/top_sim_behav.wcfg
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.891 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F7CA
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F7CA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 04 13:14:46 2019] Launched synth_1...
Run output will be captured here: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.runs/synth_1/runme.log
[Wed Dec 04 13:14:46 2019] Launched impl_1...
Run output will be captured here: D:/A_GW/Courses/Computer_organization/lab/vivado/CPU/CPU.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 04 13:58:52 2019...
