#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Dec 11 22:38:12 2017
# Process ID: 21920
# Current directory: D:/OneDrive/EECS 31L/Final/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12184 D:\OneDrive\EECS 31L\Final\RISCV\RISCV.xpr
# Log file: D:/OneDrive/EECS 31L/Final/RISCV/vivado.log
# Journal file: D:/OneDrive/EECS 31L/Final/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F877A
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F877A
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F877A
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 22:49:14 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 22:49:14 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/ALUController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC-V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datamemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC_V_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instructionmemory
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.imm_Gen
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.tb_RISC_V
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/OneDrive/EECS -notrace
couldn't read file "D:/OneDrive/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 11 22:52:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_behav -key {Behavioral:sim_1:Functional:tb_RISC_V} -tclbatch {tb_RISC_V.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source tb_RISC_V.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000000000101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.770 ; gain = 19.461
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 22:54:07 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 22:54:07 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 22:56:07 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 22:56:07 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/OneDrive/EECS 31L/Final/RISCV/.Xil/Vivado-21920-DESKTOP-RJ2BKFQ/dcp1/basys3_wrapper.xdc]
Finished Parsing XDC File [D:/OneDrive/EECS 31L/Final/RISCV/.Xil/Vivado-21920-DESKTOP-RJ2BKFQ/dcp1/basys3_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1738.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1738.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.375 ; gain = 399.453
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F877A
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/ALUController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC-V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datamemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC_V_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instructionmemory
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.imm_Gen
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.tb_RISC_V
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_behav -key {Behavioral:sim_1:Functional:tb_RISC_V} -tclbatch {tb_RISC_V.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source tb_RISC_V.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000000000101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:01:44 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:01:44 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_RISC_V_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/ALUController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC-V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datamemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/OneDrive/EECS 31L/Final/RISC_V_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 362ef4467f4c4d46b491438db21805f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISC_V_behav xil_defaultlib.tb_RISC_V xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instructionmemory
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.imm_Gen
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.tb_RISC_V
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive/EECS 31L/Final/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_behav -key {Behavioral:sim_1:Functional:tb_RISC_V} -tclbatch {tb_RISC_V.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source tb_RISC_V.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ALUCC is xxxx
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000000
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000011
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000000111
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000110
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000111
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000101
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001011
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000001011
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000001001
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 1111111111111111111111111111111111111111111111111111111111111110
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000000000001
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000000110000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000000
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000000110000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000101100000
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000001
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000101100000
ALUCC is 0010
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000001
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000010
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000010
ALUCC is 0110
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000010
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0000
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000000
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000100
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is 0000000000000000000000000000000000000000000000000000000000000100
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000100
ALUCC is 0001
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is 0000000000000000000000000000000000000000000000000000000000000101
result is 0000000000000000000000000000000000000000000000000000000000000101
ALUCC is xxxx
SrcA is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
SrcB is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
result is 0000000000000000000000000000000000000000000000000000000000000101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:05:33 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:05:33 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:08:37 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:08:37 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:13:19 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:13:19 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:21:34 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:21:34 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:22:48 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:22:48 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:25:03 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:25:03 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:26:31 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:26:31 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:29:38 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:29:38 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:30:50 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:30:50 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:31:51 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:31:51 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 23:33:31 2017] Launched synth_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/synth_1/runme.log
[Mon Dec 11 23:33:31 2017] Launched impl_1...
Run output will be captured here: D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F877A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 23:38:56 2017...
