#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa4b4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa4b680 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0xa3c160 .functor NOT 1, L_0xa78c00, C4<0>, C4<0>, C4<0>;
L_0xa3a4a0 .functor XOR 1, L_0xa78810, L_0xa788b0, C4<0>, C4<0>;
L_0xa4f630 .functor XOR 1, L_0xa3a4a0, L_0xa78a50, C4<0>, C4<0>;
v0xa77780_0 .net "L", 0 0, v0xa3a570_0;  1 drivers
v0xa778d0_0 .net "Q_dut", 0 0, v0xa76b20_0;  1 drivers
v0xa77990_0 .net "Q_ref", 0 0, v0xa41110_0;  1 drivers
v0xa77a30_0 .net *"_ivl_10", 0 0, L_0xa78a50;  1 drivers
v0xa77ad0_0 .net *"_ivl_12", 0 0, L_0xa4f630;  1 drivers
v0xa77b90_0 .net *"_ivl_2", 0 0, L_0xa78720;  1 drivers
v0xa77c70_0 .net *"_ivl_4", 0 0, L_0xa78810;  1 drivers
v0xa77d50_0 .net *"_ivl_6", 0 0, L_0xa788b0;  1 drivers
v0xa77e30_0 .net *"_ivl_8", 0 0, L_0xa3a4a0;  1 drivers
v0xa77fa0_0 .var "clk", 0 0;
v0xa78040_0 .net "q_in", 0 0, v0xa757a0_0;  1 drivers
v0xa780e0_0 .net "r_in", 0 0, v0xa75870_0;  1 drivers
v0xa78180_0 .var/2u "stats1", 159 0;
v0xa78260_0 .var/2u "strobe", 0 0;
v0xa78320_0 .net "tb_match", 0 0, L_0xa78c00;  1 drivers
v0xa783e0_0 .net "tb_mismatch", 0 0, L_0xa3c160;  1 drivers
L_0xa78720 .concat [ 1 0 0 0], v0xa41110_0;
L_0xa78810 .concat [ 1 0 0 0], v0xa41110_0;
L_0xa788b0 .concat [ 1 0 0 0], v0xa76b20_0;
L_0xa78a50 .concat [ 1 0 0 0], v0xa41110_0;
L_0xa78c00 .cmp/eeq 1, L_0xa78720, L_0xa4f630;
S_0xa4b810 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0xa4b680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0xa41070_0 .net "L", 0 0, v0xa3a570_0;  alias, 1 drivers
v0xa41110_0 .var "Q", 0 0;
v0xa3e3a0_0 .net "clk", 0 0, v0xa77fa0_0;  1 drivers
v0xa3c270_0 .net "q_in", 0 0, v0xa757a0_0;  alias, 1 drivers
v0xa3b980_0 .net "r_in", 0 0, v0xa75870_0;  alias, 1 drivers
E_0xa1e250 .event posedge, v0xa3e3a0_0;
S_0xa754c0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0xa4b680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0xa3a570_0 .var "L", 0 0;
v0xa75700_0 .net "clk", 0 0, v0xa77fa0_0;  alias, 1 drivers
v0xa757a0_0 .var "q_in", 0 0;
v0xa75870_0 .var "r_in", 0 0;
E_0xa206b0/0 .event negedge, v0xa3e3a0_0;
E_0xa206b0/1 .event posedge, v0xa3e3a0_0;
E_0xa206b0 .event/or E_0xa206b0/0, E_0xa206b0/1;
S_0xa75970 .scope module, "top_module1" "top_module" 3 88, 4 28 0, S_0xa4b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0xa76c20_0 .net "L", 0 0, v0xa3a570_0;  alias, 1 drivers
v0xa76ce0_0 .net "Q", 0 0, v0xa76b20_0;  alias, 1 drivers
L_0x7f877636c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa76da0_0 .net *"_ivl_7", 1 0, L_0x7f877636c018;  1 drivers
v0xa76e70_0 .net "clk", 0 0, v0xa77fa0_0;  alias, 1 drivers
v0xa76fa0_0 .var "q", 2 0;
v0xa77060_0 .net "q_in", 0 0, v0xa757a0_0;  alias, 1 drivers
RS_0x7f87763b5588 .resolv tri, v0xa76fa0_0, L_0xa78550;
v0xa77190_0 .net8 "q_reg", 2 0, RS_0x7f87763b5588;  2 drivers
v0xa77270_0 .net "r", 2 0, L_0xa785f0;  1 drivers
v0xa77350_0 .net "r_in", 0 0, v0xa75870_0;  alias, 1 drivers
L_0xa78550 .part/pv v0xa75f20_0, 0, 1, 3;
L_0xa785f0 .concat [ 1 2 0 0], v0xa76420_0, L_0x7f877636c018;
S_0xa75c30 .scope module, "flipflop1" "flipflop" 4 50, 4 1 0, S_0xa75970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0xa75e10_0 .net "D", 0 0, v0xa757a0_0;  alias, 1 drivers
v0xa75f20_0 .var "Q", 0 0;
v0xa75fe0_0 .net "clk", 0 0, v0xa77fa0_0;  alias, 1 drivers
S_0xa76130 .scope module, "flipflop2" "flipflop" 4 51, 4 1 0, S_0xa75970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0xa76310_0 .net "D", 0 0, v0xa75870_0;  alias, 1 drivers
v0xa76420_0 .var "Q", 0 0;
v0xa764e0_0 .net "clk", 0 0, v0xa77fa0_0;  alias, 1 drivers
S_0xa765e0 .scope module, "mux1" "mux2to1" 4 52, 4 12 0, S_0xa75970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Y";
v0xa768a0_0 .net "A", 0 0, v0xa757a0_0;  alias, 1 drivers
v0xa76940_0 .net "B", 0 0, v0xa75870_0;  alias, 1 drivers
v0xa76a00_0 .net "S", 0 0, v0xa3a570_0;  alias, 1 drivers
v0xa76b20_0 .var "Y", 0 0;
E_0xa1e0d0 .event anyedge, v0xa41070_0, v0xa3c270_0, v0xa3b980_0;
S_0xa775b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0xa4b680;
 .timescale -12 -12;
E_0xa319f0 .event anyedge, v0xa78260_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa78260_0;
    %nor/r;
    %assign/vec4 v0xa78260_0, 0;
    %wait E_0xa319f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa754c0;
T_1 ;
    %wait E_0xa206b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xa757a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa75870_0, 0;
    %assign/vec4 v0xa3a570_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa754c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa1e250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xa4b810;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa41110_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0xa4b810;
T_4 ;
    %wait E_0xa1e250;
    %load/vec4 v0xa41070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0xa3b980_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0xa3c270_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0xa41110_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa75c30;
T_5 ;
    %wait E_0xa1e250;
    %load/vec4 v0xa75e10_0;
    %assign/vec4 v0xa75f20_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xa76130;
T_6 ;
    %wait E_0xa1e250;
    %load/vec4 v0xa76310_0;
    %assign/vec4 v0xa76420_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xa765e0;
T_7 ;
    %wait E_0xa1e0d0;
    %load/vec4 v0xa76a00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa768a0_0;
    %store/vec4 v0xa76b20_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xa76940_0;
    %store/vec4 v0xa76b20_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xa75970;
T_8 ;
    %wait E_0xa1e250;
    %load/vec4 v0xa76c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa77270_0;
    %assign/vec4 v0xa76fa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xa76fa0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xa76fa0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0xa76fa0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa76fa0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xa76fa0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa4b680;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa77fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa78260_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xa4b680;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xa77fa0_0;
    %inv;
    %store/vec4 v0xa77fa0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xa4b680;
T_11 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa75700_0, v0xa783e0_0, v0xa77fa0_0, v0xa77780_0, v0xa78040_0, v0xa780e0_0, v0xa77990_0, v0xa778d0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xa4b680;
T_12 ;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_12.1 ;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa78180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xa4b680;
T_13 ;
    %wait E_0xa206b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa78180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa78180_0, 4, 32;
    %load/vec4 v0xa78320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa78180_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa78180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa78180_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xa77990_0;
    %load/vec4 v0xa77990_0;
    %load/vec4 v0xa778d0_0;
    %xor;
    %load/vec4 v0xa77990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa78180_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xa78180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa78180_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/mt2015_muxdff/iter0/response4/top_module.sv";
