// Seed: 430734724
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input wor id_2,
    input supply0 id_3
    , id_7,
    output tri module_0,
    output tri0 id_5
);
  wire id_8;
  assign id_5 = id_3;
endmodule
module module_1 (
    input wand id_0
    , id_37,
    output tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    output wor id_20,
    input wand id_21,
    output uwire id_22,
    input supply1 id_23,
    output supply0 id_24,
    input wand id_25,
    output wire id_26,
    input supply0 id_27,
    input tri1 id_28,
    input uwire id_29,
    input tri0 id_30,
    output wor id_31,
    output tri0 id_32,
    output uwire id_33,
    input tri0 id_34,
    input wand id_35
);
  wire id_38;
  assign id_20 = id_14;
  module_0(
      id_22, id_9, id_15, id_8, id_7, id_26
  );
  assign id_26 = 1'd0;
  xor (
      id_26,
      id_15,
      id_28,
      id_10,
      id_37,
      id_18,
      id_8,
      id_19,
      id_6,
      id_14,
      id_29,
      id_23,
      id_38,
      id_25,
      id_27,
      id_4,
      id_0,
      id_35,
      id_3,
      id_12,
      id_11,
      id_34,
      id_5,
      id_30
  );
endmodule
