// Seed: 2410995720
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
`define pp_8 0
module module_0 (
    input id_0,
    output logic id_1,
    inout id_2,
    output logic id_3,
    output logic id_4,
    input id_5
);
  assign id_4 = id_2;
endmodule
