/* linux/arch/arm/plat-s5p64xx/include/plat/regs-gpio.h
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 *      Ben Dooks <ben@simtec.co.uk>
 *      http://armlinux.simtec.co.uk/
 *
 * S5P64XX - GPIO register definitions
 */

#ifndef __ASM_PLAT_S5P64XX_REGS_GPIO_H
#define __ASM_PLAT_S5P64XX_REGS_GPIO_H __FILE__

#include <plat/gpio-bank-a0.h>
#include <plat/gpio-bank-a1.h>
#include <plat/gpio-bank-b.h>
#include <plat/gpio-bank-c0.h>
#include <plat/gpio-bank-c1.h>
#include <plat/gpio-bank-d0.h>
#include <plat/gpio-bank-d1.h>
#include <plat/gpio-bank-e0.h>
#include <plat/gpio-bank-e1.h>
#include <plat/gpio-bank-f0.h>
#include <plat/gpio-bank-f1.h>
#include <plat/gpio-bank-f2.h>
#include <plat/gpio-bank-f3.h>
#include <plat/gpio-bank-g0.h>
#include <plat/gpio-bank-g1.h>
#include <plat/gpio-bank-g2.h>
#include <plat/gpio-bank-j0.h>
#include <plat/gpio-bank-j1.h>
#include <plat/gpio-bank-j2.h>
#include <plat/gpio-bank-j3.h>
#include <plat/gpio-bank-j4.h>
#include <plat/gpio-bank-h0.h>
#include <plat/gpio-bank-h1.h>
#include <plat/gpio-bank-h2.h>
#include <plat/gpio-bank-h3.h>
#include <plat/gpio-bank-mp01.h>
#include <plat/gpio-bank-mp02.h>
#include <plat/gpio-bank-mp03.h>
#include <plat/gpio-bank-mp04.h>
#include <plat/gpio-bank-mp05.h>
#include <plat/gpio-bank-mp06.h>
#include <plat/gpio-bank-mp07.h>
#include <plat/gpio-bank-mp10.h>
#include <plat/gpio-bank-mp11.h>
#include <plat/gpio-bank-mp12.h>
#include <plat/gpio-bank-mp13.h>
#include <plat/gpio-bank-mp14.h>
#include <plat/gpio-bank-mp15.h>
#include <plat/gpio-bank-mp16.h>
#include <plat/gpio-bank-mp17.h>
#include <plat/gpio-bank-mp18.h>

#include <mach/map.h>

/* Base addresses for each of the banks */

#define S5P64XX_GPA0_BASE	(S5P64XX_VA_GPIO + 0x0000)
#define S5P64XX_GPA1_BASE	(S5P64XX_VA_GPIO + 0x0020)
#define S5P64XX_GPB_BASE	(S5P64XX_VA_GPIO + 0x0040)
#define S5P64XX_GPC0_BASE	(S5P64XX_VA_GPIO + 0x0060)
#define S5P64XX_GPC1_BASE	(S5P64XX_VA_GPIO + 0x0080)
#define S5P64XX_GPD0_BASE	(S5P64XX_VA_GPIO + 0x00A0)
#define S5P64XX_GPD1_BASE	(S5P64XX_VA_GPIO + 0x00C0)
#define S5P64XX_GPE0_BASE	(S5P64XX_VA_GPIO + 0x00E0)
#define S5P64XX_GPE1_BASE	(S5P64XX_VA_GPIO + 0x0100)
#define S5P64XX_GPF0_BASE	(S5P64XX_VA_GPIO + 0x0120)
#define S5P64XX_GPF1_BASE	(S5P64XX_VA_GPIO + 0x0140)
#define S5P64XX_GPF2_BASE	(S5P64XX_VA_GPIO + 0x0160)
#define S5P64XX_GPF3_BASE	(S5P64XX_VA_GPIO + 0x0180)
#define S5P64XX_GPG0_BASE	(S5P64XX_VA_GPIO + 0x01A0)
#define S5P64XX_GPG1_BASE	(S5P64XX_VA_GPIO + 0x01C0)
#define S5P64XX_GPG2_BASE	(S5P64XX_VA_GPIO + 0x01E0)

#define S5P64XX_GPJ0_BASE	(S5P64XX_VA_GPIO + 0x0200)
#define S5P64XX_GPJ1_BASE	(S5P64XX_VA_GPIO + 0x0220)
#define S5P64XX_GPJ2_BASE	(S5P64XX_VA_GPIO + 0x0240)
#define S5P64XX_GPJ3_BASE	(S5P64XX_VA_GPIO + 0x0260)
#define S5P64XX_GPJ4_BASE	(S5P64XX_VA_GPIO + 0x0280)

#define S5P64XX_GPH0_BASE	(S5P64XX_VA_GPIO + 0x0C00)
#define S5P64XX_GPH1_BASE	(S5P64XX_VA_GPIO + 0x0C20)
#define S5P64XX_GPH2_BASE	(S5P64XX_VA_GPIO + 0x0C40)
#define S5P64XX_GPH3_BASE	(S5P64XX_VA_GPIO + 0x0C60)

#define S5P64XX_MP01_BASE	(S5P64XX_VA_GPIO + 0x02A0)
#define S5P64XX_MP02_BASE	(S5P64XX_VA_GPIO + 0x02C0)
#define S5P64XX_MP03_BASE	(S5P64XX_VA_GPIO + 0x02E0)
#define S5P64XX_MP04_BASE	(S5P64XX_VA_GPIO + 0x0300)
#define S5P64XX_MP05_BASE	(S5P64XX_VA_GPIO + 0x0320)
#define S5P64XX_MP06_BASE	(S5P64XX_VA_GPIO + 0x0340)
#define S5P64XX_MP07_BASE	(S5P64XX_VA_GPIO + 0x0360)

#define S5P64XX_MP10_BASE	(S5P64XX_VA_GPIO + 0x0380)
#define S5P64XX_MP11_BASE	(S5P64XX_VA_GPIO + 0x03A0)
#define S5P64XX_MP12_BASE	(S5P64XX_VA_GPIO + 0x03C0)
#define S5P64XX_MP13_BASE	(S5P64XX_VA_GPIO + 0x03E0)
#define S5P64XX_MP14_BASE	(S5P64XX_VA_GPIO + 0x0400)
#define S5P64XX_MP15_BASE	(S5P64XX_VA_GPIO + 0x0420)
#define S5P64XX_MP16_BASE	(S5P64XX_VA_GPIO + 0x0440)
#define S5P64XX_MP17_BASE	(S5P64XX_VA_GPIO + 0x0460)
#define S5P64XX_MP18_BASE	(S5P64XX_VA_GPIO + 0x0480)


#define S5P64XX_GROUP1_INT_CON	(S5P64XX_VA_GPIO + 0x0700)  //S5P64XX_GPA0_INT_CON
#define S5P64XX_GROUP2_INT_CON    (S5P64XX_VA_GPIO + 0x0704) //S5P64XX_GPA1_INT_CON
#define S5P64XX_GROUP3_INT_CON    (S5P64XX_VA_GPIO + 0x0708)   //S5P64XX_GPB_INT_CON
#define S5P64XX_GROUP4_INT_CON    (S5P64XX_VA_GPIO + 0x0710) //S5P64XX_GPC1_INT_CON
#define S5P64XX_GROUP5_INT_CON    (S5P64XX_VA_GPIO + 0x0714) //S5P64XX_GPD0_INT_CON
#define S5P64XX_GROUP6_INT_CON    (S5P64XX_VA_GPIO + 0x0718) //S5P64XX_GPD1_INT_CON
#define S5P64XX_GROUP7_INT_CON    (S5P64XX_VA_GPIO + 0x071C) //S5P64XX_GPE0_INT_CON
#define S5P64XX_GROUP8_INT_CON    (S5P64XX_VA_GPIO + 0x0720) //S5P64XX_GPE1_INT_CON
#define S5P64XX_GROUP9_INT_CON    (S5P64XX_VA_GPIO + 0x0724) //S5P64XX_GPF0_INT_CON
#define S5P64XX_GROUP10_INT_CON    (S5P64XX_VA_GPIO + 0x0728) //S5P64XX_GPF1_INT_CON
#define S5P64XX_GROUP11_INT_CON    (S5P64XX_VA_GPIO + 0x072C) //S5P64XX_GPF2_INT_CON
#define S5P64XX_GROUP12_INT_CON    (S5P64XX_VA_GPIO + 0x0730) //S5P64XX_GPF3_INT_CON
#define S5P64XX_GROUP13_INT_CON    (S5P64XX_VA_GPIO + 0x0734) //S5P64XX_GPG0_INT_CON
#define S5P64XX_GROUP14_INT_CON    (S5P64XX_VA_GPIO + 0x0738) //S5P64XX_GPG1_INT_CON
#define S5P64XX_GROUP15_INT_CON    (S5P64XX_VA_GPIO + 0x073C) //S5P64XX_GPG2_INT_CON
#define S5P64XX_GROUP16_INT_CON    (S5P64XX_VA_GPIO + 0x0740) //S5P64XX_GPJ0_INT_CON
#define S5P64XX_GROUP17_INT_CON    (S5P64XX_VA_GPIO + 0x0744) //S5P64XX_GPJ1_INT_CON
#define S5P64XX_GROUP18_INT_CON    (S5P64XX_VA_GPIO + 0x0748) //S5P64XX_GPJ2_INT_CON
#define S5P64XX_GROUP19_INT_CON    (S5P64XX_VA_GPIO + 0x074C) //S5P64XX_GPJ3_INT_CON
#define S5P64XX_GROUP20_INT_CON    (S5P64XX_VA_GPIO + 0x0750) //S5P64XX_GPJ4_INT_CON

//#define S5P64XX_GPIO_EINT_CON(group) 	(S5P64XX_GROUP##group##_INT_CON)

#define S5P64XX_GPA0_INT_FLTCON0	(S5P64XX_VA_GPIO + 0x0800)
#define S5P64XX_GPA0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0804)
#define S5P64XX_GPA1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0808)
#define S5P64XX_GPA1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x080C)
#define S5P64XX_GPB_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0810)
#define S5P64XX_GPB_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0814)
#define S5P64XX_GPC1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0820)
#define S5P64XX_GPC1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0824)
#define S5P64XX_GPD0_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0828)
#define S5P64XX_GPD0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x082C)
#define S5P64XX_GPD1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0830)
#define S5P64XX_GPD1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0834)
#define S5P64XX_GPE0_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0838)
#define S5P64XX_GPE0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x083C)
#define S5P64XX_GPE1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0840)
#define S5P64XX_GPE1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0844)
#define S5P64XX_GPF0_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0848)
#define S5P64XX_GPF0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x084C)
#define S5P64XX_GPF1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0850)
#define S5P64XX_GPF1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0854)
#define S5P64XX_GPF2_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0858)
#define S5P64XX_GPF2_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x085C)
#define S5P64XX_GPF3_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0860)
#define S5P64XX_GPF3_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0864)
#define S5P64XX_GPG0_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0868)
#define S5P64XX_GPG0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x086C)
#define S5P64XX_GPG1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0870)
#define S5P64XX_GPG1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0874)
#define S5P64XX_GPG2_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0878)
#define S5P64XX_GPG2_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x087C)
#define S5P64XX_GPJ0_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0880)
#define S5P64XX_GPJ0_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0884)
#define S5P64XX_GPJ1_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0888)
#define S5P64XX_GPJ1_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x088C)
#define S5P64XX_GPJ2_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0890)
#define S5P64XX_GPJ2_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x0894)
#define S5P64XX_GPJ3_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x0898)
#define S5P64XX_GPJ3_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x089C)
#define S5P64XX_GPJ4_INT_FLTCON0        (S5P64XX_VA_GPIO + 0x08A0)
#define S5P64XX_GPJ4_INT_FLTCON1        (S5P64XX_VA_GPIO + 0x08A4)

#define S5P64XX_GROUP1_INT_MASK		(S5P64XX_VA_GPIO + 0x0900)
#define S5P64XX_GROUP2_INT_MASK		(S5P64XX_VA_GPIO + 0x0904)
#define S5P64XX_GROUP3_INT_MASK		(S5P64XX_VA_GPIO + 0x0908)
#define S5P64XX_GROUP4_INT_MASK		(S5P64XX_VA_GPIO + 0x0910)
#define S5P64XX_GROUP5_INT_MASK		(S5P64XX_VA_GPIO + 0x0914)
#define S5P64XX_GROUP6_INT_MASK		(S5P64XX_VA_GPIO + 0x0918)
#define S5P64XX_GROUP7_INT_MASK		(S5P64XX_VA_GPIO + 0x091C)
#define S5P64XX_GROUP8_INT_MASK		(S5P64XX_VA_GPIO + 0x0920)
#define S5P64XX_GROUP9_INT_MASK		(S5P64XX_VA_GPIO + 0x0924)
#define S5P64XX_GROUP10_INT_MASK		(S5P64XX_VA_GPIO + 0x0928)
#define S5P64XX_GROUP11_INT_MASK		(S5P64XX_VA_GPIO + 0x092C)
#define S5P64XX_GROUP12_INT_MASK		(S5P64XX_VA_GPIO + 0x0930)
#define S5P64XX_GROUP13_INT_MASK		(S5P64XX_VA_GPIO + 0x0934)
#define S5P64XX_GROUP14_INT_MASK        (S5P64XX_VA_GPIO + 0x0938)
#define S5P64XX_GROUP15_INT_MASK        (S5P64XX_VA_GPIO + 0x093C)
#define S5P64XX_GROUP16_INT_MASK        (S5P64XX_VA_GPIO + 0x0940)
#define S5P64XX_GROUP17_INT_MASK        (S5P64XX_VA_GPIO + 0x0944)
#define S5P64XX_GROUP18_INT_MASK        (S5P64XX_VA_GPIO + 0x0948)
#define S5P64XX_GROUP19_INT_MASK        (S5P64XX_VA_GPIO + 0x094C)
#define S5P64XX_GROUP20_INT_MASK        (S5P64XX_VA_GPIO + 0x0950)

//#define S5P64XX_GPIO_EINT_MASK(group) 	(S5P64XX_GROUP##group##_INT_MASK)

#define S5P64XX_GROUP1_INT_PEND		(S5P64XX_VA_GPIO + 0x0A00)
#define S5P64XX_GROUP2_INT_PEND		(S5P64XX_VA_GPIO + 0x0A04)
#define S5P64XX_GROUP3_INT_PEND		(S5P64XX_VA_GPIO + 0x0A08)
#define S5P64XX_GROUP4_INT_PEND		(S5P64XX_VA_GPIO + 0x0A10)
#define S5P64XX_GROUP5_INT_PEND		(S5P64XX_VA_GPIO + 0x0A14)
#define S5P64XX_GROUP6_INT_PEND		(S5P64XX_VA_GPIO + 0x0A18)
#define S5P64XX_GROUP7_INT_PEND		(S5P64XX_VA_GPIO + 0x0A1C)
#define S5P64XX_GROUP8_INT_PEND		(S5P64XX_VA_GPIO + 0x0A20)
#define S5P64XX_GROUP9_INT_PEND		(S5P64XX_VA_GPIO + 0x0A24)
#define S5P64XX_GROUP10_INT_PEND		(S5P64XX_VA_GPIO + 0x0A28)
#define S5P64XX_GROUP11_INT_PEND		(S5P64XX_VA_GPIO + 0x0A2C)
#define S5P64XX_GROUP12_INT_PEND		(S5P64XX_VA_GPIO + 0x0A30)
#define S5P64XX_GROUP13_INT_PEND		(S5P64XX_VA_GPIO + 0x0A34)
#define S5P64XX_GROUP14_INT_PEND        (S5P64XX_VA_GPIO + 0x0A38)
#define S5P64XX_GROUP15_INT_PEND        (S5P64XX_VA_GPIO + 0x0A3C)
#define S5P64XX_GROUP16_INT_PEND        (S5P64XX_VA_GPIO + 0x0A40)
#define S5P64XX_GROUP17_INT_PEND        (S5P64XX_VA_GPIO + 0x0A44)
#define S5P64XX_GROUP18_INT_PEND        (S5P64XX_VA_GPIO + 0x0A48)
#define S5P64XX_GROUP19_INT_PEND        (S5P64XX_VA_GPIO + 0x0A4C)
#define S5P64XX_GROUP20_INT_PEND        (S5P64XX_VA_GPIO + 0x0A50)

//#define S5P64XX_GPIO_EINT_PEND(group) 	(S5P64XX_GROUP##group##_INT_PEND)


#define S5P64XX_PDNEN		 (S5P64XX_VA_GPIO + 0X0F80)
#endif /* __ASM_PLAT_S5P64XX_REGS_GPIO_H */

