
Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08005548  08005548  00015548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005694  08005694  00020100  2**0
                  CONTENTS
  4 .ARM          00000008  08005694  08005694  00015694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800569c  0800569c  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800569c  0800569c  0001569c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056a0  080056a0  000156a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  080056a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004234  20000100  080057a4  00020100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004334  080057a4  00024334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013830  00000000  00000000  00020173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fb0  00000000  00000000  000339a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001320  00000000  00000000  00036958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ecb  00000000  00000000  00037c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a02  00000000  00000000  00038b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001561b  00000000  00000000  00051545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097df6  00000000  00000000  00066b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000544c  00000000  00000000  000fe958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00103da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000100 	.word	0x20000100
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005530 	.word	0x08005530

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000104 	.word	0x20000104
 80001dc:	08005530 	.word	0x08005530

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	2000011c 	.word	0x2000011c
 80005ac:	200001bc 	.word	0x200001bc

080005b0 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80005ba:	4a38      	ldr	r2, [pc, #224]	; (800069c <HD44780_Init+0xec>)
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80005c0:	4b37      	ldr	r3, [pc, #220]	; (80006a0 <HD44780_Init+0xf0>)
 80005c2:	2208      	movs	r2, #8
 80005c4:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80005c6:	4b37      	ldr	r3, [pc, #220]	; (80006a4 <HD44780_Init+0xf4>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80005cc:	4b33      	ldr	r3, [pc, #204]	; (800069c <HD44780_Init+0xec>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d907      	bls.n	80005e4 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80005d4:	4b33      	ldr	r3, [pc, #204]	; (80006a4 <HD44780_Init+0xf4>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	f043 0308 	orr.w	r3, r3, #8
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b31      	ldr	r3, [pc, #196]	; (80006a4 <HD44780_Init+0xf4>)
 80005e0:	701a      	strb	r2, [r3, #0]
 80005e2:	e006      	b.n	80005f2 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80005e4:	4b2f      	ldr	r3, [pc, #188]	; (80006a4 <HD44780_Init+0xf4>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	f043 0304 	orr.w	r3, r3, #4
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4b2d      	ldr	r3, [pc, #180]	; (80006a4 <HD44780_Init+0xf4>)
 80005f0:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80005f2:	f000 f985 	bl	8000900 <DelayInit>
  osDelay(50);
 80005f6:	2032      	movs	r0, #50	; 0x32
 80005f8:	f000 f9ac 	bl	8000954 <osDelay>

  ExpanderWrite(dpBacklight);
 80005fc:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <HD44780_Init+0xf0>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	4618      	mov	r0, r3
 8000602:	f000 f943 	bl	800088c <ExpanderWrite>
  osDelay(1000);
 8000606:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800060a:	f000 f9a3 	bl	8000954 <osDelay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800060e:	2030      	movs	r0, #48	; 0x30
 8000610:	f000 f92b 	bl	800086a <Write4Bits>
  osDelay(4500);
 8000614:	f241 1094 	movw	r0, #4500	; 0x1194
 8000618:	f000 f99c 	bl	8000954 <osDelay>

  Write4Bits(0x03 << 4);
 800061c:	2030      	movs	r0, #48	; 0x30
 800061e:	f000 f924 	bl	800086a <Write4Bits>
  osDelay(4500);
 8000622:	f241 1094 	movw	r0, #4500	; 0x1194
 8000626:	f000 f995 	bl	8000954 <osDelay>

  Write4Bits(0x03 << 4);
 800062a:	2030      	movs	r0, #48	; 0x30
 800062c:	f000 f91d 	bl	800086a <Write4Bits>
  osDelay(4500);
 8000630:	f241 1094 	movw	r0, #4500	; 0x1194
 8000634:	f000 f98e 	bl	8000954 <osDelay>

  Write4Bits(0x02 << 4);
 8000638:	2020      	movs	r0, #32
 800063a:	f000 f916 	bl	800086a <Write4Bits>
  osDelay(100);
 800063e:	2064      	movs	r0, #100	; 0x64
 8000640:	f000 f988 	bl	8000954 <osDelay>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000644:	4b17      	ldr	r3, [pc, #92]	; (80006a4 <HD44780_Init+0xf4>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	f043 0320 	orr.w	r3, r3, #32
 800064c:	b2db      	uxtb	r3, r3
 800064e:	4618      	mov	r0, r3
 8000650:	f000 f8ce 	bl	80007f0 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000654:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <HD44780_Init+0xf8>)
 8000656:	2204      	movs	r2, #4
 8000658:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800065a:	f000 f875 	bl	8000748 <HD44780_Display>
  HD44780_Clear();
 800065e:	f000 f82b 	bl	80006b8 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000662:	4b12      	ldr	r3, [pc, #72]	; (80006ac <HD44780_Init+0xfc>)
 8000664:	2202      	movs	r2, #2
 8000666:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000668:	4b10      	ldr	r3, [pc, #64]	; (80006ac <HD44780_Init+0xfc>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	f043 0304 	orr.w	r3, r3, #4
 8000670:	b2db      	uxtb	r3, r3
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f8bc 	bl	80007f0 <SendCommand>
  osDelay(4500);
 8000678:	f241 1094 	movw	r0, #4500	; 0x1194
 800067c:	f000 f96a 	bl	8000954 <osDelay>

  HD44780_CreateSpecialChar(0, special1);
 8000680:	490b      	ldr	r1, [pc, #44]	; (80006b0 <HD44780_Init+0x100>)
 8000682:	2000      	movs	r0, #0
 8000684:	f000 f876 	bl	8000774 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000688:	490a      	ldr	r1, [pc, #40]	; (80006b4 <HD44780_Init+0x104>)
 800068a:	2001      	movs	r0, #1
 800068c:	f000 f872 	bl	8000774 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000690:	f000 f81d 	bl	80006ce <HD44780_Home>
}
 8000694:	bf00      	nop
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200003bf 	.word	0x200003bf
 80006a0:	200003c0 	.word	0x200003c0
 80006a4:	200003bc 	.word	0x200003bc
 80006a8:	200003bd 	.word	0x200003bd
 80006ac:	200003be 	.word	0x200003be
 80006b0:	20000000 	.word	0x20000000
 80006b4:	20000008 	.word	0x20000008

080006b8 <HD44780_Clear>:

void HD44780_Clear()
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80006bc:	2001      	movs	r0, #1
 80006be:	f000 f897 	bl	80007f0 <SendCommand>
  osDelay(2000);
 80006c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006c6:	f000 f945 	bl	8000954 <osDelay>
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}

080006ce <HD44780_Home>:

void HD44780_Home()
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80006d2:	2002      	movs	r0, #2
 80006d4:	f000 f88c 	bl	80007f0 <SendCommand>
  osDelay(2000);
 80006d8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006dc:	f000 f93a 	bl	8000954 <osDelay>
}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b087      	sub	sp, #28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	460a      	mov	r2, r1
 80006ee:	71fb      	strb	r3, [r7, #7]
 80006f0:	4613      	mov	r3, r2
 80006f2:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <HD44780_SetCursor+0x5c>)
 80006f6:	f107 0408 	add.w	r4, r7, #8
 80006fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000700:	4b10      	ldr	r3, [pc, #64]	; (8000744 <HD44780_SetCursor+0x60>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	79ba      	ldrb	r2, [r7, #6]
 8000706:	429a      	cmp	r2, r3
 8000708:	d303      	bcc.n	8000712 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800070a:	4b0e      	ldr	r3, [pc, #56]	; (8000744 <HD44780_SetCursor+0x60>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000712:	79bb      	ldrb	r3, [r7, #6]
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	3318      	adds	r3, #24
 8000718:	443b      	add	r3, r7
 800071a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800071e:	b2da      	uxtb	r2, r3
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	4413      	add	r3, r2
 8000724:	b2db      	uxtb	r3, r3
 8000726:	b25b      	sxtb	r3, r3
 8000728:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800072c:	b25b      	sxtb	r3, r3
 800072e:	b2db      	uxtb	r3, r3
 8000730:	4618      	mov	r0, r3
 8000732:	f000 f85d 	bl	80007f0 <SendCommand>
}
 8000736:	bf00      	nop
 8000738:	371c      	adds	r7, #28
 800073a:	46bd      	mov	sp, r7
 800073c:	bd90      	pop	{r4, r7, pc}
 800073e:	bf00      	nop
 8000740:	08005548 	.word	0x08005548
 8000744:	200003bf 	.word	0x200003bf

08000748 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <HD44780_Display+0x28>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	f043 0304 	orr.w	r3, r3, #4
 8000754:	b2da      	uxtb	r2, r3
 8000756:	4b06      	ldr	r3, [pc, #24]	; (8000770 <HD44780_Display+0x28>)
 8000758:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800075a:	4b05      	ldr	r3, [pc, #20]	; (8000770 <HD44780_Display+0x28>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	f043 0308 	orr.w	r3, r3, #8
 8000762:	b2db      	uxtb	r3, r3
 8000764:	4618      	mov	r0, r3
 8000766:	f000 f843 	bl	80007f0 <SendCommand>
}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	200003bd 	.word	0x200003bd

08000774 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	6039      	str	r1, [r7, #0]
 800077e:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	00db      	lsls	r3, r3, #3
 800078c:	b25b      	sxtb	r3, r3
 800078e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000792:	b25b      	sxtb	r3, r3
 8000794:	b2db      	uxtb	r3, r3
 8000796:	4618      	mov	r0, r3
 8000798:	f000 f82a 	bl	80007f0 <SendCommand>
  for (int i=0; i<8; i++)
 800079c:	2300      	movs	r3, #0
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	e009      	b.n	80007b6 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	683a      	ldr	r2, [r7, #0]
 80007a6:	4413      	add	r3, r2
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 f82e 	bl	800080c <SendChar>
  for (int i=0; i<8; i++)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	3301      	adds	r3, #1
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	2b07      	cmp	r3, #7
 80007ba:	ddf2      	ble.n	80007a2 <HD44780_CreateSpecialChar+0x2e>
  }
}
 80007bc:	bf00      	nop
 80007be:	bf00      	nop
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80007ce:	e006      	b.n	80007de <HD44780_PrintStr+0x18>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	1c5a      	adds	r2, r3, #1
 80007d4:	607a      	str	r2, [r7, #4]
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 f817 	bl	800080c <SendChar>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d1f4      	bne.n	80007d0 <HD44780_PrintStr+0xa>
}
 80007e6:	bf00      	nop
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 f812 	bl	8000828 <Send>
}
 8000804:	bf00      	nop
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}

0800080c <SendChar>:

static void SendChar(uint8_t ch)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	2101      	movs	r1, #1
 800081a:	4618      	mov	r0, r3
 800081c:	f000 f804 	bl	8000828 <Send>
}
 8000820:	bf00      	nop
 8000822:	3708      	adds	r7, #8
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	460a      	mov	r2, r1
 8000832:	71fb      	strb	r3, [r7, #7]
 8000834:	4613      	mov	r3, r2
 8000836:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f023 030f 	bic.w	r3, r3, #15
 800083e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	011b      	lsls	r3, r3, #4
 8000844:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000846:	7bfa      	ldrb	r2, [r7, #15]
 8000848:	79bb      	ldrb	r3, [r7, #6]
 800084a:	4313      	orrs	r3, r2
 800084c:	b2db      	uxtb	r3, r3
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f80b 	bl	800086a <Write4Bits>
  Write4Bits((lownib)|mode);
 8000854:	7bba      	ldrb	r2, [r7, #14]
 8000856:	79bb      	ldrb	r3, [r7, #6]
 8000858:	4313      	orrs	r3, r2
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f000 f804 	bl	800086a <Write4Bits>
}
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4618      	mov	r0, r3
 8000878:	f000 f808 	bl	800088c <ExpanderWrite>
  PulseEnable(value);
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4618      	mov	r0, r3
 8000880:	f000 f820 	bl	80008c4 <PulseEnable>
}
 8000884:	bf00      	nop
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af02      	add	r7, sp, #8
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <ExpanderWrite+0x30>)
 8000898:	781a      	ldrb	r2, [r3, #0]
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	4313      	orrs	r3, r2
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80008a2:	f107 020f 	add.w	r2, r7, #15
 80008a6:	230a      	movs	r3, #10
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	2301      	movs	r3, #1
 80008ac:	214e      	movs	r1, #78	; 0x4e
 80008ae:	4804      	ldr	r0, [pc, #16]	; (80008c0 <ExpanderWrite+0x34>)
 80008b0:	f001 fc36 	bl	8002120 <HAL_I2C_Master_Transmit>
}
 80008b4:	bf00      	nop
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	200003c0 	.word	0x200003c0
 80008c0:	200003c4 	.word	0x200003c4

080008c4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff ffd8 	bl	800088c <ExpanderWrite>
  osDelay(20);
 80008dc:	2014      	movs	r0, #20
 80008de:	f000 f839 	bl	8000954 <osDelay>

  ExpanderWrite(_data & ~ENABLE);
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	f023 0304 	bic.w	r3, r3, #4
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff ffce 	bl	800088c <ExpanderWrite>
  osDelay(20);
 80008f0:	2014      	movs	r0, #20
 80008f2:	f000 f82f 	bl	8000954 <osDelay>
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <DelayInit>:

static void DelayInit(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000904:	4b11      	ldr	r3, [pc, #68]	; (800094c <DelayInit+0x4c>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	4a10      	ldr	r2, [pc, #64]	; (800094c <DelayInit+0x4c>)
 800090a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800090e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000910:	4b0e      	ldr	r3, [pc, #56]	; (800094c <DelayInit+0x4c>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	4a0d      	ldr	r2, [pc, #52]	; (800094c <DelayInit+0x4c>)
 8000916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800091a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <DelayInit+0x50>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a0b      	ldr	r2, [pc, #44]	; (8000950 <DelayInit+0x50>)
 8000922:	f023 0301 	bic.w	r3, r3, #1
 8000926:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <DelayInit+0x50>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a08      	ldr	r2, [pc, #32]	; (8000950 <DelayInit+0x50>)
 800092e:	f043 0301 	orr.w	r3, r3, #1
 8000932:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <DelayInit+0x50>)
 8000936:	2200      	movs	r2, #0
 8000938:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800093a:	bf00      	nop
  __ASM volatile ("NOP");
 800093c:	bf00      	nop
  __ASM volatile ("NOP");
 800093e:	bf00      	nop
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	e000edf0 	.word	0xe000edf0
 8000950:	e0001000 	.word	0xe0001000

08000954 <osDelay>:

static void osDelay(uint32_t us) {
 8000954:	b480      	push	{r7}
 8000956:	b087      	sub	sp, #28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800095c:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <osDelay+0x44>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a0e      	ldr	r2, [pc, #56]	; (800099c <osDelay+0x48>)
 8000962:	fba2 2303 	umull	r2, r3, r2, r3
 8000966:	0c9a      	lsrs	r2, r3, #18
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	fb02 f303 	mul.w	r3, r2, r3
 800096e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000970:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <osDelay+0x4c>)
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000976:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <osDelay+0x4c>)
 8000978:	685a      	ldr	r2, [r3, #4]
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	697a      	ldr	r2, [r7, #20]
 8000984:	429a      	cmp	r2, r3
 8000986:	d8f6      	bhi.n	8000976 <osDelay+0x22>
}
 8000988:	bf00      	nop
 800098a:	bf00      	nop
 800098c:	371c      	adds	r7, #28
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	200000a0 	.word	0x200000a0
 800099c:	431bde83 	.word	0x431bde83
 80009a0:	e0001000 	.word	0xe0001000

080009a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a4:	b5b0      	push	{r4, r5, r7, lr}
 80009a6:	b09c      	sub	sp, #112	; 0x70
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  menu.currentMenu = &SUB1;
 80009aa:	4b2c      	ldr	r3, [pc, #176]	; (8000a5c <main+0xb8>)
 80009ac:	4a2c      	ldr	r2, [pc, #176]	; (8000a60 <main+0xbc>)
 80009ae:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b0:	f000 ff98 	bl	80018e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b4:	f000 f866 	bl	8000a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b8:	f000 f8fc 	bl	8000bb4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80009bc:	f000 f8cc 	bl	8000b58 <MX_I2C1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityAboveNormal, 0, 128);
 80009c0:	4b28      	ldr	r3, [pc, #160]	; (8000a64 <main+0xc0>)
 80009c2:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80009c6:	461d      	mov	r5, r3
 80009c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80009d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f002 fe57 	bl	800368e <osThreadCreate>
 80009e0:	4603      	mov	r3, r0
 80009e2:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <main+0xc4>)
 80009e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of diodeDetector */
  osThreadDef(diodeDetector, diodeDetector_Init, osPriorityIdle, 0, 128);
 80009e6:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <main+0xc8>)
 80009e8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80009ec:	461d      	mov	r5, r3
 80009ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  diodeDetectorHandle = osThreadCreate(osThread(diodeDetector), NULL);
 80009fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f002 fe44 	bl	800368e <osThreadCreate>
 8000a06:	4603      	mov	r3, r0
 8000a08:	4a19      	ldr	r2, [pc, #100]	; (8000a70 <main+0xcc>)
 8000a0a:	6013      	str	r3, [r2, #0]

  /* definition and creation of holeState */
  osThreadDef(holeState, holeState_Init, osPriorityNormal, 0, 128);
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <main+0xd0>)
 8000a0e:	f107 041c 	add.w	r4, r7, #28
 8000a12:	461d      	mov	r5, r3
 8000a14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  holeStateHandle = osThreadCreate(osThread(holeState), NULL);
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f002 fe31 	bl	800368e <osThreadCreate>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	4a12      	ldr	r2, [pc, #72]	; (8000a78 <main+0xd4>)
 8000a30:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayMenu */
  osThreadDef(displayMenu, displayMenu_Init, osPriorityIdle, 0, 128);
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <main+0xd8>)
 8000a34:	463c      	mov	r4, r7
 8000a36:	461d      	mov	r5, r3
 8000a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayMenuHandle = osThreadCreate(osThread(displayMenu), NULL);
 8000a44:	463b      	mov	r3, r7
 8000a46:	2100      	movs	r1, #0
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f002 fe20 	bl	800368e <osThreadCreate>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <main+0xdc>)
 8000a52:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a54:	f002 fe14 	bl	8003680 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <main+0xb4>
 8000a5a:	bf00      	nop
 8000a5c:	20000040 	.word	0x20000040
 8000a60:	20000010 	.word	0x20000010
 8000a64:	08005564 	.word	0x08005564
 8000a68:	20000418 	.word	0x20000418
 8000a6c:	08005590 	.word	0x08005590
 8000a70:	2000041c 	.word	0x2000041c
 8000a74:	080055b8 	.word	0x080055b8
 8000a78:	20000420 	.word	0x20000420
 8000a7c:	080055e0 	.word	0x080055e0
 8000a80:	20000424 	.word	0x20000424

08000a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b094      	sub	sp, #80	; 0x50
 8000a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8a:	f107 0320 	add.w	r3, r7, #32
 8000a8e:	2230      	movs	r2, #48	; 0x30
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f004 f872 	bl	8004b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	4b28      	ldr	r3, [pc, #160]	; (8000b50 <SystemClock_Config+0xcc>)
 8000aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab0:	4a27      	ldr	r2, [pc, #156]	; (8000b50 <SystemClock_Config+0xcc>)
 8000ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab8:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <SystemClock_Config+0xcc>)
 8000aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <SystemClock_Config+0xd0>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a21      	ldr	r2, [pc, #132]	; (8000b54 <SystemClock_Config+0xd0>)
 8000ace:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ad2:	6013      	str	r3, [r2, #0]
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <SystemClock_Config+0xd0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ae8:	2310      	movs	r3, #16
 8000aea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aec:	2302      	movs	r3, #2
 8000aee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000af0:	2300      	movs	r3, #0
 8000af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000af4:	2308      	movs	r3, #8
 8000af6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000af8:	23c0      	movs	r3, #192	; 0xc0
 8000afa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000afc:	2304      	movs	r3, #4
 8000afe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000b00:	2308      	movs	r3, #8
 8000b02:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b04:	f107 0320 	add.w	r3, r7, #32
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f001 fe63 	bl	80027d4 <HAL_RCC_OscConfig>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b14:	f000 fa92 	bl	800103c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b18:	230f      	movs	r3, #15
 8000b1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	2103      	movs	r1, #3
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 f8c4 	bl	8002cc4 <HAL_RCC_ClockConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b42:	f000 fa7b 	bl	800103c <Error_Handler>
  }
}
 8000b46:	bf00      	nop
 8000b48:	3750      	adds	r7, #80	; 0x50
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40007000 	.word	0x40007000

08000b58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b5c:	4b13      	ldr	r3, [pc, #76]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b5e:	4a14      	ldr	r2, [pc, #80]	; (8000bb0 <MX_I2C1_Init+0x58>)
 8000b60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 25000;
 8000b62:	4b12      	ldr	r3, [pc, #72]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b64:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000b68:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b70:	4b0e      	ldr	r3, [pc, #56]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b76:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b7c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b84:	4b09      	ldr	r3, [pc, #36]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b96:	4805      	ldr	r0, [pc, #20]	; (8000bac <MX_I2C1_Init+0x54>)
 8000b98:	f001 f97e 	bl	8001e98 <HAL_I2C_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8000ba2:	f000 fa4b 	bl	800103c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	200003c4 	.word	0x200003c4
 8000bb0:	40005400 	.word	0x40005400

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08c      	sub	sp, #48	; 0x30
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
 8000bc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
 8000bce:	4ba2      	ldr	r3, [pc, #648]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4aa1      	ldr	r2, [pc, #644]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b9f      	ldr	r3, [pc, #636]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	61bb      	str	r3, [r7, #24]
 8000be4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	4b9b      	ldr	r3, [pc, #620]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a9a      	ldr	r2, [pc, #616]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b98      	ldr	r3, [pc, #608]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b94      	ldr	r3, [pc, #592]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a93      	ldr	r2, [pc, #588]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b91      	ldr	r3, [pc, #580]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	4b8d      	ldr	r3, [pc, #564]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a8c      	ldr	r2, [pc, #560]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b8a      	ldr	r3, [pc, #552]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	4b86      	ldr	r3, [pc, #536]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	4a85      	ldr	r2, [pc, #532]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4a:	4b83      	ldr	r3, [pc, #524]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b7f      	ldr	r3, [pc, #508]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a7e      	ldr	r2, [pc, #504]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b7c      	ldr	r3, [pc, #496]	; (8000e58 <MX_GPIO_Init+0x2a4>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0308 	and.w	r3, r3, #8
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2108      	movs	r1, #8
 8000c76:	4879      	ldr	r0, [pc, #484]	; (8000e5c <MX_GPIO_Init+0x2a8>)
 8000c78:	f001 f8f4 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4877      	ldr	r0, [pc, #476]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000c82:	f001 f8ef 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(diode1_GPIO_Port, diode1_Pin, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2104      	movs	r1, #4
 8000c8a:	4875      	ldr	r0, [pc, #468]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000c8c:	f001 f8ea 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c90:	2200      	movs	r2, #0
 8000c92:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000c96:	4873      	ldr	r0, [pc, #460]	; (8000e64 <MX_GPIO_Init+0x2b0>)
 8000c98:	f001 f8e4 	bl	8001e64 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	486b      	ldr	r0, [pc, #428]	; (8000e5c <MX_GPIO_Init+0x2a8>)
 8000cb0:	f000 ff3c 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000cb4:	2308      	movs	r3, #8
 8000cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	f107 031c 	add.w	r3, r7, #28
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4864      	ldr	r0, [pc, #400]	; (8000e5c <MX_GPIO_Init+0x2a8>)
 8000ccc:	f000 ff2e 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8000cd0:	2332      	movs	r3, #50	; 0x32
 8000cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cd4:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000cd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cde:	f107 031c 	add.w	r3, r7, #28
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	485d      	ldr	r0, [pc, #372]	; (8000e5c <MX_GPIO_Init+0x2a8>)
 8000ce6:	f000 ff21 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin diode1_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|diode1_Pin;
 8000cea:	2305      	movs	r3, #5
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4857      	ldr	r0, [pc, #348]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000d02:	f000 ff13 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : holeStatePin1_Pin */
  GPIO_InitStruct.Pin = holeStatePin1_Pin;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(holeStatePin1_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4851      	ldr	r0, [pc, #324]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000d1a:	f000 ff07 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000d1e:	2308      	movs	r3, #8
 8000d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d2e:	2305      	movs	r3, #5
 8000d30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	4849      	ldr	r0, [pc, #292]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000d3a:	f000 fef7 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d42:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 031c 	add.w	r3, r7, #28
 8000d50:	4619      	mov	r1, r3
 8000d52:	4845      	ldr	r0, [pc, #276]	; (8000e68 <MX_GPIO_Init+0x2b4>)
 8000d54:	f000 feea 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d58:	2310      	movs	r3, #16
 8000d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d68:	2306      	movs	r3, #6
 8000d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d6c:	f107 031c 	add.w	r3, r7, #28
 8000d70:	4619      	mov	r1, r3
 8000d72:	483d      	ldr	r0, [pc, #244]	; (8000e68 <MX_GPIO_Init+0x2b4>)
 8000d74:	f000 feda 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d78:	23e0      	movs	r3, #224	; 0xe0
 8000d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d84:	2303      	movs	r3, #3
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d88:	2305      	movs	r3, #5
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8c:	f107 031c 	add.w	r3, r7, #28
 8000d90:	4619      	mov	r1, r3
 8000d92:	4835      	ldr	r0, [pc, #212]	; (8000e68 <MX_GPIO_Init+0x2b4>)
 8000d94:	f000 feca 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000d98:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000daa:	2305      	movs	r3, #5
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dae:	f107 031c 	add.w	r3, r7, #28
 8000db2:	4619      	mov	r1, r3
 8000db4:	482d      	ldr	r0, [pc, #180]	; (8000e6c <MX_GPIO_Init+0x2b8>)
 8000db6:	f000 feb9 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000dba:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000dbe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dcc:	f107 031c 	add.w	r3, r7, #28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4824      	ldr	r0, [pc, #144]	; (8000e64 <MX_GPIO_Init+0x2b0>)
 8000dd4:	f000 feaa 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dd8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dea:	2306      	movs	r3, #6
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	481a      	ldr	r0, [pc, #104]	; (8000e60 <MX_GPIO_Init+0x2ac>)
 8000df6:	f000 fe99 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000dfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 031c 	add.w	r3, r7, #28
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4816      	ldr	r0, [pc, #88]	; (8000e68 <MX_GPIO_Init+0x2b4>)
 8000e10:	f000 fe8c 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000e14:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000e18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e22:	2303      	movs	r3, #3
 8000e24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e26:	230a      	movs	r3, #10
 8000e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	480d      	ldr	r0, [pc, #52]	; (8000e68 <MX_GPIO_Init+0x2b4>)
 8000e32:	f000 fe7b 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000e36:	2320      	movs	r3, #32
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 031c 	add.w	r3, r7, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	4806      	ldr	r0, [pc, #24]	; (8000e64 <MX_GPIO_Init+0x2b0>)
 8000e4a:	f000 fe6f 	bl	8001b2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e4e:	bf00      	nop
 8000e50:	3730      	adds	r7, #48	; 0x30
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40020800 	.word	0x40020800
 8000e64:	40020c00 	.word	0x40020c00
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	40020400 	.word	0x40020400

08000e70 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	  osDelay(2000);
 8000e78:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e7c:	f002 fc53 	bl	8003726 <osDelay>
	  menu.handleLeft(&menu);
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <StartDefaultTask+0x2c>)
 8000e82:	695b      	ldr	r3, [r3, #20]
 8000e84:	4805      	ldr	r0, [pc, #20]	; (8000e9c <StartDefaultTask+0x2c>)
 8000e86:	4798      	blx	r3
	  osDelay(2000);
 8000e88:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e8c:	f002 fc4b 	bl	8003726 <osDelay>
	  menu.clickedReact(&menu);
 8000e90:	4b02      	ldr	r3, [pc, #8]	; (8000e9c <StartDefaultTask+0x2c>)
 8000e92:	69db      	ldr	r3, [r3, #28]
 8000e94:	4801      	ldr	r0, [pc, #4]	; (8000e9c <StartDefaultTask+0x2c>)
 8000e96:	4798      	blx	r3
	  osDelay(2000);
 8000e98:	e7ee      	b.n	8000e78 <StartDefaultTask+0x8>
 8000e9a:	bf00      	nop
 8000e9c:	20000040 	.word	0x20000040

08000ea0 <diodeDetector_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_diodeDetector_Init */
void diodeDetector_Init(void const * argument)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN diodeDetector_Init */
  /* Infinite loop */
  for(;;)
  {
	if (holeState1 == 1){
 8000ea8:	4b09      	ldr	r3, [pc, #36]	; (8000ed0 <diodeDetector_Init+0x30>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d105      	bne.n	8000ebc <diodeDetector_Init+0x1c>
		HAL_GPIO_WritePin(diode1_GPIO_Port, diode1_Pin, 1);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	4807      	ldr	r0, [pc, #28]	; (8000ed4 <diodeDetector_Init+0x34>)
 8000eb6:	f000 ffd5 	bl	8001e64 <HAL_GPIO_WritePin>
 8000eba:	e004      	b.n	8000ec6 <diodeDetector_Init+0x26>
	}
	else{
		HAL_GPIO_WritePin(diode1_GPIO_Port, diode1_Pin, 0);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2104      	movs	r1, #4
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <diodeDetector_Init+0x34>)
 8000ec2:	f000 ffcf 	bl	8001e64 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(diode4_GPIO_Port, diode4_Pin, 0);
	}
	*/
    osDelay(10000);
 8000ec6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000eca:	f002 fc2c 	bl	8003726 <osDelay>
	if (holeState1 == 1){
 8000ece:	e7eb      	b.n	8000ea8 <diodeDetector_Init+0x8>
 8000ed0:	20000428 	.word	0x20000428
 8000ed4:	40020800 	.word	0x40020800

08000ed8 <holeState_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_holeState_Init */
void holeState_Init(void const * argument)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN holeState_Init */
  /* Infinite loop */
  for(;;)
  {
	if (HAL_GPIO_ReadPin(holeStatePin1_GPIO_Port, holeStatePin1_Pin) == 1){
 8000ee0:	2102      	movs	r1, #2
 8000ee2:	4809      	ldr	r0, [pc, #36]	; (8000f08 <holeState_Init+0x30>)
 8000ee4:	f000 ffa6 	bl	8001e34 <HAL_GPIO_ReadPin>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d103      	bne.n	8000ef6 <holeState_Init+0x1e>
		holeState1 = 1;
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <holeState_Init+0x34>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e002      	b.n	8000efc <holeState_Init+0x24>
	}
	else{
		holeState1 = 0;
 8000ef6:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <holeState_Init+0x34>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
	}
	else{
		holeState4 = 0;
	}
	*/
    osDelay(10000);
 8000efc:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f00:	f002 fc11 	bl	8003726 <osDelay>
	if (HAL_GPIO_ReadPin(holeStatePin1_GPIO_Port, holeStatePin1_Pin) == 1){
 8000f04:	e7ec      	b.n	8000ee0 <holeState_Init+0x8>
 8000f06:	bf00      	nop
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	20000428 	.word	0x20000428

08000f10 <displayMenu_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayMenu_Init */
void displayMenu_Init(void const * argument)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayMenu_Init */
  HD44780_Init(2);
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f7ff fb49 	bl	80005b0 <HD44780_Init>
  drinkCounterReset();
 8000f1e:	f000 f9fd 	bl	800131c <drinkCounterReset>
  menu.subMenuFlag = 1;
 8000f22:	4b39      	ldr	r3, [pc, #228]	; (8001008 <displayMenu_Init+0xf8>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	60da      	str	r2, [r3, #12]
  menu.cursorPos = 0;
 8000f28:	4b37      	ldr	r3, [pc, #220]	; (8001008 <displayMenu_Init+0xf8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	605a      	str	r2, [r3, #4]
  menu.menuChanged = 1;
 8000f2e:	4b36      	ldr	r3, [pc, #216]	; (8001008 <displayMenu_Init+0xf8>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	609a      	str	r2, [r3, #8]
  menu.mililiters = 10;
 8000f34:	4b34      	ldr	r3, [pc, #208]	; (8001008 <displayMenu_Init+0xf8>)
 8000f36:	220a      	movs	r2, #10
 8000f38:	611a      	str	r2, [r3, #16]
  /* Infinite loop */
  for(;;)
  {
	  switch(menu.subMenuFlag){
 8000f3a:	4b33      	ldr	r3, [pc, #204]	; (8001008 <displayMenu_Init+0xf8>)
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	2b03      	cmp	r3, #3
 8000f40:	d00e      	beq.n	8000f60 <displayMenu_Init+0x50>
 8000f42:	2b03      	cmp	r3, #3
 8000f44:	dc10      	bgt.n	8000f68 <displayMenu_Init+0x58>
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d002      	beq.n	8000f50 <displayMenu_Init+0x40>
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d004      	beq.n	8000f58 <displayMenu_Init+0x48>
 8000f4e:	e00b      	b.n	8000f68 <displayMenu_Init+0x58>
	  	  case 1:
	  		  menu.currentMenu = &SUB1;
 8000f50:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <displayMenu_Init+0xf8>)
 8000f52:	4a2e      	ldr	r2, [pc, #184]	; (800100c <displayMenu_Init+0xfc>)
 8000f54:	601a      	str	r2, [r3, #0]
	  		  break;
 8000f56:	e009      	b.n	8000f6c <displayMenu_Init+0x5c>
	  	  case 2:
	          menu.currentMenu = &SUB2;
 8000f58:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <displayMenu_Init+0xf8>)
 8000f5a:	4a2d      	ldr	r2, [pc, #180]	; (8001010 <displayMenu_Init+0x100>)
 8000f5c:	601a      	str	r2, [r3, #0]
	          break;
 8000f5e:	e005      	b.n	8000f6c <displayMenu_Init+0x5c>
	  	  case 3:
	  		  menu.currentMenu = &SUB3;
 8000f60:	4b29      	ldr	r3, [pc, #164]	; (8001008 <displayMenu_Init+0xf8>)
 8000f62:	4a2c      	ldr	r2, [pc, #176]	; (8001014 <displayMenu_Init+0x104>)
 8000f64:	601a      	str	r2, [r3, #0]
	  		  break;
 8000f66:	e001      	b.n	8000f6c <displayMenu_Init+0x5c>
	  	  default:
	  		  menuError();
 8000f68:	f000 f86e 	bl	8001048 <menuError>
	  }
	  if(menu.menuChanged==1){
 8000f6c:	4b26      	ldr	r3, [pc, #152]	; (8001008 <displayMenu_Init+0xf8>)
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d145      	bne.n	8001000 <displayMenu_Init+0xf0>
		  if (menu.currentMenu==&SUB1){
 8000f74:	4b24      	ldr	r3, [pc, #144]	; (8001008 <displayMenu_Init+0xf8>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a24      	ldr	r2, [pc, #144]	; (800100c <displayMenu_Init+0xfc>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d110      	bne.n	8000fa0 <displayMenu_Init+0x90>
			  defaultMenu();
 8000f7e:	f000 f873 	bl	8001068 <defaultMenu>
			  switch(menu.cursorPos){
 8000f82:	4b21      	ldr	r3, [pc, #132]	; (8001008 <displayMenu_Init+0xf8>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d002      	beq.n	8000f90 <displayMenu_Init+0x80>
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d003      	beq.n	8000f96 <displayMenu_Init+0x86>
 8000f8e:	e005      	b.n	8000f9c <displayMenu_Init+0x8c>
			  	  case 0:
			  		  defaultMenuCursorPos1();
 8000f90:	f000 f940 	bl	8001214 <defaultMenuCursorPos1>
			  		  break;
 8000f94:	e004      	b.n	8000fa0 <displayMenu_Init+0x90>
			  	  case 1:
			  		  defaultMenuCursorPos2();
 8000f96:	f000 f953 	bl	8001240 <defaultMenuCursorPos2>
			  		  break;
 8000f9a:	e001      	b.n	8000fa0 <displayMenu_Init+0x90>
			  	  default:
			  		  menuError();
 8000f9c:	f000 f854 	bl	8001048 <menuError>
			  }
		  }
		  if (menu.currentMenu==&SUB2){
 8000fa0:	4b19      	ldr	r3, [pc, #100]	; (8001008 <displayMenu_Init+0xf8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a1a      	ldr	r2, [pc, #104]	; (8001010 <displayMenu_Init+0x100>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d111      	bne.n	8000fce <displayMenu_Init+0xbe>
			  sub2Menu(&menu);
 8000faa:	4817      	ldr	r0, [pc, #92]	; (8001008 <displayMenu_Init+0xf8>)
 8000fac:	f000 f874 	bl	8001098 <sub2Menu>
			  switch(menu.cursorPos){
 8000fb0:	4b15      	ldr	r3, [pc, #84]	; (8001008 <displayMenu_Init+0xf8>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d002      	beq.n	8000fbe <displayMenu_Init+0xae>
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d003      	beq.n	8000fc4 <displayMenu_Init+0xb4>
 8000fbc:	e005      	b.n	8000fca <displayMenu_Init+0xba>
			  	  case 0:
			  		  sub2MenuCursorPos1();
 8000fbe:	f000 f955 	bl	800126c <sub2MenuCursorPos1>
			  		  break;
 8000fc2:	e004      	b.n	8000fce <displayMenu_Init+0xbe>
			  	  case 1:
			  		  sub2MenuCursorPos2();
 8000fc4:	f000 f968 	bl	8001298 <sub2MenuCursorPos2>
			  		  break;
 8000fc8:	e001      	b.n	8000fce <displayMenu_Init+0xbe>
			  	  default:
			  		  menuError();
 8000fca:	f000 f83d 	bl	8001048 <menuError>
			  }
		  }
		  if (menu.currentMenu==&SUB3){
 8000fce:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <displayMenu_Init+0xf8>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a10      	ldr	r2, [pc, #64]	; (8001014 <displayMenu_Init+0x104>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d110      	bne.n	8000ffa <displayMenu_Init+0xea>
			  sub3Menu();
 8000fd8:	f000 f896 	bl	8001108 <sub3Menu>
			  switch(menu.cursorPos){
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <displayMenu_Init+0xf8>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d002      	beq.n	8000fea <displayMenu_Init+0xda>
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d003      	beq.n	8000ff0 <displayMenu_Init+0xe0>
 8000fe8:	e005      	b.n	8000ff6 <displayMenu_Init+0xe6>
			  	  case 0:
			  		  sub3MenuCursorPos1();
 8000fea:	f000 f96b 	bl	80012c4 <sub3MenuCursorPos1>
			  		  break;
 8000fee:	e004      	b.n	8000ffa <displayMenu_Init+0xea>
			  	  case 1:
			  		  sub3MenuCursorPos2();
 8000ff0:	f000 f97e 	bl	80012f0 <sub3MenuCursorPos2>
			  		  break;
 8000ff4:	e001      	b.n	8000ffa <displayMenu_Init+0xea>
			  	  default:
			  		  menuError();
 8000ff6:	f000 f827 	bl	8001048 <menuError>
			  }
		  }
	  menu.menuChanged = 0;
 8000ffa:	4b03      	ldr	r3, [pc, #12]	; (8001008 <displayMenu_Init+0xf8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
	  }
	osDelay(30);
 8001000:	201e      	movs	r0, #30
 8001002:	f002 fb90 	bl	8003726 <osDelay>
	  switch(menu.subMenuFlag){
 8001006:	e798      	b.n	8000f3a <displayMenu_Init+0x2a>
 8001008:	20000040 	.word	0x20000040
 800100c:	20000010 	.word	0x20000010
 8001010:	20000020 	.word	0x20000020
 8001014:	20000030 	.word	0x20000030

08001018 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a04      	ldr	r2, [pc, #16]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d101      	bne.n	800102e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800102a:	f000 fc7d 	bl	8001928 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40010000 	.word	0x40010000

0800103c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001040:	b672      	cpsid	i
}
 8001042:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001044:	e7fe      	b.n	8001044 <Error_Handler+0x8>
	...

08001048 <menuError>:
uint16_t drinkCounter1;
uint16_t drinkCounter2;
uint16_t drinkCounter3;
uint16_t drinkCounter4;

void menuError(){
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	HD44780_Clear();
 800104c:	f7ff fb34 	bl	80006b8 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001050:	2100      	movs	r1, #0
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff fb46 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("Menu Display Error");
 8001058:	4802      	ldr	r0, [pc, #8]	; (8001064 <menuError+0x1c>)
 800105a:	f7ff fbb4 	bl	80007c6 <HD44780_PrintStr>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	080055fc 	.word	0x080055fc

08001068 <defaultMenu>:

void defaultMenu(){
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HD44780_Clear();
 800106c:	f7ff fb24 	bl	80006b8 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001070:	2100      	movs	r1, #0
 8001072:	2000      	movs	r0, #0
 8001074:	f7ff fb36 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOpt);
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <defaultMenu+0x28>)
 800107a:	f7ff fba4 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 800107e:	2101      	movs	r1, #1
 8001080:	2000      	movs	r0, #0
 8001082:	f7ff fb2f 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOpt);
 8001086:	4803      	ldr	r0, [pc, #12]	; (8001094 <defaultMenu+0x2c>)
 8001088:	f7ff fb9d 	bl	80007c6 <HD44780_PrintStr>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000060 	.word	0x20000060
 8001094:	2000006c 	.word	0x2000006c

08001098 <sub2Menu>:

void sub2Menu(menu_t* self){
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	HD44780_Clear();
 80010a0:	f7ff fb0a 	bl	80006b8 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 80010a4:	2100      	movs	r1, #0
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fb1c 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOptsub2);
 80010ac:	4811      	ldr	r0, [pc, #68]	; (80010f4 <sub2Menu+0x5c>)
 80010ae:	f7ff fb8a 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 80010b2:	2101      	movs	r1, #1
 80010b4:	2000      	movs	r0, #0
 80010b6:	f7ff fb15 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOptsub2);
 80010ba:	480f      	ldr	r0, [pc, #60]	; (80010f8 <sub2Menu+0x60>)
 80010bc:	f7ff fb83 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(16,0);
 80010c0:	2100      	movs	r1, #0
 80010c2:	2010      	movs	r0, #16
 80010c4:	f7ff fb0e 	bl	80006e4 <HD44780_SetCursor>
	sprintf(Ml, "%d", self->mililiters);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	461a      	mov	r2, r3
 80010ce:	490b      	ldr	r1, [pc, #44]	; (80010fc <sub2Menu+0x64>)
 80010d0:	480b      	ldr	r0, [pc, #44]	; (8001100 <sub2Menu+0x68>)
 80010d2:	f003 fd33 	bl	8004b3c <siprintf>
	HD44780_PrintStr(Ml);
 80010d6:	480a      	ldr	r0, [pc, #40]	; (8001100 <sub2Menu+0x68>)
 80010d8:	f7ff fb75 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(18,0);
 80010dc:	2100      	movs	r1, #0
 80010de:	2012      	movs	r0, #18
 80010e0:	f7ff fb00 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("ml");
 80010e4:	4807      	ldr	r0, [pc, #28]	; (8001104 <sub2Menu+0x6c>)
 80010e6:	f7ff fb6e 	bl	80007c6 <HD44780_PrintStr>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2000007c 	.word	0x2000007c
 80010f8:	20000088 	.word	0x20000088
 80010fc:	08005610 	.word	0x08005610
 8001100:	2000042c 	.word	0x2000042c
 8001104:	08005614 	.word	0x08005614

08001108 <sub3Menu>:

void sub3Menu(){
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	HD44780_Clear();
 800110c:	f7ff fad4 	bl	80006b8 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001110:	2100      	movs	r1, #0
 8001112:	2000      	movs	r0, #0
 8001114:	f7ff fae6 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(FirstOptsub3);
 8001118:	482f      	ldr	r0, [pc, #188]	; (80011d8 <sub3Menu+0xd0>)
 800111a:	f7ff fb54 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 800111e:	2101      	movs	r1, #1
 8001120:	2000      	movs	r0, #0
 8001122:	f7ff fadf 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr(SecondOptsub3);
 8001126:	482d      	ldr	r0, [pc, #180]	; (80011dc <sub3Menu+0xd4>)
 8001128:	f7ff fb4d 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(8,0);
 800112c:	2100      	movs	r1, #0
 800112e:	2008      	movs	r0, #8
 8001130:	f7ff fad8 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("1st:");
 8001134:	482a      	ldr	r0, [pc, #168]	; (80011e0 <sub3Menu+0xd8>)
 8001136:	f7ff fb46 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(12,0);
 800113a:	2100      	movs	r1, #0
 800113c:	200c      	movs	r0, #12
 800113e:	f7ff fad1 	bl	80006e4 <HD44780_SetCursor>
	sprintf(DrnCnt1, "%d", drinkCounter1);
 8001142:	4b28      	ldr	r3, [pc, #160]	; (80011e4 <sub3Menu+0xdc>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	461a      	mov	r2, r3
 8001148:	4927      	ldr	r1, [pc, #156]	; (80011e8 <sub3Menu+0xe0>)
 800114a:	4828      	ldr	r0, [pc, #160]	; (80011ec <sub3Menu+0xe4>)
 800114c:	f003 fcf6 	bl	8004b3c <siprintf>
	HD44780_PrintStr(DrnCnt1);
 8001150:	4826      	ldr	r0, [pc, #152]	; (80011ec <sub3Menu+0xe4>)
 8001152:	f7ff fb38 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(14,0);
 8001156:	2100      	movs	r1, #0
 8001158:	200e      	movs	r0, #14
 800115a:	f7ff fac3 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("2nd:");
 800115e:	4824      	ldr	r0, [pc, #144]	; (80011f0 <sub3Menu+0xe8>)
 8001160:	f7ff fb31 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(18,0);
 8001164:	2100      	movs	r1, #0
 8001166:	2012      	movs	r0, #18
 8001168:	f7ff fabc 	bl	80006e4 <HD44780_SetCursor>
	sprintf(DrnCnt2, "%d", drinkCounter2);
 800116c:	4b21      	ldr	r3, [pc, #132]	; (80011f4 <sub3Menu+0xec>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	491d      	ldr	r1, [pc, #116]	; (80011e8 <sub3Menu+0xe0>)
 8001174:	4820      	ldr	r0, [pc, #128]	; (80011f8 <sub3Menu+0xf0>)
 8001176:	f003 fce1 	bl	8004b3c <siprintf>
	HD44780_PrintStr(DrnCnt2);
 800117a:	481f      	ldr	r0, [pc, #124]	; (80011f8 <sub3Menu+0xf0>)
 800117c:	f7ff fb23 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(8,1);
 8001180:	2101      	movs	r1, #1
 8001182:	2008      	movs	r0, #8
 8001184:	f7ff faae 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("3rd:");
 8001188:	481c      	ldr	r0, [pc, #112]	; (80011fc <sub3Menu+0xf4>)
 800118a:	f7ff fb1c 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(12,1);
 800118e:	2101      	movs	r1, #1
 8001190:	200c      	movs	r0, #12
 8001192:	f7ff faa7 	bl	80006e4 <HD44780_SetCursor>
	sprintf(DrnCnt3, "%d", drinkCounter3);
 8001196:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <sub3Menu+0xf8>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4912      	ldr	r1, [pc, #72]	; (80011e8 <sub3Menu+0xe0>)
 800119e:	4819      	ldr	r0, [pc, #100]	; (8001204 <sub3Menu+0xfc>)
 80011a0:	f003 fccc 	bl	8004b3c <siprintf>
	HD44780_PrintStr(DrnCnt3);
 80011a4:	4817      	ldr	r0, [pc, #92]	; (8001204 <sub3Menu+0xfc>)
 80011a6:	f7ff fb0e 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(14,1);
 80011aa:	2101      	movs	r1, #1
 80011ac:	200e      	movs	r0, #14
 80011ae:	f7ff fa99 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("4th:");
 80011b2:	4815      	ldr	r0, [pc, #84]	; (8001208 <sub3Menu+0x100>)
 80011b4:	f7ff fb07 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(18,1);
 80011b8:	2101      	movs	r1, #1
 80011ba:	2012      	movs	r0, #18
 80011bc:	f7ff fa92 	bl	80006e4 <HD44780_SetCursor>
	sprintf(DrnCnt4, "%d", drinkCounter4);
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <sub3Menu+0x104>)
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	4908      	ldr	r1, [pc, #32]	; (80011e8 <sub3Menu+0xe0>)
 80011c8:	4811      	ldr	r0, [pc, #68]	; (8001210 <sub3Menu+0x108>)
 80011ca:	f003 fcb7 	bl	8004b3c <siprintf>
	HD44780_PrintStr(DrnCnt4);
 80011ce:	4810      	ldr	r0, [pc, #64]	; (8001210 <sub3Menu+0x108>)
 80011d0:	f7ff faf9 	bl	80007c6 <HD44780_PrintStr>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000090 	.word	0x20000090
 80011dc:	20000098 	.word	0x20000098
 80011e0:	08005618 	.word	0x08005618
 80011e4:	2000043e 	.word	0x2000043e
 80011e8:	08005610 	.word	0x08005610
 80011ec:	20000430 	.word	0x20000430
 80011f0:	08005620 	.word	0x08005620
 80011f4:	20000440 	.word	0x20000440
 80011f8:	20000434 	.word	0x20000434
 80011fc:	08005628 	.word	0x08005628
 8001200:	20000442 	.word	0x20000442
 8001204:	20000438 	.word	0x20000438
 8001208:	08005630 	.word	0x08005630
 800120c:	20000444 	.word	0x20000444
 8001210:	2000043c 	.word	0x2000043c

08001214 <defaultMenuCursorPos1>:

void defaultMenuCursorPos1(){
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOpt),1);
 8001218:	2101      	movs	r1, #1
 800121a:	200e      	movs	r0, #14
 800121c:	f7ff fa62 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001220:	4805      	ldr	r0, [pc, #20]	; (8001238 <defaultMenuCursorPos1+0x24>)
 8001222:	f7ff fad0 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOpt),0);
 8001226:	2100      	movs	r1, #0
 8001228:	2009      	movs	r0, #9
 800122a:	f7ff fa5b 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 800122e:	4803      	ldr	r0, [pc, #12]	; (800123c <defaultMenuCursorPos1+0x28>)
 8001230:	f7ff fac9 	bl	80007c6 <HD44780_PrintStr>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	08005638 	.word	0x08005638
 800123c:	0800563c 	.word	0x0800563c

08001240 <defaultMenuCursorPos2>:

void defaultMenuCursorPos2(){
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOpt),0);
 8001244:	2100      	movs	r1, #0
 8001246:	2009      	movs	r0, #9
 8001248:	f7ff fa4c 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 800124c:	4805      	ldr	r0, [pc, #20]	; (8001264 <defaultMenuCursorPos2+0x24>)
 800124e:	f7ff faba 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOpt),1);
 8001252:	2101      	movs	r1, #1
 8001254:	200e      	movs	r0, #14
 8001256:	f7ff fa45 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 800125a:	4803      	ldr	r0, [pc, #12]	; (8001268 <defaultMenuCursorPos2+0x28>)
 800125c:	f7ff fab3 	bl	80007c6 <HD44780_PrintStr>
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	08005638 	.word	0x08005638
 8001268:	0800563c 	.word	0x0800563c

0800126c <sub2MenuCursorPos1>:

void sub2MenuCursorPos1(){
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOptsub2),1);
 8001270:	2101      	movs	r1, #1
 8001272:	2005      	movs	r0, #5
 8001274:	f7ff fa36 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 8001278:	4805      	ldr	r0, [pc, #20]	; (8001290 <sub2MenuCursorPos1+0x24>)
 800127a:	f7ff faa4 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOptsub2),0);
 800127e:	2100      	movs	r1, #0
 8001280:	200b      	movs	r0, #11
 8001282:	f7ff fa2f 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 8001286:	4803      	ldr	r0, [pc, #12]	; (8001294 <sub2MenuCursorPos1+0x28>)
 8001288:	f7ff fa9d 	bl	80007c6 <HD44780_PrintStr>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	08005638 	.word	0x08005638
 8001294:	0800563c 	.word	0x0800563c

08001298 <sub2MenuCursorPos2>:

void sub2MenuCursorPos2(){
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOptsub2),0);
 800129c:	2100      	movs	r1, #0
 800129e:	200b      	movs	r0, #11
 80012a0:	f7ff fa20 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 80012a4:	4805      	ldr	r0, [pc, #20]	; (80012bc <sub2MenuCursorPos2+0x24>)
 80012a6:	f7ff fa8e 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOptsub2),1);
 80012aa:	2101      	movs	r1, #1
 80012ac:	2005      	movs	r0, #5
 80012ae:	f7ff fa19 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 80012b2:	4803      	ldr	r0, [pc, #12]	; (80012c0 <sub2MenuCursorPos2+0x28>)
 80012b4:	f7ff fa87 	bl	80007c6 <HD44780_PrintStr>
}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	08005638 	.word	0x08005638
 80012c0:	0800563c 	.word	0x0800563c

080012c4 <sub3MenuCursorPos1>:

void sub3MenuCursorPos1(){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(SecondOptsub3),1);
 80012c8:	2101      	movs	r1, #1
 80012ca:	2005      	movs	r0, #5
 80012cc:	f7ff fa0a 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 80012d0:	4805      	ldr	r0, [pc, #20]	; (80012e8 <sub3MenuCursorPos1+0x24>)
 80012d2:	f7ff fa78 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(FirstOptsub3),0);
 80012d6:	2100      	movs	r1, #0
 80012d8:	2006      	movs	r0, #6
 80012da:	f7ff fa03 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 80012de:	4803      	ldr	r0, [pc, #12]	; (80012ec <sub3MenuCursorPos1+0x28>)
 80012e0:	f7ff fa71 	bl	80007c6 <HD44780_PrintStr>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	08005638 	.word	0x08005638
 80012ec:	0800563c 	.word	0x0800563c

080012f0 <sub3MenuCursorPos2>:

void sub3MenuCursorPos2(){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	HD44780_SetCursor(sizeof(FirstOptsub3),0);
 80012f4:	2100      	movs	r1, #0
 80012f6:	2006      	movs	r0, #6
 80012f8:	f7ff f9f4 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("  ");
 80012fc:	4805      	ldr	r0, [pc, #20]	; (8001314 <sub3MenuCursorPos2+0x24>)
 80012fe:	f7ff fa62 	bl	80007c6 <HD44780_PrintStr>
	HD44780_SetCursor(sizeof(SecondOptsub3),1);
 8001302:	2101      	movs	r1, #1
 8001304:	2005      	movs	r0, #5
 8001306:	f7ff f9ed 	bl	80006e4 <HD44780_SetCursor>
	HD44780_PrintStr("<-");
 800130a:	4803      	ldr	r0, [pc, #12]	; (8001318 <sub3MenuCursorPos2+0x28>)
 800130c:	f7ff fa5b 	bl	80007c6 <HD44780_PrintStr>
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	08005638 	.word	0x08005638
 8001318:	0800563c 	.word	0x0800563c

0800131c <drinkCounterReset>:

void drinkAddCounter4(){
	drinkCounter4++;
}

void drinkCounterReset(){
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
	drinkCounter1 = 0;
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <drinkCounterReset+0x28>)
 8001322:	2200      	movs	r2, #0
 8001324:	801a      	strh	r2, [r3, #0]
	drinkCounter2 = 0;
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <drinkCounterReset+0x2c>)
 8001328:	2200      	movs	r2, #0
 800132a:	801a      	strh	r2, [r3, #0]
	drinkCounter3 = 0;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <drinkCounterReset+0x30>)
 800132e:	2200      	movs	r2, #0
 8001330:	801a      	strh	r2, [r3, #0]
	drinkCounter4 = 0;
 8001332:	4b07      	ldr	r3, [pc, #28]	; (8001350 <drinkCounterReset+0x34>)
 8001334:	2200      	movs	r2, #0
 8001336:	801a      	strh	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	2000043e 	.word	0x2000043e
 8001348:	20000440 	.word	0x20000440
 800134c:	20000442 	.word	0x20000442
 8001350:	20000444 	.word	0x20000444

08001354 <leftReact1>:

void leftReact1(menu_t* self){
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2201      	movs	r2, #1
 8001360:	609a      	str	r2, [r3, #8]
	self->cursorPos--;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	1e5a      	subs	r2, r3, #1
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	605a      	str	r2, [r3, #4]
	if (self->cursorPos < 0){
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	da02      	bge.n	800137a <leftReact1+0x26>
		self->cursorPos = 1;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	605a      	str	r2, [r3, #4]
	}
}
 800137a:	bf00      	nop
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <rightReact1>:

void rightReact1(menu_t* self){
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	609a      	str	r2, [r3, #8]
	self->cursorPos++;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	605a      	str	r2, [r3, #4]
	if (self->cursorPos > 1){
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	dd02      	ble.n	80013ac <rightReact1+0x26>
		self->cursorPos = 0;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	605a      	str	r2, [r3, #4]
	}
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <leftReact2>:

void leftReact2(menu_t* self){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2201      	movs	r2, #1
 80013c4:	609a      	str	r2, [r3, #8]
	switch(self->cursorPos){
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d00e      	beq.n	80013ec <leftReact2+0x34>
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	dc19      	bgt.n	8001406 <leftReact2+0x4e>
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <leftReact2+0x24>
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d004      	beq.n	80013e4 <leftReact2+0x2c>
 80013da:	e014      	b.n	8001406 <leftReact2+0x4e>
		case 0:
			self->cursorPos = 1;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	605a      	str	r2, [r3, #4]
			break;
 80013e2:	e014      	b.n	800140e <leftReact2+0x56>
		case 1:
			self->cursorPos = 0;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	605a      	str	r2, [r3, #4]
			break;
 80013ea:	e010      	b.n	800140e <leftReact2+0x56>
		case 2:
			self->mililiters = self->mililiters - 5;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	1f5a      	subs	r2, r3, #5
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	611a      	str	r2, [r3, #16]
			if(self->mililiters > 10){
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	2b0a      	cmp	r3, #10
 80013fc:	dd06      	ble.n	800140c <leftReact2+0x54>
				self->mililiters = 10;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	220a      	movs	r2, #10
 8001402:	611a      	str	r2, [r3, #16]
			}
			break;
 8001404:	e002      	b.n	800140c <leftReact2+0x54>
		default:
			menuError();
 8001406:	f7ff fe1f 	bl	8001048 <menuError>
	}
}
 800140a:	e000      	b.n	800140e <leftReact2+0x56>
			break;
 800140c:	bf00      	nop
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <rightReact2>:

void rightReact2(menu_t* self){
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	609a      	str	r2, [r3, #8]
	switch(self->cursorPos){
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b02      	cmp	r3, #2
 800142a:	d00e      	beq.n	800144a <rightReact2+0x34>
 800142c:	2b02      	cmp	r3, #2
 800142e:	dc19      	bgt.n	8001464 <rightReact2+0x4e>
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <rightReact2+0x24>
 8001434:	2b01      	cmp	r3, #1
 8001436:	d004      	beq.n	8001442 <rightReact2+0x2c>
 8001438:	e014      	b.n	8001464 <rightReact2+0x4e>
		case 0:
			self->cursorPos = 1;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2201      	movs	r2, #1
 800143e:	605a      	str	r2, [r3, #4]
			break;
 8001440:	e014      	b.n	800146c <rightReact2+0x56>
		case 1:
			self->cursorPos = 0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	605a      	str	r2, [r3, #4]
			break;
 8001448:	e010      	b.n	800146c <rightReact2+0x56>
		case 2:
			self->mililiters = self->mililiters + 5;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	1d5a      	adds	r2, r3, #5
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	611a      	str	r2, [r3, #16]
			if(self->mililiters < 95){
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	2b5e      	cmp	r3, #94	; 0x5e
 800145a:	dc06      	bgt.n	800146a <rightReact2+0x54>
				self->mililiters = 95;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	225f      	movs	r2, #95	; 0x5f
 8001460:	611a      	str	r2, [r3, #16]
			}
			break;
 8001462:	e002      	b.n	800146a <rightReact2+0x54>
		default:
			menuError();
 8001464:	f7ff fdf0 	bl	8001048 <menuError>
	}
}
 8001468:	e000      	b.n	800146c <rightReact2+0x56>
			break;
 800146a:	bf00      	nop
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <leftReact3>:

void leftReact3(menu_t* self){
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2201      	movs	r2, #1
 8001480:	609a      	str	r2, [r3, #8]
	self->cursorPos--;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	1e5a      	subs	r2, r3, #1
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	605a      	str	r2, [r3, #4]
	if (self->cursorPos < 0){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	da02      	bge.n	800149a <leftReact3+0x26>
		self->cursorPos = 1;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	605a      	str	r2, [r3, #4]
	}
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <rightReact3>:

void rightReact3(menu_t* self){
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2201      	movs	r2, #1
 80014b2:	609a      	str	r2, [r3, #8]
	self->cursorPos++;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	605a      	str	r2, [r3, #4]
	if (self->cursorPos > 1){
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	dd02      	ble.n	80014cc <rightReact3+0x26>
		self->cursorPos = 0;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	605a      	str	r2, [r3, #4]
	}
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <clickedReact1>:

void clickedReact1(menu_t* self){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	609a      	str	r2, [r3, #8]
	switch(self->cursorPos){
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d002      	beq.n	80014f4 <clickedReact1+0x1c>
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d004      	beq.n	80014fc <clickedReact1+0x24>
 80014f2:	e007      	b.n	8001504 <clickedReact1+0x2c>
		case 0:
			self->subMenuFlag = 2;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2202      	movs	r2, #2
 80014f8:	60da      	str	r2, [r3, #12]
			break;
 80014fa:	e005      	b.n	8001508 <clickedReact1+0x30>
		case 1:
			self->subMenuFlag = 3;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2203      	movs	r2, #3
 8001500:	60da      	str	r2, [r3, #12]
			break;
 8001502:	e001      	b.n	8001508 <clickedReact1+0x30>
		default:
			menuError();
 8001504:	f7ff fda0 	bl	8001048 <menuError>
	}
	self->cursorPos = 0;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	605a      	str	r2, [r3, #4]
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <clickedReact2>:

void clickedReact2(menu_t* self){
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2201      	movs	r2, #1
 8001522:	609a      	str	r2, [r3, #8]
	switch(self->cursorPos){
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <clickedReact2+0x1c>
 800152c:	2b01      	cmp	r3, #1
 800152e:	d003      	beq.n	8001538 <clickedReact2+0x22>
 8001530:	e009      	b.n	8001546 <clickedReact2+0x30>
		case 0:
			drinkCounterReset();
 8001532:	f7ff fef3 	bl	800131c <drinkCounterReset>
			break;
 8001536:	e009      	b.n	800154c <clickedReact2+0x36>
		case 1:
			self->subMenuFlag = 1;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2201      	movs	r2, #1
 800153c:	60da      	str	r2, [r3, #12]
			self->cursorPos = 0;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	605a      	str	r2, [r3, #4]
			break;
 8001544:	e002      	b.n	800154c <clickedReact2+0x36>
		default:
			menuError();
 8001546:	f7ff fd7f 	bl	8001048 <menuError>
	}
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <clickedReact3>:

void clickedReact3(menu_t* self){
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	self->menuChanged = 1;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2201      	movs	r2, #1
 8001560:	609a      	str	r2, [r3, #8]
	switch(self->cursorPos){
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d011      	beq.n	800158e <clickedReact3+0x3a>
 800156a:	2b02      	cmp	r3, #2
 800156c:	dc13      	bgt.n	8001596 <clickedReact3+0x42>
 800156e:	2b00      	cmp	r3, #0
 8001570:	d002      	beq.n	8001578 <clickedReact3+0x24>
 8001572:	2b01      	cmp	r3, #1
 8001574:	d004      	beq.n	8001580 <clickedReact3+0x2c>
			break;
		case 2:
			self->cursorPos = 0;
			break;
	}
}
 8001576:	e00e      	b.n	8001596 <clickedReact3+0x42>
			self->cursorPos = 2;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2202      	movs	r2, #2
 800157c:	605a      	str	r2, [r3, #4]
			break;
 800157e:	e00a      	b.n	8001596 <clickedReact3+0x42>
			self->subMenuFlag = 1;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	60da      	str	r2, [r3, #12]
			self->cursorPos = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	605a      	str	r2, [r3, #4]
			break;
 800158c:	e003      	b.n	8001596 <clickedReact3+0x42>
			self->cursorPos = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	605a      	str	r2, [r3, #4]
			break;
 8001594:	bf00      	nop
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <handleLeft>:

void handleLeft(menu_t* self){
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
    self->currentMenu->leftReact(self);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	4798      	blx	r3
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <handleRight>:

void handleRight(menu_t* self){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    self->currentMenu->rightReact(self);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	4798      	blx	r3
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <handleClicked>:

void handleClicked(menu_t* self){
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
    self->currentMenu->clickedReact(self);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	4798      	blx	r3
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_MspInit+0x54>)
 80015fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fe:	4a11      	ldr	r2, [pc, #68]	; (8001644 <HAL_MspInit+0x54>)
 8001600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001604:	6453      	str	r3, [r2, #68]	; 0x44
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <HAL_MspInit+0x54>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <HAL_MspInit+0x54>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	4a0a      	ldr	r2, [pc, #40]	; (8001644 <HAL_MspInit+0x54>)
 800161c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001620:	6413      	str	r3, [r2, #64]	; 0x40
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <HAL_MspInit+0x54>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	210f      	movs	r1, #15
 8001632:	f06f 0001 	mvn.w	r0, #1
 8001636:	f000 fa4f 	bl	8001ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800

08001648 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	; 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a19      	ldr	r2, [pc, #100]	; (80016cc <HAL_I2C_MspInit+0x84>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d12c      	bne.n	80016c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001686:	f44f 7340 	mov.w	r3, #768	; 0x300
 800168a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168c:	2312      	movs	r3, #18
 800168e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001694:	2303      	movs	r3, #3
 8001696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001698:	2304      	movs	r3, #4
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4619      	mov	r1, r3
 80016a2:	480c      	ldr	r0, [pc, #48]	; (80016d4 <HAL_I2C_MspInit+0x8c>)
 80016a4:	f000 fa42 	bl	8001b2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	4a07      	ldr	r2, [pc, #28]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 80016b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016b6:	6413      	str	r3, [r2, #64]	; 0x40
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <HAL_I2C_MspInit+0x88>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016c4:	bf00      	nop
 80016c6:	3728      	adds	r7, #40	; 0x28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40005400 	.word	0x40005400
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40020400 	.word	0x40020400

080016d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08c      	sub	sp, #48	; 0x30
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	4b2f      	ldr	r3, [pc, #188]	; (80017ac <HAL_InitTick+0xd4>)
 80016ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f0:	4a2e      	ldr	r2, [pc, #184]	; (80017ac <HAL_InitTick+0xd4>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6453      	str	r3, [r2, #68]	; 0x44
 80016f8:	4b2c      	ldr	r3, [pc, #176]	; (80017ac <HAL_InitTick+0xd4>)
 80016fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001704:	f107 020c 	add.w	r2, r7, #12
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f001 fcf8 	bl	8003104 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001714:	f001 fce2 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8001718:	4603      	mov	r3, r0
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800171e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001720:	4a23      	ldr	r2, [pc, #140]	; (80017b0 <HAL_InitTick+0xd8>)
 8001722:	fba2 2303 	umull	r2, r3, r2, r3
 8001726:	0c9b      	lsrs	r3, r3, #18
 8001728:	3b01      	subs	r3, #1
 800172a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800172c:	4b21      	ldr	r3, [pc, #132]	; (80017b4 <HAL_InitTick+0xdc>)
 800172e:	4a22      	ldr	r2, [pc, #136]	; (80017b8 <HAL_InitTick+0xe0>)
 8001730:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001732:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <HAL_InitTick+0xdc>)
 8001734:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001738:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800173a:	4a1e      	ldr	r2, [pc, #120]	; (80017b4 <HAL_InitTick+0xdc>)
 800173c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001740:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <HAL_InitTick+0xdc>)
 8001742:	2200      	movs	r2, #0
 8001744:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001746:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <HAL_InitTick+0xdc>)
 8001748:	2200      	movs	r2, #0
 800174a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800174c:	4b19      	ldr	r3, [pc, #100]	; (80017b4 <HAL_InitTick+0xdc>)
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001752:	4818      	ldr	r0, [pc, #96]	; (80017b4 <HAL_InitTick+0xdc>)
 8001754:	f001 fd08 	bl	8003168 <HAL_TIM_Base_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800175e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001762:	2b00      	cmp	r3, #0
 8001764:	d11b      	bne.n	800179e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001766:	4813      	ldr	r0, [pc, #76]	; (80017b4 <HAL_InitTick+0xdc>)
 8001768:	f001 fd58 	bl	800321c <HAL_TIM_Base_Start_IT>
 800176c:	4603      	mov	r3, r0
 800176e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001772:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001776:	2b00      	cmp	r3, #0
 8001778:	d111      	bne.n	800179e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800177a:	2019      	movs	r0, #25
 800177c:	f000 f9c8 	bl	8001b10 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b0f      	cmp	r3, #15
 8001784:	d808      	bhi.n	8001798 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001786:	2200      	movs	r2, #0
 8001788:	6879      	ldr	r1, [r7, #4]
 800178a:	2019      	movs	r0, #25
 800178c:	f000 f9a4 	bl	8001ad8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001790:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <HAL_InitTick+0xe4>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	e002      	b.n	800179e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800179e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3730      	adds	r7, #48	; 0x30
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800
 80017b0:	431bde83 	.word	0x431bde83
 80017b4:	20000448 	.word	0x20000448
 80017b8:	40010000 	.word	0x40010000
 80017bc:	200000a4 	.word	0x200000a4

080017c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017c4:	e7fe      	b.n	80017c4 <NMI_Handler+0x4>

080017c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <HardFault_Handler+0x4>

080017cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <MemManage_Handler+0x4>

080017d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d6:	e7fe      	b.n	80017d6 <BusFault_Handler+0x4>

080017d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017dc:	e7fe      	b.n	80017dc <UsageFault_Handler+0x4>

080017de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017f0:	4802      	ldr	r0, [pc, #8]	; (80017fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80017f2:	f001 fd75 	bl	80032e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000448 	.word	0x20000448

08001800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001808:	4a14      	ldr	r2, [pc, #80]	; (800185c <_sbrk+0x5c>)
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <_sbrk+0x60>)
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	4b13      	ldr	r3, [pc, #76]	; (8001864 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <_sbrk+0x64>)
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <_sbrk+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d207      	bcs.n	8001840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001830:	f003 fa02 	bl	8004c38 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	220c      	movs	r2, #12
 8001838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	e009      	b.n	8001854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001846:	4b07      	ldr	r3, [pc, #28]	; (8001864 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	4a05      	ldr	r2, [pc, #20]	; (8001864 <_sbrk+0x64>)
 8001850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20020000 	.word	0x20020000
 8001860:	00000400 	.word	0x00000400
 8001864:	20000490 	.word	0x20000490
 8001868:	20004338 	.word	0x20004338

0800186c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <SystemInit+0x20>)
 8001872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001876:	4a05      	ldr	r2, [pc, #20]	; (800188c <SystemInit+0x20>)
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001894:	f7ff ffea 	bl	800186c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001898:	480c      	ldr	r0, [pc, #48]	; (80018cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800189a:	490d      	ldr	r1, [pc, #52]	; (80018d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800189c:	4a0d      	ldr	r2, [pc, #52]	; (80018d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a0:	e002      	b.n	80018a8 <LoopCopyDataInit>

080018a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a6:	3304      	adds	r3, #4

080018a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ac:	d3f9      	bcc.n	80018a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ae:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018b0:	4c0a      	ldr	r4, [pc, #40]	; (80018dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b4:	e001      	b.n	80018ba <LoopFillZerobss>

080018b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b8:	3204      	adds	r2, #4

080018ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018bc:	d3fb      	bcc.n	80018b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018be:	f003 f9c1 	bl	8004c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c2:	f7ff f86f 	bl	80009a4 <main>
  bx  lr    
 80018c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d0:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 80018d4:	080056a4 	.word	0x080056a4
  ldr r2, =_sbss
 80018d8:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 80018dc:	20004334 	.word	0x20004334

080018e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e0:	e7fe      	b.n	80018e0 <ADC_IRQHandler>
	...

080018e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018e8:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <HAL_Init+0x40>)
 80018ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0a      	ldr	r2, [pc, #40]	; (8001924 <HAL_Init+0x40>)
 80018fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a07      	ldr	r2, [pc, #28]	; (8001924 <HAL_Init+0x40>)
 8001906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190c:	2003      	movs	r0, #3
 800190e:	f000 f8d8 	bl	8001ac2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001912:	200f      	movs	r0, #15
 8001914:	f7ff fee0 	bl	80016d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001918:	f7ff fe6a 	bl	80015f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00

08001928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_IncTick+0x20>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <HAL_IncTick+0x24>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4413      	add	r3, r2
 8001938:	4a04      	ldr	r2, [pc, #16]	; (800194c <HAL_IncTick+0x24>)
 800193a:	6013      	str	r3, [r2, #0]
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	200000a8 	.word	0x200000a8
 800194c:	20000494 	.word	0x20000494

08001950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return uwTick;
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <HAL_GetTick+0x14>)
 8001956:	681b      	ldr	r3, [r3, #0]
}
 8001958:	4618      	mov	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000494 	.word	0x20000494

08001968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001984:	4013      	ands	r3, r2
 8001986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199a:	4a04      	ldr	r2, [pc, #16]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	60d3      	str	r3, [r2, #12]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <__NVIC_GetPriorityGrouping+0x18>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	f003 0307 	and.w	r3, r3, #7
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	db0b      	blt.n	80019f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	4907      	ldr	r1, [pc, #28]	; (8001a04 <__NVIC_EnableIRQ+0x38>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	095b      	lsrs	r3, r3, #5
 80019ec:	2001      	movs	r0, #1
 80019ee:	fa00 f202 	lsl.w	r2, r0, r2
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100

08001a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	6039      	str	r1, [r7, #0]
 8001a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	db0a      	blt.n	8001a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	490c      	ldr	r1, [pc, #48]	; (8001a54 <__NVIC_SetPriority+0x4c>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	0112      	lsls	r2, r2, #4
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a30:	e00a      	b.n	8001a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4908      	ldr	r1, [pc, #32]	; (8001a58 <__NVIC_SetPriority+0x50>)
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	3b04      	subs	r3, #4
 8001a40:	0112      	lsls	r2, r2, #4
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	440b      	add	r3, r1
 8001a46:	761a      	strb	r2, [r3, #24]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000e100 	.word	0xe000e100
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b089      	sub	sp, #36	; 0x24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f1c3 0307 	rsb	r3, r3, #7
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	bf28      	it	cs
 8001a7a:	2304      	movcs	r3, #4
 8001a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3304      	adds	r3, #4
 8001a82:	2b06      	cmp	r3, #6
 8001a84:	d902      	bls.n	8001a8c <NVIC_EncodePriority+0x30>
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3b03      	subs	r3, #3
 8001a8a:	e000      	b.n	8001a8e <NVIC_EncodePriority+0x32>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a90:	f04f 32ff 	mov.w	r2, #4294967295
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43da      	mvns	r2, r3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	43d9      	mvns	r1, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	4313      	orrs	r3, r2
         );
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3724      	adds	r7, #36	; 0x24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff4c 	bl	8001968 <__NVIC_SetPriorityGrouping>
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aea:	f7ff ff61 	bl	80019b0 <__NVIC_GetPriorityGrouping>
 8001aee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	6978      	ldr	r0, [r7, #20]
 8001af6:	f7ff ffb1 	bl	8001a5c <NVIC_EncodePriority>
 8001afa:	4602      	mov	r2, r0
 8001afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b00:	4611      	mov	r1, r2
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff80 	bl	8001a08 <__NVIC_SetPriority>
}
 8001b08:	bf00      	nop
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff54 	bl	80019cc <__NVIC_EnableIRQ>
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	e159      	b.n	8001dfc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b48:	2201      	movs	r2, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	697a      	ldr	r2, [r7, #20]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	f040 8148 	bne.w	8001df6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 0303 	and.w	r3, r3, #3
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d005      	beq.n	8001b7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d130      	bne.n	8001be0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2203      	movs	r2, #3
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	4013      	ands	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	091b      	lsrs	r3, r3, #4
 8001bca:	f003 0201 	and.w	r2, r3, #1
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	d017      	beq.n	8001c1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	4013      	ands	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d123      	bne.n	8001c70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	08da      	lsrs	r2, r3, #3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3208      	adds	r2, #8
 8001c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	220f      	movs	r2, #15
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	08da      	lsrs	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3208      	adds	r2, #8
 8001c6a:	69b9      	ldr	r1, [r7, #24]
 8001c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0203 	and.w	r2, r3, #3
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 80a2 	beq.w	8001df6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b57      	ldr	r3, [pc, #348]	; (8001e14 <HAL_GPIO_Init+0x2e8>)
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cba:	4a56      	ldr	r2, [pc, #344]	; (8001e14 <HAL_GPIO_Init+0x2e8>)
 8001cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001cc2:	4b54      	ldr	r3, [pc, #336]	; (8001e14 <HAL_GPIO_Init+0x2e8>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cce:	4a52      	ldr	r2, [pc, #328]	; (8001e18 <HAL_GPIO_Init+0x2ec>)
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	089b      	lsrs	r3, r3, #2
 8001cd4:	3302      	adds	r3, #2
 8001cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	220f      	movs	r2, #15
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a49      	ldr	r2, [pc, #292]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d019      	beq.n	8001d2e <HAL_GPIO_Init+0x202>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a48      	ldr	r2, [pc, #288]	; (8001e20 <HAL_GPIO_Init+0x2f4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d013      	beq.n	8001d2a <HAL_GPIO_Init+0x1fe>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a47      	ldr	r2, [pc, #284]	; (8001e24 <HAL_GPIO_Init+0x2f8>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d00d      	beq.n	8001d26 <HAL_GPIO_Init+0x1fa>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a46      	ldr	r2, [pc, #280]	; (8001e28 <HAL_GPIO_Init+0x2fc>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d007      	beq.n	8001d22 <HAL_GPIO_Init+0x1f6>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a45      	ldr	r2, [pc, #276]	; (8001e2c <HAL_GPIO_Init+0x300>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d101      	bne.n	8001d1e <HAL_GPIO_Init+0x1f2>
 8001d1a:	2304      	movs	r3, #4
 8001d1c:	e008      	b.n	8001d30 <HAL_GPIO_Init+0x204>
 8001d1e:	2307      	movs	r3, #7
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x204>
 8001d22:	2303      	movs	r3, #3
 8001d24:	e004      	b.n	8001d30 <HAL_GPIO_Init+0x204>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e002      	b.n	8001d30 <HAL_GPIO_Init+0x204>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x204>
 8001d2e:	2300      	movs	r3, #0
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	f002 0203 	and.w	r2, r2, #3
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	4093      	lsls	r3, r2
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d40:	4935      	ldr	r1, [pc, #212]	; (8001e18 <HAL_GPIO_Init+0x2ec>)
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	3302      	adds	r3, #2
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d4e:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	43db      	mvns	r3, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d72:	4a2f      	ldr	r2, [pc, #188]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d78:	4b2d      	ldr	r3, [pc, #180]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d9c:	4a24      	ldr	r2, [pc, #144]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001da2:	4b23      	ldr	r3, [pc, #140]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dc6:	4a1a      	ldr	r2, [pc, #104]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dcc:	4b18      	ldr	r3, [pc, #96]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df0:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <HAL_GPIO_Init+0x304>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	61fb      	str	r3, [r7, #28]
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	f67f aea2 	bls.w	8001b48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3724      	adds	r7, #36	; 0x24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40013800 	.word	0x40013800
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	40020400 	.word	0x40020400
 8001e24:	40020800 	.word	0x40020800
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40013c00 	.word	0x40013c00

08001e34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	887b      	ldrh	r3, [r7, #2]
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d002      	beq.n	8001e52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
 8001e50:	e001      	b.n	8001e56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	807b      	strh	r3, [r7, #2]
 8001e70:	4613      	mov	r3, r2
 8001e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e74:	787b      	ldrb	r3, [r7, #1]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e80:	e003      	b.n	8001e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	041a      	lsls	r2, r3, #16
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	619a      	str	r2, [r3, #24]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
	...

08001e98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e12b      	b.n	8002102 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d106      	bne.n	8001ec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff fbc2 	bl	8001648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2224      	movs	r2, #36	; 0x24
 8001ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0201 	bic.w	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001efa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001efc:	f001 f8da 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8001f00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4a81      	ldr	r2, [pc, #516]	; (800210c <HAL_I2C_Init+0x274>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d807      	bhi.n	8001f1c <HAL_I2C_Init+0x84>
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4a80      	ldr	r2, [pc, #512]	; (8002110 <HAL_I2C_Init+0x278>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	bf94      	ite	ls
 8001f14:	2301      	movls	r3, #1
 8001f16:	2300      	movhi	r3, #0
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	e006      	b.n	8001f2a <HAL_I2C_Init+0x92>
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4a7d      	ldr	r2, [pc, #500]	; (8002114 <HAL_I2C_Init+0x27c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	bf94      	ite	ls
 8001f24:	2301      	movls	r3, #1
 8001f26:	2300      	movhi	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e0e7      	b.n	8002102 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4a78      	ldr	r2, [pc, #480]	; (8002118 <HAL_I2C_Init+0x280>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	0c9b      	lsrs	r3, r3, #18
 8001f3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68ba      	ldr	r2, [r7, #8]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4a6a      	ldr	r2, [pc, #424]	; (800210c <HAL_I2C_Init+0x274>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d802      	bhi.n	8001f6c <HAL_I2C_Init+0xd4>
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	e009      	b.n	8001f80 <HAL_I2C_Init+0xe8>
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	4a69      	ldr	r2, [pc, #420]	; (800211c <HAL_I2C_Init+0x284>)
 8001f78:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7c:	099b      	lsrs	r3, r3, #6
 8001f7e:	3301      	adds	r3, #1
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	430b      	orrs	r3, r1
 8001f86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f92:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	495c      	ldr	r1, [pc, #368]	; (800210c <HAL_I2C_Init+0x274>)
 8001f9c:	428b      	cmp	r3, r1
 8001f9e:	d819      	bhi.n	8001fd4 <HAL_I2C_Init+0x13c>
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1e59      	subs	r1, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fae:	1c59      	adds	r1, r3, #1
 8001fb0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001fb4:	400b      	ands	r3, r1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00a      	beq.n	8001fd0 <HAL_I2C_Init+0x138>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1e59      	subs	r1, r3, #1
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fc8:	3301      	adds	r3, #1
 8001fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fce:	e051      	b.n	8002074 <HAL_I2C_Init+0x1dc>
 8001fd0:	2304      	movs	r3, #4
 8001fd2:	e04f      	b.n	8002074 <HAL_I2C_Init+0x1dc>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d111      	bne.n	8002000 <HAL_I2C_Init+0x168>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	1e58      	subs	r0, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6859      	ldr	r1, [r3, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	440b      	add	r3, r1
 8001fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf0c      	ite	eq
 8001ff8:	2301      	moveq	r3, #1
 8001ffa:	2300      	movne	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	e012      	b.n	8002026 <HAL_I2C_Init+0x18e>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	1e58      	subs	r0, r3, #1
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6859      	ldr	r1, [r3, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	440b      	add	r3, r1
 800200e:	0099      	lsls	r1, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	fbb0 f3f3 	udiv	r3, r0, r3
 8002016:	3301      	adds	r3, #1
 8002018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_I2C_Init+0x196>
 800202a:	2301      	movs	r3, #1
 800202c:	e022      	b.n	8002074 <HAL_I2C_Init+0x1dc>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10e      	bne.n	8002054 <HAL_I2C_Init+0x1bc>
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	1e58      	subs	r0, r3, #1
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6859      	ldr	r1, [r3, #4]
 800203e:	460b      	mov	r3, r1
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	440b      	add	r3, r1
 8002044:	fbb0 f3f3 	udiv	r3, r0, r3
 8002048:	3301      	adds	r3, #1
 800204a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800204e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002052:	e00f      	b.n	8002074 <HAL_I2C_Init+0x1dc>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1e58      	subs	r0, r3, #1
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6859      	ldr	r1, [r3, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	440b      	add	r3, r1
 8002062:	0099      	lsls	r1, r3, #2
 8002064:	440b      	add	r3, r1
 8002066:	fbb0 f3f3 	udiv	r3, r0, r3
 800206a:	3301      	adds	r3, #1
 800206c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002070:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	6809      	ldr	r1, [r1, #0]
 8002078:	4313      	orrs	r3, r2
 800207a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69da      	ldr	r2, [r3, #28]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	6911      	ldr	r1, [r2, #16]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68d2      	ldr	r2, [r2, #12]
 80020ae:	4311      	orrs	r1, r2
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	6812      	ldr	r2, [r2, #0]
 80020b4:	430b      	orrs	r3, r1
 80020b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695a      	ldr	r2, [r3, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2220      	movs	r2, #32
 80020ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	000186a0 	.word	0x000186a0
 8002110:	001e847f 	.word	0x001e847f
 8002114:	003d08ff 	.word	0x003d08ff
 8002118:	431bde83 	.word	0x431bde83
 800211c:	10624dd3 	.word	0x10624dd3

08002120 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af02      	add	r7, sp, #8
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	461a      	mov	r2, r3
 800212c:	460b      	mov	r3, r1
 800212e:	817b      	strh	r3, [r7, #10]
 8002130:	4613      	mov	r3, r2
 8002132:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002134:	f7ff fc0c 	bl	8001950 <HAL_GetTick>
 8002138:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b20      	cmp	r3, #32
 8002144:	f040 80e0 	bne.w	8002308 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	2319      	movs	r3, #25
 800214e:	2201      	movs	r2, #1
 8002150:	4970      	ldr	r1, [pc, #448]	; (8002314 <HAL_I2C_Master_Transmit+0x1f4>)
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f964 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800215e:	2302      	movs	r3, #2
 8002160:	e0d3      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_I2C_Master_Transmit+0x50>
 800216c:	2302      	movs	r3, #2
 800216e:	e0cc      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b01      	cmp	r3, #1
 8002184:	d007      	beq.n	8002196 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f042 0201 	orr.w	r2, r2, #1
 8002194:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2221      	movs	r2, #33	; 0x21
 80021aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2210      	movs	r2, #16
 80021b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	893a      	ldrh	r2, [r7, #8]
 80021c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4a50      	ldr	r2, [pc, #320]	; (8002318 <HAL_I2C_Master_Transmit+0x1f8>)
 80021d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021d8:	8979      	ldrh	r1, [r7, #10]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	6a3a      	ldr	r2, [r7, #32]
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f000 f89c 	bl	800231c <I2C_MasterRequestWrite>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e08d      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	613b      	str	r3, [r7, #16]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002204:	e066      	b.n	80022d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	6a39      	ldr	r1, [r7, #32]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 fa22 	bl	8002654 <I2C_WaitOnTXEFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00d      	beq.n	8002232 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	2b04      	cmp	r3, #4
 800221c:	d107      	bne.n	800222e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800222c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e06b      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002236:	781a      	ldrb	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800224c:	b29b      	uxth	r3, r3
 800224e:	3b01      	subs	r3, #1
 8002250:	b29a      	uxth	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800225a:	3b01      	subs	r3, #1
 800225c:	b29a      	uxth	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	2b04      	cmp	r3, #4
 800226e:	d11b      	bne.n	80022a8 <HAL_I2C_Master_Transmit+0x188>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002274:	2b00      	cmp	r3, #0
 8002276:	d017      	beq.n	80022a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227c:	781a      	ldrb	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002292:	b29b      	uxth	r3, r3
 8002294:	3b01      	subs	r3, #1
 8002296:	b29a      	uxth	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	6a39      	ldr	r1, [r7, #32]
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f000 fa19 	bl	80026e4 <I2C_WaitOnBTFFlagUntilTimeout>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00d      	beq.n	80022d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d107      	bne.n	80022d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e01a      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d194      	bne.n	8002206 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	e000      	b.n	800230a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002308:	2302      	movs	r3, #2
  }
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	00100002 	.word	0x00100002
 8002318:	ffff0000 	.word	0xffff0000

0800231c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af02      	add	r7, sp, #8
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	460b      	mov	r3, r1
 800232a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d006      	beq.n	8002346 <I2C_MasterRequestWrite+0x2a>
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d003      	beq.n	8002346 <I2C_MasterRequestWrite+0x2a>
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002344:	d108      	bne.n	8002358 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	e00b      	b.n	8002370 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	2b12      	cmp	r3, #18
 800235e:	d107      	bne.n	8002370 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800236e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f84f 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00d      	beq.n	80023a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002396:	d103      	bne.n	80023a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800239e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e035      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023ac:	d108      	bne.n	80023c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023ae:	897b      	ldrh	r3, [r7, #10]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	461a      	mov	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80023bc:	611a      	str	r2, [r3, #16]
 80023be:	e01b      	b.n	80023f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023c0:	897b      	ldrh	r3, [r7, #10]
 80023c2:	11db      	asrs	r3, r3, #7
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 0306 	and.w	r3, r3, #6
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f063 030f 	orn	r3, r3, #15
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	490e      	ldr	r1, [pc, #56]	; (8002418 <I2C_MasterRequestWrite+0xfc>)
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f000 f898 	bl	8002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e010      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80023ee:	897b      	ldrh	r3, [r7, #10]
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	4907      	ldr	r1, [pc, #28]	; (800241c <I2C_MasterRequestWrite+0x100>)
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 f888 	bl	8002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	00010008 	.word	0x00010008
 800241c:	00010002 	.word	0x00010002

08002420 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	603b      	str	r3, [r7, #0]
 800242c:	4613      	mov	r3, r2
 800242e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002430:	e048      	b.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002438:	d044      	beq.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800243a:	f7ff fa89 	bl	8001950 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d302      	bcc.n	8002450 <I2C_WaitOnFlagUntilTimeout+0x30>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d139      	bne.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	0c1b      	lsrs	r3, r3, #16
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d10d      	bne.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x56>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	43da      	mvns	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	4013      	ands	r3, r2
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	bf0c      	ite	eq
 800246c:	2301      	moveq	r3, #1
 800246e:	2300      	movne	r3, #0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	461a      	mov	r2, r3
 8002474:	e00c      	b.n	8002490 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	43da      	mvns	r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	4013      	ands	r3, r2
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	461a      	mov	r2, r3
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	429a      	cmp	r2, r3
 8002494:	d116      	bne.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b0:	f043 0220 	orr.w	r2, r3, #32
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e023      	b.n	800250c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	0c1b      	lsrs	r3, r3, #16
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d10d      	bne.n	80024ea <I2C_WaitOnFlagUntilTimeout+0xca>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	43da      	mvns	r2, r3
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	4013      	ands	r3, r2
 80024da:	b29b      	uxth	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	bf0c      	ite	eq
 80024e0:	2301      	moveq	r3, #1
 80024e2:	2300      	movne	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	461a      	mov	r2, r3
 80024e8:	e00c      	b.n	8002504 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	43da      	mvns	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	429a      	cmp	r2, r3
 8002508:	d093      	beq.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002522:	e071      	b.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800252e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002532:	d123      	bne.n	800257c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002542:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800254c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2220      	movs	r2, #32
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	f043 0204 	orr.w	r2, r3, #4
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e067      	b.n	800264c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002582:	d041      	beq.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002584:	f7ff f9e4 	bl	8001950 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	429a      	cmp	r2, r3
 8002592:	d302      	bcc.n	800259a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d136      	bne.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	0c1b      	lsrs	r3, r3, #16
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d10c      	bne.n	80025be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	43da      	mvns	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	4013      	ands	r3, r2
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	bf14      	ite	ne
 80025b6:	2301      	movne	r3, #1
 80025b8:	2300      	moveq	r3, #0
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	e00b      	b.n	80025d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	43da      	mvns	r2, r3
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	4013      	ands	r3, r2
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	bf14      	ite	ne
 80025d0:	2301      	movne	r3, #1
 80025d2:	2300      	moveq	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d016      	beq.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f043 0220 	orr.w	r2, r3, #32
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e021      	b.n	800264c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	0c1b      	lsrs	r3, r3, #16
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b01      	cmp	r3, #1
 8002610:	d10c      	bne.n	800262c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	43da      	mvns	r2, r3
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	4013      	ands	r3, r2
 800261e:	b29b      	uxth	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf14      	ite	ne
 8002624:	2301      	movne	r3, #1
 8002626:	2300      	moveq	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	e00b      	b.n	8002644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	4013      	ands	r3, r2
 8002638:	b29b      	uxth	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	bf14      	ite	ne
 800263e:	2301      	movne	r3, #1
 8002640:	2300      	moveq	r3, #0
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	f47f af6d 	bne.w	8002524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002660:	e034      	b.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f886 	bl	8002774 <I2C_IsAcknowledgeFailed>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e034      	b.n	80026dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d028      	beq.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800267a:	f7ff f969 	bl	8001950 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	429a      	cmp	r2, r3
 8002688:	d302      	bcc.n	8002690 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d11d      	bne.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800269a:	2b80      	cmp	r3, #128	; 0x80
 800269c:	d016      	beq.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e007      	b.n	80026dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d6:	2b80      	cmp	r3, #128	; 0x80
 80026d8:	d1c3      	bne.n	8002662 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026f0:	e034      	b.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 f83e 	bl	8002774 <I2C_IsAcknowledgeFailed>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e034      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002708:	d028      	beq.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800270a:	f7ff f921 	bl	8001950 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	d302      	bcc.n	8002720 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d11d      	bne.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b04      	cmp	r3, #4
 800272c:	d016      	beq.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f043 0220 	orr.w	r2, r3, #32
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e007      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b04      	cmp	r3, #4
 8002768:	d1c3      	bne.n	80026f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800278a:	d11b      	bne.n	80027c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002794:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	f043 0204 	orr.w	r2, r3, #4
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e267      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d075      	beq.n	80028de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80027f2:	4b88      	ldr	r3, [pc, #544]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d00c      	beq.n	8002818 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027fe:	4b85      	ldr	r3, [pc, #532]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002806:	2b08      	cmp	r3, #8
 8002808:	d112      	bne.n	8002830 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800280a:	4b82      	ldr	r3, [pc, #520]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002816:	d10b      	bne.n	8002830 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002818:	4b7e      	ldr	r3, [pc, #504]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d05b      	beq.n	80028dc <HAL_RCC_OscConfig+0x108>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d157      	bne.n	80028dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e242      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002838:	d106      	bne.n	8002848 <HAL_RCC_OscConfig+0x74>
 800283a:	4b76      	ldr	r3, [pc, #472]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a75      	ldr	r2, [pc, #468]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e01d      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0x98>
 8002852:	4b70      	ldr	r3, [pc, #448]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6f      	ldr	r2, [pc, #444]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	4b6d      	ldr	r3, [pc, #436]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a6c      	ldr	r2, [pc, #432]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e00b      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 800286c:	4b69      	ldr	r3, [pc, #420]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a68      	ldr	r2, [pc, #416]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b66      	ldr	r3, [pc, #408]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a65      	ldr	r2, [pc, #404]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 800287e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d013      	beq.n	80028b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7ff f860 	bl	8001950 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002894:	f7ff f85c 	bl	8001950 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	; 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e207      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a6:	4b5b      	ldr	r3, [pc, #364]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0xc0>
 80028b2:	e014      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7ff f84c 	bl	8001950 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028bc:	f7ff f848 	bl	8001950 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	; 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e1f3      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ce:	4b51      	ldr	r3, [pc, #324]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0xe8>
 80028da:	e000      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d063      	beq.n	80029b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80028ea:	4b4a      	ldr	r3, [pc, #296]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00b      	beq.n	800290e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028f6:	4b47      	ldr	r3, [pc, #284]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d11c      	bne.n	800293c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002902:	4b44      	ldr	r3, [pc, #272]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d116      	bne.n	800293c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290e:	4b41      	ldr	r3, [pc, #260]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d005      	beq.n	8002926 <HAL_RCC_OscConfig+0x152>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d001      	beq.n	8002926 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e1c7      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002926:	4b3b      	ldr	r3, [pc, #236]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4937      	ldr	r1, [pc, #220]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002936:	4313      	orrs	r3, r2
 8002938:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293a:	e03a      	b.n	80029b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d020      	beq.n	8002986 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002944:	4b34      	ldr	r3, [pc, #208]	; (8002a18 <HAL_RCC_OscConfig+0x244>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294a:	f7ff f801 	bl	8001950 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002952:	f7fe fffd 	bl	8001950 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e1a8      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002964:	4b2b      	ldr	r3, [pc, #172]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0f0      	beq.n	8002952 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002970:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	4925      	ldr	r1, [pc, #148]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002980:	4313      	orrs	r3, r2
 8002982:	600b      	str	r3, [r1, #0]
 8002984:	e015      	b.n	80029b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002986:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <HAL_RCC_OscConfig+0x244>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7fe ffe0 	bl	8001950 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002994:	f7fe ffdc 	bl	8001950 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e187      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	4b1b      	ldr	r3, [pc, #108]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d036      	beq.n	8002a2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d016      	beq.n	80029f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <HAL_RCC_OscConfig+0x248>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029cc:	f7fe ffc0 	bl	8001950 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029d4:	f7fe ffbc 	bl	8001950 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e167      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <HAL_RCC_OscConfig+0x240>)
 80029e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x200>
 80029f2:	e01b      	b.n	8002a2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029f4:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <HAL_RCC_OscConfig+0x248>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fa:	f7fe ffa9 	bl	8001950 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a00:	e00e      	b.n	8002a20 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a02:	f7fe ffa5 	bl	8001950 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d907      	bls.n	8002a20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e150      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
 8002a14:	40023800 	.word	0x40023800
 8002a18:	42470000 	.word	0x42470000
 8002a1c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a20:	4b88      	ldr	r3, [pc, #544]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1ea      	bne.n	8002a02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 8097 	beq.w	8002b68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a3e:	4b81      	ldr	r3, [pc, #516]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10f      	bne.n	8002a6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	4b7d      	ldr	r3, [pc, #500]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	4a7c      	ldr	r2, [pc, #496]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a58:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5a:	4b7a      	ldr	r3, [pc, #488]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a62:	60bb      	str	r3, [r7, #8]
 8002a64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a66:	2301      	movs	r3, #1
 8002a68:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6a:	4b77      	ldr	r3, [pc, #476]	; (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d118      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a76:	4b74      	ldr	r3, [pc, #464]	; (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a73      	ldr	r2, [pc, #460]	; (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a82:	f7fe ff65 	bl	8001950 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8a:	f7fe ff61 	bl	8001950 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e10c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9c:	4b6a      	ldr	r3, [pc, #424]	; (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0f0      	beq.n	8002a8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d106      	bne.n	8002abe <HAL_RCC_OscConfig+0x2ea>
 8002ab0:	4b64      	ldr	r3, [pc, #400]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ab4:	4a63      	ldr	r2, [pc, #396]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	6713      	str	r3, [r2, #112]	; 0x70
 8002abc:	e01c      	b.n	8002af8 <HAL_RCC_OscConfig+0x324>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b05      	cmp	r3, #5
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x30c>
 8002ac6:	4b5f      	ldr	r3, [pc, #380]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aca:	4a5e      	ldr	r2, [pc, #376]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8002ad2:	4b5c      	ldr	r3, [pc, #368]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad6:	4a5b      	ldr	r2, [pc, #364]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6713      	str	r3, [r2, #112]	; 0x70
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0x324>
 8002ae0:	4b58      	ldr	r3, [pc, #352]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae4:	4a57      	ldr	r2, [pc, #348]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ae6:	f023 0301 	bic.w	r3, r3, #1
 8002aea:	6713      	str	r3, [r2, #112]	; 0x70
 8002aec:	4b55      	ldr	r3, [pc, #340]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af0:	4a54      	ldr	r2, [pc, #336]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002af2:	f023 0304 	bic.w	r3, r3, #4
 8002af6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d015      	beq.n	8002b2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7fe ff26 	bl	8001950 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b06:	e00a      	b.n	8002b1e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b08:	f7fe ff22 	bl	8001950 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0cb      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1e:	4b49      	ldr	r3, [pc, #292]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0ee      	beq.n	8002b08 <HAL_RCC_OscConfig+0x334>
 8002b2a:	e014      	b.n	8002b56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2c:	f7fe ff10 	bl	8001950 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b32:	e00a      	b.n	8002b4a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b34:	f7fe ff0c 	bl	8001950 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e0b5      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4a:	4b3e      	ldr	r3, [pc, #248]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1ee      	bne.n	8002b34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b56:	7dfb      	ldrb	r3, [r7, #23]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d105      	bne.n	8002b68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5c:	4b39      	ldr	r3, [pc, #228]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b60:	4a38      	ldr	r2, [pc, #224]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b66:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 80a1 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b72:	4b34      	ldr	r3, [pc, #208]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d05c      	beq.n	8002c38 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d141      	bne.n	8002c0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b86:	4b31      	ldr	r3, [pc, #196]	; (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7fe fee0 	bl	8001950 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b94:	f7fe fedc 	bl	8001950 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e087      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	4b27      	ldr	r3, [pc, #156]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69da      	ldr	r2, [r3, #28]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	019b      	lsls	r3, r3, #6
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc8:	085b      	lsrs	r3, r3, #1
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	041b      	lsls	r3, r3, #16
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd4:	061b      	lsls	r3, r3, #24
 8002bd6:	491b      	ldr	r1, [pc, #108]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	; (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7fe feb5 	bl	8001950 <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bea:	f7fe feb1 	bl	8001950 <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e05c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f0      	beq.n	8002bea <HAL_RCC_OscConfig+0x416>
 8002c08:	e054      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b10      	ldr	r3, [pc, #64]	; (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7fe fe9e 	bl	8001950 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fe fe9a 	bl	8001950 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e045      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2a:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x444>
 8002c36:	e03d      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e038      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
 8002c44:	40023800 	.word	0x40023800
 8002c48:	40007000 	.word	0x40007000
 8002c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <HAL_RCC_OscConfig+0x4ec>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d028      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d121      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d11a      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c80:	4013      	ands	r3, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d111      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c96:	085b      	lsrs	r3, r3, #1
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e000      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800

08002cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e0cc      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd8:	4b68      	ldr	r3, [pc, #416]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d90c      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce6:	4b65      	ldr	r3, [pc, #404]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	b2d2      	uxtb	r2, r2
 8002cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cee:	4b63      	ldr	r3, [pc, #396]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0b8      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d020      	beq.n	8002d4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d18:	4b59      	ldr	r3, [pc, #356]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	4a58      	ldr	r2, [pc, #352]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d30:	4b53      	ldr	r3, [pc, #332]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	4a52      	ldr	r2, [pc, #328]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d3c:	4b50      	ldr	r3, [pc, #320]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	494d      	ldr	r1, [pc, #308]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d044      	beq.n	8002de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	4b47      	ldr	r3, [pc, #284]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d119      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e07f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d003      	beq.n	8002d82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d107      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d82:	4b3f      	ldr	r3, [pc, #252]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d109      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e06f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d92:	4b3b      	ldr	r3, [pc, #236]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e067      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002da2:	4b37      	ldr	r3, [pc, #220]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f023 0203 	bic.w	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	4934      	ldr	r1, [pc, #208]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002db4:	f7fe fdcc 	bl	8001950 <HAL_GetTick>
 8002db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dba:	e00a      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dbc:	f7fe fdc8 	bl	8001950 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e04f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	4b2b      	ldr	r3, [pc, #172]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 020c 	and.w	r2, r3, #12
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d1eb      	bne.n	8002dbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002de4:	4b25      	ldr	r3, [pc, #148]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d20c      	bcs.n	8002e0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df2:	4b22      	ldr	r3, [pc, #136]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfa:	4b20      	ldr	r3, [pc, #128]	; (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0307 	and.w	r3, r3, #7
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e032      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4916      	ldr	r1, [pc, #88]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d009      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e36:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	490e      	ldr	r1, [pc, #56]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e4a:	f000 f821 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	091b      	lsrs	r3, r3, #4
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	490a      	ldr	r1, [pc, #40]	; (8002e84 <HAL_RCC_ClockConfig+0x1c0>)
 8002e5c:	5ccb      	ldrb	r3, [r1, r3]
 8002e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e62:	4a09      	ldr	r2, [pc, #36]	; (8002e88 <HAL_RCC_ClockConfig+0x1c4>)
 8002e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e66:	4b09      	ldr	r3, [pc, #36]	; (8002e8c <HAL_RCC_ClockConfig+0x1c8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fe fc34 	bl	80016d8 <HAL_InitTick>

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40023c00 	.word	0x40023c00
 8002e80:	40023800 	.word	0x40023800
 8002e84:	08005648 	.word	0x08005648
 8002e88:	200000a0 	.word	0x200000a0
 8002e8c:	200000a4 	.word	0x200000a4

08002e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e94:	b094      	sub	sp, #80	; 0x50
 8002e96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	647b      	str	r3, [r7, #68]	; 0x44
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ea8:	4b79      	ldr	r3, [pc, #484]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 030c 	and.w	r3, r3, #12
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d00d      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	f200 80e1 	bhi.w	800307c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d003      	beq.n	8002eca <HAL_RCC_GetSysClockFreq+0x3a>
 8002ec2:	e0db      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ec4:	4b73      	ldr	r3, [pc, #460]	; (8003094 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ec6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002ec8:	e0db      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eca:	4b73      	ldr	r3, [pc, #460]	; (8003098 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ecc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ece:	e0d8      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ed0:	4b6f      	ldr	r3, [pc, #444]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ed8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eda:	4b6d      	ldr	r3, [pc, #436]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d063      	beq.n	8002fae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee6:	4b6a      	ldr	r3, [pc, #424]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	099b      	lsrs	r3, r3, #6
 8002eec:	2200      	movs	r2, #0
 8002eee:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ef0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef8:	633b      	str	r3, [r7, #48]	; 0x30
 8002efa:	2300      	movs	r3, #0
 8002efc:	637b      	str	r3, [r7, #52]	; 0x34
 8002efe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f02:	4622      	mov	r2, r4
 8002f04:	462b      	mov	r3, r5
 8002f06:	f04f 0000 	mov.w	r0, #0
 8002f0a:	f04f 0100 	mov.w	r1, #0
 8002f0e:	0159      	lsls	r1, r3, #5
 8002f10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f14:	0150      	lsls	r0, r2, #5
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4621      	mov	r1, r4
 8002f1c:	1a51      	subs	r1, r2, r1
 8002f1e:	6139      	str	r1, [r7, #16]
 8002f20:	4629      	mov	r1, r5
 8002f22:	eb63 0301 	sbc.w	r3, r3, r1
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f34:	4659      	mov	r1, fp
 8002f36:	018b      	lsls	r3, r1, #6
 8002f38:	4651      	mov	r1, sl
 8002f3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f3e:	4651      	mov	r1, sl
 8002f40:	018a      	lsls	r2, r1, #6
 8002f42:	4651      	mov	r1, sl
 8002f44:	ebb2 0801 	subs.w	r8, r2, r1
 8002f48:	4659      	mov	r1, fp
 8002f4a:	eb63 0901 	sbc.w	r9, r3, r1
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f62:	4690      	mov	r8, r2
 8002f64:	4699      	mov	r9, r3
 8002f66:	4623      	mov	r3, r4
 8002f68:	eb18 0303 	adds.w	r3, r8, r3
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	462b      	mov	r3, r5
 8002f70:	eb49 0303 	adc.w	r3, r9, r3
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	f04f 0300 	mov.w	r3, #0
 8002f7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f82:	4629      	mov	r1, r5
 8002f84:	024b      	lsls	r3, r1, #9
 8002f86:	4621      	mov	r1, r4
 8002f88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	024a      	lsls	r2, r1, #9
 8002f90:	4610      	mov	r0, r2
 8002f92:	4619      	mov	r1, r3
 8002f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f96:	2200      	movs	r2, #0
 8002f98:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fa0:	f7fd f96e 	bl	8000280 <__aeabi_uldivmod>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4613      	mov	r3, r2
 8002faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fac:	e058      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fae:	4b38      	ldr	r3, [pc, #224]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	099b      	lsrs	r3, r3, #6
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	4611      	mov	r1, r2
 8002fba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fbe:	623b      	str	r3, [r7, #32]
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002fc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fc8:	4642      	mov	r2, r8
 8002fca:	464b      	mov	r3, r9
 8002fcc:	f04f 0000 	mov.w	r0, #0
 8002fd0:	f04f 0100 	mov.w	r1, #0
 8002fd4:	0159      	lsls	r1, r3, #5
 8002fd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fda:	0150      	lsls	r0, r2, #5
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4641      	mov	r1, r8
 8002fe2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fe6:	4649      	mov	r1, r9
 8002fe8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ff8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ffc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003000:	ebb2 040a 	subs.w	r4, r2, sl
 8003004:	eb63 050b 	sbc.w	r5, r3, fp
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	00eb      	lsls	r3, r5, #3
 8003012:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003016:	00e2      	lsls	r2, r4, #3
 8003018:	4614      	mov	r4, r2
 800301a:	461d      	mov	r5, r3
 800301c:	4643      	mov	r3, r8
 800301e:	18e3      	adds	r3, r4, r3
 8003020:	603b      	str	r3, [r7, #0]
 8003022:	464b      	mov	r3, r9
 8003024:	eb45 0303 	adc.w	r3, r5, r3
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003036:	4629      	mov	r1, r5
 8003038:	028b      	lsls	r3, r1, #10
 800303a:	4621      	mov	r1, r4
 800303c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003040:	4621      	mov	r1, r4
 8003042:	028a      	lsls	r2, r1, #10
 8003044:	4610      	mov	r0, r2
 8003046:	4619      	mov	r1, r3
 8003048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800304a:	2200      	movs	r2, #0
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	61fa      	str	r2, [r7, #28]
 8003050:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003054:	f7fd f914 	bl	8000280 <__aeabi_uldivmod>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	4613      	mov	r3, r2
 800305e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	0c1b      	lsrs	r3, r3, #16
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003070:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003072:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003074:	fbb2 f3f3 	udiv	r3, r2, r3
 8003078:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800307a:	e002      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800307c:	4b05      	ldr	r3, [pc, #20]	; (8003094 <HAL_RCC_GetSysClockFreq+0x204>)
 800307e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003084:	4618      	mov	r0, r3
 8003086:	3750      	adds	r7, #80	; 0x50
 8003088:	46bd      	mov	sp, r7
 800308a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800
 8003094:	00f42400 	.word	0x00f42400
 8003098:	007a1200 	.word	0x007a1200

0800309c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a0:	4b03      	ldr	r3, [pc, #12]	; (80030b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030a2:	681b      	ldr	r3, [r3, #0]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	200000a0 	.word	0x200000a0

080030b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030b8:	f7ff fff0 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030bc:	4602      	mov	r2, r0
 80030be:	4b05      	ldr	r3, [pc, #20]	; (80030d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	0a9b      	lsrs	r3, r3, #10
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	4903      	ldr	r1, [pc, #12]	; (80030d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ca:	5ccb      	ldrb	r3, [r1, r3]
 80030cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40023800 	.word	0x40023800
 80030d8:	08005658 	.word	0x08005658

080030dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030e0:	f7ff ffdc 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030e4:	4602      	mov	r2, r0
 80030e6:	4b05      	ldr	r3, [pc, #20]	; (80030fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	0b5b      	lsrs	r3, r3, #13
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	4903      	ldr	r1, [pc, #12]	; (8003100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030f2:	5ccb      	ldrb	r3, [r1, r3]
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40023800 	.word	0x40023800
 8003100:	08005658 	.word	0x08005658

08003104 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	220f      	movs	r2, #15
 8003112:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 0203 	and.w	r2, r3, #3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003120:	4b0f      	ldr	r3, [pc, #60]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800312c:	4b0c      	ldr	r3, [pc, #48]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003138:	4b09      	ldr	r3, [pc, #36]	; (8003160 <HAL_RCC_GetClockConfig+0x5c>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	08db      	lsrs	r3, r3, #3
 800313e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <HAL_RCC_GetClockConfig+0x60>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0207 	and.w	r2, r3, #7
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	601a      	str	r2, [r3, #0]
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	40023c00 	.word	0x40023c00

08003168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e041      	b.n	80031fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d106      	bne.n	8003194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f839 	bl	8003206 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2202      	movs	r2, #2
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3304      	adds	r3, #4
 80031a4:	4619      	mov	r1, r3
 80031a6:	4610      	mov	r0, r2
 80031a8:	f000 f9b2 	bl	8003510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800320e:	bf00      	nop
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
	...

0800321c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b01      	cmp	r3, #1
 800322e:	d001      	beq.n	8003234 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e044      	b.n	80032be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68da      	ldr	r2, [r3, #12]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1e      	ldr	r2, [pc, #120]	; (80032cc <HAL_TIM_Base_Start_IT+0xb0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d018      	beq.n	8003288 <HAL_TIM_Base_Start_IT+0x6c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800325e:	d013      	beq.n	8003288 <HAL_TIM_Base_Start_IT+0x6c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1a      	ldr	r2, [pc, #104]	; (80032d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00e      	beq.n	8003288 <HAL_TIM_Base_Start_IT+0x6c>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a19      	ldr	r2, [pc, #100]	; (80032d4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_TIM_Base_Start_IT+0x6c>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <HAL_TIM_Base_Start_IT+0xbc>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_TIM_Base_Start_IT+0x6c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a16      	ldr	r2, [pc, #88]	; (80032dc <HAL_TIM_Base_Start_IT+0xc0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d111      	bne.n	80032ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2b06      	cmp	r3, #6
 8003298:	d010      	beq.n	80032bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f042 0201 	orr.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032aa:	e007      	b.n	80032bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3714      	adds	r7, #20
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40010000 	.word	0x40010000
 80032d0:	40000400 	.word	0x40000400
 80032d4:	40000800 	.word	0x40000800
 80032d8:	40000c00 	.word	0x40000c00
 80032dc:	40014000 	.word	0x40014000

080032e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d020      	beq.n	8003344 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01b      	beq.n	8003344 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0202 	mvn.w	r2, #2
 8003314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f8d2 	bl	80034d4 <HAL_TIM_IC_CaptureCallback>
 8003330:	e005      	b.n	800333e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f8c4 	bl	80034c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f8d5 	bl	80034e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	d020      	beq.n	8003390 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d01b      	beq.n	8003390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f06f 0204 	mvn.w	r2, #4
 8003360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f8ac 	bl	80034d4 <HAL_TIM_IC_CaptureCallback>
 800337c:	e005      	b.n	800338a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 f89e 	bl	80034c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 f8af 	bl	80034e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d020      	beq.n	80033dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f003 0308 	and.w	r3, r3, #8
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01b      	beq.n	80033dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0208 	mvn.w	r2, #8
 80033ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2204      	movs	r2, #4
 80033b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f886 	bl	80034d4 <HAL_TIM_IC_CaptureCallback>
 80033c8:	e005      	b.n	80033d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 f878 	bl	80034c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f889 	bl	80034e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d020      	beq.n	8003428 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f003 0310 	and.w	r3, r3, #16
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01b      	beq.n	8003428 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f06f 0210 	mvn.w	r2, #16
 80033f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2208      	movs	r2, #8
 80033fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f860 	bl	80034d4 <HAL_TIM_IC_CaptureCallback>
 8003414:	e005      	b.n	8003422 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 f852 	bl	80034c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f863 	bl	80034e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00c      	beq.n	800344c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d007      	beq.n	800344c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f06f 0201 	mvn.w	r2, #1
 8003444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7fd fde6 	bl	8001018 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00c      	beq.n	8003470 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800345c:	2b00      	cmp	r3, #0
 800345e:	d007      	beq.n	8003470 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f8e6 	bl	800363c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00c      	beq.n	8003494 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003480:	2b00      	cmp	r3, #0
 8003482:	d007      	beq.n	8003494 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800348c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f834 	bl	80034fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f003 0320 	and.w	r3, r3, #32
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00c      	beq.n	80034b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d007      	beq.n	80034b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f06f 0220 	mvn.w	r2, #32
 80034b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f8b8 	bl	8003628 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034b8:	bf00      	nop
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a3a      	ldr	r2, [pc, #232]	; (800360c <TIM_Base_SetConfig+0xfc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00f      	beq.n	8003548 <TIM_Base_SetConfig+0x38>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352e:	d00b      	beq.n	8003548 <TIM_Base_SetConfig+0x38>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a37      	ldr	r2, [pc, #220]	; (8003610 <TIM_Base_SetConfig+0x100>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d007      	beq.n	8003548 <TIM_Base_SetConfig+0x38>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a36      	ldr	r2, [pc, #216]	; (8003614 <TIM_Base_SetConfig+0x104>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d003      	beq.n	8003548 <TIM_Base_SetConfig+0x38>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a35      	ldr	r2, [pc, #212]	; (8003618 <TIM_Base_SetConfig+0x108>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d108      	bne.n	800355a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800354e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	4313      	orrs	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a2b      	ldr	r2, [pc, #172]	; (800360c <TIM_Base_SetConfig+0xfc>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d01b      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003568:	d017      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a28      	ldr	r2, [pc, #160]	; (8003610 <TIM_Base_SetConfig+0x100>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d013      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a27      	ldr	r2, [pc, #156]	; (8003614 <TIM_Base_SetConfig+0x104>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00f      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a26      	ldr	r2, [pc, #152]	; (8003618 <TIM_Base_SetConfig+0x108>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d00b      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a25      	ldr	r2, [pc, #148]	; (800361c <TIM_Base_SetConfig+0x10c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d007      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a24      	ldr	r2, [pc, #144]	; (8003620 <TIM_Base_SetConfig+0x110>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d003      	beq.n	800359a <TIM_Base_SetConfig+0x8a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a23      	ldr	r2, [pc, #140]	; (8003624 <TIM_Base_SetConfig+0x114>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d108      	bne.n	80035ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a0e      	ldr	r2, [pc, #56]	; (800360c <TIM_Base_SetConfig+0xfc>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d103      	bne.n	80035e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d105      	bne.n	80035fe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f023 0201 	bic.w	r2, r3, #1
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	611a      	str	r2, [r3, #16]
  }
}
 80035fe:	bf00      	nop
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40010000 	.word	0x40010000
 8003610:	40000400 	.word	0x40000400
 8003614:	40000800 	.word	0x40000800
 8003618:	40000c00 	.word	0x40000c00
 800361c:	40014000 	.word	0x40014000
 8003620:	40014400 	.word	0x40014400
 8003624:	40014800 	.word	0x40014800

08003628 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800365e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003662:	2b84      	cmp	r3, #132	; 0x84
 8003664:	d005      	beq.n	8003672 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003666:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4413      	add	r3, r2
 800366e:	3303      	adds	r3, #3
 8003670:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003672:	68fb      	ldr	r3, [r7, #12]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003684:	f000 faf6 	bl	8003c74 <vTaskStartScheduler>
  
  return osOK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	bd80      	pop	{r7, pc}

0800368e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800368e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003690:	b089      	sub	sp, #36	; 0x24
 8003692:	af04      	add	r7, sp, #16
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d020      	beq.n	80036e2 <osThreadCreate+0x54>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d01c      	beq.n	80036e2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685c      	ldr	r4, [r3, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691e      	ldr	r6, [r3, #16]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ffc8 	bl	8003650 <makeFreeRtosPriority>
 80036c0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ca:	9202      	str	r2, [sp, #8]
 80036cc:	9301      	str	r3, [sp, #4]
 80036ce:	9100      	str	r1, [sp, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	4632      	mov	r2, r6
 80036d4:	4629      	mov	r1, r5
 80036d6:	4620      	mov	r0, r4
 80036d8:	f000 f8ed 	bl	80038b6 <xTaskCreateStatic>
 80036dc:	4603      	mov	r3, r0
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e01c      	b.n	800371c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685c      	ldr	r4, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ee:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff ffaa 	bl	8003650 <makeFreeRtosPriority>
 80036fc:	4602      	mov	r2, r0
 80036fe:	f107 030c 	add.w	r3, r7, #12
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	9200      	str	r2, [sp, #0]
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	4632      	mov	r2, r6
 800370a:	4629      	mov	r1, r5
 800370c:	4620      	mov	r0, r4
 800370e:	f000 f92f 	bl	8003970 <xTaskCreate>
 8003712:	4603      	mov	r3, r0
 8003714:	2b01      	cmp	r3, #1
 8003716:	d001      	beq.n	800371c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	e000      	b.n	800371e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800371c:	68fb      	ldr	r3, [r7, #12]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003726 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b084      	sub	sp, #16
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <osDelay+0x16>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	e000      	b.n	800373e <osDelay+0x18>
 800373c:	2301      	movs	r3, #1
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fa64 	bl	8003c0c <vTaskDelay>
  
  return osOK;
 8003744:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f103 0208 	add.w	r2, r3, #8
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f04f 32ff 	mov.w	r2, #4294967295
 8003766:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f103 0208 	add.w	r2, r3, #8
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f103 0208 	add.w	r2, r3, #8
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	1c5a      	adds	r2, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003806:	d103      	bne.n	8003810 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	e00c      	b.n	800382a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3308      	adds	r3, #8
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	e002      	b.n	800381e <vListInsert+0x2e>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	60fb      	str	r3, [r7, #12]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	429a      	cmp	r2, r3
 8003828:	d2f6      	bcs.n	8003818 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	601a      	str	r2, [r3, #0]
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003862:	b480      	push	{r7}
 8003864:	b085      	sub	sp, #20
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6892      	ldr	r2, [r2, #8]
 8003878:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6852      	ldr	r2, [r2, #4]
 8003882:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	429a      	cmp	r2, r3
 800388c:	d103      	bne.n	8003896 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	1e5a      	subs	r2, r3, #1
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b08e      	sub	sp, #56	; 0x38
 80038ba:	af04      	add	r7, sp, #16
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10a      	bne.n	80038e0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ce:	f383 8811 	msr	BASEPRI, r3
 80038d2:	f3bf 8f6f 	isb	sy
 80038d6:	f3bf 8f4f 	dsb	sy
 80038da:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80038dc:	bf00      	nop
 80038de:	e7fe      	b.n	80038de <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10a      	bne.n	80038fc <xTaskCreateStatic+0x46>
	__asm volatile
 80038e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	61fb      	str	r3, [r7, #28]
}
 80038f8:	bf00      	nop
 80038fa:	e7fe      	b.n	80038fa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038fc:	23a0      	movs	r3, #160	; 0xa0
 80038fe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	2ba0      	cmp	r3, #160	; 0xa0
 8003904:	d00a      	beq.n	800391c <xTaskCreateStatic+0x66>
	__asm volatile
 8003906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390a:	f383 8811 	msr	BASEPRI, r3
 800390e:	f3bf 8f6f 	isb	sy
 8003912:	f3bf 8f4f 	dsb	sy
 8003916:	61bb      	str	r3, [r7, #24]
}
 8003918:	bf00      	nop
 800391a:	e7fe      	b.n	800391a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800391c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800391e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01e      	beq.n	8003962 <xTaskCreateStatic+0xac>
 8003924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003926:	2b00      	cmp	r3, #0
 8003928:	d01b      	beq.n	8003962 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800392a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800392e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003930:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003932:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	2202      	movs	r2, #2
 8003938:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800393c:	2300      	movs	r3, #0
 800393e:	9303      	str	r3, [sp, #12]
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	9302      	str	r3, [sp, #8]
 8003944:	f107 0314 	add.w	r3, r7, #20
 8003948:	9301      	str	r3, [sp, #4]
 800394a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	68b9      	ldr	r1, [r7, #8]
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 f851 	bl	80039fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800395a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800395c:	f000 f8ec 	bl	8003b38 <prvAddNewTaskToReadyList>
 8003960:	e001      	b.n	8003966 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003962:	2300      	movs	r3, #0
 8003964:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003966:	697b      	ldr	r3, [r7, #20]
	}
 8003968:	4618      	mov	r0, r3
 800396a:	3728      	adds	r7, #40	; 0x28
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003970:	b580      	push	{r7, lr}
 8003972:	b08c      	sub	sp, #48	; 0x30
 8003974:	af04      	add	r7, sp, #16
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003980:	88fb      	ldrh	r3, [r7, #6]
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4618      	mov	r0, r3
 8003986:	f000 feef 	bl	8004768 <pvPortMalloc>
 800398a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00e      	beq.n	80039b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003992:	20a0      	movs	r0, #160	; 0xa0
 8003994:	f000 fee8 	bl	8004768 <pvPortMalloc>
 8003998:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	697a      	ldr	r2, [r7, #20]
 80039a4:	631a      	str	r2, [r3, #48]	; 0x30
 80039a6:	e005      	b.n	80039b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039a8:	6978      	ldr	r0, [r7, #20]
 80039aa:	f000 ffa9 	bl	8004900 <vPortFree>
 80039ae:	e001      	b.n	80039b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d017      	beq.n	80039ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039c2:	88fa      	ldrh	r2, [r7, #6]
 80039c4:	2300      	movs	r3, #0
 80039c6:	9303      	str	r3, [sp, #12]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	9302      	str	r3, [sp, #8]
 80039cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ce:	9301      	str	r3, [sp, #4]
 80039d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f80f 	bl	80039fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039de:	69f8      	ldr	r0, [r7, #28]
 80039e0:	f000 f8aa 	bl	8003b38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039e4:	2301      	movs	r3, #1
 80039e6:	61bb      	str	r3, [r7, #24]
 80039e8:	e002      	b.n	80039f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039ea:	f04f 33ff 	mov.w	r3, #4294967295
 80039ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039f0:	69bb      	ldr	r3, [r7, #24]
	}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3720      	adds	r7, #32
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b088      	sub	sp, #32
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	60b9      	str	r1, [r7, #8]
 8003a06:	607a      	str	r2, [r7, #4]
 8003a08:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a14:	3b01      	subs	r3, #1
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	f023 0307 	bic.w	r3, r3, #7
 8003a22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a32:	f383 8811 	msr	BASEPRI, r3
 8003a36:	f3bf 8f6f 	isb	sy
 8003a3a:	f3bf 8f4f 	dsb	sy
 8003a3e:	617b      	str	r3, [r7, #20]
}
 8003a40:	bf00      	nop
 8003a42:	e7fe      	b.n	8003a42 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d01f      	beq.n	8003a8a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
 8003a4e:	e012      	b.n	8003a76 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	4413      	add	r3, r2
 8003a56:	7819      	ldrb	r1, [r3, #0]
 8003a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	3334      	adds	r3, #52	; 0x34
 8003a60:	460a      	mov	r2, r1
 8003a62:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a64:	68ba      	ldr	r2, [r7, #8]
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	4413      	add	r3, r2
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d006      	beq.n	8003a7e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	3301      	adds	r3, #1
 8003a74:	61fb      	str	r3, [r7, #28]
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	2b0f      	cmp	r3, #15
 8003a7a:	d9e9      	bls.n	8003a50 <prvInitialiseNewTask+0x54>
 8003a7c:	e000      	b.n	8003a80 <prvInitialiseNewTask+0x84>
			{
				break;
 8003a7e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a88:	e003      	b.n	8003a92 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a94:	2b06      	cmp	r3, #6
 8003a96:	d901      	bls.n	8003a9c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a98:	2306      	movs	r3, #6
 8003a9a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aa0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aa6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aaa:	2200      	movs	r2, #0
 8003aac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff fe6b 	bl	800378e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aba:	3318      	adds	r3, #24
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fe66 	bl	800378e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ac6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aca:	f1c3 0207 	rsb	r2, r3, #7
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ad6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aea:	334c      	adds	r3, #76	; 0x4c
 8003aec:	224c      	movs	r2, #76	; 0x4c
 8003aee:	2100      	movs	r1, #0
 8003af0:	4618      	mov	r0, r3
 8003af2:	f001 f843 	bl	8004b7c <memset>
 8003af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af8:	4a0c      	ldr	r2, [pc, #48]	; (8003b2c <prvInitialiseNewTask+0x130>)
 8003afa:	651a      	str	r2, [r3, #80]	; 0x50
 8003afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afe:	4a0c      	ldr	r2, [pc, #48]	; (8003b30 <prvInitialiseNewTask+0x134>)
 8003b00:	655a      	str	r2, [r3, #84]	; 0x54
 8003b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b04:	4a0b      	ldr	r2, [pc, #44]	; (8003b34 <prvInitialiseNewTask+0x138>)
 8003b06:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	68f9      	ldr	r1, [r7, #12]
 8003b0c:	69b8      	ldr	r0, [r7, #24]
 8003b0e:	f000 fc1f 	bl	8004350 <pxPortInitialiseStack>
 8003b12:	4602      	mov	r2, r0
 8003b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b16:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d002      	beq.n	8003b24 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b22:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b24:	bf00      	nop
 8003b26:	3720      	adds	r7, #32
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	200041ec 	.word	0x200041ec
 8003b30:	20004254 	.word	0x20004254
 8003b34:	200042bc 	.word	0x200042bc

08003b38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b40:	f000 fd30 	bl	80045a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b44:	4b2a      	ldr	r3, [pc, #168]	; (8003bf0 <prvAddNewTaskToReadyList+0xb8>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	4a29      	ldr	r2, [pc, #164]	; (8003bf0 <prvAddNewTaskToReadyList+0xb8>)
 8003b4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b4e:	4b29      	ldr	r3, [pc, #164]	; (8003bf4 <prvAddNewTaskToReadyList+0xbc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b56:	4a27      	ldr	r2, [pc, #156]	; (8003bf4 <prvAddNewTaskToReadyList+0xbc>)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b5c:	4b24      	ldr	r3, [pc, #144]	; (8003bf0 <prvAddNewTaskToReadyList+0xb8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d110      	bne.n	8003b86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b64:	f000 facc 	bl	8004100 <prvInitialiseTaskLists>
 8003b68:	e00d      	b.n	8003b86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b6a:	4b23      	ldr	r3, [pc, #140]	; (8003bf8 <prvAddNewTaskToReadyList+0xc0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d109      	bne.n	8003b86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b72:	4b20      	ldr	r3, [pc, #128]	; (8003bf4 <prvAddNewTaskToReadyList+0xbc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d802      	bhi.n	8003b86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b80:	4a1c      	ldr	r2, [pc, #112]	; (8003bf4 <prvAddNewTaskToReadyList+0xbc>)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b86:	4b1d      	ldr	r3, [pc, #116]	; (8003bfc <prvAddNewTaskToReadyList+0xc4>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	4a1b      	ldr	r2, [pc, #108]	; (8003bfc <prvAddNewTaskToReadyList+0xc4>)
 8003b8e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b94:	2201      	movs	r2, #1
 8003b96:	409a      	lsls	r2, r3
 8003b98:	4b19      	ldr	r3, [pc, #100]	; (8003c00 <prvAddNewTaskToReadyList+0xc8>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	4a18      	ldr	r2, [pc, #96]	; (8003c00 <prvAddNewTaskToReadyList+0xc8>)
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a15      	ldr	r2, [pc, #84]	; (8003c04 <prvAddNewTaskToReadyList+0xcc>)
 8003bb0:	441a      	add	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4610      	mov	r0, r2
 8003bba:	f7ff fdf5 	bl	80037a8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bbe:	f000 fd21 	bl	8004604 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	; (8003bf8 <prvAddNewTaskToReadyList+0xc0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00e      	beq.n	8003be8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bca:	4b0a      	ldr	r3, [pc, #40]	; (8003bf4 <prvAddNewTaskToReadyList+0xbc>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d207      	bcs.n	8003be8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <prvAddNewTaskToReadyList+0xd0>)
 8003bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	20000598 	.word	0x20000598
 8003bf4:	20000498 	.word	0x20000498
 8003bf8:	200005a4 	.word	0x200005a4
 8003bfc:	200005b4 	.word	0x200005b4
 8003c00:	200005a0 	.word	0x200005a0
 8003c04:	2000049c 	.word	0x2000049c
 8003c08:	e000ed04 	.word	0xe000ed04

08003c0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d017      	beq.n	8003c4e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <vTaskDelay+0x60>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <vTaskDelay+0x30>
	__asm volatile
 8003c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c2a:	f383 8811 	msr	BASEPRI, r3
 8003c2e:	f3bf 8f6f 	isb	sy
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	60bb      	str	r3, [r7, #8]
}
 8003c38:	bf00      	nop
 8003c3a:	e7fe      	b.n	8003c3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c3c:	f000 f884 	bl	8003d48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c40:	2100      	movs	r1, #0
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 fb1e 	bl	8004284 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c48:	f000 f88c 	bl	8003d64 <xTaskResumeAll>
 8003c4c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d107      	bne.n	8003c64 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <vTaskDelay+0x64>)
 8003c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	f3bf 8f4f 	dsb	sy
 8003c60:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	200005c0 	.word	0x200005c0
 8003c70:	e000ed04 	.word	0xe000ed04

08003c74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b08a      	sub	sp, #40	; 0x28
 8003c78:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c82:	463a      	mov	r2, r7
 8003c84:	1d39      	adds	r1, r7, #4
 8003c86:	f107 0308 	add.w	r3, r7, #8
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fc fc76 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c90:	6839      	ldr	r1, [r7, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	9202      	str	r2, [sp, #8]
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	460a      	mov	r2, r1
 8003ca2:	4921      	ldr	r1, [pc, #132]	; (8003d28 <vTaskStartScheduler+0xb4>)
 8003ca4:	4821      	ldr	r0, [pc, #132]	; (8003d2c <vTaskStartScheduler+0xb8>)
 8003ca6:	f7ff fe06 	bl	80038b6 <xTaskCreateStatic>
 8003caa:	4603      	mov	r3, r0
 8003cac:	4a20      	ldr	r2, [pc, #128]	; (8003d30 <vTaskStartScheduler+0xbc>)
 8003cae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cb0:	4b1f      	ldr	r3, [pc, #124]	; (8003d30 <vTaskStartScheduler+0xbc>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d002      	beq.n	8003cbe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	e001      	b.n	8003cc2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d11b      	bne.n	8003d00 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ccc:	f383 8811 	msr	BASEPRI, r3
 8003cd0:	f3bf 8f6f 	isb	sy
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	613b      	str	r3, [r7, #16]
}
 8003cda:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cdc:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <vTaskStartScheduler+0xc0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	334c      	adds	r3, #76	; 0x4c
 8003ce2:	4a15      	ldr	r2, [pc, #84]	; (8003d38 <vTaskStartScheduler+0xc4>)
 8003ce4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ce6:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <vTaskStartScheduler+0xc8>)
 8003ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cee:	4b14      	ldr	r3, [pc, #80]	; (8003d40 <vTaskStartScheduler+0xcc>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cf4:	4b13      	ldr	r3, [pc, #76]	; (8003d44 <vTaskStartScheduler+0xd0>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cfa:	f000 fbb1 	bl	8004460 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cfe:	e00e      	b.n	8003d1e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d06:	d10a      	bne.n	8003d1e <vTaskStartScheduler+0xaa>
	__asm volatile
 8003d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d0c:	f383 8811 	msr	BASEPRI, r3
 8003d10:	f3bf 8f6f 	isb	sy
 8003d14:	f3bf 8f4f 	dsb	sy
 8003d18:	60fb      	str	r3, [r7, #12]
}
 8003d1a:	bf00      	nop
 8003d1c:	e7fe      	b.n	8003d1c <vTaskStartScheduler+0xa8>
}
 8003d1e:	bf00      	nop
 8003d20:	3718      	adds	r7, #24
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	08005640 	.word	0x08005640
 8003d2c:	080040d1 	.word	0x080040d1
 8003d30:	200005bc 	.word	0x200005bc
 8003d34:	20000498 	.word	0x20000498
 8003d38:	200000fc 	.word	0x200000fc
 8003d3c:	200005b8 	.word	0x200005b8
 8003d40:	200005a4 	.word	0x200005a4
 8003d44:	2000059c 	.word	0x2000059c

08003d48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d4c:	4b04      	ldr	r3, [pc, #16]	; (8003d60 <vTaskSuspendAll+0x18>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3301      	adds	r3, #1
 8003d52:	4a03      	ldr	r2, [pc, #12]	; (8003d60 <vTaskSuspendAll+0x18>)
 8003d54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d56:	bf00      	nop
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr
 8003d60:	200005c0 	.word	0x200005c0

08003d64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d72:	4b41      	ldr	r3, [pc, #260]	; (8003e78 <xTaskResumeAll+0x114>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10a      	bne.n	8003d90 <xTaskResumeAll+0x2c>
	__asm volatile
 8003d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	603b      	str	r3, [r7, #0]
}
 8003d8c:	bf00      	nop
 8003d8e:	e7fe      	b.n	8003d8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d90:	f000 fc08 	bl	80045a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d94:	4b38      	ldr	r3, [pc, #224]	; (8003e78 <xTaskResumeAll+0x114>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	4a37      	ldr	r2, [pc, #220]	; (8003e78 <xTaskResumeAll+0x114>)
 8003d9c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d9e:	4b36      	ldr	r3, [pc, #216]	; (8003e78 <xTaskResumeAll+0x114>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d161      	bne.n	8003e6a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003da6:	4b35      	ldr	r3, [pc, #212]	; (8003e7c <xTaskResumeAll+0x118>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d05d      	beq.n	8003e6a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dae:	e02e      	b.n	8003e0e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003db0:	4b33      	ldr	r3, [pc, #204]	; (8003e80 <xTaskResumeAll+0x11c>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	3318      	adds	r3, #24
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff fd50 	bl	8003862 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff fd4b 	bl	8003862 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <xTaskResumeAll+0x120>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	4a2a      	ldr	r2, [pc, #168]	; (8003e84 <xTaskResumeAll+0x120>)
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de2:	4613      	mov	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	4a27      	ldr	r2, [pc, #156]	; (8003e88 <xTaskResumeAll+0x124>)
 8003dec:	441a      	add	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	3304      	adds	r3, #4
 8003df2:	4619      	mov	r1, r3
 8003df4:	4610      	mov	r0, r2
 8003df6:	f7ff fcd7 	bl	80037a8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dfe:	4b23      	ldr	r3, [pc, #140]	; (8003e8c <xTaskResumeAll+0x128>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d302      	bcc.n	8003e0e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003e08:	4b21      	ldr	r3, [pc, #132]	; (8003e90 <xTaskResumeAll+0x12c>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e0e:	4b1c      	ldr	r3, [pc, #112]	; (8003e80 <xTaskResumeAll+0x11c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1cc      	bne.n	8003db0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e1c:	f000 fa12 	bl	8004244 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <xTaskResumeAll+0x130>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d010      	beq.n	8003e4e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e2c:	f000 f836 	bl	8003e9c <xTaskIncrementTick>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003e36:	4b16      	ldr	r3, [pc, #88]	; (8003e90 <xTaskResumeAll+0x12c>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f1      	bne.n	8003e2c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003e48:	4b12      	ldr	r3, [pc, #72]	; (8003e94 <xTaskResumeAll+0x130>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e4e:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <xTaskResumeAll+0x12c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e56:	2301      	movs	r3, #1
 8003e58:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <xTaskResumeAll+0x134>)
 8003e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e6a:	f000 fbcb 	bl	8004604 <vPortExitCritical>

	return xAlreadyYielded;
 8003e6e:	68bb      	ldr	r3, [r7, #8]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	200005c0 	.word	0x200005c0
 8003e7c:	20000598 	.word	0x20000598
 8003e80:	20000558 	.word	0x20000558
 8003e84:	200005a0 	.word	0x200005a0
 8003e88:	2000049c 	.word	0x2000049c
 8003e8c:	20000498 	.word	0x20000498
 8003e90:	200005ac 	.word	0x200005ac
 8003e94:	200005a8 	.word	0x200005a8
 8003e98:	e000ed04 	.word	0xe000ed04

08003e9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ea6:	4b4e      	ldr	r3, [pc, #312]	; (8003fe0 <xTaskIncrementTick+0x144>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f040 808e 	bne.w	8003fcc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003eb0:	4b4c      	ldr	r3, [pc, #304]	; (8003fe4 <xTaskIncrementTick+0x148>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003eb8:	4a4a      	ldr	r2, [pc, #296]	; (8003fe4 <xTaskIncrementTick+0x148>)
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d120      	bne.n	8003f06 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ec4:	4b48      	ldr	r3, [pc, #288]	; (8003fe8 <xTaskIncrementTick+0x14c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <xTaskIncrementTick+0x48>
	__asm volatile
 8003ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	603b      	str	r3, [r7, #0]
}
 8003ee0:	bf00      	nop
 8003ee2:	e7fe      	b.n	8003ee2 <xTaskIncrementTick+0x46>
 8003ee4:	4b40      	ldr	r3, [pc, #256]	; (8003fe8 <xTaskIncrementTick+0x14c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	4b40      	ldr	r3, [pc, #256]	; (8003fec <xTaskIncrementTick+0x150>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a3e      	ldr	r2, [pc, #248]	; (8003fe8 <xTaskIncrementTick+0x14c>)
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	4a3e      	ldr	r2, [pc, #248]	; (8003fec <xTaskIncrementTick+0x150>)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	4b3d      	ldr	r3, [pc, #244]	; (8003ff0 <xTaskIncrementTick+0x154>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	3301      	adds	r3, #1
 8003efe:	4a3c      	ldr	r2, [pc, #240]	; (8003ff0 <xTaskIncrementTick+0x154>)
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	f000 f99f 	bl	8004244 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f06:	4b3b      	ldr	r3, [pc, #236]	; (8003ff4 <xTaskIncrementTick+0x158>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d348      	bcc.n	8003fa2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f10:	4b35      	ldr	r3, [pc, #212]	; (8003fe8 <xTaskIncrementTick+0x14c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d104      	bne.n	8003f24 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f1a:	4b36      	ldr	r3, [pc, #216]	; (8003ff4 <xTaskIncrementTick+0x158>)
 8003f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f20:	601a      	str	r2, [r3, #0]
					break;
 8003f22:	e03e      	b.n	8003fa2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f24:	4b30      	ldr	r3, [pc, #192]	; (8003fe8 <xTaskIncrementTick+0x14c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d203      	bcs.n	8003f44 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f3c:	4a2d      	ldr	r2, [pc, #180]	; (8003ff4 <xTaskIncrementTick+0x158>)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f42:	e02e      	b.n	8003fa2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	3304      	adds	r3, #4
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7ff fc8a 	bl	8003862 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d004      	beq.n	8003f60 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	3318      	adds	r3, #24
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fc81 	bl	8003862 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f64:	2201      	movs	r2, #1
 8003f66:	409a      	lsls	r2, r3
 8003f68:	4b23      	ldr	r3, [pc, #140]	; (8003ff8 <xTaskIncrementTick+0x15c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	4a22      	ldr	r2, [pc, #136]	; (8003ff8 <xTaskIncrementTick+0x15c>)
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f76:	4613      	mov	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4a1f      	ldr	r2, [pc, #124]	; (8003ffc <xTaskIncrementTick+0x160>)
 8003f80:	441a      	add	r2, r3
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	3304      	adds	r3, #4
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f7ff fc0d 	bl	80037a8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f92:	4b1b      	ldr	r3, [pc, #108]	; (8004000 <xTaskIncrementTick+0x164>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d3b9      	bcc.n	8003f10 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fa0:	e7b6      	b.n	8003f10 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fa2:	4b17      	ldr	r3, [pc, #92]	; (8004000 <xTaskIncrementTick+0x164>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa8:	4914      	ldr	r1, [pc, #80]	; (8003ffc <xTaskIncrementTick+0x160>)
 8003faa:	4613      	mov	r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d901      	bls.n	8003fbe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003fbe:	4b11      	ldr	r3, [pc, #68]	; (8004004 <xTaskIncrementTick+0x168>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d007      	beq.n	8003fd6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
 8003fca:	e004      	b.n	8003fd6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fcc:	4b0e      	ldr	r3, [pc, #56]	; (8004008 <xTaskIncrementTick+0x16c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	4a0d      	ldr	r2, [pc, #52]	; (8004008 <xTaskIncrementTick+0x16c>)
 8003fd4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fd6:	697b      	ldr	r3, [r7, #20]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	200005c0 	.word	0x200005c0
 8003fe4:	2000059c 	.word	0x2000059c
 8003fe8:	20000550 	.word	0x20000550
 8003fec:	20000554 	.word	0x20000554
 8003ff0:	200005b0 	.word	0x200005b0
 8003ff4:	200005b8 	.word	0x200005b8
 8003ff8:	200005a0 	.word	0x200005a0
 8003ffc:	2000049c 	.word	0x2000049c
 8004000:	20000498 	.word	0x20000498
 8004004:	200005ac 	.word	0x200005ac
 8004008:	200005a8 	.word	0x200005a8

0800400c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004012:	4b29      	ldr	r3, [pc, #164]	; (80040b8 <vTaskSwitchContext+0xac>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800401a:	4b28      	ldr	r3, [pc, #160]	; (80040bc <vTaskSwitchContext+0xb0>)
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004020:	e044      	b.n	80040ac <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004022:	4b26      	ldr	r3, [pc, #152]	; (80040bc <vTaskSwitchContext+0xb0>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004028:	4b25      	ldr	r3, [pc, #148]	; (80040c0 <vTaskSwitchContext+0xb4>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	fab3 f383 	clz	r3, r3
 8004034:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004036:	7afb      	ldrb	r3, [r7, #11]
 8004038:	f1c3 031f 	rsb	r3, r3, #31
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	4921      	ldr	r1, [pc, #132]	; (80040c4 <vTaskSwitchContext+0xb8>)
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4613      	mov	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10a      	bne.n	8004068 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004056:	f383 8811 	msr	BASEPRI, r3
 800405a:	f3bf 8f6f 	isb	sy
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	607b      	str	r3, [r7, #4]
}
 8004064:	bf00      	nop
 8004066:	e7fe      	b.n	8004066 <vTaskSwitchContext+0x5a>
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4613      	mov	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4a14      	ldr	r2, [pc, #80]	; (80040c4 <vTaskSwitchContext+0xb8>)
 8004074:	4413      	add	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	605a      	str	r2, [r3, #4]
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	3308      	adds	r3, #8
 800408a:	429a      	cmp	r2, r3
 800408c:	d104      	bne.n	8004098 <vTaskSwitchContext+0x8c>
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	605a      	str	r2, [r3, #4]
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	4a0a      	ldr	r2, [pc, #40]	; (80040c8 <vTaskSwitchContext+0xbc>)
 80040a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040a2:	4b09      	ldr	r3, [pc, #36]	; (80040c8 <vTaskSwitchContext+0xbc>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	334c      	adds	r3, #76	; 0x4c
 80040a8:	4a08      	ldr	r2, [pc, #32]	; (80040cc <vTaskSwitchContext+0xc0>)
 80040aa:	6013      	str	r3, [r2, #0]
}
 80040ac:	bf00      	nop
 80040ae:	371c      	adds	r7, #28
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	200005c0 	.word	0x200005c0
 80040bc:	200005ac 	.word	0x200005ac
 80040c0:	200005a0 	.word	0x200005a0
 80040c4:	2000049c 	.word	0x2000049c
 80040c8:	20000498 	.word	0x20000498
 80040cc:	200000fc 	.word	0x200000fc

080040d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040d8:	f000 f852 	bl	8004180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040dc:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <prvIdleTask+0x28>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d9f9      	bls.n	80040d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <prvIdleTask+0x2c>)
 80040e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040f4:	e7f0      	b.n	80040d8 <prvIdleTask+0x8>
 80040f6:	bf00      	nop
 80040f8:	2000049c 	.word	0x2000049c
 80040fc:	e000ed04 	.word	0xe000ed04

08004100 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004106:	2300      	movs	r3, #0
 8004108:	607b      	str	r3, [r7, #4]
 800410a:	e00c      	b.n	8004126 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4a12      	ldr	r2, [pc, #72]	; (8004160 <prvInitialiseTaskLists+0x60>)
 8004118:	4413      	add	r3, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fb17 	bl	800374e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3301      	adds	r3, #1
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b06      	cmp	r3, #6
 800412a:	d9ef      	bls.n	800410c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800412c:	480d      	ldr	r0, [pc, #52]	; (8004164 <prvInitialiseTaskLists+0x64>)
 800412e:	f7ff fb0e 	bl	800374e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004132:	480d      	ldr	r0, [pc, #52]	; (8004168 <prvInitialiseTaskLists+0x68>)
 8004134:	f7ff fb0b 	bl	800374e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004138:	480c      	ldr	r0, [pc, #48]	; (800416c <prvInitialiseTaskLists+0x6c>)
 800413a:	f7ff fb08 	bl	800374e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800413e:	480c      	ldr	r0, [pc, #48]	; (8004170 <prvInitialiseTaskLists+0x70>)
 8004140:	f7ff fb05 	bl	800374e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004144:	480b      	ldr	r0, [pc, #44]	; (8004174 <prvInitialiseTaskLists+0x74>)
 8004146:	f7ff fb02 	bl	800374e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <prvInitialiseTaskLists+0x78>)
 800414c:	4a05      	ldr	r2, [pc, #20]	; (8004164 <prvInitialiseTaskLists+0x64>)
 800414e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004150:	4b0a      	ldr	r3, [pc, #40]	; (800417c <prvInitialiseTaskLists+0x7c>)
 8004152:	4a05      	ldr	r2, [pc, #20]	; (8004168 <prvInitialiseTaskLists+0x68>)
 8004154:	601a      	str	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	2000049c 	.word	0x2000049c
 8004164:	20000528 	.word	0x20000528
 8004168:	2000053c 	.word	0x2000053c
 800416c:	20000558 	.word	0x20000558
 8004170:	2000056c 	.word	0x2000056c
 8004174:	20000584 	.word	0x20000584
 8004178:	20000550 	.word	0x20000550
 800417c:	20000554 	.word	0x20000554

08004180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004186:	e019      	b.n	80041bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004188:	f000 fa0c 	bl	80045a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800418c:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <prvCheckTasksWaitingTermination+0x50>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fb62 	bl	8003862 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800419e:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	4a0b      	ldr	r2, [pc, #44]	; (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041a8:	4b0b      	ldr	r3, [pc, #44]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	4a0a      	ldr	r2, [pc, #40]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041b2:	f000 fa27 	bl	8004604 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f810 	bl	80041dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041bc:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e1      	bne.n	8004188 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	2000056c 	.word	0x2000056c
 80041d4:	20000598 	.word	0x20000598
 80041d8:	20000580 	.word	0x20000580

080041dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	334c      	adds	r3, #76	; 0x4c
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 fccf 	bl	8004b8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d108      	bne.n	800420a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fb7f 	bl	8004900 <vPortFree>
				vPortFree( pxTCB );
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fb7c 	bl	8004900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004208:	e018      	b.n	800423c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004210:	2b01      	cmp	r3, #1
 8004212:	d103      	bne.n	800421c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fb73 	bl	8004900 <vPortFree>
	}
 800421a:	e00f      	b.n	800423c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004222:	2b02      	cmp	r3, #2
 8004224:	d00a      	beq.n	800423c <prvDeleteTCB+0x60>
	__asm volatile
 8004226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422a:	f383 8811 	msr	BASEPRI, r3
 800422e:	f3bf 8f6f 	isb	sy
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	60fb      	str	r3, [r7, #12]
}
 8004238:	bf00      	nop
 800423a:	e7fe      	b.n	800423a <prvDeleteTCB+0x5e>
	}
 800423c:	bf00      	nop
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800424a:	4b0c      	ldr	r3, [pc, #48]	; (800427c <prvResetNextTaskUnblockTime+0x38>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d104      	bne.n	800425e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004254:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <prvResetNextTaskUnblockTime+0x3c>)
 8004256:	f04f 32ff 	mov.w	r2, #4294967295
 800425a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800425c:	e008      	b.n	8004270 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800425e:	4b07      	ldr	r3, [pc, #28]	; (800427c <prvResetNextTaskUnblockTime+0x38>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	4a04      	ldr	r2, [pc, #16]	; (8004280 <prvResetNextTaskUnblockTime+0x3c>)
 800426e:	6013      	str	r3, [r2, #0]
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	20000550 	.word	0x20000550
 8004280:	200005b8 	.word	0x200005b8

08004284 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800428e:	4b29      	ldr	r3, [pc, #164]	; (8004334 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004294:	4b28      	ldr	r3, [pc, #160]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3304      	adds	r3, #4
 800429a:	4618      	mov	r0, r3
 800429c:	f7ff fae1 	bl	8003862 <uxListRemove>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10b      	bne.n	80042be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80042a6:	4b24      	ldr	r3, [pc, #144]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ac:	2201      	movs	r2, #1
 80042ae:	fa02 f303 	lsl.w	r3, r2, r3
 80042b2:	43da      	mvns	r2, r3
 80042b4:	4b21      	ldr	r3, [pc, #132]	; (800433c <prvAddCurrentTaskToDelayedList+0xb8>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4013      	ands	r3, r2
 80042ba:	4a20      	ldr	r2, [pc, #128]	; (800433c <prvAddCurrentTaskToDelayedList+0xb8>)
 80042bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c4:	d10a      	bne.n	80042dc <prvAddCurrentTaskToDelayedList+0x58>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042cc:	4b1a      	ldr	r3, [pc, #104]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3304      	adds	r3, #4
 80042d2:	4619      	mov	r1, r3
 80042d4:	481a      	ldr	r0, [pc, #104]	; (8004340 <prvAddCurrentTaskToDelayedList+0xbc>)
 80042d6:	f7ff fa67 	bl	80037a8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042da:	e026      	b.n	800432a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4413      	add	r3, r2
 80042e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042e4:	4b14      	ldr	r3, [pc, #80]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d209      	bcs.n	8004308 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042f4:	4b13      	ldr	r3, [pc, #76]	; (8004344 <prvAddCurrentTaskToDelayedList+0xc0>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	3304      	adds	r3, #4
 80042fe:	4619      	mov	r1, r3
 8004300:	4610      	mov	r0, r2
 8004302:	f7ff fa75 	bl	80037f0 <vListInsert>
}
 8004306:	e010      	b.n	800432a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004308:	4b0f      	ldr	r3, [pc, #60]	; (8004348 <prvAddCurrentTaskToDelayedList+0xc4>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <prvAddCurrentTaskToDelayedList+0xb4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	3304      	adds	r3, #4
 8004312:	4619      	mov	r1, r3
 8004314:	4610      	mov	r0, r2
 8004316:	f7ff fa6b 	bl	80037f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800431a:	4b0c      	ldr	r3, [pc, #48]	; (800434c <prvAddCurrentTaskToDelayedList+0xc8>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	429a      	cmp	r2, r3
 8004322:	d202      	bcs.n	800432a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004324:	4a09      	ldr	r2, [pc, #36]	; (800434c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	6013      	str	r3, [r2, #0]
}
 800432a:	bf00      	nop
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	2000059c 	.word	0x2000059c
 8004338:	20000498 	.word	0x20000498
 800433c:	200005a0 	.word	0x200005a0
 8004340:	20000584 	.word	0x20000584
 8004344:	20000554 	.word	0x20000554
 8004348:	20000550 	.word	0x20000550
 800434c:	200005b8 	.word	0x200005b8

08004350 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3b04      	subs	r3, #4
 8004360:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004368:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	3b04      	subs	r3, #4
 800436e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	f023 0201 	bic.w	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3b04      	subs	r3, #4
 800437e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004380:	4a0c      	ldr	r2, [pc, #48]	; (80043b4 <pxPortInitialiseStack+0x64>)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3b14      	subs	r3, #20
 800438a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	3b04      	subs	r3, #4
 8004396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f06f 0202 	mvn.w	r2, #2
 800439e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	3b20      	subs	r3, #32
 80043a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80043a6:	68fb      	ldr	r3, [r7, #12]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	080043b9 	.word	0x080043b9

080043b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80043c2:	4b12      	ldr	r3, [pc, #72]	; (800440c <prvTaskExitError+0x54>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ca:	d00a      	beq.n	80043e2 <prvTaskExitError+0x2a>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	60fb      	str	r3, [r7, #12]
}
 80043de:	bf00      	nop
 80043e0:	e7fe      	b.n	80043e0 <prvTaskExitError+0x28>
	__asm volatile
 80043e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e6:	f383 8811 	msr	BASEPRI, r3
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	60bb      	str	r3, [r7, #8]
}
 80043f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80043f6:	bf00      	nop
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0fc      	beq.n	80043f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80043fe:	bf00      	nop
 8004400:	bf00      	nop
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	200000ac 	.word	0x200000ac

08004410 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004410:	4b07      	ldr	r3, [pc, #28]	; (8004430 <pxCurrentTCBConst2>)
 8004412:	6819      	ldr	r1, [r3, #0]
 8004414:	6808      	ldr	r0, [r1, #0]
 8004416:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441a:	f380 8809 	msr	PSP, r0
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f04f 0000 	mov.w	r0, #0
 8004426:	f380 8811 	msr	BASEPRI, r0
 800442a:	4770      	bx	lr
 800442c:	f3af 8000 	nop.w

08004430 <pxCurrentTCBConst2>:
 8004430:	20000498 	.word	0x20000498
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop

08004438 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004438:	4808      	ldr	r0, [pc, #32]	; (800445c <prvPortStartFirstTask+0x24>)
 800443a:	6800      	ldr	r0, [r0, #0]
 800443c:	6800      	ldr	r0, [r0, #0]
 800443e:	f380 8808 	msr	MSP, r0
 8004442:	f04f 0000 	mov.w	r0, #0
 8004446:	f380 8814 	msr	CONTROL, r0
 800444a:	b662      	cpsie	i
 800444c:	b661      	cpsie	f
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	df00      	svc	0
 8004458:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800445a:	bf00      	nop
 800445c:	e000ed08 	.word	0xe000ed08

08004460 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004466:	4b46      	ldr	r3, [pc, #280]	; (8004580 <xPortStartScheduler+0x120>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a46      	ldr	r2, [pc, #280]	; (8004584 <xPortStartScheduler+0x124>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d10a      	bne.n	8004486 <xPortStartScheduler+0x26>
	__asm volatile
 8004470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004474:	f383 8811 	msr	BASEPRI, r3
 8004478:	f3bf 8f6f 	isb	sy
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	613b      	str	r3, [r7, #16]
}
 8004482:	bf00      	nop
 8004484:	e7fe      	b.n	8004484 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004486:	4b3e      	ldr	r3, [pc, #248]	; (8004580 <xPortStartScheduler+0x120>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a3f      	ldr	r2, [pc, #252]	; (8004588 <xPortStartScheduler+0x128>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d10a      	bne.n	80044a6 <xPortStartScheduler+0x46>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80044a6:	4b39      	ldr	r3, [pc, #228]	; (800458c <xPortStartScheduler+0x12c>)
 80044a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	22ff      	movs	r2, #255	; 0xff
 80044b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80044c0:	78fb      	ldrb	r3, [r7, #3]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	4b31      	ldr	r3, [pc, #196]	; (8004590 <xPortStartScheduler+0x130>)
 80044cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044ce:	4b31      	ldr	r3, [pc, #196]	; (8004594 <xPortStartScheduler+0x134>)
 80044d0:	2207      	movs	r2, #7
 80044d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044d4:	e009      	b.n	80044ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80044d6:	4b2f      	ldr	r3, [pc, #188]	; (8004594 <xPortStartScheduler+0x134>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	3b01      	subs	r3, #1
 80044dc:	4a2d      	ldr	r2, [pc, #180]	; (8004594 <xPortStartScheduler+0x134>)
 80044de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044e0:	78fb      	ldrb	r3, [r7, #3]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044ea:	78fb      	ldrb	r3, [r7, #3]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044f2:	2b80      	cmp	r3, #128	; 0x80
 80044f4:	d0ef      	beq.n	80044d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044f6:	4b27      	ldr	r3, [pc, #156]	; (8004594 <xPortStartScheduler+0x134>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f1c3 0307 	rsb	r3, r3, #7
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d00a      	beq.n	8004518 <xPortStartScheduler+0xb8>
	__asm volatile
 8004502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	60bb      	str	r3, [r7, #8]
}
 8004514:	bf00      	nop
 8004516:	e7fe      	b.n	8004516 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004518:	4b1e      	ldr	r3, [pc, #120]	; (8004594 <xPortStartScheduler+0x134>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	021b      	lsls	r3, r3, #8
 800451e:	4a1d      	ldr	r2, [pc, #116]	; (8004594 <xPortStartScheduler+0x134>)
 8004520:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004522:	4b1c      	ldr	r3, [pc, #112]	; (8004594 <xPortStartScheduler+0x134>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800452a:	4a1a      	ldr	r2, [pc, #104]	; (8004594 <xPortStartScheduler+0x134>)
 800452c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	b2da      	uxtb	r2, r3
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004536:	4b18      	ldr	r3, [pc, #96]	; (8004598 <xPortStartScheduler+0x138>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a17      	ldr	r2, [pc, #92]	; (8004598 <xPortStartScheduler+0x138>)
 800453c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004540:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004542:	4b15      	ldr	r3, [pc, #84]	; (8004598 <xPortStartScheduler+0x138>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a14      	ldr	r2, [pc, #80]	; (8004598 <xPortStartScheduler+0x138>)
 8004548:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800454c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800454e:	f000 f8dd 	bl	800470c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004552:	4b12      	ldr	r3, [pc, #72]	; (800459c <xPortStartScheduler+0x13c>)
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004558:	f000 f8fc 	bl	8004754 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800455c:	4b10      	ldr	r3, [pc, #64]	; (80045a0 <xPortStartScheduler+0x140>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a0f      	ldr	r2, [pc, #60]	; (80045a0 <xPortStartScheduler+0x140>)
 8004562:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004566:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004568:	f7ff ff66 	bl	8004438 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800456c:	f7ff fd4e 	bl	800400c <vTaskSwitchContext>
	prvTaskExitError();
 8004570:	f7ff ff22 	bl	80043b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3718      	adds	r7, #24
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	e000ed00 	.word	0xe000ed00
 8004584:	410fc271 	.word	0x410fc271
 8004588:	410fc270 	.word	0x410fc270
 800458c:	e000e400 	.word	0xe000e400
 8004590:	200005c4 	.word	0x200005c4
 8004594:	200005c8 	.word	0x200005c8
 8004598:	e000ed20 	.word	0xe000ed20
 800459c:	200000ac 	.word	0x200000ac
 80045a0:	e000ef34 	.word	0xe000ef34

080045a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
	__asm volatile
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	607b      	str	r3, [r7, #4]
}
 80045bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80045be:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <vPortEnterCritical+0x58>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3301      	adds	r3, #1
 80045c4:	4a0d      	ldr	r2, [pc, #52]	; (80045fc <vPortEnterCritical+0x58>)
 80045c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045c8:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <vPortEnterCritical+0x58>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d10f      	bne.n	80045f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045d0:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <vPortEnterCritical+0x5c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80045da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045de:	f383 8811 	msr	BASEPRI, r3
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	603b      	str	r3, [r7, #0]
}
 80045ec:	bf00      	nop
 80045ee:	e7fe      	b.n	80045ee <vPortEnterCritical+0x4a>
	}
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	200000ac 	.word	0x200000ac
 8004600:	e000ed04 	.word	0xe000ed04

08004604 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800460a:	4b12      	ldr	r3, [pc, #72]	; (8004654 <vPortExitCritical+0x50>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10a      	bne.n	8004628 <vPortExitCritical+0x24>
	__asm volatile
 8004612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004616:	f383 8811 	msr	BASEPRI, r3
 800461a:	f3bf 8f6f 	isb	sy
 800461e:	f3bf 8f4f 	dsb	sy
 8004622:	607b      	str	r3, [r7, #4]
}
 8004624:	bf00      	nop
 8004626:	e7fe      	b.n	8004626 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004628:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <vPortExitCritical+0x50>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	3b01      	subs	r3, #1
 800462e:	4a09      	ldr	r2, [pc, #36]	; (8004654 <vPortExitCritical+0x50>)
 8004630:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004632:	4b08      	ldr	r3, [pc, #32]	; (8004654 <vPortExitCritical+0x50>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d105      	bne.n	8004646 <vPortExitCritical+0x42>
 800463a:	2300      	movs	r3, #0
 800463c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004644:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	200000ac 	.word	0x200000ac
	...

08004660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004660:	f3ef 8009 	mrs	r0, PSP
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <pxCurrentTCBConst>)
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	f01e 0f10 	tst.w	lr, #16
 8004670:	bf08      	it	eq
 8004672:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004676:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467a:	6010      	str	r0, [r2, #0]
 800467c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004680:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004684:	f380 8811 	msr	BASEPRI, r0
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f7ff fcbc 	bl	800400c <vTaskSwitchContext>
 8004694:	f04f 0000 	mov.w	r0, #0
 8004698:	f380 8811 	msr	BASEPRI, r0
 800469c:	bc09      	pop	{r0, r3}
 800469e:	6819      	ldr	r1, [r3, #0]
 80046a0:	6808      	ldr	r0, [r1, #0]
 80046a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a6:	f01e 0f10 	tst.w	lr, #16
 80046aa:	bf08      	it	eq
 80046ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80046b0:	f380 8809 	msr	PSP, r0
 80046b4:	f3bf 8f6f 	isb	sy
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	f3af 8000 	nop.w

080046c0 <pxCurrentTCBConst>:
 80046c0:	20000498 	.word	0x20000498
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop

080046c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
	__asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	607b      	str	r3, [r7, #4]
}
 80046e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046e2:	f7ff fbdb 	bl	8003e9c <xTaskIncrementTick>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046ec:	4b06      	ldr	r3, [pc, #24]	; (8004708 <SysTick_Handler+0x40>)
 80046ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	2300      	movs	r3, #0
 80046f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	f383 8811 	msr	BASEPRI, r3
}
 80046fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004700:	bf00      	nop
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	e000ed04 	.word	0xe000ed04

0800470c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004710:	4b0b      	ldr	r3, [pc, #44]	; (8004740 <vPortSetupTimerInterrupt+0x34>)
 8004712:	2200      	movs	r2, #0
 8004714:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004716:	4b0b      	ldr	r3, [pc, #44]	; (8004744 <vPortSetupTimerInterrupt+0x38>)
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800471c:	4b0a      	ldr	r3, [pc, #40]	; (8004748 <vPortSetupTimerInterrupt+0x3c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a0a      	ldr	r2, [pc, #40]	; (800474c <vPortSetupTimerInterrupt+0x40>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	099b      	lsrs	r3, r3, #6
 8004728:	4a09      	ldr	r2, [pc, #36]	; (8004750 <vPortSetupTimerInterrupt+0x44>)
 800472a:	3b01      	subs	r3, #1
 800472c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800472e:	4b04      	ldr	r3, [pc, #16]	; (8004740 <vPortSetupTimerInterrupt+0x34>)
 8004730:	2207      	movs	r2, #7
 8004732:	601a      	str	r2, [r3, #0]
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	e000e010 	.word	0xe000e010
 8004744:	e000e018 	.word	0xe000e018
 8004748:	200000a0 	.word	0x200000a0
 800474c:	10624dd3 	.word	0x10624dd3
 8004750:	e000e014 	.word	0xe000e014

08004754 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004754:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004764 <vPortEnableVFP+0x10>
 8004758:	6801      	ldr	r1, [r0, #0]
 800475a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800475e:	6001      	str	r1, [r0, #0]
 8004760:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004762:	bf00      	nop
 8004764:	e000ed88 	.word	0xe000ed88

08004768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08a      	sub	sp, #40	; 0x28
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004770:	2300      	movs	r3, #0
 8004772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004774:	f7ff fae8 	bl	8003d48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004778:	4b5b      	ldr	r3, [pc, #364]	; (80048e8 <pvPortMalloc+0x180>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004780:	f000 f920 	bl	80049c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004784:	4b59      	ldr	r3, [pc, #356]	; (80048ec <pvPortMalloc+0x184>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	f040 8093 	bne.w	80048b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01d      	beq.n	80047d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004798:	2208      	movs	r2, #8
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4413      	add	r3, r2
 800479e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f003 0307 	and.w	r3, r3, #7
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d014      	beq.n	80047d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f023 0307 	bic.w	r3, r3, #7
 80047b0:	3308      	adds	r3, #8
 80047b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00a      	beq.n	80047d4 <pvPortMalloc+0x6c>
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	617b      	str	r3, [r7, #20]
}
 80047d0:	bf00      	nop
 80047d2:	e7fe      	b.n	80047d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d06e      	beq.n	80048b8 <pvPortMalloc+0x150>
 80047da:	4b45      	ldr	r3, [pc, #276]	; (80048f0 <pvPortMalloc+0x188>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d869      	bhi.n	80048b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047e4:	4b43      	ldr	r3, [pc, #268]	; (80048f4 <pvPortMalloc+0x18c>)
 80047e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047e8:	4b42      	ldr	r3, [pc, #264]	; (80048f4 <pvPortMalloc+0x18c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047ee:	e004      	b.n	80047fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	429a      	cmp	r2, r3
 8004802:	d903      	bls.n	800480c <pvPortMalloc+0xa4>
 8004804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1f1      	bne.n	80047f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800480c:	4b36      	ldr	r3, [pc, #216]	; (80048e8 <pvPortMalloc+0x180>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004812:	429a      	cmp	r2, r3
 8004814:	d050      	beq.n	80048b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004816:	6a3b      	ldr	r3, [r7, #32]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2208      	movs	r2, #8
 800481c:	4413      	add	r3, r2
 800481e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	1ad2      	subs	r2, r2, r3
 8004830:	2308      	movs	r3, #8
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	429a      	cmp	r2, r3
 8004836:	d91f      	bls.n	8004878 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4413      	add	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <pvPortMalloc+0xf8>
	__asm volatile
 800484a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800484e:	f383 8811 	msr	BASEPRI, r3
 8004852:	f3bf 8f6f 	isb	sy
 8004856:	f3bf 8f4f 	dsb	sy
 800485a:	613b      	str	r3, [r7, #16]
}
 800485c:	bf00      	nop
 800485e:	e7fe      	b.n	800485e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	1ad2      	subs	r2, r2, r3
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004872:	69b8      	ldr	r0, [r7, #24]
 8004874:	f000 f908 	bl	8004a88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004878:	4b1d      	ldr	r3, [pc, #116]	; (80048f0 <pvPortMalloc+0x188>)
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	4a1b      	ldr	r2, [pc, #108]	; (80048f0 <pvPortMalloc+0x188>)
 8004884:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004886:	4b1a      	ldr	r3, [pc, #104]	; (80048f0 <pvPortMalloc+0x188>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	4b1b      	ldr	r3, [pc, #108]	; (80048f8 <pvPortMalloc+0x190>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d203      	bcs.n	800489a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004892:	4b17      	ldr	r3, [pc, #92]	; (80048f0 <pvPortMalloc+0x188>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a18      	ldr	r2, [pc, #96]	; (80048f8 <pvPortMalloc+0x190>)
 8004898:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800489a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	4b13      	ldr	r3, [pc, #76]	; (80048ec <pvPortMalloc+0x184>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	431a      	orrs	r2, r3
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048ae:	4b13      	ldr	r3, [pc, #76]	; (80048fc <pvPortMalloc+0x194>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	3301      	adds	r3, #1
 80048b4:	4a11      	ldr	r2, [pc, #68]	; (80048fc <pvPortMalloc+0x194>)
 80048b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048b8:	f7ff fa54 	bl	8003d64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <pvPortMalloc+0x174>
	__asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	60fb      	str	r3, [r7, #12]
}
 80048d8:	bf00      	nop
 80048da:	e7fe      	b.n	80048da <pvPortMalloc+0x172>
	return pvReturn;
 80048dc:	69fb      	ldr	r3, [r7, #28]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3728      	adds	r7, #40	; 0x28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	200041d4 	.word	0x200041d4
 80048ec:	200041e8 	.word	0x200041e8
 80048f0:	200041d8 	.word	0x200041d8
 80048f4:	200041cc 	.word	0x200041cc
 80048f8:	200041dc 	.word	0x200041dc
 80048fc:	200041e0 	.word	0x200041e0

08004900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b086      	sub	sp, #24
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d04d      	beq.n	80049ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004912:	2308      	movs	r3, #8
 8004914:	425b      	negs	r3, r3
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	4413      	add	r3, r2
 800491a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	4b24      	ldr	r3, [pc, #144]	; (80049b8 <vPortFree+0xb8>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4013      	ands	r3, r2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10a      	bne.n	8004944 <vPortFree+0x44>
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	60fb      	str	r3, [r7, #12]
}
 8004940:	bf00      	nop
 8004942:	e7fe      	b.n	8004942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <vPortFree+0x62>
	__asm volatile
 800494c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	60bb      	str	r3, [r7, #8]
}
 800495e:	bf00      	nop
 8004960:	e7fe      	b.n	8004960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	4b14      	ldr	r3, [pc, #80]	; (80049b8 <vPortFree+0xb8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4013      	ands	r3, r2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01e      	beq.n	80049ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d11a      	bne.n	80049ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	4b0e      	ldr	r3, [pc, #56]	; (80049b8 <vPortFree+0xb8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	43db      	mvns	r3, r3
 8004982:	401a      	ands	r2, r3
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004988:	f7ff f9de 	bl	8003d48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <vPortFree+0xbc>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4413      	add	r3, r2
 8004996:	4a09      	ldr	r2, [pc, #36]	; (80049bc <vPortFree+0xbc>)
 8004998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800499a:	6938      	ldr	r0, [r7, #16]
 800499c:	f000 f874 	bl	8004a88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <vPortFree+0xc0>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	3301      	adds	r3, #1
 80049a6:	4a06      	ldr	r2, [pc, #24]	; (80049c0 <vPortFree+0xc0>)
 80049a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049aa:	f7ff f9db 	bl	8003d64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049ae:	bf00      	nop
 80049b0:	3718      	adds	r7, #24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200041e8 	.word	0x200041e8
 80049bc:	200041d8 	.word	0x200041d8
 80049c0:	200041e4 	.word	0x200041e4

080049c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80049ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049d0:	4b27      	ldr	r3, [pc, #156]	; (8004a70 <prvHeapInit+0xac>)
 80049d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00c      	beq.n	80049f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	3307      	adds	r3, #7
 80049e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0307 	bic.w	r3, r3, #7
 80049ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	4a1f      	ldr	r2, [pc, #124]	; (8004a70 <prvHeapInit+0xac>)
 80049f4:	4413      	add	r3, r2
 80049f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049fc:	4a1d      	ldr	r2, [pc, #116]	; (8004a74 <prvHeapInit+0xb0>)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a02:	4b1c      	ldr	r3, [pc, #112]	; (8004a74 <prvHeapInit+0xb0>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a10:	2208      	movs	r2, #8
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	1a9b      	subs	r3, r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0307 	bic.w	r3, r3, #7
 8004a1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4a15      	ldr	r2, [pc, #84]	; (8004a78 <prvHeapInit+0xb4>)
 8004a24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a26:	4b14      	ldr	r3, [pc, #80]	; (8004a78 <prvHeapInit+0xb4>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a2e:	4b12      	ldr	r3, [pc, #72]	; (8004a78 <prvHeapInit+0xb4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2200      	movs	r2, #0
 8004a34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	1ad2      	subs	r2, r2, r3
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a44:	4b0c      	ldr	r3, [pc, #48]	; (8004a78 <prvHeapInit+0xb4>)
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <prvHeapInit+0xb8>)
 8004a52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	4a09      	ldr	r2, [pc, #36]	; (8004a80 <prvHeapInit+0xbc>)
 8004a5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a5c:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <prvHeapInit+0xc0>)
 8004a5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a62:	601a      	str	r2, [r3, #0]
}
 8004a64:	bf00      	nop
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	200005cc 	.word	0x200005cc
 8004a74:	200041cc 	.word	0x200041cc
 8004a78:	200041d4 	.word	0x200041d4
 8004a7c:	200041dc 	.word	0x200041dc
 8004a80:	200041d8 	.word	0x200041d8
 8004a84:	200041e8 	.word	0x200041e8

08004a88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a90:	4b28      	ldr	r3, [pc, #160]	; (8004b34 <prvInsertBlockIntoFreeList+0xac>)
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	e002      	b.n	8004a9c <prvInsertBlockIntoFreeList+0x14>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60fb      	str	r3, [r7, #12]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d8f7      	bhi.n	8004a96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	68ba      	ldr	r2, [r7, #8]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d108      	bne.n	8004aca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	441a      	add	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	441a      	add	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d118      	bne.n	8004b10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4b15      	ldr	r3, [pc, #84]	; (8004b38 <prvInsertBlockIntoFreeList+0xb0>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d00d      	beq.n	8004b06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	441a      	add	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	e008      	b.n	8004b18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b06:	4b0c      	ldr	r3, [pc, #48]	; (8004b38 <prvInsertBlockIntoFreeList+0xb0>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	e003      	b.n	8004b18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d002      	beq.n	8004b26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	200041cc 	.word	0x200041cc
 8004b38:	200041d4 	.word	0x200041d4

08004b3c <siprintf>:
 8004b3c:	b40e      	push	{r1, r2, r3}
 8004b3e:	b500      	push	{lr}
 8004b40:	b09c      	sub	sp, #112	; 0x70
 8004b42:	ab1d      	add	r3, sp, #116	; 0x74
 8004b44:	9002      	str	r0, [sp, #8]
 8004b46:	9006      	str	r0, [sp, #24]
 8004b48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b4c:	4809      	ldr	r0, [pc, #36]	; (8004b74 <siprintf+0x38>)
 8004b4e:	9107      	str	r1, [sp, #28]
 8004b50:	9104      	str	r1, [sp, #16]
 8004b52:	4909      	ldr	r1, [pc, #36]	; (8004b78 <siprintf+0x3c>)
 8004b54:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b58:	9105      	str	r1, [sp, #20]
 8004b5a:	6800      	ldr	r0, [r0, #0]
 8004b5c:	9301      	str	r3, [sp, #4]
 8004b5e:	a902      	add	r1, sp, #8
 8004b60:	f000 f9f6 	bl	8004f50 <_svfiprintf_r>
 8004b64:	9b02      	ldr	r3, [sp, #8]
 8004b66:	2200      	movs	r2, #0
 8004b68:	701a      	strb	r2, [r3, #0]
 8004b6a:	b01c      	add	sp, #112	; 0x70
 8004b6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b70:	b003      	add	sp, #12
 8004b72:	4770      	bx	lr
 8004b74:	200000fc 	.word	0x200000fc
 8004b78:	ffff0208 	.word	0xffff0208

08004b7c <memset>:
 8004b7c:	4402      	add	r2, r0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d100      	bne.n	8004b86 <memset+0xa>
 8004b84:	4770      	bx	lr
 8004b86:	f803 1b01 	strb.w	r1, [r3], #1
 8004b8a:	e7f9      	b.n	8004b80 <memset+0x4>

08004b8c <_reclaim_reent>:
 8004b8c:	4b29      	ldr	r3, [pc, #164]	; (8004c34 <_reclaim_reent+0xa8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4283      	cmp	r3, r0
 8004b92:	b570      	push	{r4, r5, r6, lr}
 8004b94:	4604      	mov	r4, r0
 8004b96:	d04b      	beq.n	8004c30 <_reclaim_reent+0xa4>
 8004b98:	69c3      	ldr	r3, [r0, #28]
 8004b9a:	b143      	cbz	r3, 8004bae <_reclaim_reent+0x22>
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d144      	bne.n	8004c2c <_reclaim_reent+0xa0>
 8004ba2:	69e3      	ldr	r3, [r4, #28]
 8004ba4:	6819      	ldr	r1, [r3, #0]
 8004ba6:	b111      	cbz	r1, 8004bae <_reclaim_reent+0x22>
 8004ba8:	4620      	mov	r0, r4
 8004baa:	f000 f87f 	bl	8004cac <_free_r>
 8004bae:	6961      	ldr	r1, [r4, #20]
 8004bb0:	b111      	cbz	r1, 8004bb8 <_reclaim_reent+0x2c>
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	f000 f87a 	bl	8004cac <_free_r>
 8004bb8:	69e1      	ldr	r1, [r4, #28]
 8004bba:	b111      	cbz	r1, 8004bc2 <_reclaim_reent+0x36>
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f000 f875 	bl	8004cac <_free_r>
 8004bc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004bc4:	b111      	cbz	r1, 8004bcc <_reclaim_reent+0x40>
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	f000 f870 	bl	8004cac <_free_r>
 8004bcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bce:	b111      	cbz	r1, 8004bd6 <_reclaim_reent+0x4a>
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	f000 f86b 	bl	8004cac <_free_r>
 8004bd6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004bd8:	b111      	cbz	r1, 8004be0 <_reclaim_reent+0x54>
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 f866 	bl	8004cac <_free_r>
 8004be0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004be2:	b111      	cbz	r1, 8004bea <_reclaim_reent+0x5e>
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 f861 	bl	8004cac <_free_r>
 8004bea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004bec:	b111      	cbz	r1, 8004bf4 <_reclaim_reent+0x68>
 8004bee:	4620      	mov	r0, r4
 8004bf0:	f000 f85c 	bl	8004cac <_free_r>
 8004bf4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004bf6:	b111      	cbz	r1, 8004bfe <_reclaim_reent+0x72>
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f000 f857 	bl	8004cac <_free_r>
 8004bfe:	6a23      	ldr	r3, [r4, #32]
 8004c00:	b1b3      	cbz	r3, 8004c30 <_reclaim_reent+0xa4>
 8004c02:	4620      	mov	r0, r4
 8004c04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004c08:	4718      	bx	r3
 8004c0a:	5949      	ldr	r1, [r1, r5]
 8004c0c:	b941      	cbnz	r1, 8004c20 <_reclaim_reent+0x94>
 8004c0e:	3504      	adds	r5, #4
 8004c10:	69e3      	ldr	r3, [r4, #28]
 8004c12:	2d80      	cmp	r5, #128	; 0x80
 8004c14:	68d9      	ldr	r1, [r3, #12]
 8004c16:	d1f8      	bne.n	8004c0a <_reclaim_reent+0x7e>
 8004c18:	4620      	mov	r0, r4
 8004c1a:	f000 f847 	bl	8004cac <_free_r>
 8004c1e:	e7c0      	b.n	8004ba2 <_reclaim_reent+0x16>
 8004c20:	680e      	ldr	r6, [r1, #0]
 8004c22:	4620      	mov	r0, r4
 8004c24:	f000 f842 	bl	8004cac <_free_r>
 8004c28:	4631      	mov	r1, r6
 8004c2a:	e7ef      	b.n	8004c0c <_reclaim_reent+0x80>
 8004c2c:	2500      	movs	r5, #0
 8004c2e:	e7ef      	b.n	8004c10 <_reclaim_reent+0x84>
 8004c30:	bd70      	pop	{r4, r5, r6, pc}
 8004c32:	bf00      	nop
 8004c34:	200000fc 	.word	0x200000fc

08004c38 <__errno>:
 8004c38:	4b01      	ldr	r3, [pc, #4]	; (8004c40 <__errno+0x8>)
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	200000fc 	.word	0x200000fc

08004c44 <__libc_init_array>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	4d0d      	ldr	r5, [pc, #52]	; (8004c7c <__libc_init_array+0x38>)
 8004c48:	4c0d      	ldr	r4, [pc, #52]	; (8004c80 <__libc_init_array+0x3c>)
 8004c4a:	1b64      	subs	r4, r4, r5
 8004c4c:	10a4      	asrs	r4, r4, #2
 8004c4e:	2600      	movs	r6, #0
 8004c50:	42a6      	cmp	r6, r4
 8004c52:	d109      	bne.n	8004c68 <__libc_init_array+0x24>
 8004c54:	4d0b      	ldr	r5, [pc, #44]	; (8004c84 <__libc_init_array+0x40>)
 8004c56:	4c0c      	ldr	r4, [pc, #48]	; (8004c88 <__libc_init_array+0x44>)
 8004c58:	f000 fc6a 	bl	8005530 <_init>
 8004c5c:	1b64      	subs	r4, r4, r5
 8004c5e:	10a4      	asrs	r4, r4, #2
 8004c60:	2600      	movs	r6, #0
 8004c62:	42a6      	cmp	r6, r4
 8004c64:	d105      	bne.n	8004c72 <__libc_init_array+0x2e>
 8004c66:	bd70      	pop	{r4, r5, r6, pc}
 8004c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c6c:	4798      	blx	r3
 8004c6e:	3601      	adds	r6, #1
 8004c70:	e7ee      	b.n	8004c50 <__libc_init_array+0xc>
 8004c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c76:	4798      	blx	r3
 8004c78:	3601      	adds	r6, #1
 8004c7a:	e7f2      	b.n	8004c62 <__libc_init_array+0x1e>
 8004c7c:	0800569c 	.word	0x0800569c
 8004c80:	0800569c 	.word	0x0800569c
 8004c84:	0800569c 	.word	0x0800569c
 8004c88:	080056a0 	.word	0x080056a0

08004c8c <__retarget_lock_acquire_recursive>:
 8004c8c:	4770      	bx	lr

08004c8e <__retarget_lock_release_recursive>:
 8004c8e:	4770      	bx	lr

08004c90 <memcpy>:
 8004c90:	440a      	add	r2, r1
 8004c92:	4291      	cmp	r1, r2
 8004c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c98:	d100      	bne.n	8004c9c <memcpy+0xc>
 8004c9a:	4770      	bx	lr
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ca6:	4291      	cmp	r1, r2
 8004ca8:	d1f9      	bne.n	8004c9e <memcpy+0xe>
 8004caa:	bd10      	pop	{r4, pc}

08004cac <_free_r>:
 8004cac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004cae:	2900      	cmp	r1, #0
 8004cb0:	d044      	beq.n	8004d3c <_free_r+0x90>
 8004cb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cb6:	9001      	str	r0, [sp, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f1a1 0404 	sub.w	r4, r1, #4
 8004cbe:	bfb8      	it	lt
 8004cc0:	18e4      	addlt	r4, r4, r3
 8004cc2:	f000 f8df 	bl	8004e84 <__malloc_lock>
 8004cc6:	4a1e      	ldr	r2, [pc, #120]	; (8004d40 <_free_r+0x94>)
 8004cc8:	9801      	ldr	r0, [sp, #4]
 8004cca:	6813      	ldr	r3, [r2, #0]
 8004ccc:	b933      	cbnz	r3, 8004cdc <_free_r+0x30>
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	6014      	str	r4, [r2, #0]
 8004cd2:	b003      	add	sp, #12
 8004cd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004cd8:	f000 b8da 	b.w	8004e90 <__malloc_unlock>
 8004cdc:	42a3      	cmp	r3, r4
 8004cde:	d908      	bls.n	8004cf2 <_free_r+0x46>
 8004ce0:	6825      	ldr	r5, [r4, #0]
 8004ce2:	1961      	adds	r1, r4, r5
 8004ce4:	428b      	cmp	r3, r1
 8004ce6:	bf01      	itttt	eq
 8004ce8:	6819      	ldreq	r1, [r3, #0]
 8004cea:	685b      	ldreq	r3, [r3, #4]
 8004cec:	1949      	addeq	r1, r1, r5
 8004cee:	6021      	streq	r1, [r4, #0]
 8004cf0:	e7ed      	b.n	8004cce <_free_r+0x22>
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	b10b      	cbz	r3, 8004cfc <_free_r+0x50>
 8004cf8:	42a3      	cmp	r3, r4
 8004cfa:	d9fa      	bls.n	8004cf2 <_free_r+0x46>
 8004cfc:	6811      	ldr	r1, [r2, #0]
 8004cfe:	1855      	adds	r5, r2, r1
 8004d00:	42a5      	cmp	r5, r4
 8004d02:	d10b      	bne.n	8004d1c <_free_r+0x70>
 8004d04:	6824      	ldr	r4, [r4, #0]
 8004d06:	4421      	add	r1, r4
 8004d08:	1854      	adds	r4, r2, r1
 8004d0a:	42a3      	cmp	r3, r4
 8004d0c:	6011      	str	r1, [r2, #0]
 8004d0e:	d1e0      	bne.n	8004cd2 <_free_r+0x26>
 8004d10:	681c      	ldr	r4, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	6053      	str	r3, [r2, #4]
 8004d16:	440c      	add	r4, r1
 8004d18:	6014      	str	r4, [r2, #0]
 8004d1a:	e7da      	b.n	8004cd2 <_free_r+0x26>
 8004d1c:	d902      	bls.n	8004d24 <_free_r+0x78>
 8004d1e:	230c      	movs	r3, #12
 8004d20:	6003      	str	r3, [r0, #0]
 8004d22:	e7d6      	b.n	8004cd2 <_free_r+0x26>
 8004d24:	6825      	ldr	r5, [r4, #0]
 8004d26:	1961      	adds	r1, r4, r5
 8004d28:	428b      	cmp	r3, r1
 8004d2a:	bf04      	itt	eq
 8004d2c:	6819      	ldreq	r1, [r3, #0]
 8004d2e:	685b      	ldreq	r3, [r3, #4]
 8004d30:	6063      	str	r3, [r4, #4]
 8004d32:	bf04      	itt	eq
 8004d34:	1949      	addeq	r1, r1, r5
 8004d36:	6021      	streq	r1, [r4, #0]
 8004d38:	6054      	str	r4, [r2, #4]
 8004d3a:	e7ca      	b.n	8004cd2 <_free_r+0x26>
 8004d3c:	b003      	add	sp, #12
 8004d3e:	bd30      	pop	{r4, r5, pc}
 8004d40:	2000432c 	.word	0x2000432c

08004d44 <sbrk_aligned>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	4e0e      	ldr	r6, [pc, #56]	; (8004d80 <sbrk_aligned+0x3c>)
 8004d48:	460c      	mov	r4, r1
 8004d4a:	6831      	ldr	r1, [r6, #0]
 8004d4c:	4605      	mov	r5, r0
 8004d4e:	b911      	cbnz	r1, 8004d56 <sbrk_aligned+0x12>
 8004d50:	f000 fba6 	bl	80054a0 <_sbrk_r>
 8004d54:	6030      	str	r0, [r6, #0]
 8004d56:	4621      	mov	r1, r4
 8004d58:	4628      	mov	r0, r5
 8004d5a:	f000 fba1 	bl	80054a0 <_sbrk_r>
 8004d5e:	1c43      	adds	r3, r0, #1
 8004d60:	d00a      	beq.n	8004d78 <sbrk_aligned+0x34>
 8004d62:	1cc4      	adds	r4, r0, #3
 8004d64:	f024 0403 	bic.w	r4, r4, #3
 8004d68:	42a0      	cmp	r0, r4
 8004d6a:	d007      	beq.n	8004d7c <sbrk_aligned+0x38>
 8004d6c:	1a21      	subs	r1, r4, r0
 8004d6e:	4628      	mov	r0, r5
 8004d70:	f000 fb96 	bl	80054a0 <_sbrk_r>
 8004d74:	3001      	adds	r0, #1
 8004d76:	d101      	bne.n	8004d7c <sbrk_aligned+0x38>
 8004d78:	f04f 34ff 	mov.w	r4, #4294967295
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	bd70      	pop	{r4, r5, r6, pc}
 8004d80:	20004330 	.word	0x20004330

08004d84 <_malloc_r>:
 8004d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d88:	1ccd      	adds	r5, r1, #3
 8004d8a:	f025 0503 	bic.w	r5, r5, #3
 8004d8e:	3508      	adds	r5, #8
 8004d90:	2d0c      	cmp	r5, #12
 8004d92:	bf38      	it	cc
 8004d94:	250c      	movcc	r5, #12
 8004d96:	2d00      	cmp	r5, #0
 8004d98:	4607      	mov	r7, r0
 8004d9a:	db01      	blt.n	8004da0 <_malloc_r+0x1c>
 8004d9c:	42a9      	cmp	r1, r5
 8004d9e:	d905      	bls.n	8004dac <_malloc_r+0x28>
 8004da0:	230c      	movs	r3, #12
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	2600      	movs	r6, #0
 8004da6:	4630      	mov	r0, r6
 8004da8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004e80 <_malloc_r+0xfc>
 8004db0:	f000 f868 	bl	8004e84 <__malloc_lock>
 8004db4:	f8d8 3000 	ldr.w	r3, [r8]
 8004db8:	461c      	mov	r4, r3
 8004dba:	bb5c      	cbnz	r4, 8004e14 <_malloc_r+0x90>
 8004dbc:	4629      	mov	r1, r5
 8004dbe:	4638      	mov	r0, r7
 8004dc0:	f7ff ffc0 	bl	8004d44 <sbrk_aligned>
 8004dc4:	1c43      	adds	r3, r0, #1
 8004dc6:	4604      	mov	r4, r0
 8004dc8:	d155      	bne.n	8004e76 <_malloc_r+0xf2>
 8004dca:	f8d8 4000 	ldr.w	r4, [r8]
 8004dce:	4626      	mov	r6, r4
 8004dd0:	2e00      	cmp	r6, #0
 8004dd2:	d145      	bne.n	8004e60 <_malloc_r+0xdc>
 8004dd4:	2c00      	cmp	r4, #0
 8004dd6:	d048      	beq.n	8004e6a <_malloc_r+0xe6>
 8004dd8:	6823      	ldr	r3, [r4, #0]
 8004dda:	4631      	mov	r1, r6
 8004ddc:	4638      	mov	r0, r7
 8004dde:	eb04 0903 	add.w	r9, r4, r3
 8004de2:	f000 fb5d 	bl	80054a0 <_sbrk_r>
 8004de6:	4581      	cmp	r9, r0
 8004de8:	d13f      	bne.n	8004e6a <_malloc_r+0xe6>
 8004dea:	6821      	ldr	r1, [r4, #0]
 8004dec:	1a6d      	subs	r5, r5, r1
 8004dee:	4629      	mov	r1, r5
 8004df0:	4638      	mov	r0, r7
 8004df2:	f7ff ffa7 	bl	8004d44 <sbrk_aligned>
 8004df6:	3001      	adds	r0, #1
 8004df8:	d037      	beq.n	8004e6a <_malloc_r+0xe6>
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	442b      	add	r3, r5
 8004dfe:	6023      	str	r3, [r4, #0]
 8004e00:	f8d8 3000 	ldr.w	r3, [r8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d038      	beq.n	8004e7a <_malloc_r+0xf6>
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	42a2      	cmp	r2, r4
 8004e0c:	d12b      	bne.n	8004e66 <_malloc_r+0xe2>
 8004e0e:	2200      	movs	r2, #0
 8004e10:	605a      	str	r2, [r3, #4]
 8004e12:	e00f      	b.n	8004e34 <_malloc_r+0xb0>
 8004e14:	6822      	ldr	r2, [r4, #0]
 8004e16:	1b52      	subs	r2, r2, r5
 8004e18:	d41f      	bmi.n	8004e5a <_malloc_r+0xd6>
 8004e1a:	2a0b      	cmp	r2, #11
 8004e1c:	d917      	bls.n	8004e4e <_malloc_r+0xca>
 8004e1e:	1961      	adds	r1, r4, r5
 8004e20:	42a3      	cmp	r3, r4
 8004e22:	6025      	str	r5, [r4, #0]
 8004e24:	bf18      	it	ne
 8004e26:	6059      	strne	r1, [r3, #4]
 8004e28:	6863      	ldr	r3, [r4, #4]
 8004e2a:	bf08      	it	eq
 8004e2c:	f8c8 1000 	streq.w	r1, [r8]
 8004e30:	5162      	str	r2, [r4, r5]
 8004e32:	604b      	str	r3, [r1, #4]
 8004e34:	4638      	mov	r0, r7
 8004e36:	f104 060b 	add.w	r6, r4, #11
 8004e3a:	f000 f829 	bl	8004e90 <__malloc_unlock>
 8004e3e:	f026 0607 	bic.w	r6, r6, #7
 8004e42:	1d23      	adds	r3, r4, #4
 8004e44:	1af2      	subs	r2, r6, r3
 8004e46:	d0ae      	beq.n	8004da6 <_malloc_r+0x22>
 8004e48:	1b9b      	subs	r3, r3, r6
 8004e4a:	50a3      	str	r3, [r4, r2]
 8004e4c:	e7ab      	b.n	8004da6 <_malloc_r+0x22>
 8004e4e:	42a3      	cmp	r3, r4
 8004e50:	6862      	ldr	r2, [r4, #4]
 8004e52:	d1dd      	bne.n	8004e10 <_malloc_r+0x8c>
 8004e54:	f8c8 2000 	str.w	r2, [r8]
 8004e58:	e7ec      	b.n	8004e34 <_malloc_r+0xb0>
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	6864      	ldr	r4, [r4, #4]
 8004e5e:	e7ac      	b.n	8004dba <_malloc_r+0x36>
 8004e60:	4634      	mov	r4, r6
 8004e62:	6876      	ldr	r6, [r6, #4]
 8004e64:	e7b4      	b.n	8004dd0 <_malloc_r+0x4c>
 8004e66:	4613      	mov	r3, r2
 8004e68:	e7cc      	b.n	8004e04 <_malloc_r+0x80>
 8004e6a:	230c      	movs	r3, #12
 8004e6c:	603b      	str	r3, [r7, #0]
 8004e6e:	4638      	mov	r0, r7
 8004e70:	f000 f80e 	bl	8004e90 <__malloc_unlock>
 8004e74:	e797      	b.n	8004da6 <_malloc_r+0x22>
 8004e76:	6025      	str	r5, [r4, #0]
 8004e78:	e7dc      	b.n	8004e34 <_malloc_r+0xb0>
 8004e7a:	605b      	str	r3, [r3, #4]
 8004e7c:	deff      	udf	#255	; 0xff
 8004e7e:	bf00      	nop
 8004e80:	2000432c 	.word	0x2000432c

08004e84 <__malloc_lock>:
 8004e84:	4801      	ldr	r0, [pc, #4]	; (8004e8c <__malloc_lock+0x8>)
 8004e86:	f7ff bf01 	b.w	8004c8c <__retarget_lock_acquire_recursive>
 8004e8a:	bf00      	nop
 8004e8c:	20004328 	.word	0x20004328

08004e90 <__malloc_unlock>:
 8004e90:	4801      	ldr	r0, [pc, #4]	; (8004e98 <__malloc_unlock+0x8>)
 8004e92:	f7ff befc 	b.w	8004c8e <__retarget_lock_release_recursive>
 8004e96:	bf00      	nop
 8004e98:	20004328 	.word	0x20004328

08004e9c <__ssputs_r>:
 8004e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea0:	688e      	ldr	r6, [r1, #8]
 8004ea2:	461f      	mov	r7, r3
 8004ea4:	42be      	cmp	r6, r7
 8004ea6:	680b      	ldr	r3, [r1, #0]
 8004ea8:	4682      	mov	sl, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	4690      	mov	r8, r2
 8004eae:	d82c      	bhi.n	8004f0a <__ssputs_r+0x6e>
 8004eb0:	898a      	ldrh	r2, [r1, #12]
 8004eb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004eb6:	d026      	beq.n	8004f06 <__ssputs_r+0x6a>
 8004eb8:	6965      	ldr	r5, [r4, #20]
 8004eba:	6909      	ldr	r1, [r1, #16]
 8004ebc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ec0:	eba3 0901 	sub.w	r9, r3, r1
 8004ec4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ec8:	1c7b      	adds	r3, r7, #1
 8004eca:	444b      	add	r3, r9
 8004ecc:	106d      	asrs	r5, r5, #1
 8004ece:	429d      	cmp	r5, r3
 8004ed0:	bf38      	it	cc
 8004ed2:	461d      	movcc	r5, r3
 8004ed4:	0553      	lsls	r3, r2, #21
 8004ed6:	d527      	bpl.n	8004f28 <__ssputs_r+0x8c>
 8004ed8:	4629      	mov	r1, r5
 8004eda:	f7ff ff53 	bl	8004d84 <_malloc_r>
 8004ede:	4606      	mov	r6, r0
 8004ee0:	b360      	cbz	r0, 8004f3c <__ssputs_r+0xa0>
 8004ee2:	6921      	ldr	r1, [r4, #16]
 8004ee4:	464a      	mov	r2, r9
 8004ee6:	f7ff fed3 	bl	8004c90 <memcpy>
 8004eea:	89a3      	ldrh	r3, [r4, #12]
 8004eec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ef4:	81a3      	strh	r3, [r4, #12]
 8004ef6:	6126      	str	r6, [r4, #16]
 8004ef8:	6165      	str	r5, [r4, #20]
 8004efa:	444e      	add	r6, r9
 8004efc:	eba5 0509 	sub.w	r5, r5, r9
 8004f00:	6026      	str	r6, [r4, #0]
 8004f02:	60a5      	str	r5, [r4, #8]
 8004f04:	463e      	mov	r6, r7
 8004f06:	42be      	cmp	r6, r7
 8004f08:	d900      	bls.n	8004f0c <__ssputs_r+0x70>
 8004f0a:	463e      	mov	r6, r7
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	4632      	mov	r2, r6
 8004f10:	4641      	mov	r1, r8
 8004f12:	f000 faab 	bl	800546c <memmove>
 8004f16:	68a3      	ldr	r3, [r4, #8]
 8004f18:	1b9b      	subs	r3, r3, r6
 8004f1a:	60a3      	str	r3, [r4, #8]
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	4433      	add	r3, r6
 8004f20:	6023      	str	r3, [r4, #0]
 8004f22:	2000      	movs	r0, #0
 8004f24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f28:	462a      	mov	r2, r5
 8004f2a:	f000 fac9 	bl	80054c0 <_realloc_r>
 8004f2e:	4606      	mov	r6, r0
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d1e0      	bne.n	8004ef6 <__ssputs_r+0x5a>
 8004f34:	6921      	ldr	r1, [r4, #16]
 8004f36:	4650      	mov	r0, sl
 8004f38:	f7ff feb8 	bl	8004cac <_free_r>
 8004f3c:	230c      	movs	r3, #12
 8004f3e:	f8ca 3000 	str.w	r3, [sl]
 8004f42:	89a3      	ldrh	r3, [r4, #12]
 8004f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f48:	81a3      	strh	r3, [r4, #12]
 8004f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4e:	e7e9      	b.n	8004f24 <__ssputs_r+0x88>

08004f50 <_svfiprintf_r>:
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	4698      	mov	r8, r3
 8004f56:	898b      	ldrh	r3, [r1, #12]
 8004f58:	061b      	lsls	r3, r3, #24
 8004f5a:	b09d      	sub	sp, #116	; 0x74
 8004f5c:	4607      	mov	r7, r0
 8004f5e:	460d      	mov	r5, r1
 8004f60:	4614      	mov	r4, r2
 8004f62:	d50e      	bpl.n	8004f82 <_svfiprintf_r+0x32>
 8004f64:	690b      	ldr	r3, [r1, #16]
 8004f66:	b963      	cbnz	r3, 8004f82 <_svfiprintf_r+0x32>
 8004f68:	2140      	movs	r1, #64	; 0x40
 8004f6a:	f7ff ff0b 	bl	8004d84 <_malloc_r>
 8004f6e:	6028      	str	r0, [r5, #0]
 8004f70:	6128      	str	r0, [r5, #16]
 8004f72:	b920      	cbnz	r0, 8004f7e <_svfiprintf_r+0x2e>
 8004f74:	230c      	movs	r3, #12
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7c:	e0d0      	b.n	8005120 <_svfiprintf_r+0x1d0>
 8004f7e:	2340      	movs	r3, #64	; 0x40
 8004f80:	616b      	str	r3, [r5, #20]
 8004f82:	2300      	movs	r3, #0
 8004f84:	9309      	str	r3, [sp, #36]	; 0x24
 8004f86:	2320      	movs	r3, #32
 8004f88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f90:	2330      	movs	r3, #48	; 0x30
 8004f92:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005138 <_svfiprintf_r+0x1e8>
 8004f96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f9a:	f04f 0901 	mov.w	r9, #1
 8004f9e:	4623      	mov	r3, r4
 8004fa0:	469a      	mov	sl, r3
 8004fa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fa6:	b10a      	cbz	r2, 8004fac <_svfiprintf_r+0x5c>
 8004fa8:	2a25      	cmp	r2, #37	; 0x25
 8004faa:	d1f9      	bne.n	8004fa0 <_svfiprintf_r+0x50>
 8004fac:	ebba 0b04 	subs.w	fp, sl, r4
 8004fb0:	d00b      	beq.n	8004fca <_svfiprintf_r+0x7a>
 8004fb2:	465b      	mov	r3, fp
 8004fb4:	4622      	mov	r2, r4
 8004fb6:	4629      	mov	r1, r5
 8004fb8:	4638      	mov	r0, r7
 8004fba:	f7ff ff6f 	bl	8004e9c <__ssputs_r>
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	f000 80a9 	beq.w	8005116 <_svfiprintf_r+0x1c6>
 8004fc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fc6:	445a      	add	r2, fp
 8004fc8:	9209      	str	r2, [sp, #36]	; 0x24
 8004fca:	f89a 3000 	ldrb.w	r3, [sl]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f000 80a1 	beq.w	8005116 <_svfiprintf_r+0x1c6>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fde:	f10a 0a01 	add.w	sl, sl, #1
 8004fe2:	9304      	str	r3, [sp, #16]
 8004fe4:	9307      	str	r3, [sp, #28]
 8004fe6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fea:	931a      	str	r3, [sp, #104]	; 0x68
 8004fec:	4654      	mov	r4, sl
 8004fee:	2205      	movs	r2, #5
 8004ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff4:	4850      	ldr	r0, [pc, #320]	; (8005138 <_svfiprintf_r+0x1e8>)
 8004ff6:	f7fb f8f3 	bl	80001e0 <memchr>
 8004ffa:	9a04      	ldr	r2, [sp, #16]
 8004ffc:	b9d8      	cbnz	r0, 8005036 <_svfiprintf_r+0xe6>
 8004ffe:	06d0      	lsls	r0, r2, #27
 8005000:	bf44      	itt	mi
 8005002:	2320      	movmi	r3, #32
 8005004:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005008:	0711      	lsls	r1, r2, #28
 800500a:	bf44      	itt	mi
 800500c:	232b      	movmi	r3, #43	; 0x2b
 800500e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005012:	f89a 3000 	ldrb.w	r3, [sl]
 8005016:	2b2a      	cmp	r3, #42	; 0x2a
 8005018:	d015      	beq.n	8005046 <_svfiprintf_r+0xf6>
 800501a:	9a07      	ldr	r2, [sp, #28]
 800501c:	4654      	mov	r4, sl
 800501e:	2000      	movs	r0, #0
 8005020:	f04f 0c0a 	mov.w	ip, #10
 8005024:	4621      	mov	r1, r4
 8005026:	f811 3b01 	ldrb.w	r3, [r1], #1
 800502a:	3b30      	subs	r3, #48	; 0x30
 800502c:	2b09      	cmp	r3, #9
 800502e:	d94d      	bls.n	80050cc <_svfiprintf_r+0x17c>
 8005030:	b1b0      	cbz	r0, 8005060 <_svfiprintf_r+0x110>
 8005032:	9207      	str	r2, [sp, #28]
 8005034:	e014      	b.n	8005060 <_svfiprintf_r+0x110>
 8005036:	eba0 0308 	sub.w	r3, r0, r8
 800503a:	fa09 f303 	lsl.w	r3, r9, r3
 800503e:	4313      	orrs	r3, r2
 8005040:	9304      	str	r3, [sp, #16]
 8005042:	46a2      	mov	sl, r4
 8005044:	e7d2      	b.n	8004fec <_svfiprintf_r+0x9c>
 8005046:	9b03      	ldr	r3, [sp, #12]
 8005048:	1d19      	adds	r1, r3, #4
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	9103      	str	r1, [sp, #12]
 800504e:	2b00      	cmp	r3, #0
 8005050:	bfbb      	ittet	lt
 8005052:	425b      	neglt	r3, r3
 8005054:	f042 0202 	orrlt.w	r2, r2, #2
 8005058:	9307      	strge	r3, [sp, #28]
 800505a:	9307      	strlt	r3, [sp, #28]
 800505c:	bfb8      	it	lt
 800505e:	9204      	strlt	r2, [sp, #16]
 8005060:	7823      	ldrb	r3, [r4, #0]
 8005062:	2b2e      	cmp	r3, #46	; 0x2e
 8005064:	d10c      	bne.n	8005080 <_svfiprintf_r+0x130>
 8005066:	7863      	ldrb	r3, [r4, #1]
 8005068:	2b2a      	cmp	r3, #42	; 0x2a
 800506a:	d134      	bne.n	80050d6 <_svfiprintf_r+0x186>
 800506c:	9b03      	ldr	r3, [sp, #12]
 800506e:	1d1a      	adds	r2, r3, #4
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	9203      	str	r2, [sp, #12]
 8005074:	2b00      	cmp	r3, #0
 8005076:	bfb8      	it	lt
 8005078:	f04f 33ff 	movlt.w	r3, #4294967295
 800507c:	3402      	adds	r4, #2
 800507e:	9305      	str	r3, [sp, #20]
 8005080:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005148 <_svfiprintf_r+0x1f8>
 8005084:	7821      	ldrb	r1, [r4, #0]
 8005086:	2203      	movs	r2, #3
 8005088:	4650      	mov	r0, sl
 800508a:	f7fb f8a9 	bl	80001e0 <memchr>
 800508e:	b138      	cbz	r0, 80050a0 <_svfiprintf_r+0x150>
 8005090:	9b04      	ldr	r3, [sp, #16]
 8005092:	eba0 000a 	sub.w	r0, r0, sl
 8005096:	2240      	movs	r2, #64	; 0x40
 8005098:	4082      	lsls	r2, r0
 800509a:	4313      	orrs	r3, r2
 800509c:	3401      	adds	r4, #1
 800509e:	9304      	str	r3, [sp, #16]
 80050a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050a4:	4825      	ldr	r0, [pc, #148]	; (800513c <_svfiprintf_r+0x1ec>)
 80050a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050aa:	2206      	movs	r2, #6
 80050ac:	f7fb f898 	bl	80001e0 <memchr>
 80050b0:	2800      	cmp	r0, #0
 80050b2:	d038      	beq.n	8005126 <_svfiprintf_r+0x1d6>
 80050b4:	4b22      	ldr	r3, [pc, #136]	; (8005140 <_svfiprintf_r+0x1f0>)
 80050b6:	bb1b      	cbnz	r3, 8005100 <_svfiprintf_r+0x1b0>
 80050b8:	9b03      	ldr	r3, [sp, #12]
 80050ba:	3307      	adds	r3, #7
 80050bc:	f023 0307 	bic.w	r3, r3, #7
 80050c0:	3308      	adds	r3, #8
 80050c2:	9303      	str	r3, [sp, #12]
 80050c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050c6:	4433      	add	r3, r6
 80050c8:	9309      	str	r3, [sp, #36]	; 0x24
 80050ca:	e768      	b.n	8004f9e <_svfiprintf_r+0x4e>
 80050cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80050d0:	460c      	mov	r4, r1
 80050d2:	2001      	movs	r0, #1
 80050d4:	e7a6      	b.n	8005024 <_svfiprintf_r+0xd4>
 80050d6:	2300      	movs	r3, #0
 80050d8:	3401      	adds	r4, #1
 80050da:	9305      	str	r3, [sp, #20]
 80050dc:	4619      	mov	r1, r3
 80050de:	f04f 0c0a 	mov.w	ip, #10
 80050e2:	4620      	mov	r0, r4
 80050e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050e8:	3a30      	subs	r2, #48	; 0x30
 80050ea:	2a09      	cmp	r2, #9
 80050ec:	d903      	bls.n	80050f6 <_svfiprintf_r+0x1a6>
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0c6      	beq.n	8005080 <_svfiprintf_r+0x130>
 80050f2:	9105      	str	r1, [sp, #20]
 80050f4:	e7c4      	b.n	8005080 <_svfiprintf_r+0x130>
 80050f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80050fa:	4604      	mov	r4, r0
 80050fc:	2301      	movs	r3, #1
 80050fe:	e7f0      	b.n	80050e2 <_svfiprintf_r+0x192>
 8005100:	ab03      	add	r3, sp, #12
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	462a      	mov	r2, r5
 8005106:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <_svfiprintf_r+0x1f4>)
 8005108:	a904      	add	r1, sp, #16
 800510a:	4638      	mov	r0, r7
 800510c:	f3af 8000 	nop.w
 8005110:	1c42      	adds	r2, r0, #1
 8005112:	4606      	mov	r6, r0
 8005114:	d1d6      	bne.n	80050c4 <_svfiprintf_r+0x174>
 8005116:	89ab      	ldrh	r3, [r5, #12]
 8005118:	065b      	lsls	r3, r3, #25
 800511a:	f53f af2d 	bmi.w	8004f78 <_svfiprintf_r+0x28>
 800511e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005120:	b01d      	add	sp, #116	; 0x74
 8005122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005126:	ab03      	add	r3, sp, #12
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	462a      	mov	r2, r5
 800512c:	4b05      	ldr	r3, [pc, #20]	; (8005144 <_svfiprintf_r+0x1f4>)
 800512e:	a904      	add	r1, sp, #16
 8005130:	4638      	mov	r0, r7
 8005132:	f000 f879 	bl	8005228 <_printf_i>
 8005136:	e7eb      	b.n	8005110 <_svfiprintf_r+0x1c0>
 8005138:	08005660 	.word	0x08005660
 800513c:	0800566a 	.word	0x0800566a
 8005140:	00000000 	.word	0x00000000
 8005144:	08004e9d 	.word	0x08004e9d
 8005148:	08005666 	.word	0x08005666

0800514c <_printf_common>:
 800514c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005150:	4616      	mov	r6, r2
 8005152:	4699      	mov	r9, r3
 8005154:	688a      	ldr	r2, [r1, #8]
 8005156:	690b      	ldr	r3, [r1, #16]
 8005158:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800515c:	4293      	cmp	r3, r2
 800515e:	bfb8      	it	lt
 8005160:	4613      	movlt	r3, r2
 8005162:	6033      	str	r3, [r6, #0]
 8005164:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005168:	4607      	mov	r7, r0
 800516a:	460c      	mov	r4, r1
 800516c:	b10a      	cbz	r2, 8005172 <_printf_common+0x26>
 800516e:	3301      	adds	r3, #1
 8005170:	6033      	str	r3, [r6, #0]
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	0699      	lsls	r1, r3, #26
 8005176:	bf42      	ittt	mi
 8005178:	6833      	ldrmi	r3, [r6, #0]
 800517a:	3302      	addmi	r3, #2
 800517c:	6033      	strmi	r3, [r6, #0]
 800517e:	6825      	ldr	r5, [r4, #0]
 8005180:	f015 0506 	ands.w	r5, r5, #6
 8005184:	d106      	bne.n	8005194 <_printf_common+0x48>
 8005186:	f104 0a19 	add.w	sl, r4, #25
 800518a:	68e3      	ldr	r3, [r4, #12]
 800518c:	6832      	ldr	r2, [r6, #0]
 800518e:	1a9b      	subs	r3, r3, r2
 8005190:	42ab      	cmp	r3, r5
 8005192:	dc26      	bgt.n	80051e2 <_printf_common+0x96>
 8005194:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005198:	1e13      	subs	r3, r2, #0
 800519a:	6822      	ldr	r2, [r4, #0]
 800519c:	bf18      	it	ne
 800519e:	2301      	movne	r3, #1
 80051a0:	0692      	lsls	r2, r2, #26
 80051a2:	d42b      	bmi.n	80051fc <_printf_common+0xb0>
 80051a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051a8:	4649      	mov	r1, r9
 80051aa:	4638      	mov	r0, r7
 80051ac:	47c0      	blx	r8
 80051ae:	3001      	adds	r0, #1
 80051b0:	d01e      	beq.n	80051f0 <_printf_common+0xa4>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	6922      	ldr	r2, [r4, #16]
 80051b6:	f003 0306 	and.w	r3, r3, #6
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	bf02      	ittt	eq
 80051be:	68e5      	ldreq	r5, [r4, #12]
 80051c0:	6833      	ldreq	r3, [r6, #0]
 80051c2:	1aed      	subeq	r5, r5, r3
 80051c4:	68a3      	ldr	r3, [r4, #8]
 80051c6:	bf0c      	ite	eq
 80051c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051cc:	2500      	movne	r5, #0
 80051ce:	4293      	cmp	r3, r2
 80051d0:	bfc4      	itt	gt
 80051d2:	1a9b      	subgt	r3, r3, r2
 80051d4:	18ed      	addgt	r5, r5, r3
 80051d6:	2600      	movs	r6, #0
 80051d8:	341a      	adds	r4, #26
 80051da:	42b5      	cmp	r5, r6
 80051dc:	d11a      	bne.n	8005214 <_printf_common+0xc8>
 80051de:	2000      	movs	r0, #0
 80051e0:	e008      	b.n	80051f4 <_printf_common+0xa8>
 80051e2:	2301      	movs	r3, #1
 80051e4:	4652      	mov	r2, sl
 80051e6:	4649      	mov	r1, r9
 80051e8:	4638      	mov	r0, r7
 80051ea:	47c0      	blx	r8
 80051ec:	3001      	adds	r0, #1
 80051ee:	d103      	bne.n	80051f8 <_printf_common+0xac>
 80051f0:	f04f 30ff 	mov.w	r0, #4294967295
 80051f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f8:	3501      	adds	r5, #1
 80051fa:	e7c6      	b.n	800518a <_printf_common+0x3e>
 80051fc:	18e1      	adds	r1, r4, r3
 80051fe:	1c5a      	adds	r2, r3, #1
 8005200:	2030      	movs	r0, #48	; 0x30
 8005202:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005206:	4422      	add	r2, r4
 8005208:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800520c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005210:	3302      	adds	r3, #2
 8005212:	e7c7      	b.n	80051a4 <_printf_common+0x58>
 8005214:	2301      	movs	r3, #1
 8005216:	4622      	mov	r2, r4
 8005218:	4649      	mov	r1, r9
 800521a:	4638      	mov	r0, r7
 800521c:	47c0      	blx	r8
 800521e:	3001      	adds	r0, #1
 8005220:	d0e6      	beq.n	80051f0 <_printf_common+0xa4>
 8005222:	3601      	adds	r6, #1
 8005224:	e7d9      	b.n	80051da <_printf_common+0x8e>
	...

08005228 <_printf_i>:
 8005228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800522c:	7e0f      	ldrb	r7, [r1, #24]
 800522e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005230:	2f78      	cmp	r7, #120	; 0x78
 8005232:	4691      	mov	r9, r2
 8005234:	4680      	mov	r8, r0
 8005236:	460c      	mov	r4, r1
 8005238:	469a      	mov	sl, r3
 800523a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800523e:	d807      	bhi.n	8005250 <_printf_i+0x28>
 8005240:	2f62      	cmp	r7, #98	; 0x62
 8005242:	d80a      	bhi.n	800525a <_printf_i+0x32>
 8005244:	2f00      	cmp	r7, #0
 8005246:	f000 80d4 	beq.w	80053f2 <_printf_i+0x1ca>
 800524a:	2f58      	cmp	r7, #88	; 0x58
 800524c:	f000 80c0 	beq.w	80053d0 <_printf_i+0x1a8>
 8005250:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005254:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005258:	e03a      	b.n	80052d0 <_printf_i+0xa8>
 800525a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800525e:	2b15      	cmp	r3, #21
 8005260:	d8f6      	bhi.n	8005250 <_printf_i+0x28>
 8005262:	a101      	add	r1, pc, #4	; (adr r1, 8005268 <_printf_i+0x40>)
 8005264:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005268:	080052c1 	.word	0x080052c1
 800526c:	080052d5 	.word	0x080052d5
 8005270:	08005251 	.word	0x08005251
 8005274:	08005251 	.word	0x08005251
 8005278:	08005251 	.word	0x08005251
 800527c:	08005251 	.word	0x08005251
 8005280:	080052d5 	.word	0x080052d5
 8005284:	08005251 	.word	0x08005251
 8005288:	08005251 	.word	0x08005251
 800528c:	08005251 	.word	0x08005251
 8005290:	08005251 	.word	0x08005251
 8005294:	080053d9 	.word	0x080053d9
 8005298:	08005301 	.word	0x08005301
 800529c:	08005393 	.word	0x08005393
 80052a0:	08005251 	.word	0x08005251
 80052a4:	08005251 	.word	0x08005251
 80052a8:	080053fb 	.word	0x080053fb
 80052ac:	08005251 	.word	0x08005251
 80052b0:	08005301 	.word	0x08005301
 80052b4:	08005251 	.word	0x08005251
 80052b8:	08005251 	.word	0x08005251
 80052bc:	0800539b 	.word	0x0800539b
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	1d1a      	adds	r2, r3, #4
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	602a      	str	r2, [r5, #0]
 80052c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052d0:	2301      	movs	r3, #1
 80052d2:	e09f      	b.n	8005414 <_printf_i+0x1ec>
 80052d4:	6820      	ldr	r0, [r4, #0]
 80052d6:	682b      	ldr	r3, [r5, #0]
 80052d8:	0607      	lsls	r7, r0, #24
 80052da:	f103 0104 	add.w	r1, r3, #4
 80052de:	6029      	str	r1, [r5, #0]
 80052e0:	d501      	bpl.n	80052e6 <_printf_i+0xbe>
 80052e2:	681e      	ldr	r6, [r3, #0]
 80052e4:	e003      	b.n	80052ee <_printf_i+0xc6>
 80052e6:	0646      	lsls	r6, r0, #25
 80052e8:	d5fb      	bpl.n	80052e2 <_printf_i+0xba>
 80052ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80052ee:	2e00      	cmp	r6, #0
 80052f0:	da03      	bge.n	80052fa <_printf_i+0xd2>
 80052f2:	232d      	movs	r3, #45	; 0x2d
 80052f4:	4276      	negs	r6, r6
 80052f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052fa:	485a      	ldr	r0, [pc, #360]	; (8005464 <_printf_i+0x23c>)
 80052fc:	230a      	movs	r3, #10
 80052fe:	e012      	b.n	8005326 <_printf_i+0xfe>
 8005300:	682b      	ldr	r3, [r5, #0]
 8005302:	6820      	ldr	r0, [r4, #0]
 8005304:	1d19      	adds	r1, r3, #4
 8005306:	6029      	str	r1, [r5, #0]
 8005308:	0605      	lsls	r5, r0, #24
 800530a:	d501      	bpl.n	8005310 <_printf_i+0xe8>
 800530c:	681e      	ldr	r6, [r3, #0]
 800530e:	e002      	b.n	8005316 <_printf_i+0xee>
 8005310:	0641      	lsls	r1, r0, #25
 8005312:	d5fb      	bpl.n	800530c <_printf_i+0xe4>
 8005314:	881e      	ldrh	r6, [r3, #0]
 8005316:	4853      	ldr	r0, [pc, #332]	; (8005464 <_printf_i+0x23c>)
 8005318:	2f6f      	cmp	r7, #111	; 0x6f
 800531a:	bf0c      	ite	eq
 800531c:	2308      	moveq	r3, #8
 800531e:	230a      	movne	r3, #10
 8005320:	2100      	movs	r1, #0
 8005322:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005326:	6865      	ldr	r5, [r4, #4]
 8005328:	60a5      	str	r5, [r4, #8]
 800532a:	2d00      	cmp	r5, #0
 800532c:	bfa2      	ittt	ge
 800532e:	6821      	ldrge	r1, [r4, #0]
 8005330:	f021 0104 	bicge.w	r1, r1, #4
 8005334:	6021      	strge	r1, [r4, #0]
 8005336:	b90e      	cbnz	r6, 800533c <_printf_i+0x114>
 8005338:	2d00      	cmp	r5, #0
 800533a:	d04b      	beq.n	80053d4 <_printf_i+0x1ac>
 800533c:	4615      	mov	r5, r2
 800533e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005342:	fb03 6711 	mls	r7, r3, r1, r6
 8005346:	5dc7      	ldrb	r7, [r0, r7]
 8005348:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800534c:	4637      	mov	r7, r6
 800534e:	42bb      	cmp	r3, r7
 8005350:	460e      	mov	r6, r1
 8005352:	d9f4      	bls.n	800533e <_printf_i+0x116>
 8005354:	2b08      	cmp	r3, #8
 8005356:	d10b      	bne.n	8005370 <_printf_i+0x148>
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	07de      	lsls	r6, r3, #31
 800535c:	d508      	bpl.n	8005370 <_printf_i+0x148>
 800535e:	6923      	ldr	r3, [r4, #16]
 8005360:	6861      	ldr	r1, [r4, #4]
 8005362:	4299      	cmp	r1, r3
 8005364:	bfde      	ittt	le
 8005366:	2330      	movle	r3, #48	; 0x30
 8005368:	f805 3c01 	strble.w	r3, [r5, #-1]
 800536c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005370:	1b52      	subs	r2, r2, r5
 8005372:	6122      	str	r2, [r4, #16]
 8005374:	f8cd a000 	str.w	sl, [sp]
 8005378:	464b      	mov	r3, r9
 800537a:	aa03      	add	r2, sp, #12
 800537c:	4621      	mov	r1, r4
 800537e:	4640      	mov	r0, r8
 8005380:	f7ff fee4 	bl	800514c <_printf_common>
 8005384:	3001      	adds	r0, #1
 8005386:	d14a      	bne.n	800541e <_printf_i+0x1f6>
 8005388:	f04f 30ff 	mov.w	r0, #4294967295
 800538c:	b004      	add	sp, #16
 800538e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	f043 0320 	orr.w	r3, r3, #32
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	4833      	ldr	r0, [pc, #204]	; (8005468 <_printf_i+0x240>)
 800539c:	2778      	movs	r7, #120	; 0x78
 800539e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80053a2:	6823      	ldr	r3, [r4, #0]
 80053a4:	6829      	ldr	r1, [r5, #0]
 80053a6:	061f      	lsls	r7, r3, #24
 80053a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80053ac:	d402      	bmi.n	80053b4 <_printf_i+0x18c>
 80053ae:	065f      	lsls	r7, r3, #25
 80053b0:	bf48      	it	mi
 80053b2:	b2b6      	uxthmi	r6, r6
 80053b4:	07df      	lsls	r7, r3, #31
 80053b6:	bf48      	it	mi
 80053b8:	f043 0320 	orrmi.w	r3, r3, #32
 80053bc:	6029      	str	r1, [r5, #0]
 80053be:	bf48      	it	mi
 80053c0:	6023      	strmi	r3, [r4, #0]
 80053c2:	b91e      	cbnz	r6, 80053cc <_printf_i+0x1a4>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	f023 0320 	bic.w	r3, r3, #32
 80053ca:	6023      	str	r3, [r4, #0]
 80053cc:	2310      	movs	r3, #16
 80053ce:	e7a7      	b.n	8005320 <_printf_i+0xf8>
 80053d0:	4824      	ldr	r0, [pc, #144]	; (8005464 <_printf_i+0x23c>)
 80053d2:	e7e4      	b.n	800539e <_printf_i+0x176>
 80053d4:	4615      	mov	r5, r2
 80053d6:	e7bd      	b.n	8005354 <_printf_i+0x12c>
 80053d8:	682b      	ldr	r3, [r5, #0]
 80053da:	6826      	ldr	r6, [r4, #0]
 80053dc:	6961      	ldr	r1, [r4, #20]
 80053de:	1d18      	adds	r0, r3, #4
 80053e0:	6028      	str	r0, [r5, #0]
 80053e2:	0635      	lsls	r5, r6, #24
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	d501      	bpl.n	80053ec <_printf_i+0x1c4>
 80053e8:	6019      	str	r1, [r3, #0]
 80053ea:	e002      	b.n	80053f2 <_printf_i+0x1ca>
 80053ec:	0670      	lsls	r0, r6, #25
 80053ee:	d5fb      	bpl.n	80053e8 <_printf_i+0x1c0>
 80053f0:	8019      	strh	r1, [r3, #0]
 80053f2:	2300      	movs	r3, #0
 80053f4:	6123      	str	r3, [r4, #16]
 80053f6:	4615      	mov	r5, r2
 80053f8:	e7bc      	b.n	8005374 <_printf_i+0x14c>
 80053fa:	682b      	ldr	r3, [r5, #0]
 80053fc:	1d1a      	adds	r2, r3, #4
 80053fe:	602a      	str	r2, [r5, #0]
 8005400:	681d      	ldr	r5, [r3, #0]
 8005402:	6862      	ldr	r2, [r4, #4]
 8005404:	2100      	movs	r1, #0
 8005406:	4628      	mov	r0, r5
 8005408:	f7fa feea 	bl	80001e0 <memchr>
 800540c:	b108      	cbz	r0, 8005412 <_printf_i+0x1ea>
 800540e:	1b40      	subs	r0, r0, r5
 8005410:	6060      	str	r0, [r4, #4]
 8005412:	6863      	ldr	r3, [r4, #4]
 8005414:	6123      	str	r3, [r4, #16]
 8005416:	2300      	movs	r3, #0
 8005418:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541c:	e7aa      	b.n	8005374 <_printf_i+0x14c>
 800541e:	6923      	ldr	r3, [r4, #16]
 8005420:	462a      	mov	r2, r5
 8005422:	4649      	mov	r1, r9
 8005424:	4640      	mov	r0, r8
 8005426:	47d0      	blx	sl
 8005428:	3001      	adds	r0, #1
 800542a:	d0ad      	beq.n	8005388 <_printf_i+0x160>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	079b      	lsls	r3, r3, #30
 8005430:	d413      	bmi.n	800545a <_printf_i+0x232>
 8005432:	68e0      	ldr	r0, [r4, #12]
 8005434:	9b03      	ldr	r3, [sp, #12]
 8005436:	4298      	cmp	r0, r3
 8005438:	bfb8      	it	lt
 800543a:	4618      	movlt	r0, r3
 800543c:	e7a6      	b.n	800538c <_printf_i+0x164>
 800543e:	2301      	movs	r3, #1
 8005440:	4632      	mov	r2, r6
 8005442:	4649      	mov	r1, r9
 8005444:	4640      	mov	r0, r8
 8005446:	47d0      	blx	sl
 8005448:	3001      	adds	r0, #1
 800544a:	d09d      	beq.n	8005388 <_printf_i+0x160>
 800544c:	3501      	adds	r5, #1
 800544e:	68e3      	ldr	r3, [r4, #12]
 8005450:	9903      	ldr	r1, [sp, #12]
 8005452:	1a5b      	subs	r3, r3, r1
 8005454:	42ab      	cmp	r3, r5
 8005456:	dcf2      	bgt.n	800543e <_printf_i+0x216>
 8005458:	e7eb      	b.n	8005432 <_printf_i+0x20a>
 800545a:	2500      	movs	r5, #0
 800545c:	f104 0619 	add.w	r6, r4, #25
 8005460:	e7f5      	b.n	800544e <_printf_i+0x226>
 8005462:	bf00      	nop
 8005464:	08005671 	.word	0x08005671
 8005468:	08005682 	.word	0x08005682

0800546c <memmove>:
 800546c:	4288      	cmp	r0, r1
 800546e:	b510      	push	{r4, lr}
 8005470:	eb01 0402 	add.w	r4, r1, r2
 8005474:	d902      	bls.n	800547c <memmove+0x10>
 8005476:	4284      	cmp	r4, r0
 8005478:	4623      	mov	r3, r4
 800547a:	d807      	bhi.n	800548c <memmove+0x20>
 800547c:	1e43      	subs	r3, r0, #1
 800547e:	42a1      	cmp	r1, r4
 8005480:	d008      	beq.n	8005494 <memmove+0x28>
 8005482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800548a:	e7f8      	b.n	800547e <memmove+0x12>
 800548c:	4402      	add	r2, r0
 800548e:	4601      	mov	r1, r0
 8005490:	428a      	cmp	r2, r1
 8005492:	d100      	bne.n	8005496 <memmove+0x2a>
 8005494:	bd10      	pop	{r4, pc}
 8005496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800549a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800549e:	e7f7      	b.n	8005490 <memmove+0x24>

080054a0 <_sbrk_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d06      	ldr	r5, [pc, #24]	; (80054bc <_sbrk_r+0x1c>)
 80054a4:	2300      	movs	r3, #0
 80054a6:	4604      	mov	r4, r0
 80054a8:	4608      	mov	r0, r1
 80054aa:	602b      	str	r3, [r5, #0]
 80054ac:	f7fc f9a8 	bl	8001800 <_sbrk>
 80054b0:	1c43      	adds	r3, r0, #1
 80054b2:	d102      	bne.n	80054ba <_sbrk_r+0x1a>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	b103      	cbz	r3, 80054ba <_sbrk_r+0x1a>
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	bd38      	pop	{r3, r4, r5, pc}
 80054bc:	20004324 	.word	0x20004324

080054c0 <_realloc_r>:
 80054c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054c4:	4680      	mov	r8, r0
 80054c6:	4614      	mov	r4, r2
 80054c8:	460e      	mov	r6, r1
 80054ca:	b921      	cbnz	r1, 80054d6 <_realloc_r+0x16>
 80054cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054d0:	4611      	mov	r1, r2
 80054d2:	f7ff bc57 	b.w	8004d84 <_malloc_r>
 80054d6:	b92a      	cbnz	r2, 80054e4 <_realloc_r+0x24>
 80054d8:	f7ff fbe8 	bl	8004cac <_free_r>
 80054dc:	4625      	mov	r5, r4
 80054de:	4628      	mov	r0, r5
 80054e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054e4:	f000 f81b 	bl	800551e <_malloc_usable_size_r>
 80054e8:	4284      	cmp	r4, r0
 80054ea:	4607      	mov	r7, r0
 80054ec:	d802      	bhi.n	80054f4 <_realloc_r+0x34>
 80054ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80054f2:	d812      	bhi.n	800551a <_realloc_r+0x5a>
 80054f4:	4621      	mov	r1, r4
 80054f6:	4640      	mov	r0, r8
 80054f8:	f7ff fc44 	bl	8004d84 <_malloc_r>
 80054fc:	4605      	mov	r5, r0
 80054fe:	2800      	cmp	r0, #0
 8005500:	d0ed      	beq.n	80054de <_realloc_r+0x1e>
 8005502:	42bc      	cmp	r4, r7
 8005504:	4622      	mov	r2, r4
 8005506:	4631      	mov	r1, r6
 8005508:	bf28      	it	cs
 800550a:	463a      	movcs	r2, r7
 800550c:	f7ff fbc0 	bl	8004c90 <memcpy>
 8005510:	4631      	mov	r1, r6
 8005512:	4640      	mov	r0, r8
 8005514:	f7ff fbca 	bl	8004cac <_free_r>
 8005518:	e7e1      	b.n	80054de <_realloc_r+0x1e>
 800551a:	4635      	mov	r5, r6
 800551c:	e7df      	b.n	80054de <_realloc_r+0x1e>

0800551e <_malloc_usable_size_r>:
 800551e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005522:	1f18      	subs	r0, r3, #4
 8005524:	2b00      	cmp	r3, #0
 8005526:	bfbc      	itt	lt
 8005528:	580b      	ldrlt	r3, [r1, r0]
 800552a:	18c0      	addlt	r0, r0, r3
 800552c:	4770      	bx	lr
	...

08005530 <_init>:
 8005530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005532:	bf00      	nop
 8005534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005536:	bc08      	pop	{r3}
 8005538:	469e      	mov	lr, r3
 800553a:	4770      	bx	lr

0800553c <_fini>:
 800553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800553e:	bf00      	nop
 8005540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005542:	bc08      	pop	{r3}
 8005544:	469e      	mov	lr, r3
 8005546:	4770      	bx	lr
