// Seed: 1748489209
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  type_5(
      1, id_2[1 : 1], id_1
  );
endmodule
