
root@COproject:/home/vboxuser/proj/gem5/m5out# cat stats.txt

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093372                       # Number of seconds simulated
sim_ticks                                 93372124000                       # Number of ticks simulated
final_tick                                93372124000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1443777                       # Simulator instruction rate (inst/s)
host_op_rate                                  2381986                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3011296133                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676744                       # Number of bytes of host memory used
host_seconds                                    31.01                       # Real time elapsed on the host
sim_insts                                    44767607                       # Number of instructions simulated
sim_ops                                      73858908                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1393088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1440320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1079232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1079232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             505847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14919742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15425589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        505847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           505847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11558396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11558396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11558396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            505847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14919742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26983985                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998408                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428530                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        186744248                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767607                       # Number of instructions committed
system.cpu.committedOps                      73858908                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334925                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246113                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334925                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564264                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004152                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729338                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993571                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823176                       # number of memory refs
system.cpu.num_load_insts                    20998400                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  186744248                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689970                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851849     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858908                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.445074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.548231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.445074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693381                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958483                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5814652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5814652                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26773135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26773135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26773135                       # number of overall hits
system.cpu.dcache.overall_hits::total        26773135                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        50049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        50049                       # number of overall misses
system.cpu.dcache.overall_misses::total         50049                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5568792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5568792000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1471181000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1471181000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7039973000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7039973000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7039973000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7039973000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823184                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001738                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001866                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 139481.327489                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 139481.327489                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 145316.179376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 145316.179376                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 140661.611621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 140661.611621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 140661.611621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 140661.611621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43966                       # number of writebacks
system.cpu.dcache.writebacks::total             43966                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39925                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39925                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        10124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10124                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        50049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        50049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5528867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5528867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1461057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1461057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6989924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6989924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6989924000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6989924000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001738                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001738                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001866                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 138481.327489                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 138481.327489                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 144316.179376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 144316.179376                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 139661.611621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 139661.611621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 139661.611621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 139661.611621                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46501                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.213666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78713.284768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.213666                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857815                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427775                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427775                       # number of overall hits
system.cpu.icache.overall_hits::total        59427775                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    131560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131560000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    131560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    131560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131560000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428530                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 174251.655629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 174251.655629                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 174251.655629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 174251.655629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 174251.655629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 174251.655629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    130805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130805000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    130805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    130805000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130805000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 173251.655629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 173251.655629                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 173251.655629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 173251.655629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 173251.655629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 173251.655629                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.562105                       # Cycle average of tags in use
system.l2.tags.total_refs                       97581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.729305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.700150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.766570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2030.095385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    807038                       # Number of tag accesses
system.l2.tags.data_accesses                   807038                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43966                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              3036                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3036                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   275                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21495                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21770                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21786                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21770                       # number of overall hits
system.l2.overall_hits::total                   21786                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6813                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18430                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25243                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25982                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data              25243                       # number of overall misses
system.l2.overall_misses::total                 25982                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1411103000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1411103000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    129500500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129500500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5243273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5243273500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     129500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6654376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6783877000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    129500500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6654376500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6783877000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          3036                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3036                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47768                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47768                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961202                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461616                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.536937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543921                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.536937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543921                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 207119.183913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 207119.183913                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 175237.483085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 175237.483085                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 284496.663049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 284496.663049                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 175237.483085                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 263612.744127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 261099.107074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 175237.483085                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 263612.744127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 261099.107074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21845                       # number of writebacks
system.l2.writebacks::total                     21845                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6813                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18430                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25982                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1342973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1342973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    122110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5058973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5058973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    122110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6401946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6524057000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    122110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6401946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6524057000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461616                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.536937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.536937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543921                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 197119.183913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 197119.183913                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 165237.483085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 165237.483085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 274496.663049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 274496.663049                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 165237.483085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 253612.744127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 251099.107074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 165237.483085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 253612.744127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 251099.107074                       # average overall mshr miss latency
system.l2.replacements                          24118                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2041.689649                       # Cycle average of tags in use
system.l3.tags.total_refs                       48096                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     41987                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.145497                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1500.200004                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         19.695240                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        521.794404                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.732520                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.009617                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.254782                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996919                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1863                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    240079                       # Number of tag accesses
system.l3.tags.data_accesses                   240079                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21845                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21845                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 37                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data           3439                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3440                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                  3476                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3477                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    1                       # number of overall hits
system.l3.overall_hits::cpu.data                 3476                       # number of overall hits
system.l3.overall_hits::total                    3477                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6776                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6776                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        14991                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15729                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               21767                       # number of demand (read+write) misses
system.l3.demand_misses::total                  22505                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              21767                       # number of overall misses
system.l3.overall_misses::total                 22505                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1267641500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1267641500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    113971000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4817708500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4931679500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     113971000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6085350000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6199321000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    113971000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6085350000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6199321000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21845                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21845                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18430                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19169                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25243                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25982                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25243                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25982                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994569                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994569                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.998647                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.813402                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.820544                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.998647                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.862298                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.866177                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.998647                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.862298                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.866177                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 187078.143447                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 187078.143447                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 154432.249322                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 321373.390701                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 313540.562019                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 154432.249322                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 279567.694216                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 275464.163519                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 154432.249322                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 279567.694216                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 275464.163519                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16863                       # number of writebacks
system.l3.writebacks::total                     16863                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1427                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1427                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6776                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6776                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        14991                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15729                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          21767                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             22505                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         21767                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            22505                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1199881500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1199881500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    106591000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4667798500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4774389500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    106591000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5867680000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5974271000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    106591000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5867680000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5974271000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994569                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994569                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.813402                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.820544                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.862298                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.866177                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.862298                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.866177                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 177078.143447                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 177078.143447                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144432.249322                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 311373.390701                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 303540.562019                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144432.249322                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 269567.694216                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 265464.163519                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144432.249322                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 269567.694216                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 265464.163519                       # average overall mshr miss latency
system.l3.replacements                          39939                       # number of replacements
system.membus.snoop_filter.tot_requests         43126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        20621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16863                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1672                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6776                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15729                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        63545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        63545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2519552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2519552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2519552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22505                       # Request fanout histogram
system.membus.reqLayer2.occupancy           110596000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          112539000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97610                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        49842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11714                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11714                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3036                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       146599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                148414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5822656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5890496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46949                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1398080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97753                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.119843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324779                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86038     88.02%     88.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11715     11.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97753                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93076000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72037500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        49524                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        23541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          22831                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        22831                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93372124000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19169                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        38708                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           24772                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19169                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75505                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3060928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           39939                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1079232                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            65922                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.346334                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.475805                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  43091     65.37%     65.37% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  22831     34.63%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              65922                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           46607499                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38973001                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------