// Seed: 3359416586
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  assign id_2 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  logic id_6, id_7 = (id_7);
  module_0 modCall_1 (
      id_7,
      id_6
  );
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  bit [id_4 : 1  +  -1] id_5, id_6;
  always @(*) id_6 = -1'b0;
  wire id_7;
endmodule
