#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep  4 13:54:02 2020
# Process ID: 17164
# Current directory: F:/Documents/Uni/CSSE4010/prac3/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1988 F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.xpr
# Log file: F:/Documents/Uni/CSSE4010/prac3/project_3/vivado.log
# Journal file: F:/Documents/Uni/CSSE4010/prac3/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.805 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/4bit_adder_in.vhd] -no_script -reset -force -quiet
remove_files  F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/4bit_adder_in.vhd
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/qwertycrap.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/qwertycrap.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/qwertycrap.vhd] -no_script -reset -force -quiet
remove_files  F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/qwertycrap.vhd
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_adder_first.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_adder_first.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_bcd_adder_first.vhd w ]
add_files -fileset sim_1 F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_bcd_adder_first.vhd
update_compile_order -fileset sim_1
set_property top test_bcd_adder_first [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bcd_adder_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bcd_adder_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_adder_first'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_bcd_adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bcd_adder_first'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bcd_adder_first_behav xil_defaultlib.test_bcd_adder_first -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bcd_adder_first_behav xil_defaultlib.test_bcd_adder_first -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.bcd_adder_first [bcd_adder_first_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bcd_adder_first
Built simulation snapshot test_bcd_adder_first_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_bcd_adder_first_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_bcd_adder_first_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep  5 17:36:42 2020. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  5 17:36:42 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bcd_adder_first_behav -key {Behavioral:sim_1:Functional:test_bcd_adder_first} -tclbatch {test_bcd_adder_first.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_bcd_adder_first.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.805 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bcd_adder_first_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1024.805 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.805 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bcd_adder_first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bcd_adder_first_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_bcd_adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bcd_adder_first'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bcd_adder_first_behav xil_defaultlib.test_bcd_adder_first -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bcd_adder_first_behav xil_defaultlib.test_bcd_adder_first -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.bcd_adder_first [bcd_adder_first_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bcd_adder_first
Built simulation snapshot test_bcd_adder_first_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bcd_adder_first_behav -key {Behavioral:sim_1:Functional:test_bcd_adder_first} -tclbatch {test_bcd_adder_first.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_bcd_adder_first.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bcd_adder_first_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.805 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ps
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_corrector.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/bcd_corrector.vhd
update_compile_order -fileset sources_1
set_property top bcd_corrector [current_fileset]
update_compile_order -fileset sources_1
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/1bit_bcd_adder.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/1bit_bcd_adder.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/1bit_bcd_adder.vhd] -no_script -reset -force -quiet
remove_files  F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/1bit_bcd_adder.vhd
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd w ]
add_files -fileset sim_1 F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd
update_compile_order -fileset sim_1
set_property top test_onebit_bcdadd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top onebit_bcdadd [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_onebit_bcdadd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_onebit_bcdadd_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep  5 19:08:38 2020. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 96.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  5 19:08:38 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.805 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.805 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.805 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1024.805 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ps
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.805 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_onebit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_onebit_bcdadd} -tclbatch {test_onebit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_onebit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_onebit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1024.805 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_corrector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_corrector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_corrector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_corrector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\bcd_corrector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\onebit_bcdadd.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_bcd_adder_first.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sources_1\new\full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\Documents\Uni\CSSE4010\prac3\project_3\project_3.srcs\sim_1\new\test_onebit_bcdadd.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.098 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_onebit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_onebit_bcdadd} -tclbatch {test_onebit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_onebit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_onebit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.098 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_onebit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_onebit_bcdadd} -tclbatch {test_onebit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_onebit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_onebit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.098 ; gain = 0.000
add_bp {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd} 77
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.098 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_onebit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_onebit_bcdadd} -tclbatch {test_onebit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_onebit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_onebit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.098 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_onebit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_onebit_bcdadd} -tclbatch {test_onebit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_onebit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_onebit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.098 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 63
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 64
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 65
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 66
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 67
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 71
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 72
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 71
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 72
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 73
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 72
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 73
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 63
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 64
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 65
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 66
step
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 67
run 250 ps
Stopped at time : 2 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 3 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 4 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 5 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 6 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 7 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 9 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 10 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.098 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_onebit_bcdadd
Built simulation snapshot test_onebit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1141.098 ; gain = 0.000
run 250 ps
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 2 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 3 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 4 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 5 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 6 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 7 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 9 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 10 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 63
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 64
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 65
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 66
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 67
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.098 ; gain = 0.000
run 250 ps
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 2 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_onebit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_onebit_bcdadd_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_onebit_bcdadd_behav xil_defaultlib.test_onebit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.098 ; gain = 0.000
run 250 ps
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 2 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 3 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 4 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 5 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 6 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 7 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 9 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 10 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
run 250 ps
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_onebit_bcdadd.vhd" Line 77
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 63
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 64
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 65
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 66
step
Stopped at time : 11 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1141.098 ; gain = 0.000
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd w ]
add_files -fileset sim_1 F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd
update_compile_order -fileset sim_1
set_property top test_twodigit_bcdadd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twodigit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_twodigit_bcdadd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_twodigit_bcdadd_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep  5 23:46:48 2020. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  5 23:46:48 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1141.098 ; gain = 0.000
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd
update_compile_order -fileset sources_1
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd
update_compile_order -fileset sources_1
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd
update_compile_order -fileset sources_1
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd
update_compile_order -fileset sources_1
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd w ]
add_files F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd w ]
add_files -fileset sim_1 F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd
update_compile_order -fileset sim_1
set_property top test_adder_16bit_sat [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1141.098 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_16bit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nor_16bit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_adder_16bit_sat_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/test_adder_16bit_sat_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep  6 15:30:28 2020. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  6 15:30:28 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1145.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1145.992 ; gain = 4.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.992 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.992 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1145.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1145.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1073676289 ps
run: Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 1145.992 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.141 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.691 ; gain = 8.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1227.691 ; gain = 8.316
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.691 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.012 ; gain = 8.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.012 ; gain = 8.289
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.012 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.012 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1287.012 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.012 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1287.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.012 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.691 ; gain = 8.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.691 ; gain = 8.680
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.691 ; gain = 0.000
run 20 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.957 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
$finish called at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 103
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1618.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 ps
$finish called at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 103
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 14 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 123
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1618.957 ; gain = 0.000
add_bp {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} 111
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
remove_bps -file {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} -line 111
add_bp {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} 112
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 1 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 112
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
remove_bps -file {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} -line 112
add_bp {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} 111
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" Line 105
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 50
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 47
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd" Line 48
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" Line 105
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd" Line 43
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd" Line 46
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 45
step
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" Line 48
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16bit_sat'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nor_16bit'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_16bit_sat_behav -key {Behavioral:sim_1:Functional:test_adder_16bit_sat} -tclbatch {test_adder_16bit_sat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_adder_16bit_sat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
Stopped at time : 0 fs : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 111
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_16bit_sat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1618.957 ; gain = 0.000
remove_bps -file {F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd} -line 111
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 14 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 123
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.957 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ps
$finish called at time : 14 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 123
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1618.957 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 14 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 129
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1618.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 20 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 129
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 20 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 130
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder_16bit_sat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_adder_16bit_sat_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_adder_16bit_sat'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_adder_16bit_sat_behav xil_defaultlib.test_adder_16bit_sat -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_1bit [xor_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and_1bit [and_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.nor_16bit [nor_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16bit [mux_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_16bit_sat [adder_16bit_sat_default]
Compiling architecture behavioral of entity xil_defaultlib.test_adder_16bit_sat
Built simulation snapshot test_adder_16bit_sat_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$finish called at time : 8 ps : File "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" Line 172
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.957 ; gain = 0.000
set_property top adder_16bit_sat [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun Sep  6 21:39:17 2020] Launched synth_1...
Run output will be captured here: F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Sep  6 21:41:10 2020] Launched impl_1...
Run output will be captured here: F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1774.750 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1774.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1774.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1871.973 ; gain = 253.016
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.234 ; gain = 34.387
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
write_schematic F:/Documents/Uni/CSSE4010/prac3/project_3/schematic.sch
F:/Documents/Uni/CSSE4010/prac3/project_3/schematic.sch
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.602 ; gain = 0.000
set_property top test_twodigit_bcdadd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2385.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50625 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.602 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50625 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twodigit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.879 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.879 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2385.879 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sim_1/new/test_twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.879 ; gain = 0.000
run 14641 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.879 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2385.879 ; gain = 0.000
run 14641 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 14641 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.879 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twodigit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'errin' of mode 'inout' cannot be associated with actual port 'errin' of mode 'in' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd:56]
ERROR: [VRFC 10-8350] formal port 'errout' of mode 'inout' cannot be associated with actual port 'errout' of mode 'out' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/twodigit_bcdadd.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_twodigit_bcdadd in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.879 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_twodigit_bcdadd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_twodigit_bcdadd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/onebit_bcdadd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'onebit_bcdadd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f0ca103786f140aa8ff8df363b2c87c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_twodigit_bcdadd_behav xil_defaultlib.test_twodigit_bcdadd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.onebit_bcdadd [onebit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.twodigit_bcdadd [twodigit_bcdadd_default]
Compiling architecture behavioral of entity xil_defaultlib.test_twodigit_bcdadd
Built simulation snapshot test_twodigit_bcdadd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_twodigit_bcdadd_behav -key {Behavioral:sim_1:Functional:test_twodigit_bcdadd} -tclbatch {test_twodigit_bcdadd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_twodigit_bcdadd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2385.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_twodigit_bcdadd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.879 ; gain = 0.000
run 14641 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 14641 ps
