(kicad_sch
	(version 20231120)
	(generator "eeschema")
	(generator_version "8.0")
	(uuid "4a327bdf-04e5-4836-9c0a-5fb801c23f64")
	(paper "A4")
	(lib_symbols)
	(sheet
		(at 59.69 97.79)
		(size 20.32 26.67)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "19a3c51a-4800-4c20-b3a0-7667316cb050")
		(property "Sheetname" "FPGA Banks, Anti Alias Filters"
			(at 59.69 97.0784 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "FPGA_Banks_Anti_Alias_Filters.kicad_sch"
			(at 59.69 125.0446 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "8")
				)
			)
		)
	)
	(sheet
		(at 22.86 58.42)
		(size 25.4 27.94)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "3f46cb45-eb17-47b3-80fe-652bae208432")
		(property "Sheetname" "FPGA_POWER"
			(at 22.86 57.7084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "FPGA_POWER.kicad_sch"
			(at 22.86 86.9446 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "3")
				)
			)
		)
	)
	(sheet
		(at 22.86 21.59)
		(size 21.59 25.4)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "5a9925ef-674c-4958-88af-e33ebdc9aaaa")
		(property "Sheetname" "PMOD, LED, SWITCHES"
			(at 22.86 20.8784 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "PMOD,LED,SWITCHES.kicad_sch"
			(at 22.86 47.5746 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "4")
				)
			)
		)
	)
	(sheet
		(at 25.4 99.06)
		(size 22.86 29.21)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "8f1e02ad-76ee-4ea2-a502-887476bcc94b")
		(property "Sheetname" "POWER_REGULATION"
			(at 25.4 98.3484 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "POWER_REGULATION.kicad_sch"
			(at 25.4 128.8546 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "1")
				)
			)
		)
	)
	(sheet
		(at 24.13 143.51)
		(size 24.13 30.48)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "96f87610-c13d-493b-977a-68dc2191f3d9")
		(property "Sheetname" "POWER_REGULATION2"
			(at 24.13 142.7984 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "POWER_REGULATION2.kicad_sch"
			(at 24.13 174.5746 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "2")
				)
			)
		)
	)
	(sheet
		(at 59.69 139.7)
		(size 22.86 29.21)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "dcc3b914-72d5-47e5-9d8d-33c11fcee62a")
		(property "Sheetname" "SPDIF"
			(at 59.69 138.9884 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "SPDIF.kicad_sch"
			(at 59.69 169.4946 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "9")
				)
			)
		)
	)
	(sheet
		(at 58.42 59.69)
		(size 22.86 29.21)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "e1600e09-3fb3-4dd3-93e7-93ab60a9447f")
		(property "Sheetname" "DDR and MIO banks"
			(at 58.42 58.9784 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "DDR and MIO banks.kicad_sch"
			(at 58.42 89.4846 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "7")
				)
			)
		)
	)
	(sheet
		(at 54.61 19.05)
		(size 26.67 30.48)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "fde6fc46-317b-4234-bd09-93bac36f032a")
		(property "Sheetname" "DDR3"
			(at 54.61 18.3384 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "DDR3.kicad_sch"
			(at 54.61 50.1146 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA-BOARDver3"
				(path "/4a327bdf-04e5-4836-9c0a-5fb801c23f64"
					(page "4")
				)
			)
		)
	)
	(sheet_instances
		(path "/"
			(page "1")
		)
	)
)
