# Tiny Tapeout project information
project:
  title:        "Bitty"      # Project title
  author:       "Moldir"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "16-bit simple processor"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_bitty"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
source_files:
  - "project_final.v"
  - "fui_control_2.v"
  - "alu.v"
  - "bitty.v"
  - "branch_logic.v"
  - "cpu.v"
  - "dff_lol.v"
  - "fetch_instruction.v"
  - "lsu.v"
  - "mux.v"
  - "mux2to1_1.v"
  - "mux2to1_8.v"
  - "mux2to1.v"
  - "pc.v"
  - "uart_module.v"
  - "uart_tx.v"
  - "uart_rx.v"



# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "clks_per_bit[0]"
  ui[1]: "clks_per_bit[1]"
  ui[2]: "clks_per_bit[2]"
  ui[3]: "clks_per_bit[3]"
  ui[4]: "clks_per_bit[4]"
  ui[5]: "clks_per_bit[5]"
  ui[6]: "clks_per_bit[6]"
  ui[7]: "clks_per_bit[7]"

  # Outputs
  uo[0]: "tx_data_bit"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "rx_data_bit"
  uio[1]: ""
  uio[2]: ""
  uio[3]: "clks_per_bit[12]"
  uio[4]: "clks_per_bit[11]"
  uio[5]: "clks_per_bit[10]"
  uio[6]: "clks_per_bit[9]"
  uio[7]: "clks_per_bit[8]"

# Do not change!
yaml_version: 6
