// Seed: 3764778804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_11,
    output uwire id_8,
    output tri1 id_9
);
  assign id_1 = 1'd0;
  assign id_8 = 1;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12
  );
  wire id_13;
endmodule
