|NP1_Toplevel
clock_50_i => pll:U00.inclk0
clock_50_i => audio_top:audio_i2s.clk_50MHz
SDRAM_A[0] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[0]
SDRAM_A[1] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[1]
SDRAM_A[2] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[2]
SDRAM_A[3] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[3]
SDRAM_A[4] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[4]
SDRAM_A[5] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[5]
SDRAM_A[6] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[6]
SDRAM_A[7] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[7]
SDRAM_A[8] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[8]
SDRAM_A[9] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[9]
SDRAM_A[10] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[10]
SDRAM_A[11] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[11]
SDRAM_A[12] <= virtual_toplevel:virtualtoplevel.DRAM_ADDR[12]
SDRAM_DQ[0] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[0]
SDRAM_DQ[1] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[1]
SDRAM_DQ[2] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[2]
SDRAM_DQ[3] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[3]
SDRAM_DQ[4] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[4]
SDRAM_DQ[5] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[5]
SDRAM_DQ[6] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[6]
SDRAM_DQ[7] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[7]
SDRAM_DQ[8] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[8]
SDRAM_DQ[9] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[9]
SDRAM_DQ[10] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[10]
SDRAM_DQ[11] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[11]
SDRAM_DQ[12] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[12]
SDRAM_DQ[13] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[13]
SDRAM_DQ[14] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[14]
SDRAM_DQ[15] <> virtual_toplevel:virtualtoplevel.DRAM_DQ[15]
SDRAM_BA[0] <= virtual_toplevel:virtualtoplevel.DRAM_BA_0
SDRAM_BA[1] <= virtual_toplevel:virtualtoplevel.DRAM_BA_1
SDRAM_DQMH <= virtual_toplevel:virtualtoplevel.DRAM_UDQM
SDRAM_DQML <= virtual_toplevel:virtualtoplevel.DRAM_LDQM
SDRAM_nRAS <= virtual_toplevel:virtualtoplevel.DRAM_RAS_N
SDRAM_nCAS <= virtual_toplevel:virtualtoplevel.DRAM_CAS_N
SDRAM_CKE <= virtual_toplevel:virtualtoplevel.DRAM_CKE
SDRAM_CLK <= pll:U00.c3
SDRAM_nCS <= virtual_toplevel:virtualtoplevel.DRAM_CS_N
SDRAM_nWE <= virtual_toplevel:virtualtoplevel.DRAM_WE_N
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
sd_sclk_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
sd_miso_i => ~NO_FANOUT~
joy_clock_o <= joydecoder:joystick_serial1.joy_clk
joy_load_o <= joydecoder:joystick_serial1.joy_load
joy_data_i => joydecoder:joystick_serial1.joy_data
joy_p7_o <= kbd_joystick_ua:k_joystick.sega_strobe
AUDIO_L <= hybrid_pwm_sd:leftsd.dout
AUDIO_R <= hybrid_pwm_sd:rightsd.dout
ear_i => ~NO_FANOUT~
i2s_mclk <= audio_top:audio_i2s.dac_MCLK
i2s_bclk <= audio_top:audio_i2s.dac_SCLK
i2s_lrclk <= audio_top:audio_i2s.dac_LRCK
i2s_data <= audio_top:audio_i2s.dac_SDIN
VGA_R[0] <= mist_video:mist_video.VGA_R[0]
VGA_R[1] <= mist_video:mist_video.VGA_R[1]
VGA_R[2] <= mist_video:mist_video.VGA_R[2]
VGA_R[3] <= mist_video:mist_video.VGA_R[3]
VGA_R[4] <= mist_video:mist_video.VGA_R[4]
VGA_R[5] <= mist_video:mist_video.VGA_R[5]
VGA_G[0] <= mist_video:mist_video.VGA_G[0]
VGA_G[1] <= mist_video:mist_video.VGA_G[1]
VGA_G[2] <= mist_video:mist_video.VGA_G[2]
VGA_G[3] <= mist_video:mist_video.VGA_G[3]
VGA_G[4] <= mist_video:mist_video.VGA_G[4]
VGA_G[5] <= mist_video:mist_video.VGA_G[5]
VGA_B[0] <= mist_video:mist_video.VGA_B[0]
VGA_B[1] <= mist_video:mist_video.VGA_B[1]
VGA_B[2] <= mist_video:mist_video.VGA_B[2]
VGA_B[3] <= mist_video:mist_video.VGA_B[3]
VGA_B[4] <= mist_video:mist_video.VGA_B[4]
VGA_B[5] <= mist_video:mist_video.VGA_B[5]
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
LED <= LED.DB_MAX_OUTPUT_PORT_TYPE
stm_rx_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
stm_tx_i => ~NO_FANOUT~
stm_rst_o <= stm_rst_o.DB_MAX_OUTPUT_PORT_TYPE
SPI_DO <> SPI_DO


|NP1_Toplevel|joydecoder:joystick_serial1
clk => delay_count[0].CLK
clk => delay_count[1].CLK
clk => delay_count[2].CLK
clk => delay_count[3].CLK
clk => delay_count[4].CLK
clk => delay_count[5].CLK
clk => delay_count[6].CLK
clk => delay_count[7].CLK
joy_data => joy1[8].DATAIN
joy_data => joy1[6].DATAIN
joy_data => joy1[5].DATAIN
joy_data => joy1[4].DATAIN
joy_data => joy1[3].DATAIN
joy_data => joy1[2].DATAIN
joy_data => joy1[1].DATAIN
joy_data => joy1[0].DATAIN
joy_data => joy2[8].DATAIN
joy_data => joy2[6].DATAIN
joy_data => joy2[5].DATAIN
joy_data => joy2[4].DATAIN
joy_data => joy2[3].DATAIN
joy_data => joy2[2].DATAIN
joy_data => joy2[1].DATAIN
joy_data => joy2[0].DATAIN
joy_clk <= delay_count[4].DB_MAX_OUTPUT_PORT_TYPE
joy_load <= joy_renew.DB_MAX_OUTPUT_PORT_TYPE
clock_locked => delay_count[0].ACLR
clock_locked => delay_count[1].ACLR
clock_locked => delay_count[2].ACLR
clock_locked => delay_count[3].ACLR
clock_locked => delay_count[4].ACLR
clock_locked => delay_count[5].ACLR
clock_locked => delay_count[6].ACLR
clock_locked => delay_count[7].ACLR
joy1up <= joy1[0].DB_MAX_OUTPUT_PORT_TYPE
joy1down <= joy1[1].DB_MAX_OUTPUT_PORT_TYPE
joy1left <= joy1[2].DB_MAX_OUTPUT_PORT_TYPE
joy1right <= joy1[3].DB_MAX_OUTPUT_PORT_TYPE
joy1fire1 <= joy1[4].DB_MAX_OUTPUT_PORT_TYPE
joy1fire2 <= joy1[5].DB_MAX_OUTPUT_PORT_TYPE
joy1fire3 <= joy1[6].DB_MAX_OUTPUT_PORT_TYPE
joy1start <= joy1[8].DB_MAX_OUTPUT_PORT_TYPE
joy2up <= joy2[0].DB_MAX_OUTPUT_PORT_TYPE
joy2down <= joy2[1].DB_MAX_OUTPUT_PORT_TYPE
joy2left <= joy2[2].DB_MAX_OUTPUT_PORT_TYPE
joy2right <= joy2[3].DB_MAX_OUTPUT_PORT_TYPE
joy2fire1 <= joy2[4].DB_MAX_OUTPUT_PORT_TYPE
joy2fire2 <= joy2[5].DB_MAX_OUTPUT_PORT_TYPE
joy2fire3 <= joy2[6].DB_MAX_OUTPUT_PORT_TYPE
joy2start <= joy2[8].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|pll:U00
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
locked <= altpll:altpll_component.locked


|NP1_Toplevel|pll:U00|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|NP1_Toplevel|pll:U00|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel
reset => MRST_N.IN0
reset => ext_data_req.OUTPUTSELECT
reset => romwr_req.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => romwr_a.OUTPUTSELECT
reset => bootState.OUTPUTSELECT
reset => bootState.OUTPUTSELECT
reset => bootState.OUTPUTSELECT
reset => bootState.OUTPUTSELECT
reset => SRAM_EN_AUTO.OUTPUTSELECT
reset => BIG_CART.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
reset => romwr_d.OUTPUTSELECT
MCLK => singleportram:zram.clock
MCLK => DMA_SVP_RAM_D[0].CLK
MCLK => DMA_SVP_RAM_D[1].CLK
MCLK => DMA_SVP_RAM_D[2].CLK
MCLK => DMA_SVP_RAM_D[3].CLK
MCLK => DMA_SVP_RAM_D[4].CLK
MCLK => DMA_SVP_RAM_D[5].CLK
MCLK => DMA_SVP_RAM_D[6].CLK
MCLK => DMA_SVP_RAM_D[7].CLK
MCLK => DMA_SVP_RAM_D[8].CLK
MCLK => DMA_SVP_RAM_D[9].CLK
MCLK => DMA_SVP_RAM_D[10].CLK
MCLK => DMA_SVP_RAM_D[11].CLK
MCLK => DMA_SVP_RAM_D[12].CLK
MCLK => DMA_SVP_RAM_D[13].CLK
MCLK => DMA_SVP_RAM_D[14].CLK
MCLK => DMA_SVP_RAM_D[15].CLK
MCLK => FX68_SVP_RAM_D[0].CLK
MCLK => FX68_SVP_RAM_D[1].CLK
MCLK => FX68_SVP_RAM_D[2].CLK
MCLK => FX68_SVP_RAM_D[3].CLK
MCLK => FX68_SVP_RAM_D[4].CLK
MCLK => FX68_SVP_RAM_D[5].CLK
MCLK => FX68_SVP_RAM_D[6].CLK
MCLK => FX68_SVP_RAM_D[7].CLK
MCLK => FX68_SVP_RAM_D[8].CLK
MCLK => FX68_SVP_RAM_D[9].CLK
MCLK => FX68_SVP_RAM_D[10].CLK
MCLK => FX68_SVP_RAM_D[11].CLK
MCLK => FX68_SVP_RAM_D[12].CLK
MCLK => FX68_SVP_RAM_D[13].CLK
MCLK => FX68_SVP_RAM_D[14].CLK
MCLK => FX68_SVP_RAM_D[15].CLK
MCLK => svp_ram2_l_n.CLK
MCLK => svp_ram2_u_n.CLK
MCLK => svp_ram2_we.CLK
MCLK => svp_ram2_d[0].CLK
MCLK => svp_ram2_d[1].CLK
MCLK => svp_ram2_d[2].CLK
MCLK => svp_ram2_d[3].CLK
MCLK => svp_ram2_d[4].CLK
MCLK => svp_ram2_d[5].CLK
MCLK => svp_ram2_d[6].CLK
MCLK => svp_ram2_d[7].CLK
MCLK => svp_ram2_d[8].CLK
MCLK => svp_ram2_d[9].CLK
MCLK => svp_ram2_d[10].CLK
MCLK => svp_ram2_d[11].CLK
MCLK => svp_ram2_d[12].CLK
MCLK => svp_ram2_d[13].CLK
MCLK => svp_ram2_d[14].CLK
MCLK => svp_ram2_d[15].CLK
MCLK => svp_ram2_a[1].CLK
MCLK => svp_ram2_a[2].CLK
MCLK => svp_ram2_a[3].CLK
MCLK => svp_ram2_a[4].CLK
MCLK => svp_ram2_a[5].CLK
MCLK => svp_ram2_a[6].CLK
MCLK => svp_ram2_a[7].CLK
MCLK => svp_ram2_a[8].CLK
MCLK => svp_ram2_a[9].CLK
MCLK => svp_ram2_a[10].CLK
MCLK => svp_ram2_a[11].CLK
MCLK => svp_ram2_a[12].CLK
MCLK => svp_ram2_a[13].CLK
MCLK => svp_ram2_a[14].CLK
MCLK => svp_ram2_a[15].CLK
MCLK => svp_ram2_a[16].CLK
MCLK => svp_ram2_req.CLK
MCLK => DMA_SVP_RAM_DTACK_N.CLK
MCLK => FX68_SVP_RAM_DTACK_N.CLK
MCLK => T80_ZRAM_D[0].CLK
MCLK => T80_ZRAM_D[1].CLK
MCLK => T80_ZRAM_D[2].CLK
MCLK => T80_ZRAM_D[3].CLK
MCLK => T80_ZRAM_D[4].CLK
MCLK => T80_ZRAM_D[5].CLK
MCLK => T80_ZRAM_D[6].CLK
MCLK => T80_ZRAM_D[7].CLK
MCLK => FX68_ZRAM_D[0].CLK
MCLK => FX68_ZRAM_D[1].CLK
MCLK => FX68_ZRAM_D[2].CLK
MCLK => FX68_ZRAM_D[3].CLK
MCLK => FX68_ZRAM_D[4].CLK
MCLK => FX68_ZRAM_D[5].CLK
MCLK => FX68_ZRAM_D[6].CLK
MCLK => FX68_ZRAM_D[7].CLK
MCLK => FX68_ZRAM_D[8].CLK
MCLK => FX68_ZRAM_D[9].CLK
MCLK => FX68_ZRAM_D[10].CLK
MCLK => FX68_ZRAM_D[11].CLK
MCLK => FX68_ZRAM_D[12].CLK
MCLK => FX68_ZRAM_D[13].CLK
MCLK => FX68_ZRAM_D[14].CLK
MCLK => FX68_ZRAM_D[15].CLK
MCLK => zram_d[0].CLK
MCLK => zram_d[1].CLK
MCLK => zram_d[2].CLK
MCLK => zram_d[3].CLK
MCLK => zram_d[4].CLK
MCLK => zram_d[5].CLK
MCLK => zram_d[6].CLK
MCLK => zram_d[7].CLK
MCLK => zram_a[0].CLK
MCLK => zram_a[1].CLK
MCLK => zram_a[2].CLK
MCLK => zram_a[3].CLK
MCLK => zram_a[4].CLK
MCLK => zram_a[5].CLK
MCLK => zram_a[6].CLK
MCLK => zram_a[7].CLK
MCLK => zram_a[8].CLK
MCLK => zram_a[9].CLK
MCLK => zram_a[10].CLK
MCLK => zram_a[11].CLK
MCLK => zram_a[12].CLK
MCLK => zram_we.CLK
MCLK => T80_ZRAM_DTACK_N.CLK
MCLK => FX68_ZRAM_DTACK_N.CLK
MCLK => FX68_EEPROM_DATA[0].CLK
MCLK => FX68_EEPROM_DATA[1].CLK
MCLK => FX68_EEPROM_DATA[2].CLK
MCLK => FX68_EEPROM_DATA[3].CLK
MCLK => FX68_EEPROM_DATA[4].CLK
MCLK => FX68_EEPROM_DATA[5].CLK
MCLK => FX68_EEPROM_DATA[6].CLK
MCLK => FX68_EEPROM_DATA[7].CLK
MCLK => FX68_EEPROM_DATA[8].CLK
MCLK => FX68_EEPROM_DATA[9].CLK
MCLK => FX68_EEPROM_DATA[10].CLK
MCLK => FX68_EEPROM_DATA[11].CLK
MCLK => FX68_EEPROM_DATA[12].CLK
MCLK => FX68_EEPROM_DATA[13].CLK
MCLK => FX68_EEPROM_DATA[14].CLK
MCLK => FX68_EEPROM_DATA[15].CLK
MCLK => FX68_EEPROM_DTACK_N.CLK
MCLK => saveram_dout[0]~reg0.CLK
MCLK => saveram_dout[1]~reg0.CLK
MCLK => saveram_dout[2]~reg0.CLK
MCLK => saveram_dout[3]~reg0.CLK
MCLK => saveram_dout[4]~reg0.CLK
MCLK => saveram_dout[5]~reg0.CLK
MCLK => saveram_dout[6]~reg0.CLK
MCLK => saveram_dout[7]~reg0.CLK
MCLK => FX68_SRAM_D[0].CLK
MCLK => FX68_SRAM_D[1].CLK
MCLK => FX68_SRAM_D[2].CLK
MCLK => FX68_SRAM_D[3].CLK
MCLK => FX68_SRAM_D[4].CLK
MCLK => FX68_SRAM_D[5].CLK
MCLK => FX68_SRAM_D[6].CLK
MCLK => FX68_SRAM_D[7].CLK
MCLK => FX68_SRAM_D[8].CLK
MCLK => FX68_SRAM_D[9].CLK
MCLK => FX68_SRAM_D[10].CLK
MCLK => FX68_SRAM_D[11].CLK
MCLK => FX68_SRAM_D[12].CLK
MCLK => FX68_SRAM_D[13].CLK
MCLK => FX68_SRAM_D[14].CLK
MCLK => FX68_SRAM_D[15].CLK
MCLK => sram_l_n.CLK
MCLK => sram_u_n.CLK
MCLK => sram_we.CLK
MCLK => sram_d[0].CLK
MCLK => sram_d[1].CLK
MCLK => sram_d[2].CLK
MCLK => sram_d[3].CLK
MCLK => sram_d[4].CLK
MCLK => sram_d[5].CLK
MCLK => sram_d[6].CLK
MCLK => sram_d[7].CLK
MCLK => sram_d[8].CLK
MCLK => sram_d[9].CLK
MCLK => sram_d[10].CLK
MCLK => sram_d[11].CLK
MCLK => sram_d[12].CLK
MCLK => sram_d[13].CLK
MCLK => sram_d[14].CLK
MCLK => sram_d[15].CLK
MCLK => sram_a[1].CLK
MCLK => sram_a[2].CLK
MCLK => sram_a[3].CLK
MCLK => sram_a[4].CLK
MCLK => sram_a[5].CLK
MCLK => sram_a[6].CLK
MCLK => sram_a[7].CLK
MCLK => sram_a[8].CLK
MCLK => sram_a[9].CLK
MCLK => sram_a[10].CLK
MCLK => sram_a[11].CLK
MCLK => sram_a[12].CLK
MCLK => sram_a[13].CLK
MCLK => sram_a[14].CLK
MCLK => sram_a[15].CLK
MCLK => sram_req.CLK
MCLK => FX68_SRAM_DTACK_N.CLK
MCLK => DMA_SDRAM_D_REG[0].CLK
MCLK => DMA_SDRAM_D_REG[1].CLK
MCLK => DMA_SDRAM_D_REG[2].CLK
MCLK => DMA_SDRAM_D_REG[3].CLK
MCLK => DMA_SDRAM_D_REG[4].CLK
MCLK => DMA_SDRAM_D_REG[5].CLK
MCLK => DMA_SDRAM_D_REG[6].CLK
MCLK => DMA_SDRAM_D_REG[7].CLK
MCLK => DMA_SDRAM_D_REG[8].CLK
MCLK => DMA_SDRAM_D_REG[9].CLK
MCLK => DMA_SDRAM_D_REG[10].CLK
MCLK => DMA_SDRAM_D_REG[11].CLK
MCLK => DMA_SDRAM_D_REG[12].CLK
MCLK => DMA_SDRAM_D_REG[13].CLK
MCLK => DMA_SDRAM_D_REG[14].CLK
MCLK => DMA_SDRAM_D_REG[15].CLK
MCLK => T80_SDRAM_D[0].CLK
MCLK => T80_SDRAM_D[1].CLK
MCLK => T80_SDRAM_D[2].CLK
MCLK => T80_SDRAM_D[3].CLK
MCLK => T80_SDRAM_D[4].CLK
MCLK => T80_SDRAM_D[5].CLK
MCLK => T80_SDRAM_D[6].CLK
MCLK => T80_SDRAM_D[7].CLK
MCLK => FX68_SDRAM_D_REG[0].CLK
MCLK => FX68_SDRAM_D_REG[1].CLK
MCLK => FX68_SDRAM_D_REG[2].CLK
MCLK => FX68_SDRAM_D_REG[3].CLK
MCLK => FX68_SDRAM_D_REG[4].CLK
MCLK => FX68_SDRAM_D_REG[5].CLK
MCLK => FX68_SDRAM_D_REG[6].CLK
MCLK => FX68_SDRAM_D_REG[7].CLK
MCLK => FX68_SDRAM_D_REG[8].CLK
MCLK => FX68_SDRAM_D_REG[9].CLK
MCLK => FX68_SDRAM_D_REG[10].CLK
MCLK => FX68_SDRAM_D_REG[11].CLK
MCLK => FX68_SDRAM_D_REG[12].CLK
MCLK => FX68_SDRAM_D_REG[13].CLK
MCLK => FX68_SDRAM_D_REG[14].CLK
MCLK => FX68_SDRAM_D_REG[15].CLK
MCLK => ram68k_l_n.CLK
MCLK => ram68k_u_n.CLK
MCLK => ram68k_we.CLK
MCLK => ram68k_d[0].CLK
MCLK => ram68k_d[1].CLK
MCLK => ram68k_d[2].CLK
MCLK => ram68k_d[3].CLK
MCLK => ram68k_d[4].CLK
MCLK => ram68k_d[5].CLK
MCLK => ram68k_d[6].CLK
MCLK => ram68k_d[7].CLK
MCLK => ram68k_d[8].CLK
MCLK => ram68k_d[9].CLK
MCLK => ram68k_d[10].CLK
MCLK => ram68k_d[11].CLK
MCLK => ram68k_d[12].CLK
MCLK => ram68k_d[13].CLK
MCLK => ram68k_d[14].CLK
MCLK => ram68k_d[15].CLK
MCLK => ram68k_a[1].CLK
MCLK => ram68k_a[2].CLK
MCLK => ram68k_a[3].CLK
MCLK => ram68k_a[4].CLK
MCLK => ram68k_a[5].CLK
MCLK => ram68k_a[6].CLK
MCLK => ram68k_a[7].CLK
MCLK => ram68k_a[8].CLK
MCLK => ram68k_a[9].CLK
MCLK => ram68k_a[10].CLK
MCLK => ram68k_a[11].CLK
MCLK => ram68k_a[12].CLK
MCLK => ram68k_a[13].CLK
MCLK => ram68k_a[14].CLK
MCLK => ram68k_a[15].CLK
MCLK => ram68k_req.CLK
MCLK => RAM_DELAY_CNT[0].CLK
MCLK => RAM_DELAY_CNT[1].CLK
MCLK => RAM_DELAY_CNT[2].CLK
MCLK => RAM_RFRSH_DONE.CLK
MCLK => T80_SDRAM_BGACK_N.CLK
MCLK => T80_SDRAM_BR_N.CLK
MCLK => DMA_SDRAM_DTACK_N_REG.CLK
MCLK => T80_SDRAM_DTACK_N.CLK
MCLK => FX68_SDRAM_DTACK_N_REG.CLK
MCLK => DMA_FLASH_D_REG[0].CLK
MCLK => DMA_FLASH_D_REG[1].CLK
MCLK => DMA_FLASH_D_REG[2].CLK
MCLK => DMA_FLASH_D_REG[3].CLK
MCLK => DMA_FLASH_D_REG[4].CLK
MCLK => DMA_FLASH_D_REG[5].CLK
MCLK => DMA_FLASH_D_REG[6].CLK
MCLK => DMA_FLASH_D_REG[7].CLK
MCLK => DMA_FLASH_D_REG[8].CLK
MCLK => DMA_FLASH_D_REG[9].CLK
MCLK => DMA_FLASH_D_REG[10].CLK
MCLK => DMA_FLASH_D_REG[11].CLK
MCLK => DMA_FLASH_D_REG[12].CLK
MCLK => DMA_FLASH_D_REG[13].CLK
MCLK => DMA_FLASH_D_REG[14].CLK
MCLK => DMA_FLASH_D_REG[15].CLK
MCLK => T80_FLASH_D[0].CLK
MCLK => T80_FLASH_D[1].CLK
MCLK => T80_FLASH_D[2].CLK
MCLK => T80_FLASH_D[3].CLK
MCLK => T80_FLASH_D[4].CLK
MCLK => T80_FLASH_D[5].CLK
MCLK => T80_FLASH_D[6].CLK
MCLK => T80_FLASH_D[7].CLK
MCLK => FX68_FLASH_D_REG[0].CLK
MCLK => FX68_FLASH_D_REG[1].CLK
MCLK => FX68_FLASH_D_REG[2].CLK
MCLK => FX68_FLASH_D_REG[3].CLK
MCLK => FX68_FLASH_D_REG[4].CLK
MCLK => FX68_FLASH_D_REG[5].CLK
MCLK => FX68_FLASH_D_REG[6].CLK
MCLK => FX68_FLASH_D_REG[7].CLK
MCLK => FX68_FLASH_D_REG[8].CLK
MCLK => FX68_FLASH_D_REG[9].CLK
MCLK => FX68_FLASH_D_REG[10].CLK
MCLK => FX68_FLASH_D_REG[11].CLK
MCLK => FX68_FLASH_D_REG[12].CLK
MCLK => FX68_FLASH_D_REG[13].CLK
MCLK => FX68_FLASH_D_REG[14].CLK
MCLK => FX68_FLASH_D_REG[15].CLK
MCLK => romrd_a[1].CLK
MCLK => romrd_a[2].CLK
MCLK => romrd_a[3].CLK
MCLK => romrd_a[4].CLK
MCLK => romrd_a[5].CLK
MCLK => romrd_a[6].CLK
MCLK => romrd_a[7].CLK
MCLK => romrd_a[8].CLK
MCLK => romrd_a[9].CLK
MCLK => romrd_a[10].CLK
MCLK => romrd_a[11].CLK
MCLK => romrd_a[12].CLK
MCLK => romrd_a[13].CLK
MCLK => romrd_a[14].CLK
MCLK => romrd_a[15].CLK
MCLK => romrd_a[16].CLK
MCLK => romrd_a[17].CLK
MCLK => romrd_a[18].CLK
MCLK => romrd_a[19].CLK
MCLK => romrd_a[20].CLK
MCLK => romrd_a[21].CLK
MCLK => romrd_a[22].CLK
MCLK => romrd_a[23].CLK
MCLK => romrd_req.CLK
MCLK => T80_FLASH_BGACK_N.CLK
MCLK => T80_FLASH_BR_N.CLK
MCLK => DMA_FLASH_DTACK_N_REG.CLK
MCLK => T80_FLASH_DTACK_N.CLK
MCLK => FX68_FLASH_DTACK_N_REG.CLK
MCLK => SSF2_MAP[0].CLK
MCLK => SSF2_MAP[1].CLK
MCLK => SSF2_MAP[2].CLK
MCLK => SSF2_MAP[3].CLK
MCLK => SSF2_MAP[4].CLK
MCLK => SSF2_MAP[6].CLK
MCLK => SSF2_MAP[7].CLK
MCLK => SSF2_MAP[8].CLK
MCLK => SSF2_MAP[9].CLK
MCLK => SSF2_MAP[10].CLK
MCLK => SSF2_MAP[12].CLK
MCLK => SSF2_MAP[13].CLK
MCLK => SSF2_MAP[14].CLK
MCLK => SSF2_MAP[15].CLK
MCLK => SSF2_MAP[16].CLK
MCLK => SSF2_MAP[18].CLK
MCLK => SSF2_MAP[19].CLK
MCLK => SSF2_MAP[20].CLK
MCLK => SSF2_MAP[21].CLK
MCLK => SSF2_MAP[22].CLK
MCLK => SSF2_MAP[24].CLK
MCLK => SSF2_MAP[25].CLK
MCLK => SSF2_MAP[26].CLK
MCLK => SSF2_MAP[27].CLK
MCLK => SSF2_MAP[28].CLK
MCLK => SSF2_MAP[30].CLK
MCLK => SSF2_MAP[31].CLK
MCLK => SSF2_MAP[32].CLK
MCLK => SSF2_MAP[33].CLK
MCLK => SSF2_MAP[34].CLK
MCLK => SSF2_MAP[36].CLK
MCLK => SSF2_MAP[37].CLK
MCLK => SSF2_MAP[38].CLK
MCLK => SSF2_MAP[39].CLK
MCLK => SSF2_MAP[40].CLK
MCLK => SSF2_MAP[42].CLK
MCLK => SSF2_MAP[43].CLK
MCLK => SSF2_MAP[44].CLK
MCLK => SSF2_MAP[45].CLK
MCLK => SSF2_MAP[46].CLK
MCLK => SRAM_EN_PAGEIN.CLK
MCLK => SSF2_USE_MAP.CLK
MCLK => T80_BAR_D[0].CLK
MCLK => T80_BAR_D[1].CLK
MCLK => T80_BAR_D[2].CLK
MCLK => T80_BAR_D[3].CLK
MCLK => T80_BAR_D[4].CLK
MCLK => T80_BAR_D[5].CLK
MCLK => T80_BAR_D[6].CLK
MCLK => T80_BAR_D[7].CLK
MCLK => FX68_BAR_D[0].CLK
MCLK => FX68_BAR_D[1].CLK
MCLK => FX68_BAR_D[2].CLK
MCLK => FX68_BAR_D[3].CLK
MCLK => FX68_BAR_D[4].CLK
MCLK => FX68_BAR_D[5].CLK
MCLK => FX68_BAR_D[6].CLK
MCLK => FX68_BAR_D[7].CLK
MCLK => FX68_BAR_D[8].CLK
MCLK => FX68_BAR_D[9].CLK
MCLK => FX68_BAR_D[10].CLK
MCLK => FX68_BAR_D[11].CLK
MCLK => FX68_BAR_D[12].CLK
MCLK => FX68_BAR_D[13].CLK
MCLK => FX68_BAR_D[14].CLK
MCLK => FX68_BAR_D[15].CLK
MCLK => BAR[15].CLK
MCLK => BAR[16].CLK
MCLK => BAR[17].CLK
MCLK => BAR[18].CLK
MCLK => BAR[19].CLK
MCLK => BAR[20].CLK
MCLK => BAR[21].CLK
MCLK => BAR[22].CLK
MCLK => BAR[23].CLK
MCLK => T80_BAR_DTACK_N.CLK
MCLK => FX68_BAR_DTACK_N.CLK
MCLK => T80_VDP_D[0].CLK
MCLK => T80_VDP_D[1].CLK
MCLK => T80_VDP_D[2].CLK
MCLK => T80_VDP_D[3].CLK
MCLK => T80_VDP_D[4].CLK
MCLK => T80_VDP_D[5].CLK
MCLK => T80_VDP_D[6].CLK
MCLK => T80_VDP_D[7].CLK
MCLK => FX68_VDP_D[0].CLK
MCLK => FX68_VDP_D[1].CLK
MCLK => FX68_VDP_D[2].CLK
MCLK => FX68_VDP_D[3].CLK
MCLK => FX68_VDP_D[4].CLK
MCLK => FX68_VDP_D[5].CLK
MCLK => FX68_VDP_D[6].CLK
MCLK => FX68_VDP_D[7].CLK
MCLK => FX68_VDP_D[8].CLK
MCLK => FX68_VDP_D[9].CLK
MCLK => FX68_VDP_D[10].CLK
MCLK => FX68_VDP_D[11].CLK
MCLK => FX68_VDP_D[12].CLK
MCLK => FX68_VDP_D[13].CLK
MCLK => FX68_VDP_D[14].CLK
MCLK => FX68_VDP_D[15].CLK
MCLK => VDP_DI[0].CLK
MCLK => VDP_DI[1].CLK
MCLK => VDP_DI[2].CLK
MCLK => VDP_DI[3].CLK
MCLK => VDP_DI[4].CLK
MCLK => VDP_DI[5].CLK
MCLK => VDP_DI[6].CLK
MCLK => VDP_DI[7].CLK
MCLK => VDP_DI[8].CLK
MCLK => VDP_DI[9].CLK
MCLK => VDP_DI[10].CLK
MCLK => VDP_DI[11].CLK
MCLK => VDP_DI[12].CLK
MCLK => VDP_DI[13].CLK
MCLK => VDP_DI[14].CLK
MCLK => VDP_DI[15].CLK
MCLK => VDP_A[0].CLK
MCLK => VDP_A[1].CLK
MCLK => VDP_A[2].CLK
MCLK => VDP_A[3].CLK
MCLK => VDP_A[4].CLK
MCLK => VDP_RNW.CLK
MCLK => VDP_SEL.CLK
MCLK => T80_VDP_DTACK_N.CLK
MCLK => FX68_VDP_DTACK_N.CLK
MCLK => T80_IO_D[0].CLK
MCLK => T80_IO_D[1].CLK
MCLK => T80_IO_D[2].CLK
MCLK => T80_IO_D[3].CLK
MCLK => T80_IO_D[4].CLK
MCLK => T80_IO_D[5].CLK
MCLK => T80_IO_D[6].CLK
MCLK => T80_IO_D[7].CLK
MCLK => FX68_IO_D[0].CLK
MCLK => FX68_IO_D[1].CLK
MCLK => FX68_IO_D[2].CLK
MCLK => FX68_IO_D[3].CLK
MCLK => FX68_IO_D[4].CLK
MCLK => FX68_IO_D[5].CLK
MCLK => FX68_IO_D[6].CLK
MCLK => FX68_IO_D[7].CLK
MCLK => FX68_IO_D[8].CLK
MCLK => FX68_IO_D[9].CLK
MCLK => FX68_IO_D[10].CLK
MCLK => FX68_IO_D[11].CLK
MCLK => FX68_IO_D[12].CLK
MCLK => FX68_IO_D[13].CLK
MCLK => FX68_IO_D[14].CLK
MCLK => FX68_IO_D[15].CLK
MCLK => IO_DI[0].CLK
MCLK => IO_DI[1].CLK
MCLK => IO_DI[2].CLK
MCLK => IO_DI[3].CLK
MCLK => IO_DI[4].CLK
MCLK => IO_DI[5].CLK
MCLK => IO_DI[6].CLK
MCLK => IO_DI[7].CLK
MCLK => IO_DI[8].CLK
MCLK => IO_DI[9].CLK
MCLK => IO_DI[10].CLK
MCLK => IO_DI[11].CLK
MCLK => IO_DI[12].CLK
MCLK => IO_DI[13].CLK
MCLK => IO_DI[14].CLK
MCLK => IO_DI[15].CLK
MCLK => IO_A[0].CLK
MCLK => IO_A[0]~en.CLK
MCLK => IO_A[1].CLK
MCLK => IO_A[1]~en.CLK
MCLK => IO_A[2].CLK
MCLK => IO_A[2]~en.CLK
MCLK => IO_A[3].CLK
MCLK => IO_A[3]~en.CLK
MCLK => IO_A[4].CLK
MCLK => IO_A[4]~en.CLK
MCLK => IO_LDS_N.CLK
MCLK => IO_UDS_N.CLK
MCLK => IO_RNW.CLK
MCLK => IO_SEL.CLK
MCLK => T80_IO_DTACK_N.CLK
MCLK => FX68_IO_DTACK_N.CLK
MCLK => T80_CTRL_D[0].CLK
MCLK => T80_CTRL_D[1].CLK
MCLK => T80_CTRL_D[2].CLK
MCLK => T80_CTRL_D[3].CLK
MCLK => T80_CTRL_D[4].CLK
MCLK => T80_CTRL_D[5].CLK
MCLK => T80_CTRL_D[6].CLK
MCLK => T80_CTRL_D[7].CLK
MCLK => FX68_CTRL_D[0].CLK
MCLK => FX68_CTRL_D[1].CLK
MCLK => FX68_CTRL_D[2].CLK
MCLK => FX68_CTRL_D[3].CLK
MCLK => FX68_CTRL_D[4].CLK
MCLK => FX68_CTRL_D[5].CLK
MCLK => FX68_CTRL_D[6].CLK
MCLK => FX68_CTRL_D[7].CLK
MCLK => FX68_CTRL_D[8].CLK
MCLK => FX68_CTRL_D[9].CLK
MCLK => FX68_CTRL_D[10].CLK
MCLK => FX68_CTRL_D[11].CLK
MCLK => FX68_CTRL_D[12].CLK
MCLK => FX68_CTRL_D[13].CLK
MCLK => FX68_CTRL_D[14].CLK
MCLK => FX68_CTRL_D[15].CLK
MCLK => CART_EN.CLK
MCLK => ZRESET_N.CLK
MCLK => ZBUSREQ.CLK
MCLK => T80_CTRL_DTACK_N.CLK
MCLK => FX68_CTRL_DTACK_N.CLK
MCLK => T80_BUSRQ_N.CLK
MCLK => ZBUSACK_N.CLK
MCLK => T80_RESET_N.CLK
MCLK => NO_DATA[0].CLK
MCLK => NO_DATA[1].CLK
MCLK => NO_DATA[2].CLK
MCLK => NO_DATA[3].CLK
MCLK => NO_DATA[4].CLK
MCLK => NO_DATA[5].CLK
MCLK => NO_DATA[6].CLK
MCLK => NO_DATA[7].CLK
MCLK => NO_DATA[8].CLK
MCLK => NO_DATA[9].CLK
MCLK => NO_DATA[10].CLK
MCLK => NO_DATA[11].CLK
MCLK => NO_DATA[12].CLK
MCLK => NO_DATA[13].CLK
MCLK => NO_DATA[14].CLK
MCLK => NO_DATA[15].CLK
MCLK => FX68_PHI2.CLK
MCLK => FX68_PHI1.CLK
MCLK => FCLK_EN.CLK
MCLK => ZCLK_nENA.CLK
MCLK => ZCLK_ENA.CLK
MCLK => SVP_CLKEN.CLK
MCLK => RAM_RFRSH_DELAY.CLK
MCLK => RAM_RFRSH_CNT[0].CLK
MCLK => RAM_RFRSH_CNT[1].CLK
MCLK => RAM_RFRSH_CNT[2].CLK
MCLK => RAM_RFRSH_CNT[3].CLK
MCLK => RAM_RFRSH_CNT[4].CLK
MCLK => RAM_RFRSH_CNT[5].CLK
MCLK => RAM_RFRSH_CNT[6].CLK
MCLK => RAM_RFRSH_CNT[7].CLK
MCLK => CART_RFRSH_DELAY.CLK
MCLK => CART_RFRSH_CNT[0].CLK
MCLK => CART_RFRSH_CNT[1].CLK
MCLK => CART_RFRSH_CNT[2].CLK
MCLK => CART_RFRSH_CNT[3].CLK
MCLK => CART_RFRSH_CNT[4].CLK
MCLK => CART_RFRSH_CNT[5].CLK
MCLK => CART_RFRSH_CNT[6].CLK
MCLK => CART_RFRSH_CNT[7].CLK
MCLK => ZCLKCNT[0].CLK
MCLK => ZCLKCNT[1].CLK
MCLK => ZCLKCNT[2].CLK
MCLK => ZCLKCNT[3].CLK
MCLK => VCLKCNT[0].CLK
MCLK => VCLKCNT[1].CLK
MCLK => VCLKCNT[2].CLK
MCLK => FX68_IPL_N[0].CLK
MCLK => FX68_IPL_N[1].CLK
MCLK => FX68_IPL_N[2].CLK
MCLK => FX68_RNW_D.CLK
MCLK => FX68_AS_N_D.CLK
MCLK => FX68_IO_READY.CLK
MCLK => vram32_ack.CLK
MCLK => vram_ack.CLK
MCLK => VDP_RST_N.CLK
MCLK => MRST_N.CLK
MCLK => fx68k:fx68k_inst.clk
MCLK => t80pa:t80.CLK
MCLK => gen_io:io.CLK
MCLK => vdp:vdp.CLK
MCLK => dpram:vram_l1.clock
MCLK => dpram:vram_u1.clock
MCLK => dpram:vram_l2.clock
MCLK => dpram:vram_u2.clock
MCLK => jt89:u_psg.clk
MCLK => jt12:fm.clk
MCLK => jt12_genmix:genmix.clk
MCLK => svp:SVP.CLK
MCLK => SVPRC~4.DATAIN
MCLK => ZRC~4.DATAIN
MCLK => SRAMRC~4.DATAIN
MCLK => SDRC~4.DATAIN
MCLK => FC~6.DATAIN
MCLK => VDPC~5.DATAIN
MCLK => IOC~5.DATAIN
SDR_CLK => sdram:sdc.clk
SDR_CLK => romwr_d[0].CLK
SDR_CLK => romwr_d[1].CLK
SDR_CLK => romwr_d[2].CLK
SDR_CLK => romwr_d[3].CLK
SDR_CLK => romwr_d[4].CLK
SDR_CLK => romwr_d[5].CLK
SDR_CLK => romwr_d[6].CLK
SDR_CLK => romwr_d[7].CLK
SDR_CLK => romwr_d[8].CLK
SDR_CLK => romwr_d[9].CLK
SDR_CLK => romwr_d[10].CLK
SDR_CLK => romwr_d[11].CLK
SDR_CLK => romwr_d[12].CLK
SDR_CLK => romwr_d[13].CLK
SDR_CLK => romwr_d[14].CLK
SDR_CLK => romwr_d[15].CLK
SDR_CLK => BIG_CART.CLK
SDR_CLK => SRAM_EN_AUTO.CLK
SDR_CLK => romwr_a[1].CLK
SDR_CLK => romwr_a[2].CLK
SDR_CLK => romwr_a[3].CLK
SDR_CLK => romwr_a[4].CLK
SDR_CLK => romwr_a[5].CLK
SDR_CLK => romwr_a[6].CLK
SDR_CLK => romwr_a[7].CLK
SDR_CLK => romwr_a[8].CLK
SDR_CLK => romwr_a[9].CLK
SDR_CLK => romwr_a[10].CLK
SDR_CLK => romwr_a[11].CLK
SDR_CLK => romwr_a[12].CLK
SDR_CLK => romwr_a[13].CLK
SDR_CLK => romwr_a[14].CLK
SDR_CLK => romwr_a[15].CLK
SDR_CLK => romwr_a[16].CLK
SDR_CLK => romwr_a[17].CLK
SDR_CLK => romwr_a[18].CLK
SDR_CLK => romwr_a[19].CLK
SDR_CLK => romwr_a[20].CLK
SDR_CLK => romwr_a[21].CLK
SDR_CLK => romwr_a[22].CLK
SDR_CLK => romwr_a[23].CLK
SDR_CLK => romwr_req.CLK
SDR_CLK => ext_data_req~reg0.CLK
SDR_CLK => bootState~5.DATAIN
FPGA_INIT_N => sdram:sdc.init_n
DRAM_ADDR[0] <= sdram:sdc.SDRAM_A[0]
DRAM_ADDR[1] <= sdram:sdc.SDRAM_A[1]
DRAM_ADDR[2] <= sdram:sdc.SDRAM_A[2]
DRAM_ADDR[3] <= sdram:sdc.SDRAM_A[3]
DRAM_ADDR[4] <= sdram:sdc.SDRAM_A[4]
DRAM_ADDR[5] <= sdram:sdc.SDRAM_A[5]
DRAM_ADDR[6] <= sdram:sdc.SDRAM_A[6]
DRAM_ADDR[7] <= sdram:sdc.SDRAM_A[7]
DRAM_ADDR[8] <= sdram:sdc.SDRAM_A[8]
DRAM_ADDR[9] <= sdram:sdc.SDRAM_A[9]
DRAM_ADDR[10] <= sdram:sdc.SDRAM_A[10]
DRAM_ADDR[11] <= sdram:sdc.SDRAM_A[11]
DRAM_ADDR[12] <= sdram:sdc.SDRAM_A[12]
DRAM_BA_0 <= sdram:sdc.SDRAM_BA[0]
DRAM_BA_1 <= sdram:sdc.SDRAM_BA[1]
DRAM_CAS_N <= sdram:sdc.SDRAM_nCAS
DRAM_CKE <= <VCC>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> sdram:sdc.SDRAM_DQ[0]
DRAM_DQ[1] <> sdram:sdc.SDRAM_DQ[1]
DRAM_DQ[2] <> sdram:sdc.SDRAM_DQ[2]
DRAM_DQ[3] <> sdram:sdc.SDRAM_DQ[3]
DRAM_DQ[4] <> sdram:sdc.SDRAM_DQ[4]
DRAM_DQ[5] <> sdram:sdc.SDRAM_DQ[5]
DRAM_DQ[6] <> sdram:sdc.SDRAM_DQ[6]
DRAM_DQ[7] <> sdram:sdc.SDRAM_DQ[7]
DRAM_DQ[8] <> sdram:sdc.SDRAM_DQ[8]
DRAM_DQ[9] <> sdram:sdc.SDRAM_DQ[9]
DRAM_DQ[10] <> sdram:sdc.SDRAM_DQ[10]
DRAM_DQ[11] <> sdram:sdc.SDRAM_DQ[11]
DRAM_DQ[12] <> sdram:sdc.SDRAM_DQ[12]
DRAM_DQ[13] <> sdram:sdc.SDRAM_DQ[13]
DRAM_DQ[14] <> sdram:sdc.SDRAM_DQ[14]
DRAM_DQ[15] <> sdram:sdc.SDRAM_DQ[15]
DRAM_LDQM <= sdram:sdc.SDRAM_DQML
DRAM_RAS_N <= sdram:sdc.SDRAM_nRAS
DRAM_UDQM <= sdram:sdc.SDRAM_DQMH
DRAM_WE_N <= sdram:sdc.SDRAM_nWE
DAC_LDATA[0] <= jt12_genmix:genmix.snd_left[0]
DAC_LDATA[1] <= jt12_genmix:genmix.snd_left[1]
DAC_LDATA[2] <= jt12_genmix:genmix.snd_left[2]
DAC_LDATA[3] <= jt12_genmix:genmix.snd_left[3]
DAC_LDATA[4] <= jt12_genmix:genmix.snd_left[4]
DAC_LDATA[5] <= jt12_genmix:genmix.snd_left[5]
DAC_LDATA[6] <= jt12_genmix:genmix.snd_left[6]
DAC_LDATA[7] <= jt12_genmix:genmix.snd_left[7]
DAC_LDATA[8] <= jt12_genmix:genmix.snd_left[8]
DAC_LDATA[9] <= jt12_genmix:genmix.snd_left[9]
DAC_LDATA[10] <= jt12_genmix:genmix.snd_left[10]
DAC_LDATA[11] <= jt12_genmix:genmix.snd_left[11]
DAC_LDATA[12] <= jt12_genmix:genmix.snd_left[12]
DAC_LDATA[13] <= jt12_genmix:genmix.snd_left[13]
DAC_LDATA[14] <= jt12_genmix:genmix.snd_left[14]
DAC_LDATA[15] <= jt12_genmix:genmix.snd_left[15]
DAC_RDATA[0] <= jt12_genmix:genmix.snd_right[0]
DAC_RDATA[1] <= jt12_genmix:genmix.snd_right[1]
DAC_RDATA[2] <= jt12_genmix:genmix.snd_right[2]
DAC_RDATA[3] <= jt12_genmix:genmix.snd_right[3]
DAC_RDATA[4] <= jt12_genmix:genmix.snd_right[4]
DAC_RDATA[5] <= jt12_genmix:genmix.snd_right[5]
DAC_RDATA[6] <= jt12_genmix:genmix.snd_right[6]
DAC_RDATA[7] <= jt12_genmix:genmix.snd_right[7]
DAC_RDATA[8] <= jt12_genmix:genmix.snd_right[8]
DAC_RDATA[9] <= jt12_genmix:genmix.snd_right[9]
DAC_RDATA[10] <= jt12_genmix:genmix.snd_right[10]
DAC_RDATA[11] <= jt12_genmix:genmix.snd_right[11]
DAC_RDATA[12] <= jt12_genmix:genmix.snd_right[12]
DAC_RDATA[13] <= jt12_genmix:genmix.snd_right[13]
DAC_RDATA[14] <= jt12_genmix:genmix.snd_right[14]
DAC_RDATA[15] <= jt12_genmix:genmix.snd_right[15]
RED[0] <= vdp:vdp.R[0]
RED[1] <= vdp:vdp.R[1]
RED[2] <= vdp:vdp.R[2]
RED[3] <= vdp:vdp.R[3]
GREEN[0] <= vdp:vdp.G[0]
GREEN[1] <= vdp:vdp.G[1]
GREEN[2] <= vdp:vdp.G[2]
GREEN[3] <= vdp:vdp.G[3]
BLUE[0] <= vdp:vdp.B[0]
BLUE[1] <= vdp:vdp.B[1]
BLUE[2] <= vdp:vdp.B[2]
BLUE[3] <= vdp:vdp.B[3]
VS <= vdp:vdp.VS
HS <= vdp:vdp.HS
LED <= <GND>
joya[0] => JOY_1[0].DATAA
joya[0] => JOY_2[0].DATAA
joya[1] => JOY_1[1].DATAA
joya[1] => JOY_2[1].DATAA
joya[2] => JOY_1_DOWN.DATAA
joya[2] => JOY_1_UP.DATAB
joya[3] => JOY_1_DOWN.DATAB
joya[3] => JOY_1_UP.DATAA
joya[4] => JOY_1[4].DATAA
joya[4] => JOY_2[4].DATAA
joya[5] => JOY_1[5].DATAA
joya[5] => JOY_2[5].DATAA
joya[6] => JOY_1[6].DATAA
joya[6] => JOY_2[6].DATAA
joya[7] => JOY_1[7].DATAA
joya[7] => JOY_2[7].DATAA
joya[8] => JOY_1[8].DATAA
joya[8] => JOY_2[8].DATAA
joya[9] => JOY_1[9].DATAA
joya[9] => JOY_2[9].DATAA
joya[10] => JOY_1[10].DATAA
joya[10] => JOY_2[10].DATAA
joya[11] => JOY_1[11].DATAA
joya[11] => JOY_2[11].DATAA
joyb[0] => JOY_1[0].DATAB
joyb[0] => JOY_2[0].DATAB
joyb[1] => JOY_1[1].DATAB
joyb[1] => JOY_2[1].DATAB
joyb[2] => JOY_2_DOWN.DATAA
joyb[2] => JOY_2_UP.DATAB
joyb[3] => JOY_2_DOWN.DATAB
joyb[3] => JOY_2_UP.DATAA
joyb[4] => JOY_1[4].DATAB
joyb[4] => JOY_2[4].DATAB
joyb[5] => JOY_1[5].DATAB
joyb[5] => JOY_2[5].DATAB
joyb[6] => JOY_1[6].DATAB
joyb[6] => JOY_2[6].DATAB
joyb[7] => JOY_1[7].DATAB
joyb[7] => JOY_2[7].DATAB
joyb[8] => JOY_1[8].DATAB
joyb[8] => JOY_2[8].DATAB
joyb[9] => JOY_1[9].DATAB
joyb[9] => JOY_2[9].DATAB
joyb[10] => JOY_1[10].DATAB
joyb[10] => JOY_2[10].DATAB
joyb[11] => JOY_1[11].DATAB
joyb[11] => JOY_2[11].DATAB
mouse_x[0] => gen_io:io.mouse_x[0]
mouse_x[1] => gen_io:io.mouse_x[1]
mouse_x[2] => gen_io:io.mouse_x[2]
mouse_x[3] => gen_io:io.mouse_x[3]
mouse_x[4] => gen_io:io.mouse_x[4]
mouse_x[5] => gen_io:io.mouse_x[5]
mouse_x[6] => gen_io:io.mouse_x[6]
mouse_x[7] => gen_io:io.mouse_x[7]
mouse_y[0] => MOUSE_Y_ADJ[0].DATAB
mouse_y[0] => Add0.IN18
mouse_y[1] => MOUSE_Y_ADJ[1].DATAB
mouse_y[1] => Add0.IN17
mouse_y[2] => MOUSE_Y_ADJ[2].DATAB
mouse_y[2] => Add0.IN16
mouse_y[3] => MOUSE_Y_ADJ[3].DATAB
mouse_y[3] => Add0.IN15
mouse_y[4] => MOUSE_Y_ADJ[4].DATAB
mouse_y[4] => Add0.IN14
mouse_y[5] => MOUSE_Y_ADJ[5].DATAB
mouse_y[5] => Add0.IN13
mouse_y[6] => MOUSE_Y_ADJ[6].DATAB
mouse_y[6] => Add0.IN12
mouse_y[7] => MOUSE_Y_ADJ[7].DATAB
mouse_y[7] => Add0.IN11
mouse_flags[0] => gen_io:io.mouse_flags[0]
mouse_flags[1] => gen_io:io.mouse_flags[1]
mouse_flags[2] => gen_io:io.mouse_flags[2]
mouse_flags[3] => gen_io:io.mouse_flags[3]
mouse_flags[4] => gen_io:io.mouse_flags[4]
mouse_flags[5] => MOUSE_Y_ADJ[8].DATAB
mouse_flags[5] => Add0.IN10
mouse_flags[6] => gen_io:io.mouse_flags[6]
mouse_flags[7] => gen_io:io.mouse_flags[7]
mouse_strobe => gen_io:io.mouse_strobe
saveram_addr[0] => sram_a.DATAB
saveram_addr[1] => sram_a.DATAB
saveram_addr[2] => sram_a.DATAB
saveram_addr[3] => sram_a.DATAB
saveram_addr[4] => sram_a.DATAB
saveram_addr[5] => sram_a.DATAB
saveram_addr[6] => sram_a.DATAB
saveram_addr[7] => sram_a.DATAB
saveram_addr[8] => sram_a.DATAB
saveram_addr[9] => sram_a.DATAB
saveram_addr[10] => sram_a.DATAB
saveram_addr[11] => sram_a.DATAB
saveram_addr[12] => sram_a.DATAB
saveram_addr[13] => sram_a.DATAB
saveram_addr[14] => sram_a.DATAB
saveram_we => process_14.IN0
saveram_we => sram_we.DATAB
saveram_we => process_14.IN1
saveram_din[0] => sram_d.DATAB
saveram_din[0] => sram_d.DATAB
saveram_din[1] => sram_d.DATAB
saveram_din[1] => sram_d.DATAB
saveram_din[2] => sram_d.DATAB
saveram_din[2] => sram_d.DATAB
saveram_din[3] => sram_d.DATAB
saveram_din[3] => sram_d.DATAB
saveram_din[4] => sram_d.DATAB
saveram_din[4] => sram_d.DATAB
saveram_din[5] => sram_d.DATAB
saveram_din[5] => sram_d.DATAB
saveram_din[6] => sram_d.DATAB
saveram_din[6] => sram_d.DATAB
saveram_din[7] => sram_d.DATAB
saveram_din[7] => sram_d.DATAB
saveram_rd => process_14.IN1
saveram_rd => process_14.IN1
saveram_dout[0] <= saveram_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[1] <= saveram_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[2] <= saveram_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[3] <= saveram_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[4] <= saveram_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[5] <= saveram_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[6] <= saveram_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saveram_dout[7] <= saveram_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_reset_n => MRST_N.IN1
ext_reset_n => ext_data_req.OUTPUTSELECT
ext_reset_n => romwr_req.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => romwr_a.OUTPUTSELECT
ext_reset_n => bootState.OUTPUTSELECT
ext_reset_n => bootState.OUTPUTSELECT
ext_reset_n => bootState.OUTPUTSELECT
ext_reset_n => bootState.OUTPUTSELECT
ext_reset_n => SRAM_EN_AUTO.OUTPUTSELECT
ext_reset_n => BIG_CART.OUTPUTSELECT
ext_reset_n => romwr_d[15].ENA
ext_reset_n => romwr_d[14].ENA
ext_reset_n => romwr_d[13].ENA
ext_reset_n => romwr_d[12].ENA
ext_reset_n => romwr_d[11].ENA
ext_reset_n => romwr_d[10].ENA
ext_reset_n => romwr_d[9].ENA
ext_reset_n => romwr_d[8].ENA
ext_reset_n => romwr_d[7].ENA
ext_reset_n => romwr_d[6].ENA
ext_reset_n => romwr_d[5].ENA
ext_reset_n => romwr_d[4].ENA
ext_reset_n => romwr_d[3].ENA
ext_reset_n => romwr_d[2].ENA
ext_reset_n => romwr_d[1].ENA
ext_reset_n => romwr_d[0].ENA
ext_bootdone => MRST_N.IN1
ext_bootdone => ext_data_req.OUTPUTSELECT
ext_bootdone => SRAM_EN_AUTO.OUTPUTSELECT
ext_bootdone => BIG_CART.OUTPUTSELECT
ext_bootdone => bootState.OUTPUTSELECT
ext_bootdone => bootState.OUTPUTSELECT
ext_bootdone => bootState.OUTPUTSELECT
ext_bootdone => bootState.OUTPUTSELECT
ext_data[0] => romwr_d.DATAB
ext_data[1] => romwr_d.DATAB
ext_data[2] => romwr_d.DATAB
ext_data[3] => romwr_d.DATAB
ext_data[4] => romwr_d.DATAB
ext_data[5] => romwr_d.DATAB
ext_data[6] => romwr_d.DATAB
ext_data[7] => romwr_d.DATAB
ext_data[8] => romwr_d.DATAB
ext_data[9] => romwr_d.DATAB
ext_data[10] => romwr_d.DATAB
ext_data[11] => romwr_d.DATAB
ext_data[12] => romwr_d.DATAB
ext_data[13] => romwr_d.DATAB
ext_data[14] => romwr_d.DATAB
ext_data[15] => romwr_d.DATAB
ext_data_req <= ext_data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_data_ack => bootState.OUTPUTSELECT
ext_data_ack => bootState.OUTPUTSELECT
ext_data_ack => bootState.OUTPUTSELECT
ext_data_ack => bootState.OUTPUTSELECT
ext_data_ack => ext_data_req.DATAA
ext_sw[0] => ~NO_FANOUT~
ext_sw[1] => FX68_SVP_SEL.IN1
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => dma_a.OUTPUTSELECT
ext_sw[1] => FX68_SVP_RAM_SEL.IN1
ext_sw[1] => DMA_SVP_RAM_SEL.IN1
ext_sw[1] => svp:SVP.ENABLE
ext_sw[1] => SRAM_EN.IN1
ext_sw[2] => JOY_1[1].OUTPUTSELECT
ext_sw[2] => JOY_1[0].OUTPUTSELECT
ext_sw[2] => JOY_1[2].OUTPUTSELECT
ext_sw[2] => JOY_1[3].OUTPUTSELECT
ext_sw[2] => JOY_1[11].OUTPUTSELECT
ext_sw[2] => JOY_1[10].OUTPUTSELECT
ext_sw[2] => JOY_1[9].OUTPUTSELECT
ext_sw[2] => JOY_1[8].OUTPUTSELECT
ext_sw[2] => JOY_1[7].OUTPUTSELECT
ext_sw[2] => JOY_1[6].OUTPUTSELECT
ext_sw[2] => JOY_1[5].OUTPUTSELECT
ext_sw[2] => JOY_1[4].OUTPUTSELECT
ext_sw[2] => JOY_2[1].OUTPUTSELECT
ext_sw[2] => JOY_2[0].OUTPUTSELECT
ext_sw[2] => JOY_2[2].OUTPUTSELECT
ext_sw[2] => JOY_2[3].OUTPUTSELECT
ext_sw[2] => JOY_2[11].OUTPUTSELECT
ext_sw[2] => JOY_2[10].OUTPUTSELECT
ext_sw[2] => JOY_2[9].OUTPUTSELECT
ext_sw[2] => JOY_2[8].OUTPUTSELECT
ext_sw[2] => JOY_2[7].OUTPUTSELECT
ext_sw[2] => JOY_2[6].OUTPUTSELECT
ext_sw[2] => JOY_2[5].OUTPUTSELECT
ext_sw[2] => JOY_2[4].OUTPUTSELECT
ext_sw[3] => jt12_genmix:genmix.psg_en
ext_sw[4] => jt12_genmix:genmix.fm_en
ext_sw[5] => gen_io:io.MODEL
ext_sw[6] => gen_io:io.PAL
ext_sw[7] => JOY_1_DOWN.OUTPUTSELECT
ext_sw[7] => JOY_1_UP.OUTPUTSELECT
ext_sw[7] => JOY_2_DOWN.OUTPUTSELECT
ext_sw[7] => JOY_2_UP.OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[8].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[7].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[6].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[5].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[4].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[3].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[2].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[1].OUTPUTSELECT
ext_sw[7] => MOUSE_Y_ADJ[0].OUTPUTSELECT
ext_sw[8] => gen_io:io.J3BUT
ext_sw[9] => vdp:vdp.VRAM_SPEED
ext_sw[10] => FX68_EEPROM_SEL.IN1
ext_sw[11] => gen_io:io.MSEL[0]
ext_sw[12] => gen_io:io.MSEL[1]
ext_sw[13] => jt12:fm.en_hifi_pcm
ext_sw[14] => process_4.IN1
ext_sw[14] => process_4.IN1
ext_sw[14] => CART_RFRSH_DELAY.DATAB
ext_sw[14] => RAM_RFRSH_DELAY.DATAA
ext_sw[14] => process_13.IN1
ext_sw[15] => vdp:vdp.BORDER_EN


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram:sdc
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= SDRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= SDRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= SDRAM_DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= SDRAM_DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[1] <= SDRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCS <= sd_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nWE <= sd_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nRAS <= sd_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_nCAS <= sd_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
init_n => init.PRESET
init_n => reset[0].PRESET
init_n => reset[1].PRESET
init_n => reset[2].PRESET
init_n => reset[3].PRESET
init_n => reset[4].PRESET
clk => vram32_ack~reg0.CLK
clk => vram_q[0]~reg0.CLK
clk => vram_q[1]~reg0.CLK
clk => vram_q[2]~reg0.CLK
clk => vram_q[3]~reg0.CLK
clk => vram_q[4]~reg0.CLK
clk => vram_q[5]~reg0.CLK
clk => vram_q[6]~reg0.CLK
clk => vram_q[7]~reg0.CLK
clk => vram_q[8]~reg0.CLK
clk => vram_q[9]~reg0.CLK
clk => vram_q[10]~reg0.CLK
clk => vram_q[11]~reg0.CLK
clk => vram_q[12]~reg0.CLK
clk => vram_q[13]~reg0.CLK
clk => vram_q[14]~reg0.CLK
clk => vram_q[15]~reg0.CLK
clk => vram32_q[0]~reg0.CLK
clk => vram32_q[1]~reg0.CLK
clk => vram32_q[2]~reg0.CLK
clk => vram32_q[3]~reg0.CLK
clk => vram32_q[4]~reg0.CLK
clk => vram32_q[5]~reg0.CLK
clk => vram32_q[6]~reg0.CLK
clk => vram32_q[7]~reg0.CLK
clk => vram32_q[8]~reg0.CLK
clk => vram32_q[9]~reg0.CLK
clk => vram32_q[10]~reg0.CLK
clk => vram32_q[11]~reg0.CLK
clk => vram32_q[12]~reg0.CLK
clk => vram32_q[13]~reg0.CLK
clk => vram32_q[14]~reg0.CLK
clk => vram32_q[15]~reg0.CLK
clk => vram32_q[16]~reg0.CLK
clk => vram32_q[17]~reg0.CLK
clk => vram32_q[18]~reg0.CLK
clk => vram32_q[19]~reg0.CLK
clk => vram32_q[20]~reg0.CLK
clk => vram32_q[21]~reg0.CLK
clk => vram32_q[22]~reg0.CLK
clk => vram32_q[23]~reg0.CLK
clk => vram32_q[24]~reg0.CLK
clk => vram32_q[25]~reg0.CLK
clk => vram32_q[26]~reg0.CLK
clk => vram32_q[27]~reg0.CLK
clk => vram32_q[28]~reg0.CLK
clk => vram32_q[29]~reg0.CLK
clk => vram32_q[30]~reg0.CLK
clk => vram32_q[31]~reg0.CLK
clk => sram_q[0]~reg0.CLK
clk => sram_q[1]~reg0.CLK
clk => sram_q[2]~reg0.CLK
clk => sram_q[3]~reg0.CLK
clk => sram_q[4]~reg0.CLK
clk => sram_q[5]~reg0.CLK
clk => sram_q[6]~reg0.CLK
clk => sram_q[7]~reg0.CLK
clk => sram_q[8]~reg0.CLK
clk => sram_q[9]~reg0.CLK
clk => sram_q[10]~reg0.CLK
clk => sram_q[11]~reg0.CLK
clk => sram_q[12]~reg0.CLK
clk => sram_q[13]~reg0.CLK
clk => sram_q[14]~reg0.CLK
clk => sram_q[15]~reg0.CLK
clk => romrd_ack~reg0.CLK
clk => romrd_q[0]~reg0.CLK
clk => romrd_q[1]~reg0.CLK
clk => romrd_q[2]~reg0.CLK
clk => romrd_q[3]~reg0.CLK
clk => romrd_q[4]~reg0.CLK
clk => romrd_q[5]~reg0.CLK
clk => romrd_q[6]~reg0.CLK
clk => romrd_q[7]~reg0.CLK
clk => romrd_q[8]~reg0.CLK
clk => romrd_q[9]~reg0.CLK
clk => romrd_q[10]~reg0.CLK
clk => romrd_q[11]~reg0.CLK
clk => romrd_q[12]~reg0.CLK
clk => romrd_q[13]~reg0.CLK
clk => romrd_q[14]~reg0.CLK
clk => romrd_q[15]~reg0.CLK
clk => ram68k_q[0]~reg0.CLK
clk => ram68k_q[1]~reg0.CLK
clk => ram68k_q[2]~reg0.CLK
clk => ram68k_q[3]~reg0.CLK
clk => ram68k_q[4]~reg0.CLK
clk => ram68k_q[5]~reg0.CLK
clk => ram68k_q[6]~reg0.CLK
clk => ram68k_q[7]~reg0.CLK
clk => ram68k_q[8]~reg0.CLK
clk => ram68k_q[9]~reg0.CLK
clk => ram68k_q[10]~reg0.CLK
clk => ram68k_q[11]~reg0.CLK
clk => ram68k_q[12]~reg0.CLK
clk => ram68k_q[13]~reg0.CLK
clk => ram68k_q[14]~reg0.CLK
clk => ram68k_q[15]~reg0.CLK
clk => svp_ram1_q[0]~reg0.CLK
clk => svp_ram1_q[1]~reg0.CLK
clk => svp_ram1_q[2]~reg0.CLK
clk => svp_ram1_q[3]~reg0.CLK
clk => svp_ram1_q[4]~reg0.CLK
clk => svp_ram1_q[5]~reg0.CLK
clk => svp_ram1_q[6]~reg0.CLK
clk => svp_ram1_q[7]~reg0.CLK
clk => svp_ram1_q[8]~reg0.CLK
clk => svp_ram1_q[9]~reg0.CLK
clk => svp_ram1_q[10]~reg0.CLK
clk => svp_ram1_q[11]~reg0.CLK
clk => svp_ram1_q[12]~reg0.CLK
clk => svp_ram1_q[13]~reg0.CLK
clk => svp_ram1_q[14]~reg0.CLK
clk => svp_ram1_q[15]~reg0.CLK
clk => svp_ram2_q[0]~reg0.CLK
clk => svp_ram2_q[1]~reg0.CLK
clk => svp_ram2_q[2]~reg0.CLK
clk => svp_ram2_q[3]~reg0.CLK
clk => svp_ram2_q[4]~reg0.CLK
clk => svp_ram2_q[5]~reg0.CLK
clk => svp_ram2_q[6]~reg0.CLK
clk => svp_ram2_q[7]~reg0.CLK
clk => svp_ram2_q[8]~reg0.CLK
clk => svp_ram2_q[9]~reg0.CLK
clk => svp_ram2_q[10]~reg0.CLK
clk => svp_ram2_q[11]~reg0.CLK
clk => svp_ram2_q[12]~reg0.CLK
clk => svp_ram2_q[13]~reg0.CLK
clk => svp_ram2_q[14]~reg0.CLK
clk => svp_ram2_q[15]~reg0.CLK
clk => svp_rom_ack~reg0.CLK
clk => svp_rom_q[0]~reg0.CLK
clk => svp_rom_q[1]~reg0.CLK
clk => svp_rom_q[2]~reg0.CLK
clk => svp_rom_q[3]~reg0.CLK
clk => svp_rom_q[4]~reg0.CLK
clk => svp_rom_q[5]~reg0.CLK
clk => svp_rom_q[6]~reg0.CLK
clk => svp_rom_q[7]~reg0.CLK
clk => svp_rom_q[8]~reg0.CLK
clk => svp_rom_q[9]~reg0.CLK
clk => svp_rom_q[10]~reg0.CLK
clk => svp_rom_q[11]~reg0.CLK
clk => svp_rom_q[12]~reg0.CLK
clk => svp_rom_q[13]~reg0.CLK
clk => svp_rom_q[14]~reg0.CLK
clk => svp_rom_q[15]~reg0.CLK
clk => vram_ack~reg0.CLK
clk => sram_ack~reg0.CLK
clk => ram68k_ack~reg0.CLK
clk => svp_ram1_ack~reg0.CLK
clk => svp_ram2_ack~reg0.CLK
clk => romwr_ack~reg0.CLK
clk => refresh.CLK
clk => ds[1][0].CLK
clk => ds[1][1].CLK
clk => ds[0][0].CLK
clk => ds[0][1].CLK
clk => din_latch[1][0].CLK
clk => din_latch[1][1].CLK
clk => din_latch[1][2].CLK
clk => din_latch[1][3].CLK
clk => din_latch[1][4].CLK
clk => din_latch[1][5].CLK
clk => din_latch[1][6].CLK
clk => din_latch[1][7].CLK
clk => din_latch[1][8].CLK
clk => din_latch[1][9].CLK
clk => din_latch[1][10].CLK
clk => din_latch[1][11].CLK
clk => din_latch[1][12].CLK
clk => din_latch[1][13].CLK
clk => din_latch[1][14].CLK
clk => din_latch[1][15].CLK
clk => din_latch[0][0].CLK
clk => din_latch[0][1].CLK
clk => din_latch[0][2].CLK
clk => din_latch[0][3].CLK
clk => din_latch[0][4].CLK
clk => din_latch[0][5].CLK
clk => din_latch[0][6].CLK
clk => din_latch[0][7].CLK
clk => din_latch[0][8].CLK
clk => din_latch[0][9].CLK
clk => din_latch[0][10].CLK
clk => din_latch[0][11].CLK
clk => din_latch[0][12].CLK
clk => din_latch[0][13].CLK
clk => din_latch[0][14].CLK
clk => din_latch[0][15].CLK
clk => we_latch[0].CLK
clk => we_latch[1].CLK
clk => oe_latch[0].CLK
clk => oe_latch[1].CLK
clk => port_state[9].CLK
clk => port_state[8].CLK
clk => port_state[7].CLK
clk => port_state[6].CLK
clk => port_state[5].CLK
clk => port_state[4].CLK
clk => port_state[3].CLK
clk => port_state[2].CLK
clk => port_state[1].CLK
clk => port_state[0].CLK
clk => addr_latch[1][1].CLK
clk => addr_latch[1][2].CLK
clk => addr_latch[1][3].CLK
clk => addr_latch[1][4].CLK
clk => addr_latch[1][5].CLK
clk => addr_latch[1][6].CLK
clk => addr_latch[1][7].CLK
clk => addr_latch[1][8].CLK
clk => addr_latch[1][9].CLK
clk => addr_latch[1][10].CLK
clk => addr_latch[1][11].CLK
clk => addr_latch[1][12].CLK
clk => addr_latch[1][13].CLK
clk => addr_latch[1][14].CLK
clk => addr_latch[1][15].CLK
clk => addr_latch[1][16].CLK
clk => addr_latch[1][17].CLK
clk => addr_latch[1][18].CLK
clk => addr_latch[1][19].CLK
clk => addr_latch[1][20].CLK
clk => addr_latch[1][21].CLK
clk => addr_latch[1][22].CLK
clk => addr_latch[1][23].CLK
clk => addr_latch[1][24].CLK
clk => addr_latch[0][1].CLK
clk => addr_latch[0][2].CLK
clk => addr_latch[0][3].CLK
clk => addr_latch[0][4].CLK
clk => addr_latch[0][5].CLK
clk => addr_latch[0][6].CLK
clk => addr_latch[0][7].CLK
clk => addr_latch[0][8].CLK
clk => addr_latch[0][9].CLK
clk => addr_latch[0][10].CLK
clk => addr_latch[0][11].CLK
clk => addr_latch[0][12].CLK
clk => addr_latch[0][13].CLK
clk => addr_latch[0][14].CLK
clk => addr_latch[0][15].CLK
clk => addr_latch[0][16].CLK
clk => addr_latch[0][17].CLK
clk => addr_latch[0][18].CLK
clk => addr_latch[0][19].CLK
clk => addr_latch[0][20].CLK
clk => addr_latch[0][21].CLK
clk => addr_latch[0][22].CLK
clk => addr_latch[0][23].CLK
clk => addr_latch[0][24].CLK
clk => port[1][0].CLK
clk => port[1][1].CLK
clk => port[1][2].CLK
clk => port[1][3].CLK
clk => port[0][0].CLK
clk => port[0][1].CLK
clk => port[0][2].CLK
clk => port[0][3].CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_BA[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_A[11]~reg0.CLK
clk => SDRAM_A[12]~reg0.CLK
clk => refresh_cnt[0].CLK
clk => refresh_cnt[1].CLK
clk => refresh_cnt[2].CLK
clk => refresh_cnt[3].CLK
clk => refresh_cnt[4].CLK
clk => refresh_cnt[5].CLK
clk => refresh_cnt[6].CLK
clk => refresh_cnt[7].CLK
clk => refresh_cnt[8].CLK
clk => refresh_cnt[9].CLK
clk => refresh_cnt[10].CLK
clk => sd_cmd[0].CLK
clk => sd_cmd[1].CLK
clk => sd_cmd[2].CLK
clk => sd_cmd[3].CLK
clk => SDRAM_DQML~reg0.CLK
clk => SDRAM_DQMH~reg0.CLK
clk => SDRAM_DQ[0]~reg0.CLK
clk => SDRAM_DQ[0]~en.CLK
clk => SDRAM_DQ[1]~reg0.CLK
clk => SDRAM_DQ[1]~en.CLK
clk => SDRAM_DQ[2]~reg0.CLK
clk => SDRAM_DQ[2]~en.CLK
clk => SDRAM_DQ[3]~reg0.CLK
clk => SDRAM_DQ[3]~en.CLK
clk => SDRAM_DQ[4]~reg0.CLK
clk => SDRAM_DQ[4]~en.CLK
clk => SDRAM_DQ[5]~reg0.CLK
clk => SDRAM_DQ[5]~en.CLK
clk => SDRAM_DQ[6]~reg0.CLK
clk => SDRAM_DQ[6]~en.CLK
clk => SDRAM_DQ[7]~reg0.CLK
clk => SDRAM_DQ[7]~en.CLK
clk => SDRAM_DQ[8]~reg0.CLK
clk => SDRAM_DQ[8]~en.CLK
clk => SDRAM_DQ[9]~reg0.CLK
clk => SDRAM_DQ[9]~en.CLK
clk => SDRAM_DQ[10]~reg0.CLK
clk => SDRAM_DQ[10]~en.CLK
clk => SDRAM_DQ[11]~reg0.CLK
clk => SDRAM_DQ[11]~en.CLK
clk => SDRAM_DQ[12]~reg0.CLK
clk => SDRAM_DQ[12]~en.CLK
clk => SDRAM_DQ[13]~reg0.CLK
clk => SDRAM_DQ[13]~en.CLK
clk => SDRAM_DQ[14]~reg0.CLK
clk => SDRAM_DQ[14]~en.CLK
clk => SDRAM_DQ[15]~reg0.CLK
clk => SDRAM_DQ[15]~en.CLK
clk => sd_din[0].CLK
clk => sd_din[1].CLK
clk => sd_din[2].CLK
clk => sd_din[3].CLK
clk => sd_din[4].CLK
clk => sd_din[5].CLK
clk => sd_din[6].CLK
clk => sd_din[7].CLK
clk => sd_din[8].CLK
clk => sd_din[9].CLK
clk => sd_din[10].CLK
clk => sd_din[11].CLK
clk => sd_din[12].CLK
clk => sd_din[13].CLK
clk => sd_din[14].CLK
clk => sd_din[15].CLK
clk => init.CLK
clk => reset[0].CLK
clk => reset[1].CLK
clk => reset[2].CLK
clk => reset[3].CLK
clk => reset[4].CLK
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
romwr_req => always2.IN1
romwr_req => romwr_ack.DATAB
romwr_ack <= romwr_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
romwr_a[1] => addr_latch_next.DATAB
romwr_a[2] => addr_latch_next.DATAB
romwr_a[3] => addr_latch_next.DATAB
romwr_a[4] => addr_latch_next.DATAB
romwr_a[5] => addr_latch_next.DATAB
romwr_a[6] => addr_latch_next.DATAB
romwr_a[7] => addr_latch_next.DATAB
romwr_a[8] => addr_latch_next.DATAB
romwr_a[9] => addr_latch_next.DATAB
romwr_a[10] => addr_latch_next.DATAB
romwr_a[11] => addr_latch_next.DATAB
romwr_a[12] => addr_latch_next.DATAB
romwr_a[13] => addr_latch_next.DATAB
romwr_a[14] => addr_latch_next.DATAB
romwr_a[15] => addr_latch_next.DATAB
romwr_a[16] => addr_latch_next.DATAB
romwr_a[17] => addr_latch_next.DATAB
romwr_a[18] => addr_latch_next.DATAB
romwr_a[19] => addr_latch_next.DATAB
romwr_a[20] => addr_latch_next.DATAB
romwr_a[21] => addr_latch_next.DATAB
romwr_a[22] => addr_latch_next.DATAB
romwr_a[23] => addr_latch_next.DATAB
romwr_d[0] => Mux18.IN0
romwr_d[1] => Mux17.IN0
romwr_d[2] => Mux16.IN0
romwr_d[3] => Mux15.IN0
romwr_d[4] => Mux14.IN0
romwr_d[5] => Mux13.IN0
romwr_d[6] => Mux12.IN0
romwr_d[7] => Mux11.IN0
romwr_d[8] => Mux10.IN0
romwr_d[9] => Mux9.IN0
romwr_d[10] => Mux8.IN0
romwr_d[11] => Mux7.IN0
romwr_d[12] => Mux6.IN0
romwr_d[13] => Mux5.IN0
romwr_d[14] => Mux4.IN0
romwr_d[15] => Mux3.IN0
romrd_req => always2.IN1
romrd_req => romrd_ack.DATAB
romrd_ack <= romrd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_a[1] => addr_latch_next.DATAB
romrd_a[2] => addr_latch_next.DATAB
romrd_a[3] => addr_latch_next.DATAB
romrd_a[4] => addr_latch_next.DATAB
romrd_a[5] => addr_latch_next.DATAB
romrd_a[6] => addr_latch_next.DATAB
romrd_a[7] => addr_latch_next.DATAB
romrd_a[8] => addr_latch_next.DATAB
romrd_a[9] => addr_latch_next.DATAB
romrd_a[10] => addr_latch_next.DATAB
romrd_a[11] => addr_latch_next.DATAB
romrd_a[12] => addr_latch_next.DATAB
romrd_a[13] => addr_latch_next.DATAB
romrd_a[14] => addr_latch_next.DATAB
romrd_a[15] => addr_latch_next.DATAB
romrd_a[16] => addr_latch_next.DATAB
romrd_a[17] => addr_latch_next.DATAB
romrd_a[18] => addr_latch_next.DATAB
romrd_a[19] => addr_latch_next.DATAB
romrd_a[20] => addr_latch_next.DATAB
romrd_a[21] => addr_latch_next.DATAB
romrd_a[22] => addr_latch_next.DATAB
romrd_a[23] => addr_latch_next.DATAB
romrd_q[0] <= romrd_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[1] <= romrd_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[2] <= romrd_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[3] <= romrd_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[4] <= romrd_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[5] <= romrd_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[6] <= romrd_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[7] <= romrd_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[8] <= romrd_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[9] <= romrd_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[10] <= romrd_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[11] <= romrd_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[12] <= romrd_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[13] <= romrd_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[14] <= romrd_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romrd_q[15] <= romrd_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_req => always2.IN1
ram68k_req => ram68k_ack.DATAB
ram68k_req => ram68k_ack.DATAB
ram68k_ack <= ram68k_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_we => Mux2.IN12
ram68k_we => Mux1.IN13
ram68k_a[1] => addr_latch_next.DATAB
ram68k_a[2] => addr_latch_next.DATAB
ram68k_a[3] => addr_latch_next.DATAB
ram68k_a[4] => addr_latch_next.DATAB
ram68k_a[5] => addr_latch_next.DATAB
ram68k_a[6] => addr_latch_next.DATAB
ram68k_a[7] => addr_latch_next.DATAB
ram68k_a[8] => addr_latch_next.DATAB
ram68k_a[9] => addr_latch_next.DATAB
ram68k_a[10] => addr_latch_next.DATAB
ram68k_a[11] => addr_latch_next.DATAB
ram68k_a[12] => addr_latch_next.DATAB
ram68k_a[13] => addr_latch_next.DATAB
ram68k_a[14] => addr_latch_next.DATAB
ram68k_a[15] => addr_latch_next.DATAB
ram68k_d[0] => Mux18.IN1
ram68k_d[1] => Mux17.IN1
ram68k_d[2] => Mux16.IN1
ram68k_d[3] => Mux15.IN1
ram68k_d[4] => Mux14.IN1
ram68k_d[5] => Mux13.IN1
ram68k_d[6] => Mux12.IN1
ram68k_d[7] => Mux11.IN1
ram68k_d[8] => Mux10.IN1
ram68k_d[9] => Mux9.IN1
ram68k_d[10] => Mux8.IN1
ram68k_d[11] => Mux7.IN1
ram68k_d[12] => Mux6.IN1
ram68k_d[13] => Mux5.IN1
ram68k_d[14] => Mux4.IN1
ram68k_d[15] => Mux3.IN1
ram68k_q[0] <= ram68k_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[1] <= ram68k_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[2] <= ram68k_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[3] <= ram68k_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[4] <= ram68k_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[5] <= ram68k_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[6] <= ram68k_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[7] <= ram68k_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[8] <= ram68k_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[9] <= ram68k_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[10] <= ram68k_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[11] <= ram68k_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[12] <= ram68k_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[13] <= ram68k_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[14] <= ram68k_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_q[15] <= ram68k_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram68k_u_n => Mux19.IN5
ram68k_l_n => Mux20.IN5
sram_req => always2.IN1
sram_req => sram_ack.DATAB
sram_req => sram_ack.DATAB
sram_ack <= sram_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_we => Mux2.IN13
sram_we => Mux1.IN12
sram_a[1] => addr_latch_next[0][1].DATAB
sram_a[2] => addr_latch_next[0][2].DATAB
sram_a[3] => addr_latch_next[0][3].DATAB
sram_a[4] => addr_latch_next[0][4].DATAB
sram_a[5] => addr_latch_next[0][5].DATAB
sram_a[6] => addr_latch_next[0][6].DATAB
sram_a[7] => addr_latch_next[0][7].DATAB
sram_a[8] => addr_latch_next[0][8].DATAB
sram_a[9] => addr_latch_next[0][9].DATAB
sram_a[10] => addr_latch_next[0][10].DATAB
sram_a[11] => addr_latch_next[0][11].DATAB
sram_a[12] => addr_latch_next[0][12].DATAB
sram_a[13] => addr_latch_next[0][13].DATAB
sram_a[14] => addr_latch_next[0][14].DATAB
sram_a[15] => addr_latch_next[0][15].DATAB
sram_d[0] => Mux18.IN2
sram_d[1] => Mux17.IN2
sram_d[2] => Mux16.IN2
sram_d[3] => Mux15.IN2
sram_d[4] => Mux14.IN2
sram_d[5] => Mux13.IN2
sram_d[6] => Mux12.IN2
sram_d[7] => Mux11.IN2
sram_d[8] => Mux10.IN2
sram_d[9] => Mux9.IN2
sram_d[10] => Mux8.IN2
sram_d[11] => Mux7.IN2
sram_d[12] => Mux6.IN2
sram_d[13] => Mux5.IN2
sram_d[14] => Mux4.IN2
sram_d[15] => Mux3.IN2
sram_q[0] <= sram_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[1] <= sram_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[2] <= sram_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[3] <= sram_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[4] <= sram_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[5] <= sram_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[6] <= sram_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[7] <= sram_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[8] <= sram_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[9] <= sram_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[10] <= sram_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[11] <= sram_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[12] <= sram_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[13] <= sram_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[14] <= sram_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_q[15] <= sram_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_u_n => Mux19.IN4
sram_l_n => Mux20.IN4
vram_req => always3.IN1
vram_req => vram_ack.DATAB
vram_req => vram_ack.DATAB
vram_ack <= vram_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_we => we_latch.DATAB
vram_we => Selector0.IN2
vram_a[1] => addr_latch_next[1][1].DATAB
vram_a[2] => addr_latch_next[1][2].DATAB
vram_a[3] => addr_latch_next[1][3].DATAB
vram_a[4] => addr_latch_next[1][4].DATAB
vram_a[5] => addr_latch_next[1][5].DATAB
vram_a[6] => addr_latch_next[1][6].DATAB
vram_a[7] => addr_latch_next[1][7].DATAB
vram_a[8] => addr_latch_next[1][8].DATAB
vram_a[9] => addr_latch_next[1][9].DATAB
vram_a[10] => addr_latch_next[1][10].DATAB
vram_a[11] => addr_latch_next[1][11].DATAB
vram_a[12] => addr_latch_next[1][12].DATAB
vram_a[13] => addr_latch_next[1][13].DATAB
vram_a[14] => addr_latch_next[1][14].DATAB
vram_a[15] => addr_latch_next[1][15].DATAB
vram_d[0] => din_latch.DATAB
vram_d[1] => din_latch.DATAB
vram_d[2] => din_latch.DATAB
vram_d[3] => din_latch.DATAB
vram_d[4] => din_latch.DATAB
vram_d[5] => din_latch.DATAB
vram_d[6] => din_latch.DATAB
vram_d[7] => din_latch.DATAB
vram_d[8] => din_latch.DATAB
vram_d[9] => din_latch.DATAB
vram_d[10] => din_latch.DATAB
vram_d[11] => din_latch.DATAB
vram_d[12] => din_latch.DATAB
vram_d[13] => din_latch.DATAB
vram_d[14] => din_latch.DATAB
vram_d[15] => din_latch.DATAB
vram_q[0] <= vram_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[1] <= vram_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[2] <= vram_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[3] <= vram_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[4] <= vram_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[5] <= vram_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[6] <= vram_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[7] <= vram_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[8] <= vram_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[9] <= vram_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[10] <= vram_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[11] <= vram_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[12] <= vram_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[13] <= vram_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[14] <= vram_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_q[15] <= vram_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram_u_n => Selector1.IN1
vram_l_n => Selector2.IN1
vram32_req => always3.IN1
vram32_req => vram32_ack.DATAB
vram32_ack <= vram32_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[1] => addr_latch_next.DATAB
vram32_a[2] => addr_latch_next.DATAB
vram32_a[3] => addr_latch_next.DATAB
vram32_a[4] => addr_latch_next.DATAB
vram32_a[5] => addr_latch_next.DATAB
vram32_a[6] => addr_latch_next.DATAB
vram32_a[7] => addr_latch_next.DATAB
vram32_a[8] => addr_latch_next.DATAB
vram32_a[9] => addr_latch_next.DATAB
vram32_a[10] => addr_latch_next.DATAB
vram32_a[11] => addr_latch_next.DATAB
vram32_a[12] => addr_latch_next.DATAB
vram32_a[13] => addr_latch_next.DATAB
vram32_a[14] => addr_latch_next.DATAB
vram32_a[15] => addr_latch_next.DATAB
vram32_q[0] <= vram32_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[1] <= vram32_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[2] <= vram32_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[3] <= vram32_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[4] <= vram32_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[5] <= vram32_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[6] <= vram32_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[7] <= vram32_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[8] <= vram32_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[9] <= vram32_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[10] <= vram32_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[11] <= vram32_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[12] <= vram32_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[13] <= vram32_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[14] <= vram32_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[15] <= vram32_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[16] <= vram32_q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[17] <= vram32_q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[18] <= vram32_q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[19] <= vram32_q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[20] <= vram32_q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[21] <= vram32_q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[22] <= vram32_q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[23] <= vram32_q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[24] <= vram32_q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[25] <= vram32_q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[26] <= vram32_q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[27] <= vram32_q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[28] <= vram32_q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[29] <= vram32_q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[30] <= vram32_q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[31] <= vram32_q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_req => always2.IN1
svp_ram1_req => svp_ram1_ack.DATAB
svp_ram1_req => svp_ram1_ack.DATAB
svp_ram1_ack <= svp_ram1_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_we => Mux2.IN14
svp_ram1_we => Mux1.IN14
svp_ram1_a[1] => addr_latch_next.DATAB
svp_ram1_a[2] => addr_latch_next.DATAB
svp_ram1_a[3] => addr_latch_next.DATAB
svp_ram1_a[4] => addr_latch_next.DATAB
svp_ram1_a[5] => addr_latch_next.DATAB
svp_ram1_a[6] => addr_latch_next.DATAB
svp_ram1_a[7] => addr_latch_next.DATAB
svp_ram1_a[8] => addr_latch_next.DATAB
svp_ram1_a[9] => addr_latch_next.DATAB
svp_ram1_a[10] => addr_latch_next.DATAB
svp_ram1_a[11] => addr_latch_next.DATAB
svp_ram1_a[12] => addr_latch_next.DATAB
svp_ram1_a[13] => addr_latch_next.DATAB
svp_ram1_a[14] => addr_latch_next.DATAB
svp_ram1_a[15] => addr_latch_next.DATAB
svp_ram1_a[16] => addr_latch_next.DATAB
svp_ram1_d[0] => Mux18.IN3
svp_ram1_d[1] => Mux17.IN3
svp_ram1_d[2] => Mux16.IN3
svp_ram1_d[3] => Mux15.IN3
svp_ram1_d[4] => Mux14.IN3
svp_ram1_d[5] => Mux13.IN3
svp_ram1_d[6] => Mux12.IN3
svp_ram1_d[7] => Mux11.IN3
svp_ram1_d[8] => Mux10.IN3
svp_ram1_d[9] => Mux9.IN3
svp_ram1_d[10] => Mux8.IN3
svp_ram1_d[11] => Mux7.IN3
svp_ram1_d[12] => Mux6.IN3
svp_ram1_d[13] => Mux5.IN3
svp_ram1_d[14] => Mux4.IN3
svp_ram1_d[15] => Mux3.IN3
svp_ram1_q[0] <= svp_ram1_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[1] <= svp_ram1_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[2] <= svp_ram1_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[3] <= svp_ram1_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[4] <= svp_ram1_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[5] <= svp_ram1_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[6] <= svp_ram1_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[7] <= svp_ram1_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[8] <= svp_ram1_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[9] <= svp_ram1_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[10] <= svp_ram1_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[11] <= svp_ram1_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[12] <= svp_ram1_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[13] <= svp_ram1_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[14] <= svp_ram1_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram1_q[15] <= svp_ram1_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_req => always2.IN1
svp_ram2_req => svp_ram2_ack.DATAB
svp_ram2_req => svp_ram2_ack.DATAB
svp_ram2_ack <= svp_ram2_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_we => Mux2.IN15
svp_ram2_we => Mux1.IN15
svp_ram2_a[1] => addr_latch_next.DATAB
svp_ram2_a[2] => addr_latch_next.DATAB
svp_ram2_a[3] => addr_latch_next.DATAB
svp_ram2_a[4] => addr_latch_next.DATAB
svp_ram2_a[5] => addr_latch_next.DATAB
svp_ram2_a[6] => addr_latch_next.DATAB
svp_ram2_a[7] => addr_latch_next.DATAB
svp_ram2_a[8] => addr_latch_next.DATAB
svp_ram2_a[9] => addr_latch_next.DATAB
svp_ram2_a[10] => addr_latch_next.DATAB
svp_ram2_a[11] => addr_latch_next.DATAB
svp_ram2_a[12] => addr_latch_next.DATAB
svp_ram2_a[13] => addr_latch_next.DATAB
svp_ram2_a[14] => addr_latch_next.DATAB
svp_ram2_a[15] => addr_latch_next.DATAB
svp_ram2_a[16] => addr_latch_next.DATAB
svp_ram2_d[0] => Mux18.IN4
svp_ram2_d[1] => Mux17.IN4
svp_ram2_d[2] => Mux16.IN4
svp_ram2_d[3] => Mux15.IN4
svp_ram2_d[4] => Mux14.IN4
svp_ram2_d[5] => Mux13.IN4
svp_ram2_d[6] => Mux12.IN4
svp_ram2_d[7] => Mux11.IN4
svp_ram2_d[8] => Mux10.IN4
svp_ram2_d[9] => Mux9.IN4
svp_ram2_d[10] => Mux8.IN4
svp_ram2_d[11] => Mux7.IN4
svp_ram2_d[12] => Mux6.IN4
svp_ram2_d[13] => Mux5.IN4
svp_ram2_d[14] => Mux4.IN4
svp_ram2_d[15] => Mux3.IN4
svp_ram2_q[0] <= svp_ram2_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[1] <= svp_ram2_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[2] <= svp_ram2_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[3] <= svp_ram2_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[4] <= svp_ram2_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[5] <= svp_ram2_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[6] <= svp_ram2_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[7] <= svp_ram2_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[8] <= svp_ram2_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[9] <= svp_ram2_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[10] <= svp_ram2_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[11] <= svp_ram2_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[12] <= svp_ram2_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[13] <= svp_ram2_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[14] <= svp_ram2_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_q[15] <= svp_ram2_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_ram2_u_n => Mux19.IN6
svp_ram2_l_n => Mux20.IN6
svp_rom_req => always2.IN1
svp_rom_req => svp_rom_ack.DATAB
svp_rom_ack <= svp_rom_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_a[1] => addr_latch_next.DATAB
svp_rom_a[2] => addr_latch_next.DATAB
svp_rom_a[3] => addr_latch_next.DATAB
svp_rom_a[4] => addr_latch_next.DATAB
svp_rom_a[5] => addr_latch_next.DATAB
svp_rom_a[6] => addr_latch_next.DATAB
svp_rom_a[7] => addr_latch_next.DATAB
svp_rom_a[8] => addr_latch_next.DATAB
svp_rom_a[9] => addr_latch_next.DATAB
svp_rom_a[10] => addr_latch_next.DATAB
svp_rom_a[11] => addr_latch_next.DATAB
svp_rom_a[12] => addr_latch_next.DATAB
svp_rom_a[13] => addr_latch_next.DATAB
svp_rom_a[14] => addr_latch_next.DATAB
svp_rom_a[15] => addr_latch_next.DATAB
svp_rom_a[16] => addr_latch_next.DATAB
svp_rom_a[17] => addr_latch_next.DATAB
svp_rom_a[18] => addr_latch_next.DATAB
svp_rom_a[19] => addr_latch_next.DATAB
svp_rom_a[20] => addr_latch_next.DATAB
svp_rom_a[21] => addr_latch_next.DATAB
svp_rom_a[22] => addr_latch_next.DATAB
svp_rom_a[23] => addr_latch_next.DATAB
svp_rom_q[0] <= svp_rom_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[1] <= svp_rom_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[2] <= svp_rom_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[3] <= svp_rom_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[4] <= svp_rom_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[5] <= svp_rom_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[6] <= svp_rom_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[7] <= svp_rom_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[8] <= svp_rom_q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[9] <= svp_rom_q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[10] <= svp_rom_q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[11] <= svp_rom_q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[12] <= svp_rom_q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[13] <= svp_rom_q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[14] <= svp_rom_q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
svp_rom_q[15] <= svp_rom_q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SinglePortRAM:zram
address[0] => ram~12.DATAIN
address[0] => ram.WADDR
address[0] => ram.RADDR
address[1] => ram~11.DATAIN
address[1] => ram.WADDR1
address[1] => ram.RADDR1
address[2] => ram~10.DATAIN
address[2] => ram.WADDR2
address[2] => ram.RADDR2
address[3] => ram~9.DATAIN
address[3] => ram.WADDR3
address[3] => ram.RADDR3
address[4] => ram~8.DATAIN
address[4] => ram.WADDR4
address[4] => ram.RADDR4
address[5] => ram~7.DATAIN
address[5] => ram.WADDR5
address[5] => ram.RADDR5
address[6] => ram~6.DATAIN
address[6] => ram.WADDR6
address[6] => ram.RADDR6
address[7] => ram~5.DATAIN
address[7] => ram.WADDR7
address[7] => ram.RADDR7
address[8] => ram~4.DATAIN
address[8] => ram.WADDR8
address[8] => ram.RADDR8
address[9] => ram~3.DATAIN
address[9] => ram.WADDR9
address[9] => ram.RADDR9
address[10] => ram~2.DATAIN
address[10] => ram.WADDR10
address[10] => ram.RADDR10
address[11] => ram~1.DATAIN
address[11] => ram.WADDR11
address[11] => ram.RADDR11
address[12] => ram~0.DATAIN
address[12] => ram.WADDR12
address[12] => ram.RADDR12
clock => ram~21.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => ram.CLK0
data[0] => q.DATAB
data[0] => ram~20.DATAIN
data[0] => ram.DATAIN
data[1] => q.DATAB
data[1] => ram~19.DATAIN
data[1] => ram.DATAIN1
data[2] => q.DATAB
data[2] => ram~18.DATAIN
data[2] => ram.DATAIN2
data[3] => q.DATAB
data[3] => ram~17.DATAIN
data[3] => ram.DATAIN3
data[4] => q.DATAB
data[4] => ram~16.DATAIN
data[4] => ram.DATAIN4
data[5] => q.DATAB
data[5] => ram~15.DATAIN
data[5] => ram.DATAIN5
data[6] => q.DATAB
data[6] => ram~14.DATAIN
data[6] => ram.DATAIN6
data[7] => q.DATAB
data[7] => ram~13.DATAIN
data[7] => ram.DATAIN7
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => ram~21.DATAIN
wren => ram.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst
clk => nanoRom:nanoRom.clk
clk => uRom:uRom.clk
clk => sequencer:sequencer.Clks.clk
clk => excUnit:excUnit.Clks.clk
clk => nDecoder3:nDecoder.Clks.clk
clk => busControl:busControl.Clks.clk
clk => busArbiter:busArbiter.Clks.clk
clk => ftu[0].CLK
clk => ftu[1].CLK
clk => ftu[2].CLK
clk => ftu[3].CLK
clk => ftu[4].CLK
clk => ftu[5].CLK
clk => ftu[6].CLK
clk => ftu[7].CLK
clk => ftu[8].CLK
clk => ftu[9].CLK
clk => ftu[10].CLK
clk => ftu[11].CLK
clk => ftu[12].CLK
clk => ftu[13].CLK
clk => ftu[14].CLK
clk => ftu[15].CLK
clk => inExcept01.CLK
clk => tvnLatch[0].CLK
clk => tvnLatch[1].CLK
clk => tvnLatch[2].CLK
clk => tvnLatch[3].CLK
clk => ssw[0].CLK
clk => ssw[1].CLK
clk => ssw[2].CLK
clk => ssw[3].CLK
clk => ssw[4].CLK
clk => irdToCcr_t4.CLK
clk => pswI[0].CLK
clk => pswI[1].CLK
clk => pswI[2].CLK
clk => pswS.CLK
clk => pswT.CLK
clk => Tpend.CLK
clk => Err6591.CLK
clk => iStop.CLK
clk => A0Err.CLK
clk => excRst.CLK
clk => BerrA.CLK
clk => iBusErr.CLK
clk => rAddrErr.CLK
clk => rVma.CLK
clk => eCntr[0].CLK
clk => eCntr[1].CLK
clk => eCntr[2].CLK
clk => eCntr[3].CLK
clk => E~reg0.CLK
clk => Avia.CLK
clk => Spuria.CLK
clk => updIll.CLK
clk => inl[0].CLK
clk => inl[1].CLK
clk => inl[2].CLK
clk => prevNmi.CLK
clk => intPend.CLK
clk => rFC[0].CLK
clk => rFC[1].CLK
clk => rFC[2].CLK
clk => oHalted.CLK
clk => oReset.CLK
clk => Ir[0].CLK
clk => Ir[1].CLK
clk => Ir[2].CLK
clk => Ir[3].CLK
clk => Ir[4].CLK
clk => Ir[5].CLK
clk => Ir[6].CLK
clk => Ir[7].CLK
clk => Ir[8].CLK
clk => Ir[9].CLK
clk => Ir[10].CLK
clk => Ir[11].CLK
clk => Ir[12].CLK
clk => Ir[13].CLK
clk => Ir[14].CLK
clk => Ir[15].CLK
clk => Ird[0].CLK
clk => Ird[1].CLK
clk => Ird[2].CLK
clk => Ird[3].CLK
clk => Ird[4].CLK
clk => Ird[5].CLK
clk => Ird[6].CLK
clk => Ird[7].CLK
clk => Ird[8].CLK
clk => Ird[9].CLK
clk => Ird[10].CLK
clk => Ird[11].CLK
clk => Ird[12].CLK
clk => Ird[13].CLK
clk => Ird[14].CLK
clk => Ird[15].CLK
clk => nanoLatch[0].CLK
clk => nanoLatch[1].CLK
clk => nanoLatch[2].CLK
clk => nanoLatch[3].CLK
clk => nanoLatch[4].CLK
clk => nanoLatch[5].CLK
clk => nanoLatch[6].CLK
clk => nanoLatch[7].CLK
clk => nanoLatch[8].CLK
clk => nanoLatch[9].CLK
clk => nanoLatch[10].CLK
clk => nanoLatch[11].CLK
clk => nanoLatch[12].CLK
clk => nanoLatch[13].CLK
clk => nanoLatch[14].CLK
clk => nanoLatch[15].CLK
clk => nanoLatch[16].CLK
clk => nanoLatch[17].CLK
clk => nanoLatch[18].CLK
clk => nanoLatch[19].CLK
clk => nanoLatch[20].CLK
clk => nanoLatch[21].CLK
clk => nanoLatch[22].CLK
clk => nanoLatch[23].CLK
clk => nanoLatch[24].CLK
clk => nanoLatch[25].CLK
clk => nanoLatch[26].CLK
clk => nanoLatch[27].CLK
clk => nanoLatch[28].CLK
clk => nanoLatch[29].CLK
clk => nanoLatch[30].CLK
clk => nanoLatch[31].CLK
clk => nanoLatch[32].CLK
clk => nanoLatch[33].CLK
clk => nanoLatch[34].CLK
clk => nanoLatch[35].CLK
clk => nanoLatch[36].CLK
clk => nanoLatch[37].CLK
clk => nanoLatch[38].CLK
clk => nanoLatch[39].CLK
clk => nanoLatch[40].CLK
clk => nanoLatch[41].CLK
clk => nanoLatch[42].CLK
clk => nanoLatch[43].CLK
clk => nanoLatch[44].CLK
clk => nanoLatch[45].CLK
clk => nanoLatch[46].CLK
clk => nanoLatch[47].CLK
clk => nanoLatch[48].CLK
clk => nanoLatch[49].CLK
clk => nanoLatch[50].CLK
clk => nanoLatch[51].CLK
clk => nanoLatch[52].CLK
clk => nanoLatch[53].CLK
clk => nanoLatch[54].CLK
clk => nanoLatch[55].CLK
clk => nanoLatch[56].CLK
clk => nanoLatch[57].CLK
clk => nanoLatch[58].CLK
clk => nanoLatch[59].CLK
clk => nanoLatch[60].CLK
clk => nanoLatch[61].CLK
clk => nanoLatch[62].CLK
clk => nanoLatch[63].CLK
clk => nanoLatch[64].CLK
clk => nanoLatch[65].CLK
clk => nanoLatch[66].CLK
clk => nanoLatch[67].CLK
clk => microLatch[0].CLK
clk => microLatch[1].CLK
clk => microLatch[2].CLK
clk => microLatch[3].CLK
clk => microLatch[4].CLK
clk => microLatch[5].CLK
clk => microLatch[6].CLK
clk => microLatch[7].CLK
clk => microLatch[8].CLK
clk => microLatch[9].CLK
clk => microLatch[10].CLK
clk => microLatch[11].CLK
clk => microLatch[12].CLK
clk => microLatch[13].CLK
clk => microLatch[14].CLK
clk => microLatch[15].CLK
clk => microLatch[16].CLK
clk => nanoAddr[0].CLK
clk => nanoAddr[1].CLK
clk => nanoAddr[2].CLK
clk => nanoAddr[3].CLK
clk => nanoAddr[4].CLK
clk => nanoAddr[5].CLK
clk => nanoAddr[6].CLK
clk => nanoAddr[7].CLK
clk => nanoAddr[8].CLK
clk => microAddr[0].CLK
clk => microAddr[1].CLK
clk => microAddr[2].CLK
clk => microAddr[3].CLK
clk => microAddr[4].CLK
clk => microAddr[5].CLK
clk => microAddr[6].CLK
clk => microAddr[7].CLK
clk => microAddr[8].CLK
clk => microAddr[9].CLK
clk => BgackI.CLK
clk => BRi.CLK
clk => BeiDelay.CLK
clk => Vpai.CLK
clk => iIpl[0].CLK
clk => iIpl[1].CLK
clk => iIpl[2].CLK
clk => rIpl[0].CLK
clk => rIpl[1].CLK
clk => rIpl[2].CLK
clk => rDtack.CLK
clk => BeI.CLK
clk => rBerr.CLK
clk => tState~1.DATAIN
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => microLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => nanoLatch.OUTPUTSELECT
extReset => sequencer:sequencer.Clks.extReset
extReset => excUnit:excUnit.Clks.extReset
extReset => nDecoder3:nDecoder.Clks.extReset
extReset => busControl:busControl.Clks.extReset
extReset => busArbiter:busArbiter.Clks.extReset
extReset => rFC.OUTPUTSELECT
extReset => rFC.OUTPUTSELECT
extReset => rFC.OUTPUTSELECT
extReset => intPend.OUTPUTSELECT
extReset => prevNmi.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => inl.OUTPUTSELECT
extReset => updIll.OUTPUTSELECT
extReset => rAddrErr.OUTPUTSELECT
extReset => iBusErr.OUTPUTSELECT
extReset => BerrA.OUTPUTSELECT
extReset => excRst.OUTPUTSELECT
extReset => A0Err.OUTPUTSELECT
extReset => iStop.OUTPUTSELECT
extReset => Err6591.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => tState.OUTPUTSELECT
pwrUp => rBerr.OUTPUTSELECT
pwrUp => BeI.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => microAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => nanoAddr.OUTPUTSELECT
pwrUp => sequencer:sequencer.Clks.pwrUp
pwrUp => excUnit:excUnit.Clks.pwrUp
pwrUp => nDecoder3:nDecoder.Clks.pwrUp
pwrUp => busControl:busControl.Clks.pwrUp
pwrUp => busArbiter:busArbiter.Clks.pwrUp
pwrUp => oReset.OUTPUTSELECT
pwrUp => oHalted.OUTPUTSELECT
pwrUp => E.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => eCntr.OUTPUTSELECT
pwrUp => rVma.OUTPUTSELECT
pwrUp => Tpend.OUTPUTSELECT
pwrUp => pswT.OUTPUTSELECT
pwrUp => pswS.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => pswI.OUTPUTSELECT
pwrUp => irdToCcr_t4.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => ftu.OUTPUTSELECT
pwrUp => BgackI.ENA
pwrUp => BRi.ENA
pwrUp => BeiDelay.ENA
pwrUp => Vpai.ENA
pwrUp => iIpl[0].ENA
pwrUp => iIpl[1].ENA
pwrUp => iIpl[2].ENA
pwrUp => rIpl[0].ENA
pwrUp => rIpl[1].ENA
pwrUp => rIpl[2].ENA
pwrUp => rDtack.ENA
enPhi1 => comb.IN0
enPhi1 => enT3.IN0
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => tState.OUTPUTSELECT
enPhi1 => Vpai.OUTPUTSELECT
enPhi1 => BeI.OUTPUTSELECT
enPhi1 => BeiDelay.OUTPUTSELECT
enPhi1 => BRi.OUTPUTSELECT
enPhi1 => BgackI.OUTPUTSELECT
enPhi1 => rstUrom.IN1
enPhi1 => sequencer:sequencer.Clks.enPhi1
enPhi1 => excUnit:excUnit.Clks.enPhi1
enPhi1 => nDecoder3:nDecoder.Clks.enPhi1
enPhi1 => busControl:busControl.Clks.enPhi1
enPhi1 => busArbiter:busArbiter.Clks.enPhi1
enPhi1 => always7.IN1
enPhi1 => rAddrErr.OUTPUTSELECT
enPhi1 => iBusErr.OUTPUTSELECT
enPhi1 => Err6591.OUTPUTSELECT
enPhi1 => iStop.OUTPUTSELECT
enPhi2 => enT2.IN0
enPhi2 => enT4.IN1
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => tState.OUTPUTSELECT
enPhi2 => rDtack.OUTPUTSELECT
enPhi2 => rBerr.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => rIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => iIpl.OUTPUTSELECT
enPhi2 => Vpai.OUTPUTSELECT
enPhi2 => BeI.OUTPUTSELECT
enPhi2 => BeiDelay.OUTPUTSELECT
enPhi2 => BRi.OUTPUTSELECT
enPhi2 => BgackI.OUTPUTSELECT
enPhi2 => sequencer:sequencer.Clks.enPhi2
enPhi2 => excUnit:excUnit.Clks.enPhi2
enPhi2 => nDecoder3:nDecoder.Clks.enPhi2
enPhi2 => busControl:busControl.Clks.enPhi2
enPhi2 => busArbiter:busArbiter.Clks.enPhi2
enPhi2 => prevNmi.OUTPUTSELECT
enPhi2 => intPend.OUTPUTSELECT
enPhi2 => E.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => eCntr.OUTPUTSELECT
enPhi2 => always7.IN1
enPhi2 => BerrA.OUTPUTSELECT
enPhi2 => iStop.OUTPUTSELECT
eRWn <= busControl:busControl.eRWn
ASn <= busControl:busControl.ASn
LDSn <= busControl:busControl.LDSn
UDSn <= busControl:busControl.UDSn
E <= E~reg0.DB_MAX_OUTPUT_PORT_TYPE
VMAn <= rVma.DB_MAX_OUTPUT_PORT_TYPE
FC0 <= rFC[0].DB_MAX_OUTPUT_PORT_TYPE
FC1 <= rFC[1].DB_MAX_OUTPUT_PORT_TYPE
FC2 <= rFC[2].DB_MAX_OUTPUT_PORT_TYPE
BGn <= busArbiter:busArbiter.BGn
oRESETn <= oReset.DB_MAX_OUTPUT_PORT_TYPE
oHALTEDn <= oHalted.DB_MAX_OUTPUT_PORT_TYPE
DTACKn => rDtack.DATAB
VPAn => Vpai.DATAB
BERRn => rBerr.DATAB
BRn => BRi.DATAB
BGACKn => BgackI.DATAB
IPL0n => rIpl.DATAB
IPL1n => rIpl.DATAB
IPL2n => rIpl.DATAB
iEdb[0] => excUnit:excUnit.iEdb[0]
iEdb[1] => excUnit:excUnit.iEdb[1]
iEdb[2] => excUnit:excUnit.iEdb[2]
iEdb[3] => excUnit:excUnit.iEdb[3]
iEdb[4] => excUnit:excUnit.iEdb[4]
iEdb[5] => excUnit:excUnit.iEdb[5]
iEdb[6] => excUnit:excUnit.iEdb[6]
iEdb[7] => excUnit:excUnit.iEdb[7]
iEdb[8] => excUnit:excUnit.iEdb[8]
iEdb[9] => excUnit:excUnit.iEdb[9]
iEdb[10] => excUnit:excUnit.iEdb[10]
iEdb[11] => excUnit:excUnit.iEdb[11]
iEdb[12] => excUnit:excUnit.iEdb[12]
iEdb[13] => excUnit:excUnit.iEdb[13]
iEdb[14] => excUnit:excUnit.iEdb[14]
iEdb[15] => excUnit:excUnit.iEdb[15]
oEdb[0] <= excUnit:excUnit.oEdb[0]
oEdb[1] <= excUnit:excUnit.oEdb[1]
oEdb[2] <= excUnit:excUnit.oEdb[2]
oEdb[3] <= excUnit:excUnit.oEdb[3]
oEdb[4] <= excUnit:excUnit.oEdb[4]
oEdb[5] <= excUnit:excUnit.oEdb[5]
oEdb[6] <= excUnit:excUnit.oEdb[6]
oEdb[7] <= excUnit:excUnit.oEdb[7]
oEdb[8] <= excUnit:excUnit.oEdb[8]
oEdb[9] <= excUnit:excUnit.oEdb[9]
oEdb[10] <= excUnit:excUnit.oEdb[10]
oEdb[11] <= excUnit:excUnit.oEdb[11]
oEdb[12] <= excUnit:excUnit.oEdb[12]
oEdb[13] <= excUnit:excUnit.oEdb[13]
oEdb[14] <= excUnit:excUnit.oEdb[14]
oEdb[15] <= excUnit:excUnit.oEdb[15]
eab[1] <= excUnit:excUnit.eab[1]
eab[2] <= excUnit:excUnit.eab[2]
eab[3] <= excUnit:excUnit.eab[3]
eab[4] <= excUnit:excUnit.eab[4]
eab[5] <= excUnit:excUnit.eab[5]
eab[6] <= excUnit:excUnit.eab[6]
eab[7] <= excUnit:excUnit.eab[7]
eab[8] <= excUnit:excUnit.eab[8]
eab[9] <= excUnit:excUnit.eab[9]
eab[10] <= excUnit:excUnit.eab[10]
eab[11] <= excUnit:excUnit.eab[11]
eab[12] <= excUnit:excUnit.eab[12]
eab[13] <= excUnit:excUnit.eab[13]
eab[14] <= excUnit:excUnit.eab[14]
eab[15] <= excUnit:excUnit.eab[15]
eab[16] <= excUnit:excUnit.eab[16]
eab[17] <= excUnit:excUnit.eab[17]
eab[18] <= excUnit:excUnit.eab[18]
eab[19] <= excUnit:excUnit.eab[19]
eab[20] <= excUnit:excUnit.eab[20]
eab[21] <= excUnit:excUnit.eab[21]
eab[22] <= excUnit:excUnit.eab[22]
eab[23] <= excUnit:excUnit.eab[23]


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|microToNanoAddr:microToNanoAddr
uAddr[0] => orgAddr[0].DATAIN
uAddr[1] => orgAddr[1].DATAIN
uAddr[2] => Mux2.IN134
uAddr[2] => Mux3.IN134
uAddr[2] => Mux4.IN134
uAddr[2] => Mux5.IN134
uAddr[2] => Mux6.IN263
uAddr[3] => Mux0.IN69
uAddr[3] => Mux1.IN69
uAddr[3] => Mux2.IN133
uAddr[3] => Mux3.IN133
uAddr[3] => Mux4.IN133
uAddr[3] => Mux5.IN133
uAddr[3] => Mux6.IN262
uAddr[4] => Mux6.IN261
uAddr[5] => Mux0.IN68
uAddr[5] => Mux1.IN68
uAddr[5] => Mux2.IN132
uAddr[5] => Mux3.IN132
uAddr[5] => Mux4.IN132
uAddr[5] => Mux5.IN132
uAddr[5] => Mux6.IN260
uAddr[6] => Mux0.IN67
uAddr[6] => Mux1.IN67
uAddr[6] => Mux2.IN131
uAddr[6] => Mux3.IN131
uAddr[6] => Mux4.IN131
uAddr[6] => Mux5.IN131
uAddr[6] => Mux6.IN259
uAddr[7] => Mux0.IN66
uAddr[7] => Mux1.IN66
uAddr[7] => Mux2.IN130
uAddr[7] => Mux3.IN130
uAddr[7] => Mux4.IN130
uAddr[7] => Mux5.IN130
uAddr[7] => Mux6.IN258
uAddr[8] => Mux0.IN65
uAddr[8] => Mux1.IN65
uAddr[8] => Mux2.IN129
uAddr[8] => Mux3.IN129
uAddr[8] => Mux4.IN129
uAddr[8] => Mux5.IN129
uAddr[8] => Mux6.IN257
uAddr[9] => Mux0.IN64
uAddr[9] => Mux1.IN64
uAddr[9] => Mux2.IN128
uAddr[9] => Mux3.IN128
uAddr[9] => Mux4.IN128
uAddr[9] => Mux5.IN128
uAddr[9] => Mux6.IN256
orgAddr[0] <= uAddr[0].DB_MAX_OUTPUT_PORT_TYPE
orgAddr[1] <= uAddr[1].DB_MAX_OUTPUT_PORT_TYPE
orgAddr[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
orgAddr[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|nanoRom:nanoRom
clk => nanoOutput[0]~reg0.CLK
clk => nanoOutput[1]~reg0.CLK
clk => nanoOutput[2]~reg0.CLK
clk => nanoOutput[3]~reg0.CLK
clk => nanoOutput[4]~reg0.CLK
clk => nanoOutput[5]~reg0.CLK
clk => nanoOutput[6]~reg0.CLK
clk => nanoOutput[7]~reg0.CLK
clk => nanoOutput[8]~reg0.CLK
clk => nanoOutput[9]~reg0.CLK
clk => nanoOutput[10]~reg0.CLK
clk => nanoOutput[11]~reg0.CLK
clk => nanoOutput[12]~reg0.CLK
clk => nanoOutput[13]~reg0.CLK
clk => nanoOutput[14]~reg0.CLK
clk => nanoOutput[15]~reg0.CLK
clk => nanoOutput[16]~reg0.CLK
clk => nanoOutput[17]~reg0.CLK
clk => nanoOutput[18]~reg0.CLK
clk => nanoOutput[19]~reg0.CLK
clk => nanoOutput[20]~reg0.CLK
clk => nanoOutput[21]~reg0.CLK
clk => nanoOutput[22]~reg0.CLK
clk => nanoOutput[23]~reg0.CLK
clk => nanoOutput[24]~reg0.CLK
clk => nanoOutput[25]~reg0.CLK
clk => nanoOutput[26]~reg0.CLK
clk => nanoOutput[27]~reg0.CLK
clk => nanoOutput[28]~reg0.CLK
clk => nanoOutput[29]~reg0.CLK
clk => nanoOutput[30]~reg0.CLK
clk => nanoOutput[31]~reg0.CLK
clk => nanoOutput[32]~reg0.CLK
clk => nanoOutput[33]~reg0.CLK
clk => nanoOutput[34]~reg0.CLK
clk => nanoOutput[35]~reg0.CLK
clk => nanoOutput[36]~reg0.CLK
clk => nanoOutput[37]~reg0.CLK
clk => nanoOutput[38]~reg0.CLK
clk => nanoOutput[39]~reg0.CLK
clk => nanoOutput[40]~reg0.CLK
clk => nanoOutput[41]~reg0.CLK
clk => nanoOutput[42]~reg0.CLK
clk => nanoOutput[43]~reg0.CLK
clk => nanoOutput[44]~reg0.CLK
clk => nanoOutput[45]~reg0.CLK
clk => nanoOutput[46]~reg0.CLK
clk => nanoOutput[47]~reg0.CLK
clk => nanoOutput[48]~reg0.CLK
clk => nanoOutput[49]~reg0.CLK
clk => nanoOutput[50]~reg0.CLK
clk => nanoOutput[51]~reg0.CLK
clk => nanoOutput[52]~reg0.CLK
clk => nanoOutput[53]~reg0.CLK
clk => nanoOutput[54]~reg0.CLK
clk => nanoOutput[55]~reg0.CLK
clk => nanoOutput[56]~reg0.CLK
clk => nanoOutput[57]~reg0.CLK
clk => nanoOutput[58]~reg0.CLK
clk => nanoOutput[59]~reg0.CLK
clk => nanoOutput[60]~reg0.CLK
clk => nanoOutput[61]~reg0.CLK
clk => nanoOutput[62]~reg0.CLK
clk => nanoOutput[63]~reg0.CLK
clk => nanoOutput[64]~reg0.CLK
clk => nanoOutput[65]~reg0.CLK
clk => nanoOutput[66]~reg0.CLK
clk => nanoOutput[67]~reg0.CLK
nanoAddr[0] => nRam.RADDR
nanoAddr[1] => nRam.RADDR1
nanoAddr[2] => nRam.RADDR2
nanoAddr[3] => nRam.RADDR3
nanoAddr[4] => nRam.RADDR4
nanoAddr[5] => nRam.RADDR5
nanoAddr[6] => nRam.RADDR6
nanoAddr[7] => nRam.RADDR7
nanoAddr[8] => nRam.RADDR8
nanoOutput[0] <= nanoOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[1] <= nanoOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[2] <= nanoOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[3] <= nanoOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[4] <= nanoOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[5] <= nanoOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[6] <= nanoOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[7] <= nanoOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[8] <= nanoOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[9] <= nanoOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[10] <= nanoOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[11] <= nanoOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[12] <= nanoOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[13] <= nanoOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[14] <= nanoOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[15] <= nanoOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[16] <= nanoOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[17] <= nanoOutput[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[18] <= nanoOutput[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[19] <= nanoOutput[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[20] <= nanoOutput[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[21] <= nanoOutput[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[22] <= nanoOutput[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[23] <= nanoOutput[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[24] <= nanoOutput[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[25] <= nanoOutput[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[26] <= nanoOutput[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[27] <= nanoOutput[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[28] <= nanoOutput[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[29] <= nanoOutput[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[30] <= nanoOutput[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[31] <= nanoOutput[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[32] <= nanoOutput[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[33] <= nanoOutput[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[34] <= nanoOutput[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[35] <= nanoOutput[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[36] <= nanoOutput[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[37] <= nanoOutput[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[38] <= nanoOutput[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[39] <= nanoOutput[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[40] <= nanoOutput[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[41] <= nanoOutput[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[42] <= nanoOutput[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[43] <= nanoOutput[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[44] <= nanoOutput[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[45] <= nanoOutput[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[46] <= nanoOutput[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[47] <= nanoOutput[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[48] <= nanoOutput[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[49] <= nanoOutput[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[50] <= nanoOutput[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[51] <= nanoOutput[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[52] <= nanoOutput[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[53] <= nanoOutput[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[54] <= nanoOutput[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[55] <= nanoOutput[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[56] <= nanoOutput[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[57] <= nanoOutput[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[58] <= nanoOutput[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[59] <= nanoOutput[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[60] <= nanoOutput[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[61] <= nanoOutput[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[62] <= nanoOutput[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[63] <= nanoOutput[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[64] <= nanoOutput[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[65] <= nanoOutput[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[66] <= nanoOutput[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nanoOutput[67] <= nanoOutput[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|uRom:uRom
clk => microOutput[0]~reg0.CLK
clk => microOutput[1]~reg0.CLK
clk => microOutput[2]~reg0.CLK
clk => microOutput[3]~reg0.CLK
clk => microOutput[4]~reg0.CLK
clk => microOutput[5]~reg0.CLK
clk => microOutput[6]~reg0.CLK
clk => microOutput[7]~reg0.CLK
clk => microOutput[8]~reg0.CLK
clk => microOutput[9]~reg0.CLK
clk => microOutput[10]~reg0.CLK
clk => microOutput[11]~reg0.CLK
clk => microOutput[12]~reg0.CLK
clk => microOutput[13]~reg0.CLK
clk => microOutput[14]~reg0.CLK
clk => microOutput[15]~reg0.CLK
clk => microOutput[16]~reg0.CLK
microAddr[0] => uRam.RADDR
microAddr[1] => uRam.RADDR1
microAddr[2] => uRam.RADDR2
microAddr[3] => uRam.RADDR3
microAddr[4] => uRam.RADDR4
microAddr[5] => uRam.RADDR5
microAddr[6] => uRam.RADDR6
microAddr[7] => uRam.RADDR7
microAddr[8] => uRam.RADDR8
microAddr[9] => uRam.RADDR9
microOutput[0] <= microOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[1] <= microOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[2] <= microOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[3] <= microOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[4] <= microOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[5] <= microOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[6] <= microOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[7] <= microOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[8] <= microOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[9] <= microOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[10] <= microOutput[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[11] <= microOutput[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[12] <= microOutput[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[13] <= microOutput[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[14] <= microOutput[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[15] <= microOutput[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microOutput[16] <= microOutput[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|uaddrDecode:uaddrDecode
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN1
opcode[6] => opcode[6].IN1
opcode[7] => opcode[7].IN1
opcode[8] => opcode[8].IN1
opcode[9] => opcode[9].IN1
opcode[10] => opcode[10].IN1
opcode[11] => opcode[11].IN1
opcode[12] => opcode[12].IN2
opcode[13] => opcode[13].IN2
opcode[14] => opcode[14].IN2
opcode[15] => opcode[15].IN2
a1[0] <= pla_lined:pla_lined.plaA1
a1[1] <= pla_lined:pla_lined.plaA1
a1[2] <= pla_lined:pla_lined.plaA1
a1[3] <= pla_lined:pla_lined.plaA1
a1[4] <= pla_lined:pla_lined.plaA1
a1[5] <= pla_lined:pla_lined.plaA1
a1[6] <= pla_lined:pla_lined.plaA1
a1[7] <= pla_lined:pla_lined.plaA1
a1[8] <= pla_lined:pla_lined.plaA1
a1[9] <= pla_lined:pla_lined.plaA1
a2[0] <= pla_lined:pla_lined.plaA2
a2[1] <= pla_lined:pla_lined.plaA2
a2[2] <= pla_lined:pla_lined.plaA2
a2[3] <= pla_lined:pla_lined.plaA2
a2[4] <= pla_lined:pla_lined.plaA2
a2[5] <= pla_lined:pla_lined.plaA2
a2[6] <= pla_lined:pla_lined.plaA2
a2[7] <= pla_lined:pla_lined.plaA2
a2[8] <= pla_lined:pla_lined.plaA2
a2[9] <= pla_lined:pla_lined.plaA2
a3[0] <= pla_lined:pla_lined.plaA3
a3[1] <= pla_lined:pla_lined.plaA3
a3[2] <= pla_lined:pla_lined.plaA3
a3[3] <= pla_lined:pla_lined.plaA3
a3[4] <= pla_lined:pla_lined.plaA3
a3[5] <= pla_lined:pla_lined.plaA3
a3[6] <= pla_lined:pla_lined.plaA3
a3[7] <= pla_lined:pla_lined.plaA3
a3[8] <= pla_lined:pla_lined.plaA3
a3[9] <= pla_lined:pla_lined.plaA3
isPriv <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isIllegal <= pla_lined:pla_lined.palIll
isLineA <= lineBmap[10].DB_MAX_OUTPUT_PORT_TYPE
isLineF <= lineBmap[15].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[0] <= lineBmap[0].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[1] <= lineBmap[1].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[2] <= lineBmap[2].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[3] <= lineBmap[3].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[4] <= lineBmap[4].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[5] <= lineBmap[5].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[6] <= lineBmap[6].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[7] <= lineBmap[7].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[8] <= lineBmap[8].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[9] <= lineBmap[9].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[10] <= lineBmap[10].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[11] <= lineBmap[11].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[12] <= lineBmap[12].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[13] <= lineBmap[13].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[14] <= lineBmap[14].DB_MAX_OUTPUT_PORT_TYPE
lineBmap[15] <= lineBmap[15].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|onehotEncoder4:irLineDecod
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|uaddrDecode:uaddrDecode|pla_lined:pla_lined
movEa[0] => Mux81.IN19
movEa[0] => Mux82.IN11
movEa[0] => Mux83.IN11
movEa[0] => Mux84.IN11
movEa[0] => Mux85.IN11
movEa[0] => Mux86.IN11
movEa[0] => Mux87.IN11
movEa[0] => Mux88.IN11
movEa[0] => Mux89.IN11
movEa[0] => Mux90.IN11
movEa[0] => Mux91.IN11
movEa[0] => Mux92.IN11
movEa[0] => Mux93.IN11
movEa[0] => Mux94.IN11
movEa[0] => Mux95.IN11
movEa[0] => Mux96.IN11
movEa[0] => Mux97.IN11
movEa[0] => Mux98.IN11
movEa[0] => Mux99.IN11
movEa[0] => Mux100.IN11
movEa[0] => Mux101.IN11
movEa[0] => Mux105.IN19
movEa[0] => Mux106.IN10
movEa[0] => Mux107.IN12
movEa[0] => Mux108.IN12
movEa[0] => Mux109.IN12
movEa[0] => Mux110.IN12
movEa[0] => Mux111.IN12
movEa[0] => Mux112.IN12
movEa[0] => Mux113.IN12
movEa[0] => Mux114.IN12
movEa[0] => Mux115.IN12
movEa[0] => Mux116.IN12
movEa[0] => Mux117.IN12
movEa[0] => Mux118.IN12
movEa[0] => Mux119.IN12
movEa[0] => Mux120.IN12
movEa[0] => Mux121.IN12
movEa[0] => Mux122.IN12
movEa[0] => Mux123.IN12
movEa[0] => Mux124.IN12
movEa[0] => Mux125.IN12
movEa[0] => Mux132.IN19
movEa[0] => Mux133.IN12
movEa[0] => Mux134.IN12
movEa[0] => Mux135.IN12
movEa[0] => Mux136.IN12
movEa[0] => Mux137.IN12
movEa[0] => Mux138.IN12
movEa[0] => Mux139.IN12
movEa[0] => Mux140.IN12
movEa[0] => Mux141.IN12
movEa[0] => Mux142.IN12
movEa[0] => Mux143.IN12
movEa[0] => Mux144.IN12
movEa[0] => Mux145.IN12
movEa[0] => Mux146.IN12
movEa[0] => Mux147.IN12
movEa[0] => Mux148.IN12
movEa[0] => Mux149.IN12
movEa[0] => Mux150.IN12
movEa[0] => Mux151.IN12
movEa[0] => Mux152.IN12
movEa[1] => Mux81.IN18
movEa[1] => Mux82.IN10
movEa[1] => Mux83.IN10
movEa[1] => Mux84.IN10
movEa[1] => Mux85.IN10
movEa[1] => Mux86.IN10
movEa[1] => Mux87.IN10
movEa[1] => Mux88.IN10
movEa[1] => Mux89.IN10
movEa[1] => Mux90.IN10
movEa[1] => Mux91.IN10
movEa[1] => Mux92.IN10
movEa[1] => Mux93.IN10
movEa[1] => Mux94.IN10
movEa[1] => Mux95.IN10
movEa[1] => Mux96.IN10
movEa[1] => Mux97.IN10
movEa[1] => Mux98.IN10
movEa[1] => Mux99.IN10
movEa[1] => Mux100.IN10
movEa[1] => Mux101.IN10
movEa[1] => Mux105.IN18
movEa[1] => Mux106.IN9
movEa[1] => Mux107.IN11
movEa[1] => Mux108.IN11
movEa[1] => Mux109.IN11
movEa[1] => Mux110.IN11
movEa[1] => Mux111.IN11
movEa[1] => Mux112.IN11
movEa[1] => Mux113.IN11
movEa[1] => Mux114.IN11
movEa[1] => Mux115.IN11
movEa[1] => Mux116.IN11
movEa[1] => Mux117.IN11
movEa[1] => Mux118.IN11
movEa[1] => Mux119.IN11
movEa[1] => Mux120.IN11
movEa[1] => Mux121.IN11
movEa[1] => Mux122.IN11
movEa[1] => Mux123.IN11
movEa[1] => Mux124.IN11
movEa[1] => Mux125.IN11
movEa[1] => Mux132.IN18
movEa[1] => Mux133.IN11
movEa[1] => Mux134.IN11
movEa[1] => Mux135.IN11
movEa[1] => Mux136.IN11
movEa[1] => Mux137.IN11
movEa[1] => Mux138.IN11
movEa[1] => Mux139.IN11
movEa[1] => Mux140.IN11
movEa[1] => Mux141.IN11
movEa[1] => Mux142.IN11
movEa[1] => Mux143.IN11
movEa[1] => Mux144.IN11
movEa[1] => Mux145.IN11
movEa[1] => Mux146.IN11
movEa[1] => Mux147.IN11
movEa[1] => Mux148.IN11
movEa[1] => Mux149.IN11
movEa[1] => Mux150.IN11
movEa[1] => Mux151.IN11
movEa[1] => Mux152.IN11
movEa[2] => Mux81.IN17
movEa[2] => Mux82.IN9
movEa[2] => Mux83.IN9
movEa[2] => Mux84.IN9
movEa[2] => Mux85.IN9
movEa[2] => Mux86.IN9
movEa[2] => Mux87.IN9
movEa[2] => Mux88.IN9
movEa[2] => Mux89.IN9
movEa[2] => Mux90.IN9
movEa[2] => Mux91.IN9
movEa[2] => Mux92.IN9
movEa[2] => Mux93.IN9
movEa[2] => Mux94.IN9
movEa[2] => Mux95.IN9
movEa[2] => Mux96.IN9
movEa[2] => Mux97.IN9
movEa[2] => Mux98.IN9
movEa[2] => Mux99.IN9
movEa[2] => Mux100.IN9
movEa[2] => Mux101.IN9
movEa[2] => Mux105.IN17
movEa[2] => Mux106.IN8
movEa[2] => Mux107.IN10
movEa[2] => Mux108.IN10
movEa[2] => Mux109.IN10
movEa[2] => Mux110.IN10
movEa[2] => Mux111.IN10
movEa[2] => Mux112.IN10
movEa[2] => Mux113.IN10
movEa[2] => Mux114.IN10
movEa[2] => Mux115.IN10
movEa[2] => Mux116.IN10
movEa[2] => Mux117.IN10
movEa[2] => Mux118.IN10
movEa[2] => Mux119.IN10
movEa[2] => Mux120.IN10
movEa[2] => Mux121.IN10
movEa[2] => Mux122.IN10
movEa[2] => Mux123.IN10
movEa[2] => Mux124.IN10
movEa[2] => Mux125.IN10
movEa[2] => Mux132.IN17
movEa[2] => Mux133.IN10
movEa[2] => Mux134.IN10
movEa[2] => Mux135.IN10
movEa[2] => Mux136.IN10
movEa[2] => Mux137.IN10
movEa[2] => Mux138.IN10
movEa[2] => Mux139.IN10
movEa[2] => Mux140.IN10
movEa[2] => Mux141.IN10
movEa[2] => Mux142.IN10
movEa[2] => Mux143.IN10
movEa[2] => Mux144.IN10
movEa[2] => Mux145.IN10
movEa[2] => Mux146.IN10
movEa[2] => Mux147.IN10
movEa[2] => Mux148.IN10
movEa[2] => Mux149.IN10
movEa[2] => Mux150.IN10
movEa[2] => Mux151.IN10
movEa[2] => Mux152.IN10
movEa[3] => Mux81.IN16
movEa[3] => Mux82.IN8
movEa[3] => Mux83.IN8
movEa[3] => Mux84.IN8
movEa[3] => Mux85.IN8
movEa[3] => Mux86.IN8
movEa[3] => Mux87.IN8
movEa[3] => Mux88.IN8
movEa[3] => Mux89.IN8
movEa[3] => Mux90.IN8
movEa[3] => Mux91.IN8
movEa[3] => Mux92.IN8
movEa[3] => Mux93.IN8
movEa[3] => Mux94.IN8
movEa[3] => Mux95.IN8
movEa[3] => Mux96.IN8
movEa[3] => Mux97.IN8
movEa[3] => Mux98.IN8
movEa[3] => Mux99.IN8
movEa[3] => Mux100.IN8
movEa[3] => Mux101.IN8
movEa[3] => Mux105.IN16
movEa[3] => Mux107.IN9
movEa[3] => Mux108.IN9
movEa[3] => Mux109.IN9
movEa[3] => Mux110.IN9
movEa[3] => Mux111.IN9
movEa[3] => Mux112.IN9
movEa[3] => Mux113.IN9
movEa[3] => Mux114.IN9
movEa[3] => Mux115.IN9
movEa[3] => Mux116.IN9
movEa[3] => Mux117.IN9
movEa[3] => Mux118.IN9
movEa[3] => Mux119.IN9
movEa[3] => Mux120.IN9
movEa[3] => Mux121.IN9
movEa[3] => Mux122.IN9
movEa[3] => Mux123.IN9
movEa[3] => Mux124.IN9
movEa[3] => Mux125.IN9
movEa[3] => Mux132.IN16
movEa[3] => Mux133.IN9
movEa[3] => Mux134.IN9
movEa[3] => Mux135.IN9
movEa[3] => Mux136.IN9
movEa[3] => Mux137.IN9
movEa[3] => Mux138.IN9
movEa[3] => Mux139.IN9
movEa[3] => Mux140.IN9
movEa[3] => Mux141.IN9
movEa[3] => Mux142.IN9
movEa[3] => Mux143.IN9
movEa[3] => Mux144.IN9
movEa[3] => Mux145.IN9
movEa[3] => Mux146.IN9
movEa[3] => Mux147.IN9
movEa[3] => Mux148.IN9
movEa[3] => Mux149.IN9
movEa[3] => Mux150.IN9
movEa[3] => Mux151.IN9
movEa[3] => Mux152.IN9
col[0] => Decoder0.IN3
col[0] => Decoder1.IN1
col[0] => Mux20.IN9
col[0] => Mux21.IN9
col[0] => Mux22.IN9
col[0] => Mux37.IN12
col[0] => Mux38.IN12
col[0] => Mux39.IN12
col[0] => Mux40.IN12
col[0] => Mux41.IN11
col[0] => Mux42.IN15
col[0] => Mux43.IN15
col[0] => Mux44.IN15
col[0] => Mux45.IN15
col[0] => Mux46.IN12
col[0] => Mux47.IN13
col[0] => Mux48.IN13
col[0] => Mux49.IN13
col[0] => Mux50.IN13
col[0] => Mux51.IN13
col[0] => Mux52.IN9
col[0] => Mux53.IN9
col[0] => Mux54.IN14
col[0] => Mux57.IN11
col[0] => Mux58.IN8
col[0] => Mux59.IN8
col[0] => Mux60.IN4
col[0] => Mux62.IN10
col[0] => Mux63.IN4
col[0] => Mux64.IN10
col[0] => Mux65.IN10
col[0] => Mux66.IN10
col[0] => Mux67.IN9
col[0] => Mux68.IN9
col[0] => Mux69.IN11
col[0] => Mux70.IN11
col[0] => Mux71.IN11
col[0] => Mux72.IN9
col[0] => Mux73.IN10
col[0] => Decoder6.IN1
col[0] => Mux74.IN10
col[0] => Mux75.IN10
col[0] => Mux76.IN7
col[0] => Mux77.IN7
col[0] => Mux79.IN10
col[0] => Mux80.IN10
col[0] => Mux102.IN15
col[0] => Mux103.IN15
col[0] => Mux104.IN15
col[0] => Mux126.IN15
col[0] => Mux127.IN15
col[0] => Mux128.IN15
col[0] => Mux129.IN15
col[0] => Mux130.IN15
col[0] => Mux131.IN15
col[0] => Mux153.IN11
col[0] => Mux154.IN11
col[0] => Mux155.IN11
col[0] => Mux156.IN11
col[0] => Mux157.IN11
col[0] => Mux158.IN12
col[0] => Mux159.IN12
col[0] => Mux160.IN12
col[0] => Mux161.IN12
col[0] => Mux162.IN12
col[0] => Mux163.IN12
col[0] => Mux182.IN9
col[0] => Mux183.IN9
col[0] => Mux184.IN14
col[0] => Mux185.IN14
col[0] => Mux186.IN14
col[0] => Mux229.IN12
col[0] => Mux230.IN12
col[0] => Mux231.IN12
col[0] => Mux232.IN12
col[0] => Mux233.IN12
col[0] => Mux234.IN12
col[0] => Mux235.IN15
col[0] => Mux257.IN14
col[0] => Mux258.IN14
col[0] => Mux259.IN14
col[0] => Decoder7.IN2
col[0] => Mux260.IN14
col[0] => Mux261.IN12
col[0] => Mux262.IN12
col[0] => Mux264.IN7
col[0] => Mux265.IN14
col[0] => Mux266.IN14
col[0] => Mux267.IN8
col[0] => Mux289.IN8
col[0] => Mux290.IN14
col[0] => Mux291.IN14
col[0] => Mux292.IN14
col[0] => Mux293.IN14
col[0] => Mux294.IN14
col[0] => Mux295.IN15
col[0] => Mux296.IN15
col[0] => Mux297.IN15
col[0] => Mux299.IN15
col[0] => Mux300.IN15
col[0] => Decoder9.IN2
col[0] => Mux301.IN12
col[0] => Mux302.IN12
col[0] => Mux303.IN12
col[0] => Mux304.IN7
col[0] => Mux305.IN7
col[0] => Mux306.IN7
col[0] => Mux307.IN15
col[0] => Mux308.IN15
col[0] => Mux309.IN15
col[0] => Mux310.IN15
col[0] => Mux311.IN15
col[0] => Mux312.IN15
col[0] => Mux313.IN15
col[0] => arA1.DATAB
col[0] => arA1.DATAB
col[1] => Decoder0.IN2
col[1] => Mux20.IN8
col[1] => Mux21.IN8
col[1] => Mux22.IN8
col[1] => Mux37.IN11
col[1] => Mux38.IN11
col[1] => Mux39.IN11
col[1] => Mux40.IN11
col[1] => Mux41.IN10
col[1] => Mux42.IN14
col[1] => Mux43.IN14
col[1] => Mux44.IN14
col[1] => Mux45.IN14
col[1] => Mux46.IN11
col[1] => Mux47.IN12
col[1] => Mux48.IN12
col[1] => Mux49.IN12
col[1] => Mux50.IN12
col[1] => Mux51.IN12
col[1] => Mux52.IN8
col[1] => Mux53.IN8
col[1] => Mux54.IN13
col[1] => Mux55.IN8
col[1] => Mux56.IN8
col[1] => Mux57.IN10
col[1] => Mux58.IN7
col[1] => Mux59.IN7
col[1] => Mux61.IN7
col[1] => Mux62.IN9
col[1] => Mux64.IN9
col[1] => Mux65.IN9
col[1] => Mux66.IN9
col[1] => Mux67.IN8
col[1] => Mux68.IN8
col[1] => Mux69.IN10
col[1] => Mux70.IN10
col[1] => Mux71.IN10
col[1] => Mux72.IN8
col[1] => Mux73.IN9
col[1] => Decoder6.IN0
col[1] => Mux74.IN9
col[1] => Mux75.IN9
col[1] => Mux79.IN9
col[1] => Mux80.IN9
col[1] => Mux102.IN14
col[1] => Mux103.IN14
col[1] => Mux104.IN14
col[1] => Mux126.IN14
col[1] => Mux127.IN14
col[1] => Mux128.IN14
col[1] => Mux129.IN14
col[1] => Mux130.IN14
col[1] => Mux131.IN14
col[1] => Mux153.IN10
col[1] => Mux154.IN10
col[1] => Mux155.IN10
col[1] => Mux156.IN10
col[1] => Mux157.IN10
col[1] => Mux158.IN11
col[1] => Mux159.IN11
col[1] => Mux160.IN11
col[1] => Mux161.IN11
col[1] => Mux162.IN11
col[1] => Mux163.IN11
col[1] => Mux182.IN8
col[1] => Mux183.IN8
col[1] => Mux184.IN13
col[1] => Mux185.IN13
col[1] => Mux186.IN13
col[1] => Mux229.IN11
col[1] => Mux230.IN11
col[1] => Mux231.IN11
col[1] => Mux232.IN11
col[1] => Mux233.IN11
col[1] => Mux234.IN11
col[1] => Mux235.IN14
col[1] => Mux257.IN13
col[1] => Mux258.IN13
col[1] => Mux259.IN13
col[1] => Decoder7.IN1
col[1] => Mux260.IN13
col[1] => Mux261.IN11
col[1] => Mux262.IN11
col[1] => Decoder8.IN1
col[1] => Mux263.IN7
col[1] => Mux264.IN6
col[1] => Mux265.IN13
col[1] => Mux266.IN13
col[1] => Mux290.IN13
col[1] => Mux291.IN13
col[1] => Mux292.IN13
col[1] => Mux293.IN13
col[1] => Mux294.IN13
col[1] => Mux295.IN14
col[1] => Mux296.IN14
col[1] => Mux297.IN14
col[1] => Mux298.IN8
col[1] => Mux299.IN14
col[1] => Mux300.IN14
col[1] => Decoder9.IN1
col[1] => Mux301.IN11
col[1] => Mux302.IN11
col[1] => Mux303.IN11
col[1] => Mux305.IN6
col[1] => Mux307.IN14
col[1] => Mux308.IN14
col[1] => Mux309.IN14
col[1] => Mux310.IN14
col[1] => Mux311.IN14
col[1] => Mux312.IN14
col[1] => Mux313.IN14
col[1] => arA1.DATAB
col[1] => arA1.DATAB
col[1] => arA1.DATAB
col[2] => Decoder0.IN1
col[2] => Decoder1.IN0
col[2] => Mux20.IN7
col[2] => Mux21.IN7
col[2] => Mux22.IN7
col[2] => Mux23.IN4
col[2] => Mux37.IN10
col[2] => Mux38.IN10
col[2] => Mux39.IN10
col[2] => Mux40.IN10
col[2] => Mux41.IN9
col[2] => Mux42.IN13
col[2] => Mux43.IN13
col[2] => Mux44.IN13
col[2] => Mux45.IN13
col[2] => Mux46.IN10
col[2] => Mux47.IN11
col[2] => Mux48.IN11
col[2] => Mux49.IN11
col[2] => Mux50.IN11
col[2] => Mux51.IN11
col[2] => Mux52.IN7
col[2] => Mux53.IN7
col[2] => Mux54.IN12
col[2] => Mux55.IN7
col[2] => Mux56.IN7
col[2] => Mux57.IN9
col[2] => Mux58.IN6
col[2] => Mux59.IN6
col[2] => Mux61.IN6
col[2] => Mux62.IN8
col[2] => Mux64.IN8
col[2] => Mux65.IN8
col[2] => Mux66.IN8
col[2] => Mux67.IN7
col[2] => Mux68.IN7
col[2] => Mux69.IN9
col[2] => Mux70.IN9
col[2] => Mux71.IN9
col[2] => Mux72.IN7
col[2] => Mux73.IN8
col[2] => Mux74.IN8
col[2] => Mux75.IN8
col[2] => Mux76.IN6
col[2] => Mux77.IN6
col[2] => Mux78.IN4
col[2] => Mux79.IN8
col[2] => Mux80.IN8
col[2] => Mux102.IN13
col[2] => Mux103.IN13
col[2] => Mux104.IN13
col[2] => Mux126.IN13
col[2] => Mux127.IN13
col[2] => Mux128.IN13
col[2] => Mux129.IN13
col[2] => Mux130.IN13
col[2] => Mux131.IN13
col[2] => Mux153.IN9
col[2] => Mux154.IN9
col[2] => Mux155.IN9
col[2] => Mux156.IN9
col[2] => Mux157.IN9
col[2] => Mux158.IN10
col[2] => Mux159.IN10
col[2] => Mux160.IN10
col[2] => Mux161.IN10
col[2] => Mux162.IN10
col[2] => Mux163.IN10
col[2] => Mux182.IN7
col[2] => Mux183.IN7
col[2] => Mux184.IN12
col[2] => Mux185.IN12
col[2] => Mux186.IN12
col[2] => Mux229.IN10
col[2] => Mux230.IN10
col[2] => Mux231.IN10
col[2] => Mux232.IN10
col[2] => Mux233.IN10
col[2] => Mux234.IN10
col[2] => Mux235.IN13
col[2] => Mux257.IN12
col[2] => Mux258.IN12
col[2] => Mux259.IN12
col[2] => Mux260.IN12
col[2] => Mux261.IN10
col[2] => Mux262.IN10
col[2] => Decoder8.IN0
col[2] => Mux263.IN6
col[2] => Mux265.IN12
col[2] => Mux266.IN12
col[2] => Mux267.IN7
col[2] => Mux289.IN7
col[2] => Mux290.IN12
col[2] => Mux291.IN12
col[2] => Mux292.IN12
col[2] => Mux293.IN12
col[2] => Mux294.IN12
col[2] => Mux295.IN13
col[2] => Mux296.IN13
col[2] => Mux297.IN13
col[2] => Mux298.IN7
col[2] => Mux299.IN13
col[2] => Mux300.IN13
col[2] => Decoder9.IN0
col[2] => Mux301.IN10
col[2] => Mux302.IN10
col[2] => Mux303.IN10
col[2] => Mux304.IN6
col[2] => Mux306.IN6
col[2] => Mux307.IN13
col[2] => Mux308.IN13
col[2] => Mux309.IN13
col[2] => Mux310.IN13
col[2] => Mux311.IN13
col[2] => Mux312.IN13
col[2] => Mux313.IN13
col[3] => Decoder0.IN0
col[3] => Mux23.IN3
col[3] => Mux37.IN9
col[3] => Mux38.IN9
col[3] => Mux39.IN9
col[3] => Mux40.IN9
col[3] => Mux41.IN8
col[3] => Mux42.IN12
col[3] => Mux43.IN12
col[3] => Mux44.IN12
col[3] => Mux45.IN12
col[3] => Mux46.IN9
col[3] => Mux47.IN10
col[3] => Mux48.IN10
col[3] => Mux49.IN10
col[3] => Mux50.IN10
col[3] => Mux51.IN10
col[3] => Mux54.IN11
col[3] => Mux55.IN6
col[3] => Mux56.IN6
col[3] => Mux57.IN8
col[3] => Mux60.IN3
col[3] => Mux61.IN5
col[3] => Mux62.IN7
col[3] => Mux63.IN3
col[3] => Mux64.IN7
col[3] => Mux65.IN7
col[3] => Mux66.IN7
col[3] => Mux69.IN8
col[3] => Mux70.IN8
col[3] => Mux71.IN8
col[3] => Mux73.IN7
col[3] => Mux74.IN7
col[3] => Mux75.IN7
col[3] => Mux76.IN5
col[3] => Mux77.IN5
col[3] => Mux78.IN3
col[3] => Mux79.IN7
col[3] => Mux80.IN7
col[3] => Mux102.IN12
col[3] => Mux103.IN12
col[3] => Mux104.IN12
col[3] => Mux126.IN12
col[3] => Mux127.IN12
col[3] => Mux128.IN12
col[3] => Mux129.IN12
col[3] => Mux130.IN12
col[3] => Mux131.IN12
col[3] => Mux153.IN8
col[3] => Mux154.IN8
col[3] => Mux155.IN8
col[3] => Mux156.IN8
col[3] => Mux157.IN8
col[3] => Mux158.IN9
col[3] => Mux159.IN9
col[3] => Mux160.IN9
col[3] => Mux161.IN9
col[3] => Mux162.IN9
col[3] => Mux163.IN9
col[3] => Mux184.IN11
col[3] => Mux185.IN11
col[3] => Mux186.IN11
col[3] => Mux229.IN9
col[3] => Mux230.IN9
col[3] => Mux231.IN9
col[3] => Mux232.IN9
col[3] => Mux233.IN9
col[3] => Mux234.IN9
col[3] => Mux235.IN12
col[3] => Mux257.IN11
col[3] => Mux258.IN11
col[3] => Mux259.IN11
col[3] => Decoder7.IN0
col[3] => Mux260.IN11
col[3] => Mux261.IN9
col[3] => Mux262.IN9
col[3] => Mux263.IN5
col[3] => Mux264.IN5
col[3] => Mux265.IN11
col[3] => Mux266.IN11
col[3] => Mux267.IN6
col[3] => Mux289.IN6
col[3] => Mux290.IN11
col[3] => Mux291.IN11
col[3] => Mux292.IN11
col[3] => Mux293.IN11
col[3] => Mux294.IN11
col[3] => Mux295.IN12
col[3] => Mux296.IN12
col[3] => Mux297.IN12
col[3] => Mux298.IN6
col[3] => Mux299.IN12
col[3] => Mux300.IN12
col[3] => Mux301.IN9
col[3] => Mux302.IN9
col[3] => Mux303.IN9
col[3] => Mux304.IN5
col[3] => Mux305.IN5
col[3] => Mux306.IN5
col[3] => Mux307.IN12
col[3] => Mux308.IN12
col[3] => Mux309.IN12
col[3] => Mux310.IN12
col[3] => Mux311.IN12
col[3] => Mux312.IN12
col[3] => Mux313.IN12
opcode[0] => WideOr1.IN0
opcode[0] => Mux24.IN9
opcode[0] => Decoder3.IN1
opcode[0] => Mux25.IN9
opcode[0] => Mux26.IN9
opcode[0] => Mux27.IN9
opcode[0] => Decoder4.IN2
opcode[1] => WideOr1.IN1
opcode[1] => Mux24.IN8
opcode[1] => Mux25.IN8
opcode[1] => Mux26.IN8
opcode[1] => Mux27.IN8
opcode[1] => Decoder4.IN1
opcode[2] => WideOr1.IN2
opcode[2] => Mux24.IN7
opcode[2] => Decoder3.IN0
opcode[2] => Mux25.IN7
opcode[2] => Mux26.IN7
opcode[2] => Mux27.IN7
opcode[2] => Decoder4.IN0
opcode[3] => WideOr1.IN3
opcode[3] => Mux28.IN10
opcode[3] => Mux29.IN9
opcode[3] => Mux31.IN9
opcode[3] => Mux32.IN9
opcode[3] => Decoder5.IN1
opcode[3] => Mux34.IN9
opcode[3] => Mux35.IN9
opcode[3] => Mux36.IN9
opcode[4] => WideOr1.IN4
opcode[4] => Mux28.IN9
opcode[4] => Mux29.IN8
opcode[4] => Mux30.IN5
opcode[4] => Mux31.IN8
opcode[4] => Mux32.IN8
opcode[4] => Decoder5.IN0
opcode[4] => Mux33.IN5
opcode[4] => Mux34.IN8
opcode[4] => Mux35.IN8
opcode[4] => Mux36.IN8
opcode[5] => WideOr1.IN5
opcode[5] => Mux28.IN8
opcode[5] => Mux29.IN7
opcode[5] => Mux30.IN4
opcode[5] => Mux31.IN7
opcode[5] => Mux32.IN7
opcode[5] => Mux33.IN4
opcode[5] => Mux34.IN7
opcode[5] => Mux35.IN7
opcode[5] => Mux36.IN7
opcode[5] => arA1[14][1].DATAA
opcode[5] => arA1[14][0].DATAA
opcode[5] => arA1.DATAA
opcode[6] => Mux164.IN10
opcode[6] => Mux165.IN10
opcode[6] => Mux166.IN10
opcode[6] => Mux167.IN10
opcode[6] => Mux168.IN10
opcode[6] => Mux169.IN10
opcode[6] => Mux170.IN10
opcode[6] => Mux171.IN10
opcode[6] => Mux172.IN10
opcode[6] => Mux173.IN10
opcode[6] => Mux174.IN10
opcode[6] => Mux175.IN2
opcode[6] => Mux176.IN2
opcode[6] => Mux177.IN2
opcode[6] => Mux178.IN2
opcode[6] => Mux179.IN2
opcode[6] => Mux180.IN2
opcode[6] => Mux181.IN2
opcode[6] => Mux187.IN10
opcode[6] => Mux188.IN10
opcode[6] => Mux189.IN10
opcode[6] => Mux190.IN10
opcode[6] => Mux191.IN10
opcode[6] => Mux192.IN10
opcode[6] => Mux193.IN10
opcode[6] => Mux194.IN10
opcode[6] => Mux195.IN10
opcode[6] => Mux196.IN10
opcode[6] => Mux197.IN10
opcode[6] => Mux198.IN7
opcode[6] => Mux199.IN7
opcode[6] => Mux200.IN7
opcode[6] => Mux201.IN7
opcode[6] => Mux202.IN7
opcode[6] => Mux203.IN7
opcode[6] => Mux204.IN7
opcode[6] => Mux205.IN7
opcode[6] => Mux206.IN7
opcode[6] => Mux207.IN7
opcode[6] => Mux208.IN10
opcode[6] => Mux209.IN10
opcode[6] => Mux210.IN10
opcode[6] => Mux211.IN10
opcode[6] => Mux212.IN10
opcode[6] => Mux213.IN10
opcode[6] => Mux214.IN10
opcode[6] => Mux215.IN10
opcode[6] => Mux216.IN10
opcode[6] => Mux217.IN10
opcode[6] => Mux218.IN10
opcode[6] => Mux219.IN7
opcode[6] => Mux220.IN7
opcode[6] => Mux221.IN7
opcode[6] => Mux222.IN7
opcode[6] => Mux223.IN7
opcode[6] => Mux224.IN7
opcode[6] => Mux225.IN7
opcode[6] => Mux226.IN7
opcode[6] => Mux227.IN7
opcode[6] => Mux228.IN7
opcode[6] => Mux236.IN10
opcode[6] => Mux237.IN10
opcode[6] => Mux238.IN10
opcode[6] => Mux239.IN10
opcode[6] => Mux240.IN10
opcode[6] => Mux241.IN10
opcode[6] => Mux242.IN10
opcode[6] => Mux243.IN10
opcode[6] => Mux244.IN10
opcode[6] => Mux245.IN10
opcode[6] => Mux246.IN10
opcode[6] => Mux247.IN7
opcode[6] => Mux248.IN7
opcode[6] => Mux249.IN7
opcode[6] => Mux250.IN7
opcode[6] => Mux251.IN7
opcode[6] => Mux252.IN7
opcode[6] => Mux253.IN7
opcode[6] => Mux254.IN7
opcode[6] => Mux255.IN7
opcode[6] => Mux256.IN7
opcode[6] => Mux268.IN10
opcode[6] => Mux269.IN10
opcode[6] => Mux270.IN10
opcode[6] => Mux271.IN10
opcode[6] => Mux272.IN10
opcode[6] => Mux273.IN10
opcode[6] => Mux274.IN10
opcode[6] => Mux275.IN10
opcode[6] => Mux276.IN10
opcode[6] => Mux277.IN10
opcode[6] => Mux278.IN10
opcode[6] => Mux279.IN7
opcode[6] => Mux280.IN7
opcode[6] => Mux281.IN7
opcode[6] => Mux282.IN7
opcode[6] => Mux283.IN7
opcode[6] => Mux284.IN7
opcode[6] => Mux285.IN7
opcode[6] => Mux286.IN7
opcode[6] => Mux287.IN7
opcode[6] => Mux288.IN7
opcode[6] => Mux314.IN10
opcode[6] => Mux315.IN10
opcode[6] => Mux316.IN10
opcode[6] => Mux317.IN10
opcode[6] => Mux318.IN10
opcode[6] => Mux319.IN10
opcode[6] => Mux320.IN10
opcode[6] => Mux321.IN10
opcode[6] => Mux322.IN10
opcode[6] => Mux323.IN10
opcode[6] => Mux324.IN10
opcode[6] => Mux325.IN7
opcode[6] => Mux326.IN7
opcode[6] => Mux327.IN7
opcode[6] => Mux328.IN7
opcode[6] => Mux329.IN7
opcode[6] => Mux330.IN7
opcode[6] => Mux331.IN7
opcode[6] => Mux332.IN7
opcode[6] => Mux333.IN7
opcode[6] => Mux334.IN7
opcode[6] => WideOr1.IN6
opcode[6] => always1.IN1
opcode[6] => Decoder2.IN1
opcode[6] => Equal1.IN31
opcode[6] => Equal2.IN31
opcode[6] => Equal3.IN1
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN31
opcode[6] => Equal6.IN31
opcode[6] => Equal7.IN31
opcode[6] => Equal8.IN1
opcode[6] => Equal9.IN31
opcode[6] => Equal10.IN31
opcode[6] => Equal11.IN1
opcode[6] => Equal12.IN31
opcode[6] => Equal13.IN2
opcode[6] => Equal14.IN31
opcode[6] => Equal15.IN31
opcode[6] => Equal16.IN0
opcode[6] => Equal17.IN31
opcode[6] => Equal18.IN1
opcode[6] => Equal19.IN2
opcode[6] => Equal20.IN3
opcode[6] => Equal21.IN31
opcode[6] => Equal22.IN1
opcode[6] => Equal23.IN31
opcode[6] => Equal24.IN2
opcode[6] => Equal25.IN31
opcode[6] => Equal26.IN2
opcode[6] => Equal27.IN31
opcode[6] => Equal28.IN3
opcode[6] => Equal30.IN31
opcode[6] => Equal31.IN2
opcode[6] => Equal32.IN31
opcode[6] => Equal33.IN4
opcode[6] => Equal34.IN3
opcode[7] => Mux164.IN9
opcode[7] => Mux165.IN9
opcode[7] => Mux166.IN9
opcode[7] => Mux167.IN9
opcode[7] => Mux168.IN9
opcode[7] => Mux169.IN9
opcode[7] => Mux170.IN9
opcode[7] => Mux171.IN9
opcode[7] => Mux172.IN9
opcode[7] => Mux173.IN9
opcode[7] => Mux174.IN9
opcode[7] => Mux175.IN1
opcode[7] => Mux176.IN1
opcode[7] => Mux177.IN1
opcode[7] => Mux178.IN1
opcode[7] => Mux179.IN1
opcode[7] => Mux180.IN1
opcode[7] => Mux181.IN1
opcode[7] => Mux187.IN9
opcode[7] => Mux188.IN9
opcode[7] => Mux189.IN9
opcode[7] => Mux190.IN9
opcode[7] => Mux191.IN9
opcode[7] => Mux192.IN9
opcode[7] => Mux193.IN9
opcode[7] => Mux194.IN9
opcode[7] => Mux195.IN9
opcode[7] => Mux196.IN9
opcode[7] => Mux197.IN9
opcode[7] => Mux198.IN6
opcode[7] => Mux199.IN6
opcode[7] => Mux200.IN6
opcode[7] => Mux201.IN6
opcode[7] => Mux202.IN6
opcode[7] => Mux203.IN6
opcode[7] => Mux204.IN6
opcode[7] => Mux205.IN6
opcode[7] => Mux206.IN6
opcode[7] => Mux207.IN6
opcode[7] => Mux208.IN9
opcode[7] => Mux209.IN9
opcode[7] => Mux210.IN9
opcode[7] => Mux211.IN9
opcode[7] => Mux212.IN9
opcode[7] => Mux213.IN9
opcode[7] => Mux214.IN9
opcode[7] => Mux215.IN9
opcode[7] => Mux216.IN9
opcode[7] => Mux217.IN9
opcode[7] => Mux218.IN9
opcode[7] => Mux219.IN6
opcode[7] => Mux220.IN6
opcode[7] => Mux221.IN6
opcode[7] => Mux222.IN6
opcode[7] => Mux223.IN6
opcode[7] => Mux224.IN6
opcode[7] => Mux225.IN6
opcode[7] => Mux226.IN6
opcode[7] => Mux227.IN6
opcode[7] => Mux228.IN6
opcode[7] => Mux236.IN9
opcode[7] => Mux237.IN9
opcode[7] => Mux238.IN9
opcode[7] => Mux239.IN9
opcode[7] => Mux240.IN9
opcode[7] => Mux241.IN9
opcode[7] => Mux242.IN9
opcode[7] => Mux243.IN9
opcode[7] => Mux244.IN9
opcode[7] => Mux245.IN9
opcode[7] => Mux246.IN9
opcode[7] => Mux247.IN6
opcode[7] => Mux248.IN6
opcode[7] => Mux249.IN6
opcode[7] => Mux250.IN6
opcode[7] => Mux251.IN6
opcode[7] => Mux252.IN6
opcode[7] => Mux253.IN6
opcode[7] => Mux254.IN6
opcode[7] => Mux255.IN6
opcode[7] => Mux256.IN6
opcode[7] => Mux268.IN9
opcode[7] => Mux269.IN9
opcode[7] => Mux270.IN9
opcode[7] => Mux271.IN9
opcode[7] => Mux272.IN9
opcode[7] => Mux273.IN9
opcode[7] => Mux274.IN9
opcode[7] => Mux275.IN9
opcode[7] => Mux276.IN9
opcode[7] => Mux277.IN9
opcode[7] => Mux278.IN9
opcode[7] => Mux279.IN6
opcode[7] => Mux280.IN6
opcode[7] => Mux281.IN6
opcode[7] => Mux282.IN6
opcode[7] => Mux283.IN6
opcode[7] => Mux284.IN6
opcode[7] => Mux285.IN6
opcode[7] => Mux286.IN6
opcode[7] => Mux287.IN6
opcode[7] => Mux288.IN6
opcode[7] => Mux314.IN9
opcode[7] => Mux315.IN9
opcode[7] => Mux316.IN9
opcode[7] => Mux317.IN9
opcode[7] => Mux318.IN9
opcode[7] => Mux319.IN9
opcode[7] => Mux320.IN9
opcode[7] => Mux321.IN9
opcode[7] => Mux322.IN9
opcode[7] => Mux323.IN9
opcode[7] => Mux324.IN9
opcode[7] => Mux325.IN6
opcode[7] => Mux326.IN6
opcode[7] => Mux327.IN6
opcode[7] => Mux328.IN6
opcode[7] => Mux329.IN6
opcode[7] => Mux330.IN6
opcode[7] => Mux331.IN6
opcode[7] => Mux332.IN6
opcode[7] => Mux333.IN6
opcode[7] => Mux334.IN6
opcode[7] => WideOr1.IN7
opcode[7] => always1.IN0
opcode[7] => Decoder2.IN0
opcode[7] => arA1[14][2].DATAA
opcode[7] => Equal1.IN30
opcode[7] => Equal2.IN30
opcode[7] => Equal3.IN31
opcode[7] => Equal4.IN31
opcode[7] => Equal5.IN1
opcode[7] => Equal6.IN0
opcode[7] => Equal7.IN30
opcode[7] => Equal8.IN31
opcode[7] => Equal9.IN1
opcode[7] => Equal10.IN30
opcode[7] => Equal11.IN31
opcode[7] => Equal12.IN30
opcode[7] => Equal13.IN31
opcode[7] => Equal14.IN2
opcode[7] => Equal15.IN30
opcode[7] => Equal16.IN31
opcode[7] => Equal17.IN0
opcode[7] => Equal18.IN0
opcode[7] => Equal19.IN1
opcode[7] => Equal20.IN2
opcode[7] => Equal21.IN30
opcode[7] => Equal22.IN31
opcode[7] => Equal23.IN1
opcode[7] => Equal24.IN1
opcode[7] => Equal25.IN30
opcode[7] => Equal26.IN31
opcode[7] => Equal27.IN2
opcode[7] => Equal28.IN2
opcode[7] => Equal29.IN2
opcode[7] => Equal30.IN1
opcode[7] => Equal31.IN1
opcode[7] => Equal32.IN3
opcode[7] => Equal33.IN3
opcode[7] => Equal34.IN31
opcode[8] => Mux164.IN8
opcode[8] => Mux165.IN8
opcode[8] => Mux166.IN8
opcode[8] => Mux167.IN8
opcode[8] => Mux168.IN8
opcode[8] => Mux169.IN8
opcode[8] => Mux170.IN8
opcode[8] => Mux171.IN8
opcode[8] => Mux172.IN8
opcode[8] => Mux173.IN8
opcode[8] => Mux174.IN8
opcode[8] => Mux175.IN0
opcode[8] => Mux176.IN0
opcode[8] => Mux177.IN0
opcode[8] => Mux178.IN0
opcode[8] => Mux179.IN0
opcode[8] => Mux180.IN0
opcode[8] => Mux181.IN0
opcode[8] => Mux187.IN8
opcode[8] => Mux188.IN8
opcode[8] => Mux189.IN8
opcode[8] => Mux190.IN8
opcode[8] => Mux191.IN8
opcode[8] => Mux192.IN8
opcode[8] => Mux193.IN8
opcode[8] => Mux194.IN8
opcode[8] => Mux195.IN8
opcode[8] => Mux196.IN8
opcode[8] => Mux197.IN8
opcode[8] => Mux198.IN5
opcode[8] => Mux199.IN5
opcode[8] => Mux200.IN5
opcode[8] => Mux201.IN5
opcode[8] => Mux202.IN5
opcode[8] => Mux203.IN5
opcode[8] => Mux204.IN5
opcode[8] => Mux205.IN5
opcode[8] => Mux206.IN5
opcode[8] => Mux207.IN5
opcode[8] => Mux208.IN8
opcode[8] => Mux209.IN8
opcode[8] => Mux210.IN8
opcode[8] => Mux211.IN8
opcode[8] => Mux212.IN8
opcode[8] => Mux213.IN8
opcode[8] => Mux214.IN8
opcode[8] => Mux215.IN8
opcode[8] => Mux216.IN8
opcode[8] => Mux217.IN8
opcode[8] => Mux218.IN8
opcode[8] => Mux219.IN5
opcode[8] => Mux220.IN5
opcode[8] => Mux221.IN5
opcode[8] => Mux222.IN5
opcode[8] => Mux223.IN5
opcode[8] => Mux224.IN5
opcode[8] => Mux225.IN5
opcode[8] => Mux226.IN5
opcode[8] => Mux227.IN5
opcode[8] => Mux228.IN5
opcode[8] => Mux236.IN8
opcode[8] => Mux237.IN8
opcode[8] => Mux238.IN8
opcode[8] => Mux239.IN8
opcode[8] => Mux240.IN8
opcode[8] => Mux241.IN8
opcode[8] => Mux242.IN8
opcode[8] => Mux243.IN8
opcode[8] => Mux244.IN8
opcode[8] => Mux245.IN8
opcode[8] => Mux246.IN8
opcode[8] => Mux247.IN5
opcode[8] => Mux248.IN5
opcode[8] => Mux249.IN5
opcode[8] => Mux250.IN5
opcode[8] => Mux251.IN5
opcode[8] => Mux252.IN5
opcode[8] => Mux253.IN5
opcode[8] => Mux254.IN5
opcode[8] => Mux255.IN5
opcode[8] => Mux256.IN5
opcode[8] => Mux268.IN8
opcode[8] => Mux269.IN8
opcode[8] => Mux270.IN8
opcode[8] => Mux271.IN8
opcode[8] => Mux272.IN8
opcode[8] => Mux273.IN8
opcode[8] => Mux274.IN8
opcode[8] => Mux275.IN8
opcode[8] => Mux276.IN8
opcode[8] => Mux277.IN8
opcode[8] => Mux278.IN8
opcode[8] => Mux279.IN5
opcode[8] => Mux280.IN5
opcode[8] => Mux281.IN5
opcode[8] => Mux282.IN5
opcode[8] => Mux283.IN5
opcode[8] => Mux284.IN5
opcode[8] => Mux285.IN5
opcode[8] => Mux286.IN5
opcode[8] => Mux287.IN5
opcode[8] => Mux288.IN5
opcode[8] => Mux314.IN8
opcode[8] => Mux315.IN8
opcode[8] => Mux316.IN8
opcode[8] => Mux317.IN8
opcode[8] => Mux318.IN8
opcode[8] => Mux319.IN8
opcode[8] => Mux320.IN8
opcode[8] => Mux321.IN8
opcode[8] => Mux322.IN8
opcode[8] => Mux323.IN8
opcode[8] => Mux324.IN8
opcode[8] => Mux325.IN5
opcode[8] => Mux326.IN5
opcode[8] => Mux327.IN5
opcode[8] => Mux328.IN5
opcode[8] => Mux329.IN5
opcode[8] => Mux330.IN5
opcode[8] => Mux331.IN5
opcode[8] => Mux332.IN5
opcode[8] => Mux333.IN5
opcode[8] => Mux334.IN5
opcode[8] => palIll.IN0
opcode[8] => Equal0.IN0
opcode[8] => Equal1.IN29
opcode[8] => Equal2.IN29
opcode[8] => Equal3.IN30
opcode[8] => Equal4.IN30
opcode[8] => Equal5.IN30
opcode[8] => Equal6.IN30
opcode[8] => Equal7.IN29
opcode[8] => Equal8.IN30
opcode[8] => Equal9.IN30
opcode[8] => Equal10.IN0
opcode[8] => Equal11.IN0
opcode[8] => Equal12.IN29
opcode[8] => Equal13.IN30
opcode[8] => Equal14.IN30
opcode[8] => Equal15.IN29
opcode[8] => Equal16.IN30
opcode[8] => Equal17.IN30
opcode[8] => Equal18.IN31
opcode[8] => Equal19.IN31
opcode[8] => Equal20.IN31
opcode[8] => Equal21.IN29
opcode[8] => Equal22.IN30
opcode[8] => Equal23.IN30
opcode[8] => Equal24.IN31
opcode[8] => Equal25.IN29
opcode[8] => Equal26.IN30
opcode[8] => Equal27.IN30
opcode[8] => Equal28.IN31
opcode[8] => Equal29.IN30
opcode[8] => Equal30.IN0
opcode[8] => Equal31.IN0
opcode[8] => Equal32.IN30
opcode[8] => Equal33.IN31
opcode[8] => Equal34.IN30
opcode[9] => Equal0.IN3
opcode[9] => Equal1.IN0
opcode[9] => Equal3.IN0
opcode[9] => Equal5.IN0
opcode[9] => Equal12.IN28
opcode[9] => Equal13.IN29
opcode[9] => Equal14.IN29
opcode[9] => Equal18.IN30
opcode[9] => Equal19.IN30
opcode[9] => Equal20.IN1
opcode[9] => Equal21.IN28
opcode[9] => Equal22.IN29
opcode[9] => Equal23.IN29
opcode[9] => Equal24.IN30
opcode[9] => Equal25.IN1
opcode[9] => Equal26.IN1
opcode[9] => Equal27.IN1
opcode[9] => Equal28.IN1
opcode[9] => Equal29.IN29
opcode[9] => Equal32.IN2
opcode[9] => Equal33.IN2
opcode[9] => Equal34.IN2
opcode[10] => Equal0.IN2
opcode[10] => Equal1.IN28
opcode[10] => Equal2.IN27
opcode[10] => Equal3.IN29
opcode[10] => Equal4.IN28
opcode[10] => Equal5.IN29
opcode[10] => Equal6.IN28
opcode[10] => Equal7.IN0
opcode[10] => Equal8.IN0
opcode[10] => Equal9.IN0
opcode[10] => Equal12.IN1
opcode[10] => Equal13.IN1
opcode[10] => Equal14.IN1
opcode[10] => Equal18.IN29
opcode[10] => Equal19.IN0
opcode[10] => Equal20.IN0
opcode[10] => Equal21.IN27
opcode[10] => Equal22.IN28
opcode[10] => Equal23.IN28
opcode[10] => Equal24.IN29
opcode[10] => Equal25.IN28
opcode[10] => Equal26.IN29
opcode[10] => Equal27.IN29
opcode[10] => Equal28.IN30
opcode[10] => Equal29.IN1
opcode[10] => Equal32.IN1
opcode[10] => Equal33.IN1
opcode[10] => Equal34.IN1
opcode[11] => Equal0.IN1
opcode[11] => always1.IN1
opcode[11] => Equal2.IN26
opcode[11] => Equal4.IN27
opcode[11] => Equal6.IN27
opcode[11] => Equal7.IN27
opcode[11] => Equal8.IN28
opcode[11] => Equal9.IN28
opcode[11] => Equal12.IN0
opcode[11] => Equal13.IN0
opcode[11] => Equal14.IN0
opcode[11] => Equal15.IN26
opcode[11] => Equal16.IN27
opcode[11] => Equal17.IN27
opcode[11] => Equal18.IN28
opcode[11] => Equal19.IN29
opcode[11] => Equal20.IN30
opcode[11] => Equal21.IN0
opcode[11] => Equal22.IN0
opcode[11] => Equal23.IN0
opcode[11] => Equal24.IN0
opcode[11] => Equal25.IN0
opcode[11] => Equal26.IN0
opcode[11] => Equal27.IN0
opcode[11] => Equal28.IN0
opcode[11] => Equal29.IN0
opcode[11] => Equal32.IN0
opcode[11] => Equal33.IN0
opcode[11] => Equal34.IN0
opcode[12] => Mux0.IN4
opcode[12] => Mux1.IN4
opcode[12] => Mux2.IN4
opcode[12] => Mux3.IN4
opcode[12] => Mux4.IN4
opcode[12] => Mux5.IN5
opcode[12] => Mux6.IN5
opcode[12] => Mux7.IN5
opcode[12] => Mux8.IN5
opcode[12] => Mux9.IN4
opcode[12] => Mux10.IN4
opcode[12] => Mux11.IN4
opcode[12] => Mux12.IN4
opcode[12] => Mux13.IN4
opcode[12] => Mux14.IN4
opcode[12] => Mux15.IN4
opcode[12] => Mux16.IN4
opcode[12] => Mux17.IN4
opcode[12] => Mux18.IN4
opcode[12] => Mux19.IN4
opcode[13] => Mux0.IN3
opcode[13] => Mux1.IN3
opcode[13] => Mux2.IN3
opcode[13] => Mux3.IN3
opcode[13] => Mux4.IN3
opcode[13] => Mux5.IN4
opcode[13] => Mux6.IN4
opcode[13] => Mux7.IN4
opcode[13] => Mux8.IN4
opcode[13] => Mux9.IN3
opcode[13] => Mux10.IN3
opcode[13] => Mux11.IN3
opcode[13] => Mux12.IN3
opcode[13] => Mux13.IN3
opcode[13] => Mux14.IN3
opcode[13] => Mux15.IN3
opcode[13] => Mux16.IN3
opcode[13] => Mux17.IN3
opcode[13] => Mux18.IN3
opcode[13] => Mux19.IN3
opcode[14] => Mux0.IN2
opcode[14] => Mux1.IN2
opcode[14] => Mux2.IN2
opcode[14] => Mux3.IN2
opcode[14] => Mux4.IN2
opcode[14] => Mux5.IN3
opcode[14] => Mux6.IN3
opcode[14] => Mux7.IN3
opcode[14] => Mux8.IN3
opcode[14] => Mux9.IN2
opcode[14] => Mux10.IN2
opcode[14] => Mux11.IN2
opcode[14] => Mux12.IN2
opcode[14] => Mux13.IN2
opcode[14] => Mux14.IN2
opcode[14] => Mux15.IN2
opcode[14] => Mux16.IN2
opcode[14] => Mux17.IN2
opcode[14] => Mux18.IN2
opcode[14] => Mux19.IN2
opcode[15] => Mux0.IN1
opcode[15] => Mux1.IN1
opcode[15] => Mux2.IN1
opcode[15] => Mux3.IN1
opcode[15] => Mux4.IN1
opcode[15] => Mux5.IN2
opcode[15] => Mux6.IN2
opcode[15] => Mux7.IN2
opcode[15] => Mux8.IN2
opcode[15] => Mux9.IN1
opcode[15] => Mux10.IN1
opcode[15] => Mux11.IN1
opcode[15] => Mux12.IN1
opcode[15] => Mux13.IN1
opcode[15] => Mux14.IN1
opcode[15] => Mux15.IN1
opcode[15] => Mux16.IN1
opcode[15] => Mux17.IN1
opcode[15] => Mux18.IN1
opcode[15] => Mux19.IN1
lineBmap[0] => palIll.IN1
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[0] => plaA3.OUTPUTSELECT
lineBmap[1] => palIll.IN1
lineBmap[2] => palIll.IN1
lineBmap[3] => palIll.IN1
lineBmap[4] => palIll.IN1
lineBmap[5] => palIll.IN1
lineBmap[6] => ~NO_FANOUT~
lineBmap[7] => palIll.IN1
lineBmap[8] => palIll.IN1
lineBmap[9] => palIll.IN1
lineBmap[10] => WideOr0.IN13
lineBmap[11] => palIll.IN1
lineBmap[12] => palIll.IN1
lineBmap[13] => palIll.IN1
lineBmap[14] => palIll.IN1
lineBmap[15] => WideOr0.IN14
palIll <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
plaA1[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
plaA1[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
plaA1[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
plaA1[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
plaA1[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
plaA1[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
plaA1[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
plaA1[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
plaA1[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
plaA1[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
plaA2[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
plaA2[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
plaA2[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
plaA2[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
plaA2[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
plaA2[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
plaA2[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
plaA2[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
plaA2[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
plaA2[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
plaA3[0] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[1] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[2] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[3] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[4] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[5] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[6] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[7] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[8] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE
plaA3[9] <= plaA3.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|sequencer:sequencer
Clks.enPhi2 => ~NO_FANOUT~
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => a0Rst.OUTPUTSELECT
Clks.clk => a0Rst.CLK
Clks.clk => rPriv.CLK
Clks.clk => rLineF.CLK
Clks.clk => rLineA.CLK
Clks.clk => rIllegal.CLK
Clks.clk => rInterrupt.CLK
Clks.clk => rTrace.CLK
Clks.clk => rAutovec.CLK
Clks.clk => rSpurious.CLK
Clks.clk => rExcAdrErr.CLK
Clks.clk => rExcBusErr.CLK
Clks.clk => rExcRst.CLK
enT3 => always4.IN1
enT3 => always4.IN1
enT3 => a0Rst.OUTPUTSELECT
microLatch[0] => grp1LatchEn.IN1
microLatch[1] => uNma[9].OUTPUTSELECT
microLatch[1] => uNma[8].OUTPUTSELECT
microLatch[1] => uNma[7].OUTPUTSELECT
microLatch[1] => uNma[6].OUTPUTSELECT
microLatch[1] => uNma[5].OUTPUTSELECT
microLatch[1] => uNma[4].OUTPUTSELECT
microLatch[1] => uNma[3].OUTPUTSELECT
microLatch[1] => uNma[2].OUTPUTSELECT
microLatch[1] => uNma[1].OUTPUTSELECT
microLatch[1] => uNma[0].OUTPUTSELECT
microLatch[1] => grp1LatchEn.IN0
microLatch[1] => grp0LatchEn.IN0
microLatch[2] => Mux0.IN2
microLatch[2] => Mux1.IN2
microLatch[2] => Mux2.IN3
microLatch[2] => Mux3.IN2
microLatch[2] => Mux4.IN2
microLatch[2] => Mux5.IN2
microLatch[2] => Mux6.IN2
microLatch[2] => Mux7.IN2
microLatch[2] => Mux8.IN2
microLatch[2] => Mux9.IN2
microLatch[2] => Mux11.IN29
microLatch[2] => Mux12.IN29
microLatch[3] => Mux0.IN1
microLatch[3] => Mux1.IN1
microLatch[3] => Mux2.IN2
microLatch[3] => Mux3.IN1
microLatch[3] => Mux4.IN1
microLatch[3] => Mux5.IN1
microLatch[3] => Mux6.IN1
microLatch[3] => Mux7.IN1
microLatch[3] => Mux8.IN1
microLatch[3] => Mux9.IN1
microLatch[3] => Mux11.IN28
microLatch[3] => Mux12.IN28
microLatch[4] => Mux11.IN36
microLatch[4] => Mux12.IN36
microLatch[4] => grp0LatchEn.IN1
microLatch[4] => grp1LatchEn.IN1
microLatch[5] => Mux11.IN35
microLatch[5] => Mux12.IN35
microLatch[5] => Mux3.IN5
microLatch[6] => Mux10.IN2
microLatch[6] => Mux10.IN3
microLatch[6] => Mux2.IN1
microLatch[6] => Mux11.IN27
microLatch[6] => Mux12.IN27
microLatch[7] => Mux7.IN5
microLatch[7] => uNma[2].DATAB
microLatch[8] => Mux6.IN5
microLatch[8] => uNma[3].DATAB
microLatch[9] => Mux5.IN5
microLatch[9] => uNma[4].DATAB
microLatch[10] => Mux4.IN5
microLatch[10] => uNma[5].DATAB
microLatch[11] => Mux9.IN5
microLatch[11] => uNma[0].DATAB
microLatch[12] => Mux8.IN5
microLatch[12] => uNma[1].DATAB
microLatch[13] => Mux1.IN5
microLatch[13] => uNma[8].DATAB
microLatch[14] => Mux0.IN5
microLatch[14] => uNma[9].DATAB
microLatch[15] => ~NO_FANOUT~
microLatch[16] => ~NO_FANOUT~
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
A0Err => nma.OUTPUTSELECT
BerrA => rExcBusErr.DATAIN
busAddrErr => rExcAdrErr.DATAIN
Spuria => rSpurious.DATAIN
Avia => rAutovec.DATAIN
Tpend => rTrace.DATAIN
intPend => rInterrupt.DATAIN
isIllegal => rIllegal.IN0
isPriv => rPriv.IN0
excRst => rExcRst.DATAIN
isLineA => rIllegal.IN1
isLineA => rLineA.DATAIN
isLineF => rIllegal.IN1
isLineF => rLineF.DATAIN
psw[0] => ccTest.IN0
psw[0] => Mux13.IN15
psw[0] => Mux13.IN5
psw[0] => ccTest.IN0
psw[0] => Mux12.IN25
psw[0] => Mux12.IN26
psw[1] => ccTest.IN0
psw[1] => ccTest.IN0
psw[1] => Mux13.IN14
psw[1] => Equal0.IN1
psw[1] => Mux11.IN24
psw[1] => ccTest.IN0
psw[1] => ccTest.IN0
psw[1] => Mux13.IN2
psw[1] => Mux12.IN22
psw[2] => Mux11.IN31
psw[2] => Mux12.IN31
psw[2] => ccTest.IN1
psw[2] => ccTest.IN1
psw[2] => Mux13.IN13
psw[2] => Decoder0.IN1
psw[2] => ccTest.IN1
psw[2] => ccTest.IN1
psw[2] => Mux13.IN8
psw[2] => ccTest.IN1
psw[2] => c0c1.IN0
psw[3] => Mux11.IN30
psw[3] => Mux12.IN30
psw[3] => ccTest.IN1
psw[3] => ccTest.IN1
psw[3] => Mux13.IN12
psw[3] => Decoder0.IN0
psw[3] => Equal0.IN0
psw[3] => ccTest.IN1
psw[3] => ccTest.IN1
psw[3] => Mux13.IN10
psw[3] => c0c1.IN1
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => ~NO_FANOUT~
psw[8] => ~NO_FANOUT~
psw[9] => ~NO_FANOUT~
psw[10] => ~NO_FANOUT~
psw[11] => ~NO_FANOUT~
psw[12] => ~NO_FANOUT~
psw[13] => rPriv.IN1
psw[14] => ~NO_FANOUT~
psw[15] => ~NO_FANOUT~
prenEmpty => Mux10.IN5
prenEmpty => Mux11.IN25
prenEmpty => Mux11.IN26
au05z => Decoder2.IN0
au05z => Mux11.IN16
au05z => Mux11.IN17
au05z => Mux12.IN16
dcr4 => Mux11.IN22
dcr4 => Mux12.IN20
ze => Mux11.IN32
ze => Mux12.IN32
i11 => Mux11.IN33
i11 => Mux12.IN33
alue01[0] => Decoder2.IN3
alue01[0] => Decoder1.IN1
alue01[1] => Decoder2.IN2
Ird[0] => ~NO_FANOUT~
Ird[1] => ~NO_FANOUT~
Ird[2] => ~NO_FANOUT~
Ird[3] => ~NO_FANOUT~
Ird[4] => ~NO_FANOUT~
Ird[5] => ~NO_FANOUT~
Ird[6] => Mux10.IN4
Ird[7] => ~NO_FANOUT~
Ird[8] => Decoder1.IN0
Ird[8] => Mux13.IN19
Ird[8] => Decoder2.IN1
Ird[9] => Mux13.IN18
Ird[10] => Mux13.IN17
Ird[11] => Mux13.IN16
Ird[12] => ~NO_FANOUT~
Ird[13] => ~NO_FANOUT~
Ird[14] => ~NO_FANOUT~
Ird[15] => ~NO_FANOUT~
a1[0] => uNma.DATAA
a1[1] => uNma.DATAA
a1[2] => uNma.DATAA
a1[3] => uNma.DATAA
a1[4] => uNma.DATAA
a1[5] => uNma.DATAA
a1[6] => uNma.DATAA
a1[7] => uNma.DATAA
a1[8] => uNma.DATAA
a1[9] => uNma.DATAA
a2[0] => Mux9.IN3
a2[1] => Mux8.IN3
a2[2] => Mux7.IN3
a2[3] => Mux6.IN3
a2[4] => Mux5.IN3
a2[5] => Mux4.IN3
a2[6] => Mux3.IN3
a2[7] => Mux2.IN4
a2[8] => Mux1.IN3
a2[9] => Mux0.IN3
a3[0] => Mux9.IN4
a3[1] => Mux8.IN4
a3[2] => Mux7.IN4
a3[3] => Mux6.IN4
a3[4] => Mux5.IN4
a3[5] => Mux4.IN4
a3[6] => Mux3.IN4
a3[7] => Mux2.IN5
a3[8] => Mux1.IN4
a3[9] => Mux0.IN4
tvn[0] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[1] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[2] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
tvn[3] <= tvn.DB_MAX_OUTPUT_PORT_TYPE
nma[0] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[1] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[2] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[3] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[4] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[5] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[6] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[7] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[8] <= nma.DB_MAX_OUTPUT_PORT_TYPE
nma[9] <= nma.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit
Clks.enPhi2 => dataIo:dataIo.Clks.enPhi2
Clks.enPhi1 => dataIo:dataIo.Clks.enPhi1
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => auReg.OUTPUTSELECT
Clks.pwrUp => dcr4.OUTPUTSELECT
Clks.pwrUp => dataIo:dataIo.Clks.pwrUp
Clks.pwrUp => fx68kAlu:alu.pwrUp
Clks.pwrUp => dcrOutput[15].ENA
Clks.pwrUp => dcrOutput[14].ENA
Clks.pwrUp => dcrOutput[13].ENA
Clks.pwrUp => dcrOutput[12].ENA
Clks.pwrUp => dcrOutput[11].ENA
Clks.pwrUp => dcrOutput[10].ENA
Clks.pwrUp => dcrOutput[9].ENA
Clks.pwrUp => dcrOutput[8].ENA
Clks.pwrUp => dcrOutput[7].ENA
Clks.pwrUp => dcrOutput[6].ENA
Clks.pwrUp => dcrOutput[5].ENA
Clks.pwrUp => dcrOutput[4].ENA
Clks.pwrUp => dcrOutput[3].ENA
Clks.pwrUp => dcrOutput[2].ENA
Clks.pwrUp => dcrOutput[1].ENA
Clks.pwrUp => dcrOutput[0].ENA
Clks.extReset => dbl2Pcl.OUTPUTSELECT
Clks.extReset => dbh2Pch.OUTPUTSELECT
Clks.extReset => abh2Pch.OUTPUTSELECT
Clks.extReset => abl2Pcl.OUTPUTSELECT
Clks.extReset => Pcl2Dbl.OUTPUTSELECT
Clks.extReset => Pch2Dbh.OUTPUTSELECT
Clks.extReset => Pcl2Abl.OUTPUTSELECT
Clks.extReset => Pch2Abh.OUTPUTSELECT
Clks.extReset => dataIo:dataIo.Clks.extReset
Clks.clk => dataIo:dataIo.Clks.clk
Clks.clk => fx68kAlu:alu.clk
Clks.clk => alub[0].CLK
Clks.clk => alub[1].CLK
Clks.clk => alub[2].CLK
Clks.clk => alub[3].CLK
Clks.clk => alub[4].CLK
Clks.clk => alub[5].CLK
Clks.clk => alub[6].CLK
Clks.clk => alub[7].CLK
Clks.clk => alub[8].CLK
Clks.clk => alub[9].CLK
Clks.clk => alub[10].CLK
Clks.clk => alub[11].CLK
Clks.clk => alub[12].CLK
Clks.clk => alub[13].CLK
Clks.clk => alub[14].CLK
Clks.clk => alub[15].CLK
Clks.clk => dcrOutput[0].CLK
Clks.clk => dcrOutput[1].CLK
Clks.clk => dcrOutput[2].CLK
Clks.clk => dcrOutput[3].CLK
Clks.clk => dcrOutput[4].CLK
Clks.clk => dcrOutput[5].CLK
Clks.clk => dcrOutput[6].CLK
Clks.clk => dcrOutput[7].CLK
Clks.clk => dcrOutput[8].CLK
Clks.clk => dcrOutput[9].CLK
Clks.clk => dcrOutput[10].CLK
Clks.clk => dcrOutput[11].CLK
Clks.clk => dcrOutput[12].CLK
Clks.clk => dcrOutput[13].CLK
Clks.clk => dcrOutput[14].CLK
Clks.clk => dcrOutput[15].CLK
Clks.clk => dcr4~reg0.CLK
Clks.clk => movemRx[0].CLK
Clks.clk => movemRx[1].CLK
Clks.clk => movemRx[2].CLK
Clks.clk => movemRx[3].CLK
Clks.clk => prenLatch[0].CLK
Clks.clk => prenLatch[1].CLK
Clks.clk => prenLatch[2].CLK
Clks.clk => prenLatch[3].CLK
Clks.clk => prenLatch[4].CLK
Clks.clk => prenLatch[5].CLK
Clks.clk => prenLatch[6].CLK
Clks.clk => prenLatch[7].CLK
Clks.clk => prenLatch[8].CLK
Clks.clk => prenLatch[9].CLK
Clks.clk => prenLatch[10].CLK
Clks.clk => prenLatch[11].CLK
Clks.clk => prenLatch[12].CLK
Clks.clk => prenLatch[13].CLK
Clks.clk => prenLatch[14].CLK
Clks.clk => prenLatch[15].CLK
Clks.clk => Ath[0].CLK
Clks.clk => Ath[1].CLK
Clks.clk => Ath[2].CLK
Clks.clk => Ath[3].CLK
Clks.clk => Ath[4].CLK
Clks.clk => Ath[5].CLK
Clks.clk => Ath[6].CLK
Clks.clk => Ath[7].CLK
Clks.clk => Ath[8].CLK
Clks.clk => Ath[9].CLK
Clks.clk => Ath[10].CLK
Clks.clk => Ath[11].CLK
Clks.clk => Ath[12].CLK
Clks.clk => Ath[13].CLK
Clks.clk => Ath[14].CLK
Clks.clk => Ath[15].CLK
Clks.clk => Atl[0].CLK
Clks.clk => Atl[1].CLK
Clks.clk => Atl[2].CLK
Clks.clk => Atl[3].CLK
Clks.clk => Atl[4].CLK
Clks.clk => Atl[5].CLK
Clks.clk => Atl[6].CLK
Clks.clk => Atl[7].CLK
Clks.clk => Atl[8].CLK
Clks.clk => Atl[9].CLK
Clks.clk => Atl[10].CLK
Clks.clk => Atl[11].CLK
Clks.clk => Atl[12].CLK
Clks.clk => Atl[13].CLK
Clks.clk => Atl[14].CLK
Clks.clk => Atl[15].CLK
Clks.clk => PcH[0].CLK
Clks.clk => PcH[1].CLK
Clks.clk => PcH[2].CLK
Clks.clk => PcH[3].CLK
Clks.clk => PcH[4].CLK
Clks.clk => PcH[5].CLK
Clks.clk => PcH[6].CLK
Clks.clk => PcH[7].CLK
Clks.clk => PcH[8].CLK
Clks.clk => PcH[9].CLK
Clks.clk => PcH[10].CLK
Clks.clk => PcH[11].CLK
Clks.clk => PcH[12].CLK
Clks.clk => PcH[13].CLK
Clks.clk => PcH[14].CLK
Clks.clk => PcH[15].CLK
Clks.clk => PcL[0].CLK
Clks.clk => PcL[1].CLK
Clks.clk => PcL[2].CLK
Clks.clk => PcL[3].CLK
Clks.clk => PcL[4].CLK
Clks.clk => PcL[5].CLK
Clks.clk => PcL[6].CLK
Clks.clk => PcL[7].CLK
Clks.clk => PcL[8].CLK
Clks.clk => PcL[9].CLK
Clks.clk => PcL[10].CLK
Clks.clk => PcL[11].CLK
Clks.clk => PcL[12].CLK
Clks.clk => PcL[13].CLK
Clks.clk => PcL[14].CLK
Clks.clk => PcL[15].CLK
Clks.clk => Pch2Abh.CLK
Clks.clk => Pcl2Abl.CLK
Clks.clk => Pch2Dbh.CLK
Clks.clk => Pcl2Dbl.CLK
Clks.clk => abl2Pcl.CLK
Clks.clk => abh2Pch.CLK
Clks.clk => dbh2Pch.CLK
Clks.clk => dbl2Pcl.CLK
Clks.clk => regs68H[17][0].CLK
Clks.clk => regs68H[17][1].CLK
Clks.clk => regs68H[17][2].CLK
Clks.clk => regs68H[17][3].CLK
Clks.clk => regs68H[17][4].CLK
Clks.clk => regs68H[17][5].CLK
Clks.clk => regs68H[17][6].CLK
Clks.clk => regs68H[17][7].CLK
Clks.clk => regs68H[17][8].CLK
Clks.clk => regs68H[17][9].CLK
Clks.clk => regs68H[17][10].CLK
Clks.clk => regs68H[17][11].CLK
Clks.clk => regs68H[17][12].CLK
Clks.clk => regs68H[17][13].CLK
Clks.clk => regs68H[17][14].CLK
Clks.clk => regs68H[17][15].CLK
Clks.clk => regs68H[16][0].CLK
Clks.clk => regs68H[16][1].CLK
Clks.clk => regs68H[16][2].CLK
Clks.clk => regs68H[16][3].CLK
Clks.clk => regs68H[16][4].CLK
Clks.clk => regs68H[16][5].CLK
Clks.clk => regs68H[16][6].CLK
Clks.clk => regs68H[16][7].CLK
Clks.clk => regs68H[16][8].CLK
Clks.clk => regs68H[16][9].CLK
Clks.clk => regs68H[16][10].CLK
Clks.clk => regs68H[16][11].CLK
Clks.clk => regs68H[16][12].CLK
Clks.clk => regs68H[16][13].CLK
Clks.clk => regs68H[16][14].CLK
Clks.clk => regs68H[16][15].CLK
Clks.clk => regs68H[15][0].CLK
Clks.clk => regs68H[15][1].CLK
Clks.clk => regs68H[15][2].CLK
Clks.clk => regs68H[15][3].CLK
Clks.clk => regs68H[15][4].CLK
Clks.clk => regs68H[15][5].CLK
Clks.clk => regs68H[15][6].CLK
Clks.clk => regs68H[15][7].CLK
Clks.clk => regs68H[15][8].CLK
Clks.clk => regs68H[15][9].CLK
Clks.clk => regs68H[15][10].CLK
Clks.clk => regs68H[15][11].CLK
Clks.clk => regs68H[15][12].CLK
Clks.clk => regs68H[15][13].CLK
Clks.clk => regs68H[15][14].CLK
Clks.clk => regs68H[15][15].CLK
Clks.clk => regs68H[14][0].CLK
Clks.clk => regs68H[14][1].CLK
Clks.clk => regs68H[14][2].CLK
Clks.clk => regs68H[14][3].CLK
Clks.clk => regs68H[14][4].CLK
Clks.clk => regs68H[14][5].CLK
Clks.clk => regs68H[14][6].CLK
Clks.clk => regs68H[14][7].CLK
Clks.clk => regs68H[14][8].CLK
Clks.clk => regs68H[14][9].CLK
Clks.clk => regs68H[14][10].CLK
Clks.clk => regs68H[14][11].CLK
Clks.clk => regs68H[14][12].CLK
Clks.clk => regs68H[14][13].CLK
Clks.clk => regs68H[14][14].CLK
Clks.clk => regs68H[14][15].CLK
Clks.clk => regs68H[13][0].CLK
Clks.clk => regs68H[13][1].CLK
Clks.clk => regs68H[13][2].CLK
Clks.clk => regs68H[13][3].CLK
Clks.clk => regs68H[13][4].CLK
Clks.clk => regs68H[13][5].CLK
Clks.clk => regs68H[13][6].CLK
Clks.clk => regs68H[13][7].CLK
Clks.clk => regs68H[13][8].CLK
Clks.clk => regs68H[13][9].CLK
Clks.clk => regs68H[13][10].CLK
Clks.clk => regs68H[13][11].CLK
Clks.clk => regs68H[13][12].CLK
Clks.clk => regs68H[13][13].CLK
Clks.clk => regs68H[13][14].CLK
Clks.clk => regs68H[13][15].CLK
Clks.clk => regs68H[12][0].CLK
Clks.clk => regs68H[12][1].CLK
Clks.clk => regs68H[12][2].CLK
Clks.clk => regs68H[12][3].CLK
Clks.clk => regs68H[12][4].CLK
Clks.clk => regs68H[12][5].CLK
Clks.clk => regs68H[12][6].CLK
Clks.clk => regs68H[12][7].CLK
Clks.clk => regs68H[12][8].CLK
Clks.clk => regs68H[12][9].CLK
Clks.clk => regs68H[12][10].CLK
Clks.clk => regs68H[12][11].CLK
Clks.clk => regs68H[12][12].CLK
Clks.clk => regs68H[12][13].CLK
Clks.clk => regs68H[12][14].CLK
Clks.clk => regs68H[12][15].CLK
Clks.clk => regs68H[11][0].CLK
Clks.clk => regs68H[11][1].CLK
Clks.clk => regs68H[11][2].CLK
Clks.clk => regs68H[11][3].CLK
Clks.clk => regs68H[11][4].CLK
Clks.clk => regs68H[11][5].CLK
Clks.clk => regs68H[11][6].CLK
Clks.clk => regs68H[11][7].CLK
Clks.clk => regs68H[11][8].CLK
Clks.clk => regs68H[11][9].CLK
Clks.clk => regs68H[11][10].CLK
Clks.clk => regs68H[11][11].CLK
Clks.clk => regs68H[11][12].CLK
Clks.clk => regs68H[11][13].CLK
Clks.clk => regs68H[11][14].CLK
Clks.clk => regs68H[11][15].CLK
Clks.clk => regs68H[10][0].CLK
Clks.clk => regs68H[10][1].CLK
Clks.clk => regs68H[10][2].CLK
Clks.clk => regs68H[10][3].CLK
Clks.clk => regs68H[10][4].CLK
Clks.clk => regs68H[10][5].CLK
Clks.clk => regs68H[10][6].CLK
Clks.clk => regs68H[10][7].CLK
Clks.clk => regs68H[10][8].CLK
Clks.clk => regs68H[10][9].CLK
Clks.clk => regs68H[10][10].CLK
Clks.clk => regs68H[10][11].CLK
Clks.clk => regs68H[10][12].CLK
Clks.clk => regs68H[10][13].CLK
Clks.clk => regs68H[10][14].CLK
Clks.clk => regs68H[10][15].CLK
Clks.clk => regs68H[9][0].CLK
Clks.clk => regs68H[9][1].CLK
Clks.clk => regs68H[9][2].CLK
Clks.clk => regs68H[9][3].CLK
Clks.clk => regs68H[9][4].CLK
Clks.clk => regs68H[9][5].CLK
Clks.clk => regs68H[9][6].CLK
Clks.clk => regs68H[9][7].CLK
Clks.clk => regs68H[9][8].CLK
Clks.clk => regs68H[9][9].CLK
Clks.clk => regs68H[9][10].CLK
Clks.clk => regs68H[9][11].CLK
Clks.clk => regs68H[9][12].CLK
Clks.clk => regs68H[9][13].CLK
Clks.clk => regs68H[9][14].CLK
Clks.clk => regs68H[9][15].CLK
Clks.clk => regs68H[8][0].CLK
Clks.clk => regs68H[8][1].CLK
Clks.clk => regs68H[8][2].CLK
Clks.clk => regs68H[8][3].CLK
Clks.clk => regs68H[8][4].CLK
Clks.clk => regs68H[8][5].CLK
Clks.clk => regs68H[8][6].CLK
Clks.clk => regs68H[8][7].CLK
Clks.clk => regs68H[8][8].CLK
Clks.clk => regs68H[8][9].CLK
Clks.clk => regs68H[8][10].CLK
Clks.clk => regs68H[8][11].CLK
Clks.clk => regs68H[8][12].CLK
Clks.clk => regs68H[8][13].CLK
Clks.clk => regs68H[8][14].CLK
Clks.clk => regs68H[8][15].CLK
Clks.clk => regs68H[7][0].CLK
Clks.clk => regs68H[7][1].CLK
Clks.clk => regs68H[7][2].CLK
Clks.clk => regs68H[7][3].CLK
Clks.clk => regs68H[7][4].CLK
Clks.clk => regs68H[7][5].CLK
Clks.clk => regs68H[7][6].CLK
Clks.clk => regs68H[7][7].CLK
Clks.clk => regs68H[7][8].CLK
Clks.clk => regs68H[7][9].CLK
Clks.clk => regs68H[7][10].CLK
Clks.clk => regs68H[7][11].CLK
Clks.clk => regs68H[7][12].CLK
Clks.clk => regs68H[7][13].CLK
Clks.clk => regs68H[7][14].CLK
Clks.clk => regs68H[7][15].CLK
Clks.clk => regs68H[6][0].CLK
Clks.clk => regs68H[6][1].CLK
Clks.clk => regs68H[6][2].CLK
Clks.clk => regs68H[6][3].CLK
Clks.clk => regs68H[6][4].CLK
Clks.clk => regs68H[6][5].CLK
Clks.clk => regs68H[6][6].CLK
Clks.clk => regs68H[6][7].CLK
Clks.clk => regs68H[6][8].CLK
Clks.clk => regs68H[6][9].CLK
Clks.clk => regs68H[6][10].CLK
Clks.clk => regs68H[6][11].CLK
Clks.clk => regs68H[6][12].CLK
Clks.clk => regs68H[6][13].CLK
Clks.clk => regs68H[6][14].CLK
Clks.clk => regs68H[6][15].CLK
Clks.clk => regs68H[5][0].CLK
Clks.clk => regs68H[5][1].CLK
Clks.clk => regs68H[5][2].CLK
Clks.clk => regs68H[5][3].CLK
Clks.clk => regs68H[5][4].CLK
Clks.clk => regs68H[5][5].CLK
Clks.clk => regs68H[5][6].CLK
Clks.clk => regs68H[5][7].CLK
Clks.clk => regs68H[5][8].CLK
Clks.clk => regs68H[5][9].CLK
Clks.clk => regs68H[5][10].CLK
Clks.clk => regs68H[5][11].CLK
Clks.clk => regs68H[5][12].CLK
Clks.clk => regs68H[5][13].CLK
Clks.clk => regs68H[5][14].CLK
Clks.clk => regs68H[5][15].CLK
Clks.clk => regs68H[4][0].CLK
Clks.clk => regs68H[4][1].CLK
Clks.clk => regs68H[4][2].CLK
Clks.clk => regs68H[4][3].CLK
Clks.clk => regs68H[4][4].CLK
Clks.clk => regs68H[4][5].CLK
Clks.clk => regs68H[4][6].CLK
Clks.clk => regs68H[4][7].CLK
Clks.clk => regs68H[4][8].CLK
Clks.clk => regs68H[4][9].CLK
Clks.clk => regs68H[4][10].CLK
Clks.clk => regs68H[4][11].CLK
Clks.clk => regs68H[4][12].CLK
Clks.clk => regs68H[4][13].CLK
Clks.clk => regs68H[4][14].CLK
Clks.clk => regs68H[4][15].CLK
Clks.clk => regs68H[3][0].CLK
Clks.clk => regs68H[3][1].CLK
Clks.clk => regs68H[3][2].CLK
Clks.clk => regs68H[3][3].CLK
Clks.clk => regs68H[3][4].CLK
Clks.clk => regs68H[3][5].CLK
Clks.clk => regs68H[3][6].CLK
Clks.clk => regs68H[3][7].CLK
Clks.clk => regs68H[3][8].CLK
Clks.clk => regs68H[3][9].CLK
Clks.clk => regs68H[3][10].CLK
Clks.clk => regs68H[3][11].CLK
Clks.clk => regs68H[3][12].CLK
Clks.clk => regs68H[3][13].CLK
Clks.clk => regs68H[3][14].CLK
Clks.clk => regs68H[3][15].CLK
Clks.clk => regs68H[2][0].CLK
Clks.clk => regs68H[2][1].CLK
Clks.clk => regs68H[2][2].CLK
Clks.clk => regs68H[2][3].CLK
Clks.clk => regs68H[2][4].CLK
Clks.clk => regs68H[2][5].CLK
Clks.clk => regs68H[2][6].CLK
Clks.clk => regs68H[2][7].CLK
Clks.clk => regs68H[2][8].CLK
Clks.clk => regs68H[2][9].CLK
Clks.clk => regs68H[2][10].CLK
Clks.clk => regs68H[2][11].CLK
Clks.clk => regs68H[2][12].CLK
Clks.clk => regs68H[2][13].CLK
Clks.clk => regs68H[2][14].CLK
Clks.clk => regs68H[2][15].CLK
Clks.clk => regs68H[1][0].CLK
Clks.clk => regs68H[1][1].CLK
Clks.clk => regs68H[1][2].CLK
Clks.clk => regs68H[1][3].CLK
Clks.clk => regs68H[1][4].CLK
Clks.clk => regs68H[1][5].CLK
Clks.clk => regs68H[1][6].CLK
Clks.clk => regs68H[1][7].CLK
Clks.clk => regs68H[1][8].CLK
Clks.clk => regs68H[1][9].CLK
Clks.clk => regs68H[1][10].CLK
Clks.clk => regs68H[1][11].CLK
Clks.clk => regs68H[1][12].CLK
Clks.clk => regs68H[1][13].CLK
Clks.clk => regs68H[1][14].CLK
Clks.clk => regs68H[1][15].CLK
Clks.clk => regs68H[0][0].CLK
Clks.clk => regs68H[0][1].CLK
Clks.clk => regs68H[0][2].CLK
Clks.clk => regs68H[0][3].CLK
Clks.clk => regs68H[0][4].CLK
Clks.clk => regs68H[0][5].CLK
Clks.clk => regs68H[0][6].CLK
Clks.clk => regs68H[0][7].CLK
Clks.clk => regs68H[0][8].CLK
Clks.clk => regs68H[0][9].CLK
Clks.clk => regs68H[0][10].CLK
Clks.clk => regs68H[0][11].CLK
Clks.clk => regs68H[0][12].CLK
Clks.clk => regs68H[0][13].CLK
Clks.clk => regs68H[0][14].CLK
Clks.clk => regs68H[0][15].CLK
Clks.clk => regs68L[17][0].CLK
Clks.clk => regs68L[17][1].CLK
Clks.clk => regs68L[17][2].CLK
Clks.clk => regs68L[17][3].CLK
Clks.clk => regs68L[17][4].CLK
Clks.clk => regs68L[17][5].CLK
Clks.clk => regs68L[17][6].CLK
Clks.clk => regs68L[17][7].CLK
Clks.clk => regs68L[17][8].CLK
Clks.clk => regs68L[17][9].CLK
Clks.clk => regs68L[17][10].CLK
Clks.clk => regs68L[17][11].CLK
Clks.clk => regs68L[17][12].CLK
Clks.clk => regs68L[17][13].CLK
Clks.clk => regs68L[17][14].CLK
Clks.clk => regs68L[17][15].CLK
Clks.clk => regs68L[16][0].CLK
Clks.clk => regs68L[16][1].CLK
Clks.clk => regs68L[16][2].CLK
Clks.clk => regs68L[16][3].CLK
Clks.clk => regs68L[16][4].CLK
Clks.clk => regs68L[16][5].CLK
Clks.clk => regs68L[16][6].CLK
Clks.clk => regs68L[16][7].CLK
Clks.clk => regs68L[16][8].CLK
Clks.clk => regs68L[16][9].CLK
Clks.clk => regs68L[16][10].CLK
Clks.clk => regs68L[16][11].CLK
Clks.clk => regs68L[16][12].CLK
Clks.clk => regs68L[16][13].CLK
Clks.clk => regs68L[16][14].CLK
Clks.clk => regs68L[16][15].CLK
Clks.clk => regs68L[15][0].CLK
Clks.clk => regs68L[15][1].CLK
Clks.clk => regs68L[15][2].CLK
Clks.clk => regs68L[15][3].CLK
Clks.clk => regs68L[15][4].CLK
Clks.clk => regs68L[15][5].CLK
Clks.clk => regs68L[15][6].CLK
Clks.clk => regs68L[15][7].CLK
Clks.clk => regs68L[15][8].CLK
Clks.clk => regs68L[15][9].CLK
Clks.clk => regs68L[15][10].CLK
Clks.clk => regs68L[15][11].CLK
Clks.clk => regs68L[15][12].CLK
Clks.clk => regs68L[15][13].CLK
Clks.clk => regs68L[15][14].CLK
Clks.clk => regs68L[15][15].CLK
Clks.clk => regs68L[14][0].CLK
Clks.clk => regs68L[14][1].CLK
Clks.clk => regs68L[14][2].CLK
Clks.clk => regs68L[14][3].CLK
Clks.clk => regs68L[14][4].CLK
Clks.clk => regs68L[14][5].CLK
Clks.clk => regs68L[14][6].CLK
Clks.clk => regs68L[14][7].CLK
Clks.clk => regs68L[14][8].CLK
Clks.clk => regs68L[14][9].CLK
Clks.clk => regs68L[14][10].CLK
Clks.clk => regs68L[14][11].CLK
Clks.clk => regs68L[14][12].CLK
Clks.clk => regs68L[14][13].CLK
Clks.clk => regs68L[14][14].CLK
Clks.clk => regs68L[14][15].CLK
Clks.clk => regs68L[13][0].CLK
Clks.clk => regs68L[13][1].CLK
Clks.clk => regs68L[13][2].CLK
Clks.clk => regs68L[13][3].CLK
Clks.clk => regs68L[13][4].CLK
Clks.clk => regs68L[13][5].CLK
Clks.clk => regs68L[13][6].CLK
Clks.clk => regs68L[13][7].CLK
Clks.clk => regs68L[13][8].CLK
Clks.clk => regs68L[13][9].CLK
Clks.clk => regs68L[13][10].CLK
Clks.clk => regs68L[13][11].CLK
Clks.clk => regs68L[13][12].CLK
Clks.clk => regs68L[13][13].CLK
Clks.clk => regs68L[13][14].CLK
Clks.clk => regs68L[13][15].CLK
Clks.clk => regs68L[12][0].CLK
Clks.clk => regs68L[12][1].CLK
Clks.clk => regs68L[12][2].CLK
Clks.clk => regs68L[12][3].CLK
Clks.clk => regs68L[12][4].CLK
Clks.clk => regs68L[12][5].CLK
Clks.clk => regs68L[12][6].CLK
Clks.clk => regs68L[12][7].CLK
Clks.clk => regs68L[12][8].CLK
Clks.clk => regs68L[12][9].CLK
Clks.clk => regs68L[12][10].CLK
Clks.clk => regs68L[12][11].CLK
Clks.clk => regs68L[12][12].CLK
Clks.clk => regs68L[12][13].CLK
Clks.clk => regs68L[12][14].CLK
Clks.clk => regs68L[12][15].CLK
Clks.clk => regs68L[11][0].CLK
Clks.clk => regs68L[11][1].CLK
Clks.clk => regs68L[11][2].CLK
Clks.clk => regs68L[11][3].CLK
Clks.clk => regs68L[11][4].CLK
Clks.clk => regs68L[11][5].CLK
Clks.clk => regs68L[11][6].CLK
Clks.clk => regs68L[11][7].CLK
Clks.clk => regs68L[11][8].CLK
Clks.clk => regs68L[11][9].CLK
Clks.clk => regs68L[11][10].CLK
Clks.clk => regs68L[11][11].CLK
Clks.clk => regs68L[11][12].CLK
Clks.clk => regs68L[11][13].CLK
Clks.clk => regs68L[11][14].CLK
Clks.clk => regs68L[11][15].CLK
Clks.clk => regs68L[10][0].CLK
Clks.clk => regs68L[10][1].CLK
Clks.clk => regs68L[10][2].CLK
Clks.clk => regs68L[10][3].CLK
Clks.clk => regs68L[10][4].CLK
Clks.clk => regs68L[10][5].CLK
Clks.clk => regs68L[10][6].CLK
Clks.clk => regs68L[10][7].CLK
Clks.clk => regs68L[10][8].CLK
Clks.clk => regs68L[10][9].CLK
Clks.clk => regs68L[10][10].CLK
Clks.clk => regs68L[10][11].CLK
Clks.clk => regs68L[10][12].CLK
Clks.clk => regs68L[10][13].CLK
Clks.clk => regs68L[10][14].CLK
Clks.clk => regs68L[10][15].CLK
Clks.clk => regs68L[9][0].CLK
Clks.clk => regs68L[9][1].CLK
Clks.clk => regs68L[9][2].CLK
Clks.clk => regs68L[9][3].CLK
Clks.clk => regs68L[9][4].CLK
Clks.clk => regs68L[9][5].CLK
Clks.clk => regs68L[9][6].CLK
Clks.clk => regs68L[9][7].CLK
Clks.clk => regs68L[9][8].CLK
Clks.clk => regs68L[9][9].CLK
Clks.clk => regs68L[9][10].CLK
Clks.clk => regs68L[9][11].CLK
Clks.clk => regs68L[9][12].CLK
Clks.clk => regs68L[9][13].CLK
Clks.clk => regs68L[9][14].CLK
Clks.clk => regs68L[9][15].CLK
Clks.clk => regs68L[8][0].CLK
Clks.clk => regs68L[8][1].CLK
Clks.clk => regs68L[8][2].CLK
Clks.clk => regs68L[8][3].CLK
Clks.clk => regs68L[8][4].CLK
Clks.clk => regs68L[8][5].CLK
Clks.clk => regs68L[8][6].CLK
Clks.clk => regs68L[8][7].CLK
Clks.clk => regs68L[8][8].CLK
Clks.clk => regs68L[8][9].CLK
Clks.clk => regs68L[8][10].CLK
Clks.clk => regs68L[8][11].CLK
Clks.clk => regs68L[8][12].CLK
Clks.clk => regs68L[8][13].CLK
Clks.clk => regs68L[8][14].CLK
Clks.clk => regs68L[8][15].CLK
Clks.clk => regs68L[7][0].CLK
Clks.clk => regs68L[7][1].CLK
Clks.clk => regs68L[7][2].CLK
Clks.clk => regs68L[7][3].CLK
Clks.clk => regs68L[7][4].CLK
Clks.clk => regs68L[7][5].CLK
Clks.clk => regs68L[7][6].CLK
Clks.clk => regs68L[7][7].CLK
Clks.clk => regs68L[7][8].CLK
Clks.clk => regs68L[7][9].CLK
Clks.clk => regs68L[7][10].CLK
Clks.clk => regs68L[7][11].CLK
Clks.clk => regs68L[7][12].CLK
Clks.clk => regs68L[7][13].CLK
Clks.clk => regs68L[7][14].CLK
Clks.clk => regs68L[7][15].CLK
Clks.clk => regs68L[6][0].CLK
Clks.clk => regs68L[6][1].CLK
Clks.clk => regs68L[6][2].CLK
Clks.clk => regs68L[6][3].CLK
Clks.clk => regs68L[6][4].CLK
Clks.clk => regs68L[6][5].CLK
Clks.clk => regs68L[6][6].CLK
Clks.clk => regs68L[6][7].CLK
Clks.clk => regs68L[6][8].CLK
Clks.clk => regs68L[6][9].CLK
Clks.clk => regs68L[6][10].CLK
Clks.clk => regs68L[6][11].CLK
Clks.clk => regs68L[6][12].CLK
Clks.clk => regs68L[6][13].CLK
Clks.clk => regs68L[6][14].CLK
Clks.clk => regs68L[6][15].CLK
Clks.clk => regs68L[5][0].CLK
Clks.clk => regs68L[5][1].CLK
Clks.clk => regs68L[5][2].CLK
Clks.clk => regs68L[5][3].CLK
Clks.clk => regs68L[5][4].CLK
Clks.clk => regs68L[5][5].CLK
Clks.clk => regs68L[5][6].CLK
Clks.clk => regs68L[5][7].CLK
Clks.clk => regs68L[5][8].CLK
Clks.clk => regs68L[5][9].CLK
Clks.clk => regs68L[5][10].CLK
Clks.clk => regs68L[5][11].CLK
Clks.clk => regs68L[5][12].CLK
Clks.clk => regs68L[5][13].CLK
Clks.clk => regs68L[5][14].CLK
Clks.clk => regs68L[5][15].CLK
Clks.clk => regs68L[4][0].CLK
Clks.clk => regs68L[4][1].CLK
Clks.clk => regs68L[4][2].CLK
Clks.clk => regs68L[4][3].CLK
Clks.clk => regs68L[4][4].CLK
Clks.clk => regs68L[4][5].CLK
Clks.clk => regs68L[4][6].CLK
Clks.clk => regs68L[4][7].CLK
Clks.clk => regs68L[4][8].CLK
Clks.clk => regs68L[4][9].CLK
Clks.clk => regs68L[4][10].CLK
Clks.clk => regs68L[4][11].CLK
Clks.clk => regs68L[4][12].CLK
Clks.clk => regs68L[4][13].CLK
Clks.clk => regs68L[4][14].CLK
Clks.clk => regs68L[4][15].CLK
Clks.clk => regs68L[3][0].CLK
Clks.clk => regs68L[3][1].CLK
Clks.clk => regs68L[3][2].CLK
Clks.clk => regs68L[3][3].CLK
Clks.clk => regs68L[3][4].CLK
Clks.clk => regs68L[3][5].CLK
Clks.clk => regs68L[3][6].CLK
Clks.clk => regs68L[3][7].CLK
Clks.clk => regs68L[3][8].CLK
Clks.clk => regs68L[3][9].CLK
Clks.clk => regs68L[3][10].CLK
Clks.clk => regs68L[3][11].CLK
Clks.clk => regs68L[3][12].CLK
Clks.clk => regs68L[3][13].CLK
Clks.clk => regs68L[3][14].CLK
Clks.clk => regs68L[3][15].CLK
Clks.clk => regs68L[2][0].CLK
Clks.clk => regs68L[2][1].CLK
Clks.clk => regs68L[2][2].CLK
Clks.clk => regs68L[2][3].CLK
Clks.clk => regs68L[2][4].CLK
Clks.clk => regs68L[2][5].CLK
Clks.clk => regs68L[2][6].CLK
Clks.clk => regs68L[2][7].CLK
Clks.clk => regs68L[2][8].CLK
Clks.clk => regs68L[2][9].CLK
Clks.clk => regs68L[2][10].CLK
Clks.clk => regs68L[2][11].CLK
Clks.clk => regs68L[2][12].CLK
Clks.clk => regs68L[2][13].CLK
Clks.clk => regs68L[2][14].CLK
Clks.clk => regs68L[2][15].CLK
Clks.clk => regs68L[1][0].CLK
Clks.clk => regs68L[1][1].CLK
Clks.clk => regs68L[1][2].CLK
Clks.clk => regs68L[1][3].CLK
Clks.clk => regs68L[1][4].CLK
Clks.clk => regs68L[1][5].CLK
Clks.clk => regs68L[1][6].CLK
Clks.clk => regs68L[1][7].CLK
Clks.clk => regs68L[1][8].CLK
Clks.clk => regs68L[1][9].CLK
Clks.clk => regs68L[1][10].CLK
Clks.clk => regs68L[1][11].CLK
Clks.clk => regs68L[1][12].CLK
Clks.clk => regs68L[1][13].CLK
Clks.clk => regs68L[1][14].CLK
Clks.clk => regs68L[1][15].CLK
Clks.clk => regs68L[0][0].CLK
Clks.clk => regs68L[0][1].CLK
Clks.clk => regs68L[0][2].CLK
Clks.clk => regs68L[0][3].CLK
Clks.clk => regs68L[0][4].CLK
Clks.clk => regs68L[0][5].CLK
Clks.clk => regs68L[0][6].CLK
Clks.clk => regs68L[0][7].CLK
Clks.clk => regs68L[0][8].CLK
Clks.clk => regs68L[0][9].CLK
Clks.clk => regs68L[0][10].CLK
Clks.clk => regs68L[0][11].CLK
Clks.clk => regs68L[0][12].CLK
Clks.clk => regs68L[0][13].CLK
Clks.clk => regs68L[0][14].CLK
Clks.clk => regs68L[0][15].CLK
Clks.clk => auReg[0].CLK
Clks.clk => auReg[1].CLK
Clks.clk => auReg[2].CLK
Clks.clk => auReg[3].CLK
Clks.clk => auReg[4].CLK
Clks.clk => auReg[5].CLK
Clks.clk => auReg[6].CLK
Clks.clk => auReg[7].CLK
Clks.clk => auReg[8].CLK
Clks.clk => auReg[9].CLK
Clks.clk => auReg[10].CLK
Clks.clk => auReg[11].CLK
Clks.clk => auReg[12].CLK
Clks.clk => auReg[13].CLK
Clks.clk => auReg[14].CLK
Clks.clk => auReg[15].CLK
Clks.clk => auReg[16].CLK
Clks.clk => auReg[17].CLK
Clks.clk => auReg[18].CLK
Clks.clk => auReg[19].CLK
Clks.clk => auReg[20].CLK
Clks.clk => auReg[21].CLK
Clks.clk => auReg[22].CLK
Clks.clk => auReg[23].CLK
Clks.clk => auReg[24].CLK
Clks.clk => auReg[25].CLK
Clks.clk => auReg[26].CLK
Clks.clk => auReg[27].CLK
Clks.clk => auReg[28].CLK
Clks.clk => auReg[29].CLK
Clks.clk => auReg[30].CLK
Clks.clk => auReg[31].CLK
Clks.clk => aob[0].CLK
Clks.clk => aob[1].CLK
Clks.clk => aob[2].CLK
Clks.clk => aob[3].CLK
Clks.clk => aob[4].CLK
Clks.clk => aob[5].CLK
Clks.clk => aob[6].CLK
Clks.clk => aob[7].CLK
Clks.clk => aob[8].CLK
Clks.clk => aob[9].CLK
Clks.clk => aob[10].CLK
Clks.clk => aob[11].CLK
Clks.clk => aob[12].CLK
Clks.clk => aob[13].CLK
Clks.clk => aob[14].CLK
Clks.clk => aob[15].CLK
Clks.clk => aob[16].CLK
Clks.clk => aob[17].CLK
Clks.clk => aob[18].CLK
Clks.clk => aob[19].CLK
Clks.clk => aob[20].CLK
Clks.clk => aob[21].CLK
Clks.clk => aob[22].CLK
Clks.clk => aob[23].CLK
Clks.clk => aob[24].CLK
Clks.clk => aob[25].CLK
Clks.clk => aob[26].CLK
Clks.clk => aob[27].CLK
Clks.clk => aob[28].CLK
Clks.clk => aob[29].CLK
Clks.clk => aob[30].CLK
Clks.clk => aob[31].CLK
Clks.clk => Dbd[0].CLK
Clks.clk => Dbd[1].CLK
Clks.clk => Dbd[2].CLK
Clks.clk => Dbd[3].CLK
Clks.clk => Dbd[4].CLK
Clks.clk => Dbd[5].CLK
Clks.clk => Dbd[6].CLK
Clks.clk => Dbd[7].CLK
Clks.clk => Dbd[8].CLK
Clks.clk => Dbd[9].CLK
Clks.clk => Dbd[10].CLK
Clks.clk => Dbd[11].CLK
Clks.clk => Dbd[12].CLK
Clks.clk => Dbd[13].CLK
Clks.clk => Dbd[14].CLK
Clks.clk => Dbd[15].CLK
Clks.clk => Dbl[0].CLK
Clks.clk => Dbl[1].CLK
Clks.clk => Dbl[2].CLK
Clks.clk => Dbl[3].CLK
Clks.clk => Dbl[4].CLK
Clks.clk => Dbl[5].CLK
Clks.clk => Dbl[6].CLK
Clks.clk => Dbl[7].CLK
Clks.clk => Dbl[8].CLK
Clks.clk => Dbl[9].CLK
Clks.clk => Dbl[10].CLK
Clks.clk => Dbl[11].CLK
Clks.clk => Dbl[12].CLK
Clks.clk => Dbl[13].CLK
Clks.clk => Dbl[14].CLK
Clks.clk => Dbl[15].CLK
Clks.clk => Dbh[0].CLK
Clks.clk => Dbh[1].CLK
Clks.clk => Dbh[2].CLK
Clks.clk => Dbh[3].CLK
Clks.clk => Dbh[4].CLK
Clks.clk => Dbh[5].CLK
Clks.clk => Dbh[6].CLK
Clks.clk => Dbh[7].CLK
Clks.clk => Dbh[8].CLK
Clks.clk => Dbh[9].CLK
Clks.clk => Dbh[10].CLK
Clks.clk => Dbh[11].CLK
Clks.clk => Dbh[12].CLK
Clks.clk => Dbh[13].CLK
Clks.clk => Dbh[14].CLK
Clks.clk => Dbh[15].CLK
Clks.clk => Abd[0].CLK
Clks.clk => Abd[1].CLK
Clks.clk => Abd[2].CLK
Clks.clk => Abd[3].CLK
Clks.clk => Abd[4].CLK
Clks.clk => Abd[5].CLK
Clks.clk => Abd[6].CLK
Clks.clk => Abd[7].CLK
Clks.clk => Abd[8].CLK
Clks.clk => Abd[9].CLK
Clks.clk => Abd[10].CLK
Clks.clk => Abd[11].CLK
Clks.clk => Abd[12].CLK
Clks.clk => Abd[13].CLK
Clks.clk => Abd[14].CLK
Clks.clk => Abd[15].CLK
Clks.clk => Abl[0].CLK
Clks.clk => Abl[1].CLK
Clks.clk => Abl[2].CLK
Clks.clk => Abl[3].CLK
Clks.clk => Abl[4].CLK
Clks.clk => Abl[5].CLK
Clks.clk => Abl[6].CLK
Clks.clk => Abl[7].CLK
Clks.clk => Abl[8].CLK
Clks.clk => Abl[9].CLK
Clks.clk => Abl[10].CLK
Clks.clk => Abl[11].CLK
Clks.clk => Abl[12].CLK
Clks.clk => Abl[13].CLK
Clks.clk => Abl[14].CLK
Clks.clk => Abl[15].CLK
Clks.clk => Abh[0].CLK
Clks.clk => Abh[1].CLK
Clks.clk => Abh[2].CLK
Clks.clk => Abh[3].CLK
Clks.clk => Abh[4].CLK
Clks.clk => Abh[5].CLK
Clks.clk => Abh[6].CLK
Clks.clk => Abh[7].CLK
Clks.clk => Abh[8].CLK
Clks.clk => Abh[9].CLK
Clks.clk => Abh[10].CLK
Clks.clk => Abh[11].CLK
Clks.clk => Abh[12].CLK
Clks.clk => Abh[13].CLK
Clks.clk => Abh[14].CLK
Clks.clk => Abh[15].CLK
Clks.clk => preDbd[0].CLK
Clks.clk => preDbd[1].CLK
Clks.clk => preDbd[2].CLK
Clks.clk => preDbd[3].CLK
Clks.clk => preDbd[4].CLK
Clks.clk => preDbd[5].CLK
Clks.clk => preDbd[6].CLK
Clks.clk => preDbd[7].CLK
Clks.clk => preDbd[8].CLK
Clks.clk => preDbd[9].CLK
Clks.clk => preDbd[10].CLK
Clks.clk => preDbd[11].CLK
Clks.clk => preDbd[12].CLK
Clks.clk => preDbd[13].CLK
Clks.clk => preDbd[14].CLK
Clks.clk => preDbd[15].CLK
Clks.clk => preDbl[0].CLK
Clks.clk => preDbl[1].CLK
Clks.clk => preDbl[2].CLK
Clks.clk => preDbl[3].CLK
Clks.clk => preDbl[4].CLK
Clks.clk => preDbl[5].CLK
Clks.clk => preDbl[6].CLK
Clks.clk => preDbl[7].CLK
Clks.clk => preDbl[8].CLK
Clks.clk => preDbl[9].CLK
Clks.clk => preDbl[10].CLK
Clks.clk => preDbl[11].CLK
Clks.clk => preDbl[12].CLK
Clks.clk => preDbl[13].CLK
Clks.clk => preDbl[14].CLK
Clks.clk => preDbl[15].CLK
Clks.clk => preDbh[0].CLK
Clks.clk => preDbh[1].CLK
Clks.clk => preDbh[2].CLK
Clks.clk => preDbh[3].CLK
Clks.clk => preDbh[4].CLK
Clks.clk => preDbh[5].CLK
Clks.clk => preDbh[6].CLK
Clks.clk => preDbh[7].CLK
Clks.clk => preDbh[8].CLK
Clks.clk => preDbh[9].CLK
Clks.clk => preDbh[10].CLK
Clks.clk => preDbh[11].CLK
Clks.clk => preDbh[12].CLK
Clks.clk => preDbh[13].CLK
Clks.clk => preDbh[14].CLK
Clks.clk => preDbh[15].CLK
Clks.clk => preAbd[0].CLK
Clks.clk => preAbd[1].CLK
Clks.clk => preAbd[2].CLK
Clks.clk => preAbd[3].CLK
Clks.clk => preAbd[4].CLK
Clks.clk => preAbd[5].CLK
Clks.clk => preAbd[6].CLK
Clks.clk => preAbd[7].CLK
Clks.clk => preAbd[8].CLK
Clks.clk => preAbd[9].CLK
Clks.clk => preAbd[10].CLK
Clks.clk => preAbd[11].CLK
Clks.clk => preAbd[12].CLK
Clks.clk => preAbd[13].CLK
Clks.clk => preAbd[14].CLK
Clks.clk => preAbd[15].CLK
Clks.clk => preAbl[0].CLK
Clks.clk => preAbl[1].CLK
Clks.clk => preAbl[2].CLK
Clks.clk => preAbl[3].CLK
Clks.clk => preAbl[4].CLK
Clks.clk => preAbl[5].CLK
Clks.clk => preAbl[6].CLK
Clks.clk => preAbl[7].CLK
Clks.clk => preAbl[8].CLK
Clks.clk => preAbl[9].CLK
Clks.clk => preAbl[10].CLK
Clks.clk => preAbl[11].CLK
Clks.clk => preAbl[12].CLK
Clks.clk => preAbl[13].CLK
Clks.clk => preAbl[14].CLK
Clks.clk => preAbl[15].CLK
Clks.clk => preAbh[0].CLK
Clks.clk => preAbh[1].CLK
Clks.clk => preAbh[2].CLK
Clks.clk => preAbh[3].CLK
Clks.clk => preAbh[4].CLK
Clks.clk => preAbh[5].CLK
Clks.clk => preAbh[6].CLK
Clks.clk => preAbh[7].CLK
Clks.clk => preAbh[8].CLK
Clks.clk => preAbh[9].CLK
Clks.clk => preAbh[10].CLK
Clks.clk => preAbh[11].CLK
Clks.clk => preAbh[12].CLK
Clks.clk => preAbh[13].CLK
Clks.clk => preAbh[14].CLK
Clks.clk => preAbh[15].CLK
Clks.clk => abdIsByte.CLK
Clks.clk => ryIsAreg.CLK
Clks.clk => rxIsAreg.CLK
Clks.clk => actualRy[0].CLK
Clks.clk => actualRy[1].CLK
Clks.clk => actualRy[2].CLK
Clks.clk => actualRy[3].CLK
Clks.clk => actualRy[4].CLK
Clks.clk => actualRx[0].CLK
Clks.clk => actualRx[1].CLK
Clks.clk => actualRx[2].CLK
Clks.clk => actualRx[3].CLK
Clks.clk => actualRx[4].CLK
Clks.clk => byteNotSpAlign.CLK
enT1 => always4.IN1
enT1 => always8.IN0
enT1 => always9.IN0
enT1 => dataIo:dataIo.enT1
enT1 => fx68kAlu:alu.enT1
enT1 => preDbd[0].ENA
enT1 => preDbd[1].ENA
enT1 => preDbd[2].ENA
enT1 => preDbd[3].ENA
enT1 => preDbd[4].ENA
enT1 => preDbd[5].ENA
enT1 => preDbd[6].ENA
enT1 => preDbd[7].ENA
enT1 => preDbd[8].ENA
enT1 => preDbd[9].ENA
enT1 => preDbd[10].ENA
enT1 => preDbd[11].ENA
enT1 => preDbd[12].ENA
enT1 => preDbd[13].ENA
enT1 => preDbd[14].ENA
enT1 => preDbd[15].ENA
enT1 => preDbl[0].ENA
enT1 => preDbl[1].ENA
enT1 => preDbl[2].ENA
enT1 => preDbl[3].ENA
enT1 => preDbl[4].ENA
enT1 => preDbl[5].ENA
enT1 => preDbl[6].ENA
enT1 => preDbl[7].ENA
enT1 => preDbl[8].ENA
enT1 => preDbl[9].ENA
enT1 => preDbl[10].ENA
enT1 => preDbl[11].ENA
enT1 => preDbl[12].ENA
enT1 => preDbl[13].ENA
enT1 => preDbl[14].ENA
enT1 => preDbl[15].ENA
enT1 => preDbh[0].ENA
enT1 => preDbh[1].ENA
enT1 => preDbh[2].ENA
enT1 => preDbh[3].ENA
enT1 => preDbh[4].ENA
enT1 => preDbh[5].ENA
enT1 => preDbh[6].ENA
enT1 => preDbh[7].ENA
enT1 => preDbh[8].ENA
enT1 => preDbh[9].ENA
enT1 => preDbh[10].ENA
enT1 => preDbh[11].ENA
enT1 => preDbh[12].ENA
enT1 => preDbh[13].ENA
enT1 => preDbh[14].ENA
enT1 => preDbh[15].ENA
enT1 => preAbd[0].ENA
enT1 => preAbd[1].ENA
enT1 => preAbd[2].ENA
enT1 => preAbd[3].ENA
enT1 => preAbd[4].ENA
enT1 => preAbd[5].ENA
enT1 => preAbd[6].ENA
enT1 => preAbd[7].ENA
enT1 => preAbd[8].ENA
enT1 => preAbd[9].ENA
enT1 => preAbd[10].ENA
enT1 => preAbd[11].ENA
enT1 => preAbd[12].ENA
enT1 => preAbd[13].ENA
enT1 => preAbd[14].ENA
enT1 => preAbd[15].ENA
enT1 => preAbl[0].ENA
enT1 => preAbl[1].ENA
enT1 => preAbl[2].ENA
enT1 => preAbl[3].ENA
enT1 => preAbl[4].ENA
enT1 => preAbl[5].ENA
enT1 => preAbl[6].ENA
enT1 => preAbl[7].ENA
enT1 => preAbl[8].ENA
enT1 => preAbl[9].ENA
enT1 => preAbl[10].ENA
enT1 => preAbl[11].ENA
enT1 => preAbl[12].ENA
enT1 => preAbl[13].ENA
enT1 => preAbl[14].ENA
enT1 => preAbl[15].ENA
enT1 => preAbh[0].ENA
enT1 => preAbh[1].ENA
enT1 => preAbh[2].ENA
enT1 => preAbh[3].ENA
enT1 => preAbh[4].ENA
enT1 => preAbh[5].ENA
enT1 => preAbh[6].ENA
enT1 => preAbh[7].ENA
enT1 => preAbh[8].ENA
enT1 => preAbh[9].ENA
enT1 => preAbh[10].ENA
enT1 => preAbh[11].ENA
enT1 => preAbh[12].ENA
enT1 => preAbh[13].ENA
enT1 => preAbh[14].ENA
enT1 => preAbh[15].ENA
enT2 => Abd.OUTPUTSELECT
enT2 => Abd.OUTPUTSELECT
enT2 => Abd.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => aob.OUTPUTSELECT
enT2 => dataIo:dataIo.enT2
enT2 => Dbd[0].ENA
enT2 => Dbd[1].ENA
enT2 => Dbd[2].ENA
enT2 => Dbd[3].ENA
enT2 => Dbd[4].ENA
enT2 => Dbd[5].ENA
enT2 => Dbd[6].ENA
enT2 => Dbd[7].ENA
enT2 => Dbd[8].ENA
enT2 => Dbd[9].ENA
enT2 => Dbd[10].ENA
enT2 => Dbd[11].ENA
enT2 => Dbd[12].ENA
enT2 => Dbd[13].ENA
enT2 => Dbd[14].ENA
enT2 => Dbd[15].ENA
enT2 => Dbl[0].ENA
enT2 => Dbl[1].ENA
enT2 => Dbl[2].ENA
enT2 => Dbl[3].ENA
enT2 => Dbl[4].ENA
enT2 => Dbl[5].ENA
enT2 => Dbl[6].ENA
enT2 => Dbl[7].ENA
enT2 => Dbl[8].ENA
enT2 => Dbl[9].ENA
enT2 => Dbl[10].ENA
enT2 => Dbl[11].ENA
enT2 => Dbl[12].ENA
enT2 => Dbl[13].ENA
enT2 => Dbl[14].ENA
enT2 => Dbl[15].ENA
enT2 => Dbh[0].ENA
enT2 => Dbh[1].ENA
enT2 => Dbh[2].ENA
enT2 => Dbh[3].ENA
enT2 => Dbh[4].ENA
enT2 => Dbh[5].ENA
enT2 => Dbh[6].ENA
enT2 => Dbh[7].ENA
enT2 => Dbh[8].ENA
enT2 => Dbh[9].ENA
enT2 => Dbh[10].ENA
enT2 => Dbh[11].ENA
enT2 => Dbh[12].ENA
enT2 => Dbh[13].ENA
enT2 => Dbh[14].ENA
enT2 => Dbh[15].ENA
enT2 => Abd[3].ENA
enT2 => Abd[4].ENA
enT2 => Abd[5].ENA
enT2 => Abd[6].ENA
enT2 => Abd[7].ENA
enT2 => Abd[8].ENA
enT2 => Abd[9].ENA
enT2 => Abd[10].ENA
enT2 => Abd[11].ENA
enT2 => Abd[12].ENA
enT2 => Abd[13].ENA
enT2 => Abd[14].ENA
enT2 => Abd[15].ENA
enT2 => Abl[0].ENA
enT2 => Abl[1].ENA
enT2 => Abl[2].ENA
enT2 => Abl[3].ENA
enT2 => Abl[4].ENA
enT2 => Abl[5].ENA
enT2 => Abl[6].ENA
enT2 => Abl[7].ENA
enT2 => Abl[8].ENA
enT2 => Abl[9].ENA
enT2 => Abl[10].ENA
enT2 => Abl[11].ENA
enT2 => Abl[12].ENA
enT2 => Abl[13].ENA
enT2 => Abl[14].ENA
enT2 => Abl[15].ENA
enT2 => Abh[0].ENA
enT2 => Abh[1].ENA
enT2 => Abh[2].ENA
enT2 => Abh[3].ENA
enT2 => Abh[4].ENA
enT2 => Abh[5].ENA
enT2 => Abh[6].ENA
enT2 => Abh[7].ENA
enT2 => Abh[8].ENA
enT2 => Abh[9].ENA
enT2 => Abh[10].ENA
enT2 => Abh[11].ENA
enT2 => Abh[12].ENA
enT2 => Abh[13].ENA
enT2 => Abh[14].ENA
enT2 => Abh[15].ENA
enT3 => always6.IN0
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcL.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => PcH.OUTPUTSELECT
enT3 => always9.IN0
enT3 => always10.IN0
enT3 => alueClkEn.IN0
enT3 => dataIo:dataIo.enT3
enT3 => fx68kAlu:alu.enT3
enT3 => regs68H[12][14].ENA
enT3 => regs68H[12][13].ENA
enT3 => regs68H[12][12].ENA
enT3 => regs68H[12][11].ENA
enT3 => regs68H[12][10].ENA
enT3 => regs68H[12][9].ENA
enT3 => regs68H[12][8].ENA
enT3 => regs68H[12][7].ENA
enT3 => regs68H[12][6].ENA
enT3 => regs68H[12][5].ENA
enT3 => regs68H[12][4].ENA
enT3 => regs68H[12][3].ENA
enT3 => regs68H[12][2].ENA
enT3 => regs68H[12][1].ENA
enT3 => regs68H[12][0].ENA
enT3 => regs68H[13][15].ENA
enT3 => regs68H[13][14].ENA
enT3 => regs68H[13][13].ENA
enT3 => regs68H[13][12].ENA
enT3 => regs68H[13][11].ENA
enT3 => regs68H[13][10].ENA
enT3 => regs68H[13][9].ENA
enT3 => regs68H[13][8].ENA
enT3 => regs68H[13][7].ENA
enT3 => regs68H[13][6].ENA
enT3 => regs68H[13][5].ENA
enT3 => regs68H[13][4].ENA
enT3 => regs68H[13][3].ENA
enT3 => regs68H[13][2].ENA
enT3 => regs68H[13][1].ENA
enT3 => regs68H[13][0].ENA
enT3 => regs68H[14][15].ENA
enT3 => regs68H[14][14].ENA
enT3 => regs68H[14][13].ENA
enT3 => regs68H[14][12].ENA
enT3 => regs68H[14][11].ENA
enT3 => regs68H[14][10].ENA
enT3 => regs68H[14][9].ENA
enT3 => regs68H[14][8].ENA
enT3 => regs68H[14][7].ENA
enT3 => regs68H[14][6].ENA
enT3 => regs68H[14][5].ENA
enT3 => regs68H[14][4].ENA
enT3 => regs68H[14][3].ENA
enT3 => regs68H[14][2].ENA
enT3 => regs68H[14][1].ENA
enT3 => regs68H[14][0].ENA
enT3 => regs68H[15][15].ENA
enT3 => regs68H[15][14].ENA
enT3 => regs68H[15][13].ENA
enT3 => regs68H[15][12].ENA
enT3 => regs68H[15][11].ENA
enT3 => regs68H[15][10].ENA
enT3 => regs68H[15][9].ENA
enT3 => regs68H[15][8].ENA
enT3 => regs68H[15][7].ENA
enT3 => regs68H[15][6].ENA
enT3 => regs68H[15][5].ENA
enT3 => regs68H[15][4].ENA
enT3 => regs68H[15][3].ENA
enT3 => regs68H[15][2].ENA
enT3 => regs68H[15][1].ENA
enT3 => regs68H[15][0].ENA
enT3 => regs68H[16][15].ENA
enT3 => regs68H[16][14].ENA
enT3 => regs68H[16][13].ENA
enT3 => regs68H[16][12].ENA
enT3 => regs68H[16][11].ENA
enT3 => regs68H[16][10].ENA
enT3 => regs68H[16][9].ENA
enT3 => regs68H[16][8].ENA
enT3 => regs68H[16][7].ENA
enT3 => regs68H[16][6].ENA
enT3 => regs68H[16][5].ENA
enT3 => regs68H[16][4].ENA
enT3 => regs68H[16][3].ENA
enT3 => regs68H[16][2].ENA
enT3 => regs68H[16][1].ENA
enT3 => regs68H[16][0].ENA
enT3 => regs68H[17][15].ENA
enT3 => regs68H[17][14].ENA
enT3 => regs68H[17][13].ENA
enT3 => regs68H[17][12].ENA
enT3 => regs68H[17][11].ENA
enT3 => regs68H[17][10].ENA
enT3 => regs68H[17][9].ENA
enT3 => regs68H[17][8].ENA
enT3 => regs68H[17][7].ENA
enT3 => regs68H[17][6].ENA
enT3 => regs68H[17][5].ENA
enT3 => regs68H[17][4].ENA
enT3 => regs68H[17][3].ENA
enT3 => regs68H[17][2].ENA
enT3 => regs68H[17][1].ENA
enT3 => Atl[15].ENA
enT3 => Atl[14].ENA
enT3 => Atl[13].ENA
enT3 => Atl[12].ENA
enT3 => Atl[11].ENA
enT3 => Atl[10].ENA
enT3 => Atl[9].ENA
enT3 => Atl[8].ENA
enT3 => Atl[7].ENA
enT3 => Atl[6].ENA
enT3 => Atl[5].ENA
enT3 => Atl[4].ENA
enT3 => Atl[3].ENA
enT3 => Atl[2].ENA
enT3 => Atl[1].ENA
enT3 => Atl[0].ENA
enT3 => Ath[15].ENA
enT3 => Ath[14].ENA
enT3 => Ath[13].ENA
enT3 => Ath[12].ENA
enT3 => Ath[11].ENA
enT3 => Ath[10].ENA
enT3 => Ath[9].ENA
enT3 => Ath[8].ENA
enT3 => Ath[7].ENA
enT3 => Ath[6].ENA
enT3 => Ath[5].ENA
enT3 => Ath[4].ENA
enT3 => Ath[3].ENA
enT3 => Ath[2].ENA
enT3 => Ath[1].ENA
enT3 => alub[15].ENA
enT3 => alub[14].ENA
enT3 => alub[13].ENA
enT3 => alub[12].ENA
enT3 => alub[11].ENA
enT3 => alub[10].ENA
enT3 => alub[9].ENA
enT3 => alub[8].ENA
enT3 => alub[7].ENA
enT3 => alub[6].ENA
enT3 => alub[5].ENA
enT3 => alub[4].ENA
enT3 => alub[3].ENA
enT3 => alub[2].ENA
enT3 => alub[1].ENA
enT3 => alub[0].ENA
enT3 => regs68H[17][0].ENA
enT3 => Ath[0].ENA
enT3 => regs68H[12][15].ENA
enT3 => regs68H[11][0].ENA
enT3 => regs68H[11][1].ENA
enT3 => regs68H[11][2].ENA
enT3 => regs68H[11][3].ENA
enT3 => regs68H[11][4].ENA
enT3 => regs68H[11][5].ENA
enT3 => regs68H[11][6].ENA
enT3 => regs68H[11][7].ENA
enT3 => regs68H[11][8].ENA
enT3 => regs68H[11][9].ENA
enT3 => regs68H[11][10].ENA
enT3 => regs68H[11][11].ENA
enT3 => regs68H[11][12].ENA
enT3 => regs68H[11][13].ENA
enT3 => regs68H[11][14].ENA
enT3 => regs68H[11][15].ENA
enT3 => regs68H[10][0].ENA
enT3 => regs68H[10][1].ENA
enT3 => regs68H[10][2].ENA
enT3 => regs68H[10][3].ENA
enT3 => regs68H[10][4].ENA
enT3 => regs68H[10][5].ENA
enT3 => regs68H[10][6].ENA
enT3 => regs68H[10][7].ENA
enT3 => regs68H[10][8].ENA
enT3 => regs68H[10][9].ENA
enT3 => regs68H[10][10].ENA
enT3 => regs68H[10][11].ENA
enT3 => regs68H[10][12].ENA
enT3 => regs68H[10][13].ENA
enT3 => regs68H[10][14].ENA
enT3 => regs68H[10][15].ENA
enT3 => regs68H[9][0].ENA
enT3 => regs68H[9][1].ENA
enT3 => regs68H[9][2].ENA
enT3 => regs68H[9][3].ENA
enT3 => regs68H[9][4].ENA
enT3 => regs68H[9][5].ENA
enT3 => regs68H[9][6].ENA
enT3 => regs68H[9][7].ENA
enT3 => regs68H[9][8].ENA
enT3 => regs68H[9][9].ENA
enT3 => regs68H[9][10].ENA
enT3 => regs68H[9][11].ENA
enT3 => regs68H[9][12].ENA
enT3 => regs68H[9][13].ENA
enT3 => regs68H[9][14].ENA
enT3 => regs68H[9][15].ENA
enT3 => regs68H[8][0].ENA
enT3 => regs68H[8][1].ENA
enT3 => regs68H[8][2].ENA
enT3 => regs68H[8][3].ENA
enT3 => regs68H[8][4].ENA
enT3 => regs68H[8][5].ENA
enT3 => regs68H[8][6].ENA
enT3 => regs68H[8][7].ENA
enT3 => regs68H[8][8].ENA
enT3 => regs68H[8][9].ENA
enT3 => regs68H[8][10].ENA
enT3 => regs68H[8][11].ENA
enT3 => regs68H[8][12].ENA
enT3 => regs68H[8][13].ENA
enT3 => regs68H[8][14].ENA
enT3 => regs68H[8][15].ENA
enT3 => regs68H[7][0].ENA
enT3 => regs68H[7][1].ENA
enT3 => regs68H[7][2].ENA
enT3 => regs68H[7][3].ENA
enT3 => regs68H[7][4].ENA
enT3 => regs68H[7][5].ENA
enT3 => regs68H[7][6].ENA
enT3 => regs68H[7][7].ENA
enT3 => regs68H[7][8].ENA
enT3 => regs68H[7][9].ENA
enT3 => regs68H[7][10].ENA
enT3 => regs68H[7][11].ENA
enT3 => regs68H[7][12].ENA
enT3 => regs68H[7][13].ENA
enT3 => regs68H[7][14].ENA
enT3 => regs68H[7][15].ENA
enT3 => regs68H[6][0].ENA
enT3 => regs68H[6][1].ENA
enT3 => regs68H[6][2].ENA
enT3 => regs68H[6][3].ENA
enT3 => regs68H[6][4].ENA
enT3 => regs68H[6][5].ENA
enT3 => regs68H[6][6].ENA
enT3 => regs68H[6][7].ENA
enT3 => regs68H[6][8].ENA
enT3 => regs68H[6][9].ENA
enT3 => regs68H[6][10].ENA
enT3 => regs68H[6][11].ENA
enT3 => regs68H[6][12].ENA
enT3 => regs68H[6][13].ENA
enT3 => regs68H[6][14].ENA
enT3 => regs68H[6][15].ENA
enT3 => regs68H[5][0].ENA
enT3 => regs68H[5][1].ENA
enT3 => regs68H[5][2].ENA
enT3 => regs68H[5][3].ENA
enT3 => regs68H[5][4].ENA
enT3 => regs68H[5][5].ENA
enT3 => regs68H[5][6].ENA
enT3 => regs68H[5][7].ENA
enT3 => regs68H[5][8].ENA
enT3 => regs68H[5][9].ENA
enT3 => regs68H[5][10].ENA
enT3 => regs68H[5][11].ENA
enT3 => regs68H[5][12].ENA
enT3 => regs68H[5][13].ENA
enT3 => regs68H[5][14].ENA
enT3 => regs68H[5][15].ENA
enT3 => regs68H[4][0].ENA
enT3 => regs68H[4][1].ENA
enT3 => regs68H[4][2].ENA
enT3 => regs68H[4][3].ENA
enT3 => regs68H[4][4].ENA
enT3 => regs68H[4][5].ENA
enT3 => regs68H[4][6].ENA
enT3 => regs68H[4][7].ENA
enT3 => regs68H[4][8].ENA
enT3 => regs68H[4][9].ENA
enT3 => regs68H[4][10].ENA
enT3 => regs68H[4][11].ENA
enT3 => regs68H[4][12].ENA
enT3 => regs68H[4][13].ENA
enT3 => regs68H[4][14].ENA
enT3 => regs68H[4][15].ENA
enT3 => regs68H[3][0].ENA
enT3 => regs68H[3][1].ENA
enT3 => regs68H[3][2].ENA
enT3 => regs68H[3][3].ENA
enT3 => regs68H[3][4].ENA
enT3 => regs68H[3][5].ENA
enT3 => regs68H[3][6].ENA
enT3 => regs68H[3][7].ENA
enT3 => regs68H[3][8].ENA
enT3 => regs68H[3][9].ENA
enT3 => regs68H[3][10].ENA
enT3 => regs68H[3][11].ENA
enT3 => regs68H[3][12].ENA
enT3 => regs68H[3][13].ENA
enT3 => regs68H[3][14].ENA
enT3 => regs68H[3][15].ENA
enT3 => regs68H[2][0].ENA
enT3 => regs68H[2][1].ENA
enT3 => regs68H[2][2].ENA
enT3 => regs68H[2][3].ENA
enT3 => regs68H[2][4].ENA
enT3 => regs68H[2][5].ENA
enT3 => regs68H[2][6].ENA
enT3 => regs68H[2][7].ENA
enT3 => regs68H[2][8].ENA
enT3 => regs68H[2][9].ENA
enT3 => regs68H[2][10].ENA
enT3 => regs68H[2][11].ENA
enT3 => regs68H[2][12].ENA
enT3 => regs68H[2][13].ENA
enT3 => regs68H[2][14].ENA
enT3 => regs68H[2][15].ENA
enT3 => regs68H[1][0].ENA
enT3 => regs68H[1][1].ENA
enT3 => regs68H[1][2].ENA
enT3 => regs68H[1][3].ENA
enT3 => regs68H[1][4].ENA
enT3 => regs68H[1][5].ENA
enT3 => regs68H[1][6].ENA
enT3 => regs68H[1][7].ENA
enT3 => regs68H[1][8].ENA
enT3 => regs68H[1][9].ENA
enT3 => regs68H[1][10].ENA
enT3 => regs68H[1][11].ENA
enT3 => regs68H[1][12].ENA
enT3 => regs68H[1][13].ENA
enT3 => regs68H[1][14].ENA
enT3 => regs68H[1][15].ENA
enT3 => regs68H[0][0].ENA
enT3 => regs68H[0][1].ENA
enT3 => regs68H[0][2].ENA
enT3 => regs68H[0][3].ENA
enT3 => regs68H[0][4].ENA
enT3 => regs68H[0][5].ENA
enT3 => regs68H[0][6].ENA
enT3 => regs68H[0][7].ENA
enT3 => regs68H[0][8].ENA
enT3 => regs68H[0][9].ENA
enT3 => regs68H[0][10].ENA
enT3 => regs68H[0][11].ENA
enT3 => regs68H[0][12].ENA
enT3 => regs68H[0][13].ENA
enT3 => regs68H[0][14].ENA
enT3 => regs68H[0][15].ENA
enT3 => regs68L[17][0].ENA
enT3 => regs68L[17][1].ENA
enT3 => regs68L[17][2].ENA
enT3 => regs68L[17][3].ENA
enT3 => regs68L[17][4].ENA
enT3 => regs68L[17][5].ENA
enT3 => regs68L[17][6].ENA
enT3 => regs68L[17][7].ENA
enT3 => regs68L[17][8].ENA
enT3 => regs68L[17][9].ENA
enT3 => regs68L[17][10].ENA
enT3 => regs68L[17][11].ENA
enT3 => regs68L[17][12].ENA
enT3 => regs68L[17][13].ENA
enT3 => regs68L[17][14].ENA
enT3 => regs68L[17][15].ENA
enT3 => regs68L[16][0].ENA
enT3 => regs68L[16][1].ENA
enT3 => regs68L[16][2].ENA
enT3 => regs68L[16][3].ENA
enT3 => regs68L[16][4].ENA
enT3 => regs68L[16][5].ENA
enT3 => regs68L[16][6].ENA
enT3 => regs68L[16][7].ENA
enT3 => regs68L[16][8].ENA
enT3 => regs68L[16][9].ENA
enT3 => regs68L[16][10].ENA
enT3 => regs68L[16][11].ENA
enT3 => regs68L[16][12].ENA
enT3 => regs68L[16][13].ENA
enT3 => regs68L[16][14].ENA
enT3 => regs68L[16][15].ENA
enT3 => regs68L[15][0].ENA
enT3 => regs68L[15][1].ENA
enT3 => regs68L[15][2].ENA
enT3 => regs68L[15][3].ENA
enT3 => regs68L[15][4].ENA
enT3 => regs68L[15][5].ENA
enT3 => regs68L[15][6].ENA
enT3 => regs68L[15][7].ENA
enT3 => regs68L[15][8].ENA
enT3 => regs68L[15][9].ENA
enT3 => regs68L[15][10].ENA
enT3 => regs68L[15][11].ENA
enT3 => regs68L[15][12].ENA
enT3 => regs68L[15][13].ENA
enT3 => regs68L[15][14].ENA
enT3 => regs68L[15][15].ENA
enT3 => regs68L[14][0].ENA
enT3 => regs68L[14][1].ENA
enT3 => regs68L[14][2].ENA
enT3 => regs68L[14][3].ENA
enT3 => regs68L[14][4].ENA
enT3 => regs68L[14][5].ENA
enT3 => regs68L[14][6].ENA
enT3 => regs68L[14][7].ENA
enT3 => regs68L[14][8].ENA
enT3 => regs68L[14][9].ENA
enT3 => regs68L[14][10].ENA
enT3 => regs68L[14][11].ENA
enT3 => regs68L[14][12].ENA
enT3 => regs68L[14][13].ENA
enT3 => regs68L[14][14].ENA
enT3 => regs68L[14][15].ENA
enT3 => regs68L[13][0].ENA
enT3 => regs68L[13][1].ENA
enT3 => regs68L[13][2].ENA
enT3 => regs68L[13][3].ENA
enT3 => regs68L[13][4].ENA
enT3 => regs68L[13][5].ENA
enT3 => regs68L[13][6].ENA
enT3 => regs68L[13][7].ENA
enT3 => regs68L[13][8].ENA
enT3 => regs68L[13][9].ENA
enT3 => regs68L[13][10].ENA
enT3 => regs68L[13][11].ENA
enT3 => regs68L[13][12].ENA
enT3 => regs68L[13][13].ENA
enT3 => regs68L[13][14].ENA
enT3 => regs68L[13][15].ENA
enT3 => regs68L[12][0].ENA
enT3 => regs68L[12][1].ENA
enT3 => regs68L[12][2].ENA
enT3 => regs68L[12][3].ENA
enT3 => regs68L[12][4].ENA
enT3 => regs68L[12][5].ENA
enT3 => regs68L[12][6].ENA
enT3 => regs68L[12][7].ENA
enT3 => regs68L[12][8].ENA
enT3 => regs68L[12][9].ENA
enT3 => regs68L[12][10].ENA
enT3 => regs68L[12][11].ENA
enT3 => regs68L[12][12].ENA
enT3 => regs68L[12][13].ENA
enT3 => regs68L[12][14].ENA
enT3 => regs68L[12][15].ENA
enT3 => regs68L[11][0].ENA
enT3 => regs68L[11][1].ENA
enT3 => regs68L[11][2].ENA
enT3 => regs68L[11][3].ENA
enT3 => regs68L[11][4].ENA
enT3 => regs68L[11][5].ENA
enT3 => regs68L[11][6].ENA
enT3 => regs68L[11][7].ENA
enT3 => regs68L[11][8].ENA
enT3 => regs68L[11][9].ENA
enT3 => regs68L[11][10].ENA
enT3 => regs68L[11][11].ENA
enT3 => regs68L[11][12].ENA
enT3 => regs68L[11][13].ENA
enT3 => regs68L[11][14].ENA
enT3 => regs68L[11][15].ENA
enT3 => regs68L[10][0].ENA
enT3 => regs68L[10][1].ENA
enT3 => regs68L[10][2].ENA
enT3 => regs68L[10][3].ENA
enT3 => regs68L[10][4].ENA
enT3 => regs68L[10][5].ENA
enT3 => regs68L[10][6].ENA
enT3 => regs68L[10][7].ENA
enT3 => regs68L[10][8].ENA
enT3 => regs68L[10][9].ENA
enT3 => regs68L[10][10].ENA
enT3 => regs68L[10][11].ENA
enT3 => regs68L[10][12].ENA
enT3 => regs68L[10][13].ENA
enT3 => regs68L[10][14].ENA
enT3 => regs68L[10][15].ENA
enT3 => regs68L[9][0].ENA
enT3 => regs68L[9][1].ENA
enT3 => regs68L[9][2].ENA
enT3 => regs68L[9][3].ENA
enT3 => regs68L[9][4].ENA
enT3 => regs68L[9][5].ENA
enT3 => regs68L[9][6].ENA
enT3 => regs68L[9][7].ENA
enT3 => regs68L[9][8].ENA
enT3 => regs68L[9][9].ENA
enT3 => regs68L[9][10].ENA
enT3 => regs68L[9][11].ENA
enT3 => regs68L[9][12].ENA
enT3 => regs68L[9][13].ENA
enT3 => regs68L[9][14].ENA
enT3 => regs68L[9][15].ENA
enT3 => regs68L[8][0].ENA
enT3 => regs68L[8][1].ENA
enT3 => regs68L[8][2].ENA
enT3 => regs68L[8][3].ENA
enT3 => regs68L[8][4].ENA
enT3 => regs68L[8][5].ENA
enT3 => regs68L[8][6].ENA
enT3 => regs68L[8][7].ENA
enT3 => regs68L[8][8].ENA
enT3 => regs68L[8][9].ENA
enT3 => regs68L[8][10].ENA
enT3 => regs68L[8][11].ENA
enT3 => regs68L[8][12].ENA
enT3 => regs68L[8][13].ENA
enT3 => regs68L[8][14].ENA
enT3 => regs68L[8][15].ENA
enT3 => regs68L[7][0].ENA
enT3 => regs68L[7][1].ENA
enT3 => regs68L[7][2].ENA
enT3 => regs68L[7][3].ENA
enT3 => regs68L[7][4].ENA
enT3 => regs68L[7][5].ENA
enT3 => regs68L[7][6].ENA
enT3 => regs68L[7][7].ENA
enT3 => regs68L[7][8].ENA
enT3 => regs68L[7][9].ENA
enT3 => regs68L[7][10].ENA
enT3 => regs68L[7][11].ENA
enT3 => regs68L[7][12].ENA
enT3 => regs68L[7][13].ENA
enT3 => regs68L[7][14].ENA
enT3 => regs68L[7][15].ENA
enT3 => regs68L[6][0].ENA
enT3 => regs68L[6][1].ENA
enT3 => regs68L[6][2].ENA
enT3 => regs68L[6][3].ENA
enT3 => regs68L[6][4].ENA
enT3 => regs68L[6][5].ENA
enT3 => regs68L[6][6].ENA
enT3 => regs68L[6][7].ENA
enT3 => regs68L[6][8].ENA
enT3 => regs68L[6][9].ENA
enT3 => regs68L[6][10].ENA
enT3 => regs68L[6][11].ENA
enT3 => regs68L[6][12].ENA
enT3 => regs68L[6][13].ENA
enT3 => regs68L[6][14].ENA
enT3 => regs68L[6][15].ENA
enT3 => regs68L[5][0].ENA
enT3 => regs68L[5][1].ENA
enT3 => regs68L[5][2].ENA
enT3 => regs68L[5][3].ENA
enT3 => regs68L[5][4].ENA
enT3 => regs68L[5][5].ENA
enT3 => regs68L[5][6].ENA
enT3 => regs68L[5][7].ENA
enT3 => regs68L[5][8].ENA
enT3 => regs68L[5][9].ENA
enT3 => regs68L[5][10].ENA
enT3 => regs68L[5][11].ENA
enT3 => regs68L[5][12].ENA
enT3 => regs68L[5][13].ENA
enT3 => regs68L[5][14].ENA
enT3 => regs68L[5][15].ENA
enT3 => regs68L[4][0].ENA
enT3 => regs68L[4][1].ENA
enT3 => regs68L[4][2].ENA
enT3 => regs68L[4][3].ENA
enT3 => regs68L[4][4].ENA
enT3 => regs68L[4][5].ENA
enT3 => regs68L[4][6].ENA
enT3 => regs68L[4][7].ENA
enT3 => regs68L[4][8].ENA
enT3 => regs68L[4][9].ENA
enT3 => regs68L[4][10].ENA
enT3 => regs68L[4][11].ENA
enT3 => regs68L[4][12].ENA
enT3 => regs68L[4][13].ENA
enT3 => regs68L[4][14].ENA
enT3 => regs68L[4][15].ENA
enT3 => regs68L[3][0].ENA
enT3 => regs68L[3][1].ENA
enT3 => regs68L[3][2].ENA
enT3 => regs68L[3][3].ENA
enT3 => regs68L[3][4].ENA
enT3 => regs68L[3][5].ENA
enT3 => regs68L[3][6].ENA
enT3 => regs68L[3][7].ENA
enT3 => regs68L[3][8].ENA
enT3 => regs68L[3][9].ENA
enT3 => regs68L[3][10].ENA
enT3 => regs68L[3][11].ENA
enT3 => regs68L[3][12].ENA
enT3 => regs68L[3][13].ENA
enT3 => regs68L[3][14].ENA
enT3 => regs68L[3][15].ENA
enT3 => regs68L[2][0].ENA
enT3 => regs68L[2][1].ENA
enT3 => regs68L[2][2].ENA
enT3 => regs68L[2][3].ENA
enT3 => regs68L[2][4].ENA
enT3 => regs68L[2][5].ENA
enT3 => regs68L[2][6].ENA
enT3 => regs68L[2][7].ENA
enT3 => regs68L[2][8].ENA
enT3 => regs68L[2][9].ENA
enT3 => regs68L[2][10].ENA
enT3 => regs68L[2][11].ENA
enT3 => regs68L[2][12].ENA
enT3 => regs68L[2][13].ENA
enT3 => regs68L[2][14].ENA
enT3 => regs68L[2][15].ENA
enT3 => regs68L[1][0].ENA
enT3 => regs68L[1][1].ENA
enT3 => regs68L[1][2].ENA
enT3 => regs68L[1][3].ENA
enT3 => regs68L[1][4].ENA
enT3 => regs68L[1][5].ENA
enT3 => regs68L[1][6].ENA
enT3 => regs68L[1][7].ENA
enT3 => regs68L[1][8].ENA
enT3 => regs68L[1][9].ENA
enT3 => regs68L[1][10].ENA
enT3 => regs68L[1][11].ENA
enT3 => regs68L[1][12].ENA
enT3 => regs68L[1][13].ENA
enT3 => regs68L[1][14].ENA
enT3 => regs68L[1][15].ENA
enT3 => regs68L[0][0].ENA
enT3 => regs68L[0][1].ENA
enT3 => regs68L[0][2].ENA
enT3 => regs68L[0][3].ENA
enT3 => regs68L[0][4].ENA
enT3 => regs68L[0][5].ENA
enT3 => regs68L[0][6].ENA
enT3 => regs68L[0][7].ENA
enT3 => regs68L[0][8].ENA
enT3 => regs68L[0][9].ENA
enT3 => regs68L[0][10].ENA
enT3 => regs68L[0][11].ENA
enT3 => regs68L[0][12].ENA
enT3 => regs68L[0][13].ENA
enT3 => regs68L[0][14].ENA
enT3 => regs68L[0][15].ENA
enT4 => dbl2Pcl.OUTPUTSELECT
enT4 => dbh2Pch.OUTPUTSELECT
enT4 => abh2Pch.OUTPUTSELECT
enT4 => abl2Pcl.OUTPUTSELECT
enT4 => Pcl2Dbl.OUTPUTSELECT
enT4 => Pch2Dbh.OUTPUTSELECT
enT4 => Pcl2Abl.OUTPUTSELECT
enT4 => Pch2Abh.OUTPUTSELECT
enT4 => dataIo:dataIo.enT4
enT4 => fx68kAlu:alu.enT4
enT4 => abdIsByte.ENA
enT4 => ryIsAreg.ENA
enT4 => rxIsAreg.ENA
enT4 => actualRy[0].ENA
enT4 => actualRy[1].ENA
enT4 => actualRy[2].ENA
enT4 => actualRy[3].ENA
enT4 => actualRy[4].ENA
enT4 => actualRx[0].ENA
enT4 => actualRx[1].ENA
enT4 => actualRx[2].ENA
enT4 => actualRx[3].ENA
enT4 => actualRx[4].ENA
enT4 => byteNotSpAlign.ENA
Nanod.abdIsByte => abdIsByte.IN0
Nanod.abdIsByte => dataIo:dataIo.Nanod.abdIsByte
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => Dbl.OUTPUTSELECT
Nanod.dblDbh => dataIo:dataIo.Nanod.dblDbh
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => comb.IN1
Nanod.dblDbd => dataIo:dataIo.Nanod.dblDbd
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => Abl.OUTPUTSELECT
Nanod.ablAbh => dataIo:dataIo.Nanod.ablAbh
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => comb.IN1
Nanod.ablAbd => dataIo:dataIo.Nanod.ablAbd
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => Abh.OUTPUTSELECT
Nanod.extAbh => dataIo:dataIo.Nanod.extAbh
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => Dbh.OUTPUTSELECT
Nanod.extDbh => dataIo:dataIo.Nanod.extDbh
Nanod.dbin2Dbd => WideNor1.IN2
Nanod.dbin2Dbd => Selector0.IN7
Nanod.dbin2Dbd => Selector1.IN7
Nanod.dbin2Dbd => Selector2.IN7
Nanod.dbin2Dbd => Selector3.IN7
Nanod.dbin2Dbd => Selector4.IN7
Nanod.dbin2Dbd => Selector5.IN7
Nanod.dbin2Dbd => Selector6.IN7
Nanod.dbin2Dbd => Selector7.IN7
Nanod.dbin2Dbd => Selector8.IN7
Nanod.dbin2Dbd => Selector9.IN7
Nanod.dbin2Dbd => Selector10.IN7
Nanod.dbin2Dbd => Selector11.IN7
Nanod.dbin2Dbd => Selector12.IN7
Nanod.dbin2Dbd => Selector13.IN7
Nanod.dbin2Dbd => Selector14.IN7
Nanod.dbin2Dbd => Selector15.IN7
Nanod.dbin2Dbd => dataIo:dataIo.Nanod.dbin2Dbd
Nanod.dbin2Abd => WideNor4.IN2
Nanod.dbin2Abd => Selector48.IN5
Nanod.dbin2Abd => Selector49.IN5
Nanod.dbin2Abd => Selector50.IN5
Nanod.dbin2Abd => Selector51.IN5
Nanod.dbin2Abd => Selector52.IN5
Nanod.dbin2Abd => Selector53.IN5
Nanod.dbin2Abd => Selector54.IN5
Nanod.dbin2Abd => Selector55.IN5
Nanod.dbin2Abd => Selector56.IN5
Nanod.dbin2Abd => Selector57.IN5
Nanod.dbin2Abd => Selector58.IN5
Nanod.dbin2Abd => Selector59.IN5
Nanod.dbin2Abd => Selector60.IN5
Nanod.dbin2Abd => Selector61.IN5
Nanod.dbin2Abd => Selector62.IN5
Nanod.dbin2Abd => Selector63.IN5
Nanod.dbin2Abd => dataIo:dataIo.Nanod.dbin2Abd
Nanod.au2Pc => always8.IN1
Nanod.au2Pc => dataIo:dataIo.Nanod.au2Pc
Nanod.au2Ab => WideNor5.IN3
Nanod.au2Ab => Selector64.IN7
Nanod.au2Ab => Selector65.IN7
Nanod.au2Ab => Selector66.IN7
Nanod.au2Ab => Selector67.IN7
Nanod.au2Ab => Selector68.IN7
Nanod.au2Ab => Selector69.IN7
Nanod.au2Ab => Selector70.IN7
Nanod.au2Ab => Selector71.IN7
Nanod.au2Ab => Selector72.IN7
Nanod.au2Ab => Selector73.IN7
Nanod.au2Ab => Selector74.IN7
Nanod.au2Ab => Selector75.IN7
Nanod.au2Ab => Selector76.IN7
Nanod.au2Ab => Selector77.IN7
Nanod.au2Ab => Selector78.IN7
Nanod.au2Ab => Selector79.IN7
Nanod.au2Ab => WideNor6.IN1
Nanod.au2Ab => Selector80.IN8
Nanod.au2Ab => Selector81.IN8
Nanod.au2Ab => Selector82.IN8
Nanod.au2Ab => Selector83.IN8
Nanod.au2Ab => Selector84.IN8
Nanod.au2Ab => Selector85.IN8
Nanod.au2Ab => Selector86.IN8
Nanod.au2Ab => Selector87.IN8
Nanod.au2Ab => Selector88.IN8
Nanod.au2Ab => Selector89.IN8
Nanod.au2Ab => Selector90.IN8
Nanod.au2Ab => Selector91.IN8
Nanod.au2Ab => Selector92.IN8
Nanod.au2Ab => Selector93.IN8
Nanod.au2Ab => Selector94.IN8
Nanod.au2Ab => Selector95.IN8
Nanod.au2Ab => dataIo:dataIo.Nanod.au2Ab
Nanod.au2Db => WideNor2.IN3
Nanod.au2Db => Selector16.IN6
Nanod.au2Db => Selector17.IN6
Nanod.au2Db => Selector18.IN6
Nanod.au2Db => Selector19.IN6
Nanod.au2Db => Selector20.IN6
Nanod.au2Db => Selector21.IN6
Nanod.au2Db => Selector22.IN6
Nanod.au2Db => Selector23.IN6
Nanod.au2Db => Selector24.IN6
Nanod.au2Db => Selector25.IN6
Nanod.au2Db => Selector26.IN6
Nanod.au2Db => Selector27.IN6
Nanod.au2Db => Selector28.IN6
Nanod.au2Db => Selector29.IN6
Nanod.au2Db => Selector30.IN6
Nanod.au2Db => Selector31.IN6
Nanod.au2Db => WideNor3.IN1
Nanod.au2Db => Selector32.IN7
Nanod.au2Db => Selector33.IN7
Nanod.au2Db => Selector34.IN7
Nanod.au2Db => Selector35.IN7
Nanod.au2Db => Selector36.IN7
Nanod.au2Db => Selector37.IN7
Nanod.au2Db => Selector38.IN7
Nanod.au2Db => Selector39.IN7
Nanod.au2Db => Selector40.IN7
Nanod.au2Db => Selector41.IN7
Nanod.au2Db => Selector42.IN7
Nanod.au2Db => Selector43.IN7
Nanod.au2Db => Selector44.IN7
Nanod.au2Db => Selector45.IN7
Nanod.au2Db => Selector46.IN7
Nanod.au2Db => Selector47.IN7
Nanod.au2Db => comb.IN0
Nanod.au2Db => dataIo:dataIo.Nanod.au2Db
Nanod.alu2Abd => WideNor4.IN3
Nanod.alu2Abd => Selector48.IN4
Nanod.alu2Abd => Selector49.IN4
Nanod.alu2Abd => Selector50.IN4
Nanod.alu2Abd => Selector51.IN4
Nanod.alu2Abd => Selector52.IN4
Nanod.alu2Abd => Selector53.IN4
Nanod.alu2Abd => Selector54.IN4
Nanod.alu2Abd => Selector55.IN4
Nanod.alu2Abd => Selector56.IN4
Nanod.alu2Abd => Selector57.IN4
Nanod.alu2Abd => Selector58.IN4
Nanod.alu2Abd => Selector59.IN4
Nanod.alu2Abd => Selector60.IN4
Nanod.alu2Abd => Selector61.IN4
Nanod.alu2Abd => Selector62.IN4
Nanod.alu2Abd => Selector63.IN4
Nanod.alu2Abd => dataIo:dataIo.Nanod.alu2Abd
Nanod.alu2Dbd => WideNor1.IN3
Nanod.alu2Dbd => Selector0.IN6
Nanod.alu2Dbd => Selector1.IN6
Nanod.alu2Dbd => Selector2.IN6
Nanod.alu2Dbd => Selector3.IN6
Nanod.alu2Dbd => Selector4.IN6
Nanod.alu2Dbd => Selector5.IN6
Nanod.alu2Dbd => Selector6.IN6
Nanod.alu2Dbd => Selector7.IN6
Nanod.alu2Dbd => Selector8.IN6
Nanod.alu2Dbd => Selector9.IN6
Nanod.alu2Dbd => Selector10.IN6
Nanod.alu2Dbd => Selector11.IN6
Nanod.alu2Dbd => Selector12.IN6
Nanod.alu2Dbd => Selector13.IN6
Nanod.alu2Dbd => Selector14.IN6
Nanod.alu2Dbd => Selector15.IN6
Nanod.alu2Dbd => dataIo:dataIo.Nanod.alu2Dbd
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => alub.OUTPUTSELECT
Nanod.abd2Alub => dataIo:dataIo.Nanod.abd2Alub
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => alub.OUTPUTSELECT
Nanod.dbd2Alub => dataIo:dataIo.Nanod.dbd2Alub
Nanod.alue2Dbd => WideNor1.IN4
Nanod.alue2Dbd => Selector0.IN5
Nanod.alue2Dbd => Selector1.IN5
Nanod.alue2Dbd => Selector2.IN5
Nanod.alue2Dbd => Selector3.IN5
Nanod.alue2Dbd => Selector4.IN5
Nanod.alue2Dbd => Selector5.IN5
Nanod.alue2Dbd => Selector6.IN5
Nanod.alue2Dbd => Selector7.IN5
Nanod.alue2Dbd => Selector8.IN5
Nanod.alue2Dbd => Selector9.IN5
Nanod.alue2Dbd => Selector10.IN5
Nanod.alue2Dbd => Selector11.IN5
Nanod.alue2Dbd => Selector12.IN5
Nanod.alue2Dbd => Selector13.IN5
Nanod.alue2Dbd => Selector14.IN5
Nanod.alue2Dbd => Selector15.IN5
Nanod.alue2Dbd => dataIo:dataIo.Nanod.alue2Dbd
Nanod.dbd2Alue => alueClkEn.IN1
Nanod.dbd2Alue => dataIo:dataIo.Nanod.dbd2Alue
Nanod.dcr2Dbd => WideNor1.IN5
Nanod.dcr2Dbd => Selector0.IN4
Nanod.dcr2Dbd => Selector1.IN4
Nanod.dcr2Dbd => Selector2.IN4
Nanod.dcr2Dbd => Selector3.IN4
Nanod.dcr2Dbd => Selector4.IN4
Nanod.dcr2Dbd => Selector5.IN4
Nanod.dcr2Dbd => Selector6.IN4
Nanod.dcr2Dbd => Selector7.IN4
Nanod.dcr2Dbd => Selector8.IN4
Nanod.dcr2Dbd => Selector9.IN4
Nanod.dcr2Dbd => Selector10.IN4
Nanod.dcr2Dbd => Selector11.IN4
Nanod.dcr2Dbd => Selector12.IN4
Nanod.dcr2Dbd => Selector13.IN4
Nanod.dcr2Dbd => Selector14.IN4
Nanod.dcr2Dbd => Selector15.IN4
Nanod.dcr2Dbd => dataIo:dataIo.Nanod.dcr2Dbd
Nanod.abd2Dcr => always10.IN1
Nanod.abd2Dcr => dataIo:dataIo.Nanod.abd2Dcr
Nanod.aluFinish => dataIo:dataIo.Nanod.aluFinish
Nanod.aluFinish => fx68kAlu:alu.finish
Nanod.aluInit => dataIo:dataIo.Nanod.aluInit
Nanod.aluInit => fx68kAlu:alu.init
Nanod.aluActrl => dataIo:dataIo.Nanod.aluActrl
Nanod.aluActrl => fx68kAlu:alu.aluAddrCtrl
Nanod.aluDctrl[0] => dataIo:dataIo.Nanod.aluDctrl[0]
Nanod.aluDctrl[0] => fx68kAlu:alu.aluDataCtrl[0]
Nanod.aluDctrl[1] => dataIo:dataIo.Nanod.aluDctrl[1]
Nanod.aluDctrl[1] => fx68kAlu:alu.aluDataCtrl[1]
Nanod.aluColumn[0] => dataIo:dataIo.Nanod.aluColumn[0]
Nanod.aluColumn[0] => fx68kAlu:alu.aluColumn[0]
Nanod.aluColumn[1] => dataIo:dataIo.Nanod.aluColumn[1]
Nanod.aluColumn[1] => fx68kAlu:alu.aluColumn[1]
Nanod.aluColumn[2] => dataIo:dataIo.Nanod.aluColumn[2]
Nanod.aluColumn[2] => fx68kAlu:alu.aluColumn[2]
Nanod.rxlDbl => byteNotSpAlign.OUTPUTSELECT
Nanod.rxlDbl => dataIo:dataIo.Nanod.rxlDbl
Nanod.rz => ryReg[3].OUTPUTSELECT
Nanod.rz => ryReg[2].OUTPUTSELECT
Nanod.rz => ryReg[1].OUTPUTSELECT
Nanod.rz => ryReg[0].OUTPUTSELECT
Nanod.rz => dataIo:dataIo.Nanod.rz
Nanod.rz => always0.IN0
Nanod.abl2ryl => always7.IN0
Nanod.abl2ryl => dataIo:dataIo.Nanod.abl2ryl
Nanod.dbl2ryl => always7.IN1
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => dataIo:dataIo.Nanod.dbl2ryl
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.dbl2ryl => regs68L.OUTPUTSELECT
Nanod.ryh2abh => WideNor6.IN2
Nanod.ryh2abh => Selector80.IN7
Nanod.ryh2abh => Selector81.IN7
Nanod.ryh2abh => Selector82.IN7
Nanod.ryh2abh => Selector83.IN7
Nanod.ryh2abh => Selector84.IN7
Nanod.ryh2abh => Selector85.IN7
Nanod.ryh2abh => Selector86.IN7
Nanod.ryh2abh => Selector87.IN7
Nanod.ryh2abh => Selector88.IN7
Nanod.ryh2abh => Selector89.IN7
Nanod.ryh2abh => Selector90.IN7
Nanod.ryh2abh => Selector91.IN7
Nanod.ryh2abh => Selector92.IN7
Nanod.ryh2abh => Selector93.IN7
Nanod.ryh2abh => Selector94.IN7
Nanod.ryh2abh => Selector95.IN7
Nanod.ryh2abh => dataIo:dataIo.Nanod.ryh2abh
Nanod.ryh2dbh => WideNor3.IN2
Nanod.ryh2dbh => Selector32.IN6
Nanod.ryh2dbh => Selector33.IN6
Nanod.ryh2dbh => Selector34.IN6
Nanod.ryh2dbh => Selector35.IN6
Nanod.ryh2dbh => Selector36.IN6
Nanod.ryh2dbh => Selector37.IN6
Nanod.ryh2dbh => Selector38.IN6
Nanod.ryh2dbh => Selector39.IN6
Nanod.ryh2dbh => Selector40.IN6
Nanod.ryh2dbh => Selector41.IN6
Nanod.ryh2dbh => Selector42.IN6
Nanod.ryh2dbh => Selector43.IN6
Nanod.ryh2dbh => Selector44.IN6
Nanod.ryh2dbh => Selector45.IN6
Nanod.ryh2dbh => Selector46.IN6
Nanod.ryh2dbh => Selector47.IN6
Nanod.ryh2dbh => dataIo:dataIo.Nanod.ryh2dbh
Nanod.ryl2ab => ryl2Abl.IN1
Nanod.ryl2ab => ryl2Abd.IN1
Nanod.ryl2ab => dataIo:dataIo.Nanod.ryl2ab
Nanod.ryl2db => ryl2Dbl.IN1
Nanod.ryl2db => ryl2Dbd.IN1
Nanod.ryl2db => dataIo:dataIo.Nanod.ryl2db
Nanod.abh2ryh => always7.IN0
Nanod.abh2ryh => dataIo:dataIo.Nanod.abh2ryh
Nanod.dbh2ryh => always7.IN1
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => regs68H.OUTPUTSELECT
Nanod.dbh2ryh => dataIo:dataIo.Nanod.dbh2ryh
Nanod.abh2rxh => always7.IN0
Nanod.abh2rxh => dataIo:dataIo.Nanod.abh2rxh
Nanod.abl2rxl => always7.IN0
Nanod.abl2rxl => dataIo:dataIo.Nanod.abl2rxl
Nanod.rxl2ab => rxl2Abl.IN1
Nanod.rxl2ab => rxl2Abd.IN1
Nanod.rxl2ab => dataIo:dataIo.Nanod.rxl2ab
Nanod.rxl2db => rxl2Dbl.IN1
Nanod.rxl2db => rxl2Dbd.IN1
Nanod.rxl2db => dataIo:dataIo.Nanod.rxl2db
Nanod.dbh2rxh => always7.IN1
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => regs68H.OUTPUTSELECT
Nanod.dbh2rxh => dataIo:dataIo.Nanod.dbh2rxh
Nanod.dbl2rxl => always7.IN1
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => dataIo:dataIo.Nanod.dbl2rxl
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.dbl2rxl => regs68L.OUTPUTSELECT
Nanod.rxh2abh => WideNor6.IN3
Nanod.rxh2abh => Selector80.IN6
Nanod.rxh2abh => Selector81.IN6
Nanod.rxh2abh => Selector82.IN6
Nanod.rxh2abh => Selector83.IN6
Nanod.rxh2abh => Selector84.IN6
Nanod.rxh2abh => Selector85.IN6
Nanod.rxh2abh => Selector86.IN6
Nanod.rxh2abh => Selector87.IN6
Nanod.rxh2abh => Selector88.IN6
Nanod.rxh2abh => Selector89.IN6
Nanod.rxh2abh => Selector90.IN6
Nanod.rxh2abh => Selector91.IN6
Nanod.rxh2abh => Selector92.IN6
Nanod.rxh2abh => Selector93.IN6
Nanod.rxh2abh => Selector94.IN6
Nanod.rxh2abh => Selector95.IN6
Nanod.rxh2abh => dataIo:dataIo.Nanod.rxh2abh
Nanod.rxh2dbh => WideNor3.IN3
Nanod.rxh2dbh => Selector32.IN5
Nanod.rxh2dbh => Selector33.IN5
Nanod.rxh2dbh => Selector34.IN5
Nanod.rxh2dbh => Selector35.IN5
Nanod.rxh2dbh => Selector36.IN5
Nanod.rxh2dbh => Selector37.IN5
Nanod.rxh2dbh => Selector38.IN5
Nanod.rxh2dbh => Selector39.IN5
Nanod.rxh2dbh => Selector40.IN5
Nanod.rxh2dbh => Selector41.IN5
Nanod.rxh2dbh => Selector42.IN5
Nanod.rxh2dbh => Selector43.IN5
Nanod.rxh2dbh => Selector44.IN5
Nanod.rxh2dbh => Selector45.IN5
Nanod.rxh2dbh => Selector46.IN5
Nanod.rxh2dbh => Selector47.IN5
Nanod.rxh2dbh => dataIo:dataIo.Nanod.rxh2dbh
Nanod.pchabh => abh2Pch.IN0
Nanod.pchabh => Pch2Abh.IN0
Nanod.pchabh => dataIo:dataIo.Nanod.pchabh
Nanod.pclabl => abl2Pcl.IN0
Nanod.pclabl => Pcl2Abl.IN0
Nanod.pclabl => dataIo:dataIo.Nanod.pclabl
Nanod.pcldbl => dbl2Pcl.IN0
Nanod.pcldbl => Pcl2Dbl.IN0
Nanod.pcldbl => dataIo:dataIo.Nanod.pcldbl
Nanod.pchdbh => dbh2Pch.IN0
Nanod.pchdbh => Pch2Dbh.IN0
Nanod.pchdbh => dataIo:dataIo.Nanod.pchdbh
Nanod.ssp => rxMux[4].OUTPUTSELECT
Nanod.ssp => rxMux[3].OUTPUTSELECT
Nanod.ssp => rxMux[2].OUTPUTSELECT
Nanod.ssp => rxMux[1].OUTPUTSELECT
Nanod.ssp => rxMux[0].OUTPUTSELECT
Nanod.ssp => rxIsSp.OUTPUTSELECT
Nanod.ssp => dataIo:dataIo.Nanod.ssp
Nanod.reg2dbh => Pch2Dbh.IN1
Nanod.reg2dbh => dataIo:dataIo.Nanod.reg2dbh
Nanod.reg2dbl => Pcl2Dbl.IN1
Nanod.reg2dbl => dataIo:dataIo.Nanod.reg2dbl
Nanod.dbl2reg => dbl2Pcl.IN1
Nanod.dbl2reg => dataIo:dataIo.Nanod.dbl2reg
Nanod.dbh2reg => dbh2Pch.IN1
Nanod.dbh2reg => dataIo:dataIo.Nanod.dbh2reg
Nanod.reg2abh => Pch2Abh.IN1
Nanod.reg2abh => dataIo:dataIo.Nanod.reg2abh
Nanod.reg2abl => Pcl2Abl.IN1
Nanod.reg2abl => dataIo:dataIo.Nanod.reg2abl
Nanod.abl2reg => abl2Pcl.IN1
Nanod.abl2reg => dataIo:dataIo.Nanod.abl2reg
Nanod.abh2reg => abh2Pch.IN1
Nanod.abh2reg => dataIo:dataIo.Nanod.abh2reg
Nanod.dobCtrl[0] => WideNor8.IN0
Nanod.dobCtrl[0] => Mux96.IN2
Nanod.dobCtrl[0] => Mux97.IN2
Nanod.dobCtrl[0] => Mux98.IN2
Nanod.dobCtrl[0] => Mux99.IN2
Nanod.dobCtrl[0] => Mux100.IN2
Nanod.dobCtrl[0] => Mux101.IN2
Nanod.dobCtrl[0] => Mux102.IN2
Nanod.dobCtrl[0] => Mux103.IN2
Nanod.dobCtrl[0] => Mux104.IN2
Nanod.dobCtrl[0] => Mux105.IN2
Nanod.dobCtrl[0] => Mux106.IN2
Nanod.dobCtrl[0] => Mux107.IN2
Nanod.dobCtrl[0] => Mux108.IN2
Nanod.dobCtrl[0] => Mux109.IN2
Nanod.dobCtrl[0] => Mux110.IN2
Nanod.dobCtrl[0] => Mux111.IN2
Nanod.dobCtrl[0] => dataIo:dataIo.Nanod.dobCtrl[0]
Nanod.dobCtrl[1] => WideNor8.IN1
Nanod.dobCtrl[1] => Mux96.IN1
Nanod.dobCtrl[1] => Mux97.IN1
Nanod.dobCtrl[1] => Mux98.IN1
Nanod.dobCtrl[1] => Mux99.IN1
Nanod.dobCtrl[1] => Mux100.IN1
Nanod.dobCtrl[1] => Mux101.IN1
Nanod.dobCtrl[1] => Mux102.IN1
Nanod.dobCtrl[1] => Mux103.IN1
Nanod.dobCtrl[1] => Mux104.IN1
Nanod.dobCtrl[1] => Mux105.IN1
Nanod.dobCtrl[1] => Mux106.IN1
Nanod.dobCtrl[1] => Mux107.IN1
Nanod.dobCtrl[1] => Mux108.IN1
Nanod.dobCtrl[1] => Mux109.IN1
Nanod.dobCtrl[1] => Mux110.IN1
Nanod.dobCtrl[1] => Mux111.IN1
Nanod.dobCtrl[1] => dataIo:dataIo.Nanod.dobCtrl[1]
Nanod.updSsw => dataIo:dataIo.Nanod.updSsw
Nanod.aob2Ab => WideNor5.IN4
Nanod.aob2Ab => Selector64.IN6
Nanod.aob2Ab => Selector65.IN6
Nanod.aob2Ab => Selector66.IN6
Nanod.aob2Ab => Selector67.IN6
Nanod.aob2Ab => Selector68.IN6
Nanod.aob2Ab => Selector69.IN6
Nanod.aob2Ab => Selector70.IN6
Nanod.aob2Ab => Selector71.IN6
Nanod.aob2Ab => Selector72.IN6
Nanod.aob2Ab => Selector73.IN6
Nanod.aob2Ab => Selector74.IN6
Nanod.aob2Ab => Selector75.IN6
Nanod.aob2Ab => Selector76.IN6
Nanod.aob2Ab => Selector77.IN6
Nanod.aob2Ab => Selector78.IN6
Nanod.aob2Ab => Selector79.IN6
Nanod.aob2Ab => WideNor6.IN4
Nanod.aob2Ab => Selector80.IN5
Nanod.aob2Ab => Selector81.IN5
Nanod.aob2Ab => Selector82.IN5
Nanod.aob2Ab => Selector83.IN5
Nanod.aob2Ab => Selector84.IN5
Nanod.aob2Ab => Selector85.IN5
Nanod.aob2Ab => Selector86.IN5
Nanod.aob2Ab => Selector87.IN5
Nanod.aob2Ab => Selector88.IN5
Nanod.aob2Ab => Selector89.IN5
Nanod.aob2Ab => Selector90.IN5
Nanod.aob2Ab => Selector91.IN5
Nanod.aob2Ab => Selector92.IN5
Nanod.aob2Ab => Selector93.IN5
Nanod.aob2Ab => Selector94.IN5
Nanod.aob2Ab => Selector95.IN5
Nanod.aob2Ab => dataIo:dataIo.Nanod.aob2Ab
Nanod.au2Aob => au2Aob.IN1
Nanod.au2Aob => dataIo:dataIo.Nanod.au2Aob
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => aob.OUTPUTSELECT
Nanod.ab2Aob => dataIo:dataIo.Nanod.ab2Aob
Nanod.db2Aob => comb.IN1
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => aob.OUTPUTSELECT
Nanod.db2Aob => dataIo:dataIo.Nanod.db2Aob
Nanod.ath2Abh => WideNor6.IN5
Nanod.ath2Abh => Selector80.IN4
Nanod.ath2Abh => Selector81.IN4
Nanod.ath2Abh => Selector82.IN4
Nanod.ath2Abh => Selector83.IN4
Nanod.ath2Abh => Selector84.IN4
Nanod.ath2Abh => Selector85.IN4
Nanod.ath2Abh => Selector86.IN4
Nanod.ath2Abh => Selector87.IN4
Nanod.ath2Abh => Selector88.IN4
Nanod.ath2Abh => Selector89.IN4
Nanod.ath2Abh => Selector90.IN4
Nanod.ath2Abh => Selector91.IN4
Nanod.ath2Abh => Selector92.IN4
Nanod.ath2Abh => Selector93.IN4
Nanod.ath2Abh => Selector94.IN4
Nanod.ath2Abh => Selector95.IN4
Nanod.ath2Abh => dataIo:dataIo.Nanod.ath2Abh
Nanod.ath2Dbh => WideNor3.IN4
Nanod.ath2Dbh => Selector32.IN4
Nanod.ath2Dbh => Selector33.IN4
Nanod.ath2Dbh => Selector34.IN4
Nanod.ath2Dbh => Selector35.IN4
Nanod.ath2Dbh => Selector36.IN4
Nanod.ath2Dbh => Selector37.IN4
Nanod.ath2Dbh => Selector38.IN4
Nanod.ath2Dbh => Selector39.IN4
Nanod.ath2Dbh => Selector40.IN4
Nanod.ath2Dbh => Selector41.IN4
Nanod.ath2Dbh => Selector42.IN4
Nanod.ath2Dbh => Selector43.IN4
Nanod.ath2Dbh => Selector44.IN4
Nanod.ath2Dbh => Selector45.IN4
Nanod.ath2Dbh => Selector46.IN4
Nanod.ath2Dbh => Selector47.IN4
Nanod.ath2Dbh => dataIo:dataIo.Nanod.ath2Dbh
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => Ath.OUTPUTSELECT
Nanod.dbh2Ath => dataIo:dataIo.Nanod.dbh2Ath
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => Ath.OUTPUTSELECT
Nanod.abh2Ath => dataIo:dataIo.Nanod.abh2Ath
Nanod.atl2Dbl => WideNor2.IN4
Nanod.atl2Dbl => Selector16.IN5
Nanod.atl2Dbl => Selector17.IN5
Nanod.atl2Dbl => Selector18.IN5
Nanod.atl2Dbl => Selector19.IN5
Nanod.atl2Dbl => Selector20.IN5
Nanod.atl2Dbl => Selector21.IN5
Nanod.atl2Dbl => Selector22.IN5
Nanod.atl2Dbl => Selector23.IN5
Nanod.atl2Dbl => Selector24.IN5
Nanod.atl2Dbl => Selector25.IN5
Nanod.atl2Dbl => Selector26.IN5
Nanod.atl2Dbl => Selector27.IN5
Nanod.atl2Dbl => Selector28.IN5
Nanod.atl2Dbl => Selector29.IN5
Nanod.atl2Dbl => Selector30.IN5
Nanod.atl2Dbl => Selector31.IN5
Nanod.atl2Dbl => dataIo:dataIo.Nanod.atl2Dbl
Nanod.atl2Abl => WideNor5.IN5
Nanod.atl2Abl => Selector64.IN5
Nanod.atl2Abl => Selector65.IN5
Nanod.atl2Abl => Selector66.IN5
Nanod.atl2Abl => Selector67.IN5
Nanod.atl2Abl => Selector68.IN5
Nanod.atl2Abl => Selector69.IN5
Nanod.atl2Abl => Selector70.IN5
Nanod.atl2Abl => Selector71.IN5
Nanod.atl2Abl => Selector72.IN5
Nanod.atl2Abl => Selector73.IN5
Nanod.atl2Abl => Selector74.IN5
Nanod.atl2Abl => Selector75.IN5
Nanod.atl2Abl => Selector76.IN5
Nanod.atl2Abl => Selector77.IN5
Nanod.atl2Abl => Selector78.IN5
Nanod.atl2Abl => Selector79.IN5
Nanod.atl2Abl => dataIo:dataIo.Nanod.atl2Abl
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => Atl.OUTPUTSELECT
Nanod.abl2Atl => dataIo:dataIo.Nanod.abl2Atl
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => Atl.OUTPUTSELECT
Nanod.dbl2Atl => dataIo:dataIo.Nanod.dbl2Atl
Nanod.toIrc => dataIo:dataIo.Nanod.toIrc
Nanod.todbin => dataIo:dataIo.Nanod.todbin
Nanod.auCntrl[0] => Mux64.IN9
Nanod.auCntrl[0] => Mux65.IN9
Nanod.auCntrl[0] => Mux66.IN9
Nanod.auCntrl[0] => Mux67.IN9
Nanod.auCntrl[0] => Mux68.IN9
Nanod.auCntrl[0] => Mux69.IN9
Nanod.auCntrl[0] => Mux70.IN9
Nanod.auCntrl[0] => Mux71.IN9
Nanod.auCntrl[0] => Mux72.IN9
Nanod.auCntrl[0] => Mux73.IN9
Nanod.auCntrl[0] => Mux74.IN9
Nanod.auCntrl[0] => Mux75.IN9
Nanod.auCntrl[0] => Mux76.IN9
Nanod.auCntrl[0] => Mux77.IN9
Nanod.auCntrl[0] => Mux78.IN9
Nanod.auCntrl[0] => Mux79.IN9
Nanod.auCntrl[0] => Mux80.IN9
Nanod.auCntrl[0] => Mux81.IN9
Nanod.auCntrl[0] => Mux82.IN9
Nanod.auCntrl[0] => Mux83.IN9
Nanod.auCntrl[0] => Mux84.IN9
Nanod.auCntrl[0] => Mux85.IN9
Nanod.auCntrl[0] => Mux86.IN9
Nanod.auCntrl[0] => Mux87.IN9
Nanod.auCntrl[0] => Mux88.IN9
Nanod.auCntrl[0] => Mux89.IN9
Nanod.auCntrl[0] => Mux90.IN9
Nanod.auCntrl[0] => Mux91.IN9
Nanod.auCntrl[0] => Mux92.IN9
Nanod.auCntrl[0] => Mux93.IN9
Nanod.auCntrl[0] => Mux94.IN9
Nanod.auCntrl[0] => Mux95.IN9
Nanod.auCntrl[0] => dataIo:dataIo.Nanod.auCntrl[0]
Nanod.auCntrl[1] => Mux64.IN8
Nanod.auCntrl[1] => Mux65.IN8
Nanod.auCntrl[1] => Mux66.IN8
Nanod.auCntrl[1] => Mux67.IN8
Nanod.auCntrl[1] => Mux68.IN8
Nanod.auCntrl[1] => Mux69.IN8
Nanod.auCntrl[1] => Mux70.IN8
Nanod.auCntrl[1] => Mux71.IN8
Nanod.auCntrl[1] => Mux72.IN8
Nanod.auCntrl[1] => Mux73.IN8
Nanod.auCntrl[1] => Mux74.IN8
Nanod.auCntrl[1] => Mux75.IN8
Nanod.auCntrl[1] => Mux76.IN8
Nanod.auCntrl[1] => Mux77.IN8
Nanod.auCntrl[1] => Mux78.IN8
Nanod.auCntrl[1] => Mux79.IN8
Nanod.auCntrl[1] => Mux80.IN8
Nanod.auCntrl[1] => Mux81.IN8
Nanod.auCntrl[1] => Mux82.IN8
Nanod.auCntrl[1] => Mux83.IN8
Nanod.auCntrl[1] => Mux84.IN8
Nanod.auCntrl[1] => Mux85.IN8
Nanod.auCntrl[1] => Mux86.IN8
Nanod.auCntrl[1] => Mux87.IN8
Nanod.auCntrl[1] => Mux88.IN8
Nanod.auCntrl[1] => Mux89.IN8
Nanod.auCntrl[1] => Mux90.IN8
Nanod.auCntrl[1] => Mux91.IN8
Nanod.auCntrl[1] => Mux92.IN8
Nanod.auCntrl[1] => Mux93.IN8
Nanod.auCntrl[1] => Mux94.IN8
Nanod.auCntrl[1] => Mux95.IN8
Nanod.auCntrl[1] => dataIo:dataIo.Nanod.auCntrl[1]
Nanod.auCntrl[2] => Mux64.IN7
Nanod.auCntrl[2] => Mux65.IN7
Nanod.auCntrl[2] => Mux66.IN7
Nanod.auCntrl[2] => Mux67.IN7
Nanod.auCntrl[2] => Mux68.IN7
Nanod.auCntrl[2] => Mux69.IN7
Nanod.auCntrl[2] => Mux70.IN7
Nanod.auCntrl[2] => Mux71.IN7
Nanod.auCntrl[2] => Mux72.IN7
Nanod.auCntrl[2] => Mux73.IN7
Nanod.auCntrl[2] => Mux74.IN7
Nanod.auCntrl[2] => Mux75.IN7
Nanod.auCntrl[2] => Mux76.IN7
Nanod.auCntrl[2] => Mux77.IN7
Nanod.auCntrl[2] => Mux78.IN7
Nanod.auCntrl[2] => Mux79.IN7
Nanod.auCntrl[2] => Mux80.IN7
Nanod.auCntrl[2] => Mux81.IN7
Nanod.auCntrl[2] => Mux82.IN7
Nanod.auCntrl[2] => Mux83.IN7
Nanod.auCntrl[2] => Mux84.IN7
Nanod.auCntrl[2] => Mux85.IN7
Nanod.auCntrl[2] => Mux86.IN7
Nanod.auCntrl[2] => Mux87.IN7
Nanod.auCntrl[2] => Mux88.IN7
Nanod.auCntrl[2] => Mux89.IN7
Nanod.auCntrl[2] => Mux90.IN7
Nanod.auCntrl[2] => Mux91.IN7
Nanod.auCntrl[2] => Mux92.IN7
Nanod.auCntrl[2] => Mux93.IN7
Nanod.auCntrl[2] => Mux94.IN7
Nanod.auCntrl[2] => Mux95.IN7
Nanod.auCntrl[2] => dataIo:dataIo.Nanod.auCntrl[2]
Nanod.noSpAlign => auInpMux.IN1
Nanod.noSpAlign => dataIo:dataIo.Nanod.noSpAlign
Nanod.auClkEn => always6.IN1
Nanod.auClkEn => dataIo:dataIo.Nanod.auClkEn
Nanod.Ir2Ird => dataIo:dataIo.Nanod.Ir2Ird
Nanod.initST => dataIo:dataIo.Nanod.initST
Nanod.ssw2Ftu => dataIo:dataIo.Nanod.ssw2Ftu
Nanod.ird2Ftu => dataIo:dataIo.Nanod.ird2Ftu
Nanod.pswIToFtu => dataIo:dataIo.Nanod.pswIToFtu
Nanod.ftu2Ccr => dataIo:dataIo.Nanod.ftu2Ccr
Nanod.ftu2Ccr => fx68kAlu:alu.ftu2Ccr
Nanod.sr2Ftu => dataIo:dataIo.Nanod.sr2Ftu
Nanod.ftu2Sr => dataIo:dataIo.Nanod.ftu2Sr
Nanod.inl2psw => dataIo:dataIo.Nanod.inl2psw
Nanod.updPren => always9.IN1
Nanod.updPren => dataIo:dataIo.Nanod.updPren
Nanod.abl2Pren => always9.IN1
Nanod.abl2Pren => dataIo:dataIo.Nanod.abl2Pren
Nanod.ftu2Abl => WideNor5.IN6
Nanod.ftu2Abl => Selector64.IN4
Nanod.ftu2Abl => Selector65.IN4
Nanod.ftu2Abl => Selector66.IN4
Nanod.ftu2Abl => Selector67.IN4
Nanod.ftu2Abl => Selector68.IN4
Nanod.ftu2Abl => Selector69.IN4
Nanod.ftu2Abl => Selector70.IN4
Nanod.ftu2Abl => Selector71.IN4
Nanod.ftu2Abl => Selector72.IN4
Nanod.ftu2Abl => Selector73.IN4
Nanod.ftu2Abl => Selector74.IN4
Nanod.ftu2Abl => Selector75.IN4
Nanod.ftu2Abl => Selector76.IN4
Nanod.ftu2Abl => Selector77.IN4
Nanod.ftu2Abl => Selector78.IN4
Nanod.ftu2Abl => Selector79.IN4
Nanod.ftu2Abl => dataIo:dataIo.Nanod.ftu2Abl
Nanod.ftu2Dbl => WideNor2.IN5
Nanod.ftu2Dbl => Selector16.IN4
Nanod.ftu2Dbl => Selector17.IN4
Nanod.ftu2Dbl => Selector18.IN4
Nanod.ftu2Dbl => Selector19.IN4
Nanod.ftu2Dbl => Selector20.IN4
Nanod.ftu2Dbl => Selector21.IN4
Nanod.ftu2Dbl => Selector22.IN4
Nanod.ftu2Dbl => Selector23.IN4
Nanod.ftu2Dbl => Selector24.IN4
Nanod.ftu2Dbl => Selector25.IN4
Nanod.ftu2Dbl => Selector26.IN4
Nanod.ftu2Dbl => Selector27.IN4
Nanod.ftu2Dbl => Selector28.IN4
Nanod.ftu2Dbl => Selector29.IN4
Nanod.ftu2Dbl => Selector30.IN4
Nanod.ftu2Dbl => Selector31.IN4
Nanod.ftu2Dbl => dataIo:dataIo.Nanod.ftu2Dbl
Nanod.const2Ftu => dataIo:dataIo.Nanod.const2Ftu
Nanod.tvn2Ftu => dataIo:dataIo.Nanod.tvn2Ftu
Nanod.clrTpend => dataIo:dataIo.Nanod.clrTpend
Nanod.updTpend => dataIo:dataIo.Nanod.updTpend
Nanod.noHighByte => dataIo:dataIo.Nanod.noHighByte
Nanod.noLowByte => dataIo:dataIo.Nanod.noLowByte
Nanod.isRmc => dataIo:dataIo.Nanod.isRmc
Nanod.busByte => dataIo:dataIo.Nanod.busByte
Nanod.isWrite => dataIo:dataIo.Nanod.isWrite
Nanod.waitBusFinish => dataIo:dataIo.Nanod.waitBusFinish
Nanod.permStart => dataIo:dataIo.Nanod.permStart
Irdecod.inhibitCcr => dataIo:dataIo.Irdecod.inhibitCcr
Irdecod.macroTvn[0] => dataIo:dataIo.Irdecod.macroTvn[0]
Irdecod.macroTvn[1] => dataIo:dataIo.Irdecod.macroTvn[1]
Irdecod.macroTvn[2] => dataIo:dataIo.Irdecod.macroTvn[2]
Irdecod.macroTvn[3] => dataIo:dataIo.Irdecod.macroTvn[3]
Irdecod.macroTvn[4] => dataIo:dataIo.Irdecod.macroTvn[4]
Irdecod.macroTvn[5] => dataIo:dataIo.Irdecod.macroTvn[5]
Irdecod.ftuConst[0] => dataIo:dataIo.Irdecod.ftuConst[0]
Irdecod.ftuConst[1] => dataIo:dataIo.Irdecod.ftuConst[1]
Irdecod.ftuConst[2] => dataIo:dataIo.Irdecod.ftuConst[2]
Irdecod.ftuConst[3] => dataIo:dataIo.Irdecod.ftuConst[3]
Irdecod.ftuConst[4] => dataIo:dataIo.Irdecod.ftuConst[4]
Irdecod.ftuConst[5] => dataIo:dataIo.Irdecod.ftuConst[5]
Irdecod.ftuConst[6] => dataIo:dataIo.Irdecod.ftuConst[6]
Irdecod.ftuConst[7] => dataIo:dataIo.Irdecod.ftuConst[7]
Irdecod.ftuConst[8] => dataIo:dataIo.Irdecod.ftuConst[8]
Irdecod.ftuConst[9] => dataIo:dataIo.Irdecod.ftuConst[9]
Irdecod.ftuConst[10] => dataIo:dataIo.Irdecod.ftuConst[10]
Irdecod.ftuConst[11] => dataIo:dataIo.Irdecod.ftuConst[11]
Irdecod.ftuConst[12] => dataIo:dataIo.Irdecod.ftuConst[12]
Irdecod.ftuConst[13] => dataIo:dataIo.Irdecod.ftuConst[13]
Irdecod.ftuConst[14] => dataIo:dataIo.Irdecod.ftuConst[14]
Irdecod.ftuConst[15] => dataIo:dataIo.Irdecod.ftuConst[15]
Irdecod.ryIsAreg => ryReg[3].DATAA
Irdecod.ryIsAreg => dataIo:dataIo.Irdecod.ryIsAreg
Irdecod.rxIsAreg => rxReg.DATAA
Irdecod.rxIsAreg => dataIo:dataIo.Irdecod.rxIsAreg
Irdecod.ry[0] => ryReg[0].DATAA
Irdecod.ry[0] => dataIo:dataIo.Irdecod.ry[0]
Irdecod.ry[1] => ryReg[1].DATAA
Irdecod.ry[1] => dataIo:dataIo.Irdecod.ry[1]
Irdecod.ry[2] => ryReg[2].DATAA
Irdecod.ry[2] => dataIo:dataIo.Irdecod.ry[2]
Irdecod.rx[0] => rxReg.DATAA
Irdecod.rx[0] => dataIo:dataIo.Irdecod.rx[0]
Irdecod.rx[1] => rxReg.DATAA
Irdecod.rx[1] => dataIo:dataIo.Irdecod.rx[1]
Irdecod.rx[2] => rxReg.DATAA
Irdecod.rx[2] => dataIo:dataIo.Irdecod.rx[2]
Irdecod.isMovep => dataIo:dataIo.Irdecod.isMovep
Irdecod.isByte => byteNotSpAlign.IN1
Irdecod.isByte => abdIsByte.IN1
Irdecod.isByte => dataIo:dataIo.Irdecod.isByte
Irdecod.isByte => fx68kAlu:alu.aluIsByte
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => movemRx.OUTPUTSELECT
Irdecod.movemPreDecr => dataIo:dataIo.Irdecod.movemPreDecr
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => rxReg.OUTPUTSELECT
Irdecod.rxIsMovem => dataIo:dataIo.Irdecod.rxIsMovem
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxMux.OUTPUTSELECT
Irdecod.rxIsUsp => rxIsSp.OUTPUTSELECT
Irdecod.rxIsUsp => dataIo:dataIo.Irdecod.rxIsUsp
Irdecod.ryIsDt => always0.IN1
Irdecod.ryIsDt => dataIo:dataIo.Irdecod.ryIsDt
Irdecod.rxIsDt => always0.IN0
Irdecod.rxIsDt => dataIo:dataIo.Irdecod.rxIsDt
Irdecod.toCcr => dataIo:dataIo.Irdecod.toCcr
Irdecod.implicitSp => rxReg[3].OUTPUTSELECT
Irdecod.implicitSp => rxReg[2].OUTPUTSELECT
Irdecod.implicitSp => rxReg[1].OUTPUTSELECT
Irdecod.implicitSp => rxReg[0].OUTPUTSELECT
Irdecod.implicitSp => dataIo:dataIo.Irdecod.implicitSp
Irdecod.implicitSp => always0.IN1
Irdecod.isTas => dataIo:dataIo.Irdecod.isTas
Irdecod.isPcRel => dataIo:dataIo.Irdecod.isPcRel
Ird[0] => fx68kAlu:alu.ird[0]
Ird[1] => fx68kAlu:alu.ird[1]
Ird[2] => fx68kAlu:alu.ird[2]
Ird[3] => fx68kAlu:alu.ird[3]
Ird[4] => fx68kAlu:alu.ird[4]
Ird[5] => fx68kAlu:alu.ird[5]
Ird[6] => fx68kAlu:alu.ird[6]
Ird[7] => fx68kAlu:alu.ird[7]
Ird[8] => fx68kAlu:alu.ird[8]
Ird[9] => fx68kAlu:alu.ird[9]
Ird[10] => fx68kAlu:alu.ird[10]
Ird[11] => fx68kAlu:alu.ird[11]
Ird[12] => fx68kAlu:alu.ird[12]
Ird[13] => fx68kAlu:alu.ird[13]
Ird[14] => fx68kAlu:alu.ird[14]
Ird[15] => fx68kAlu:alu.ird[15]
pswS => always0.IN1
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
pswS => rxMux.DATAB
ftu[0] => Selector31.IN7
ftu[0] => Selector79.IN8
ftu[0] => fx68kAlu:alu.ftu[0]
ftu[1] => Selector30.IN7
ftu[1] => Selector78.IN8
ftu[1] => fx68kAlu:alu.ftu[1]
ftu[2] => Selector29.IN7
ftu[2] => Selector77.IN8
ftu[2] => fx68kAlu:alu.ftu[2]
ftu[3] => Selector28.IN7
ftu[3] => Selector76.IN8
ftu[3] => fx68kAlu:alu.ftu[3]
ftu[4] => Selector27.IN7
ftu[4] => Selector75.IN8
ftu[4] => fx68kAlu:alu.ftu[4]
ftu[5] => Selector26.IN7
ftu[5] => Selector74.IN8
ftu[5] => fx68kAlu:alu.ftu[5]
ftu[6] => Selector25.IN7
ftu[6] => Selector73.IN8
ftu[6] => fx68kAlu:alu.ftu[6]
ftu[7] => Selector24.IN7
ftu[7] => Selector72.IN8
ftu[7] => fx68kAlu:alu.ftu[7]
ftu[8] => Selector23.IN7
ftu[8] => Selector71.IN8
ftu[8] => fx68kAlu:alu.ftu[8]
ftu[9] => Selector22.IN7
ftu[9] => Selector70.IN8
ftu[9] => fx68kAlu:alu.ftu[9]
ftu[10] => Selector21.IN7
ftu[10] => Selector69.IN8
ftu[10] => fx68kAlu:alu.ftu[10]
ftu[11] => Selector20.IN7
ftu[11] => Selector68.IN8
ftu[11] => fx68kAlu:alu.ftu[11]
ftu[12] => Selector19.IN7
ftu[12] => Selector67.IN8
ftu[12] => fx68kAlu:alu.ftu[12]
ftu[13] => Selector18.IN7
ftu[13] => Selector66.IN8
ftu[13] => fx68kAlu:alu.ftu[13]
ftu[14] => Selector17.IN7
ftu[14] => Selector65.IN8
ftu[14] => fx68kAlu:alu.ftu[14]
ftu[15] => Selector16.IN7
ftu[15] => Selector64.IN8
ftu[15] => fx68kAlu:alu.ftu[15]
iEdb[0] => dataIo:dataIo.iEdb[0]
iEdb[1] => dataIo:dataIo.iEdb[1]
iEdb[2] => dataIo:dataIo.iEdb[2]
iEdb[3] => dataIo:dataIo.iEdb[3]
iEdb[4] => dataIo:dataIo.iEdb[4]
iEdb[5] => dataIo:dataIo.iEdb[5]
iEdb[6] => dataIo:dataIo.iEdb[6]
iEdb[7] => dataIo:dataIo.iEdb[7]
iEdb[8] => dataIo:dataIo.iEdb[8]
iEdb[9] => dataIo:dataIo.iEdb[9]
iEdb[10] => dataIo:dataIo.iEdb[10]
iEdb[11] => dataIo:dataIo.iEdb[11]
iEdb[12] => dataIo:dataIo.iEdb[12]
iEdb[13] => dataIo:dataIo.iEdb[13]
iEdb[14] => dataIo:dataIo.iEdb[14]
iEdb[15] => dataIo:dataIo.iEdb[15]
ccr[0] <= fx68kAlu:alu.ccr[0]
ccr[1] <= fx68kAlu:alu.ccr[1]
ccr[2] <= fx68kAlu:alu.ccr[2]
ccr[3] <= fx68kAlu:alu.ccr[3]
ccr[4] <= fx68kAlu:alu.ccr[4]
ccr[5] <= fx68kAlu:alu.ccr[5]
ccr[6] <= fx68kAlu:alu.ccr[6]
ccr[7] <= fx68kAlu:alu.ccr[7]
alue[0] <= fx68kAlu:alu.alue[0]
alue[1] <= fx68kAlu:alu.alue[1]
alue[2] <= fx68kAlu:alu.alue[2]
alue[3] <= fx68kAlu:alu.alue[3]
alue[4] <= fx68kAlu:alu.alue[4]
alue[5] <= fx68kAlu:alu.alue[5]
alue[6] <= fx68kAlu:alu.alue[6]
alue[7] <= fx68kAlu:alu.alue[7]
alue[8] <= fx68kAlu:alu.alue[8]
alue[9] <= fx68kAlu:alu.alue[9]
alue[10] <= fx68kAlu:alu.alue[10]
alue[11] <= fx68kAlu:alu.alue[11]
alue[12] <= fx68kAlu:alu.alue[12]
alue[13] <= fx68kAlu:alu.alue[13]
alue[14] <= fx68kAlu:alu.alue[14]
alue[15] <= fx68kAlu:alu.alue[15]
prenEmpty <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
au05z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
dcr4 <= dcr4~reg0.DB_MAX_OUTPUT_PORT_TYPE
ze <= fx68kAlu:alu.ze
aob0 <= aob[0].DB_MAX_OUTPUT_PORT_TYPE
AblOut[0] <= Abl[0].DB_MAX_OUTPUT_PORT_TYPE
AblOut[1] <= Abl[1].DB_MAX_OUTPUT_PORT_TYPE
AblOut[2] <= Abl[2].DB_MAX_OUTPUT_PORT_TYPE
AblOut[3] <= Abl[3].DB_MAX_OUTPUT_PORT_TYPE
AblOut[4] <= Abl[4].DB_MAX_OUTPUT_PORT_TYPE
AblOut[5] <= Abl[5].DB_MAX_OUTPUT_PORT_TYPE
AblOut[6] <= Abl[6].DB_MAX_OUTPUT_PORT_TYPE
AblOut[7] <= Abl[7].DB_MAX_OUTPUT_PORT_TYPE
AblOut[8] <= Abl[8].DB_MAX_OUTPUT_PORT_TYPE
AblOut[9] <= Abl[9].DB_MAX_OUTPUT_PORT_TYPE
AblOut[10] <= Abl[10].DB_MAX_OUTPUT_PORT_TYPE
AblOut[11] <= Abl[11].DB_MAX_OUTPUT_PORT_TYPE
AblOut[12] <= Abl[12].DB_MAX_OUTPUT_PORT_TYPE
AblOut[13] <= Abl[13].DB_MAX_OUTPUT_PORT_TYPE
AblOut[14] <= Abl[14].DB_MAX_OUTPUT_PORT_TYPE
AblOut[15] <= Abl[15].DB_MAX_OUTPUT_PORT_TYPE
Irc[0] <= dataIo:dataIo.Irc[0]
Irc[1] <= dataIo:dataIo.Irc[1]
Irc[2] <= dataIo:dataIo.Irc[2]
Irc[3] <= dataIo:dataIo.Irc[3]
Irc[4] <= dataIo:dataIo.Irc[4]
Irc[5] <= dataIo:dataIo.Irc[5]
Irc[6] <= dataIo:dataIo.Irc[6]
Irc[7] <= dataIo:dataIo.Irc[7]
Irc[8] <= dataIo:dataIo.Irc[8]
Irc[9] <= dataIo:dataIo.Irc[9]
Irc[10] <= dataIo:dataIo.Irc[10]
Irc[11] <= dataIo:dataIo.Irc[11]
Irc[12] <= dataIo:dataIo.Irc[12]
Irc[13] <= dataIo:dataIo.Irc[13]
Irc[14] <= dataIo:dataIo.Irc[14]
Irc[15] <= dataIo:dataIo.Irc[15]
oEdb[0] <= dataIo:dataIo.oEdb[0]
oEdb[1] <= dataIo:dataIo.oEdb[1]
oEdb[2] <= dataIo:dataIo.oEdb[2]
oEdb[3] <= dataIo:dataIo.oEdb[3]
oEdb[4] <= dataIo:dataIo.oEdb[4]
oEdb[5] <= dataIo:dataIo.oEdb[5]
oEdb[6] <= dataIo:dataIo.oEdb[6]
oEdb[7] <= dataIo:dataIo.oEdb[7]
oEdb[8] <= dataIo:dataIo.oEdb[8]
oEdb[9] <= dataIo:dataIo.oEdb[9]
oEdb[10] <= dataIo:dataIo.oEdb[10]
oEdb[11] <= dataIo:dataIo.oEdb[11]
oEdb[12] <= dataIo:dataIo.oEdb[12]
oEdb[13] <= dataIo:dataIo.oEdb[13]
oEdb[14] <= dataIo:dataIo.oEdb[14]
oEdb[15] <= dataIo:dataIo.oEdb[15]
eab[1] <= aob[1].DB_MAX_OUTPUT_PORT_TYPE
eab[2] <= aob[2].DB_MAX_OUTPUT_PORT_TYPE
eab[3] <= aob[3].DB_MAX_OUTPUT_PORT_TYPE
eab[4] <= aob[4].DB_MAX_OUTPUT_PORT_TYPE
eab[5] <= aob[5].DB_MAX_OUTPUT_PORT_TYPE
eab[6] <= aob[6].DB_MAX_OUTPUT_PORT_TYPE
eab[7] <= aob[7].DB_MAX_OUTPUT_PORT_TYPE
eab[8] <= aob[8].DB_MAX_OUTPUT_PORT_TYPE
eab[9] <= aob[9].DB_MAX_OUTPUT_PORT_TYPE
eab[10] <= aob[10].DB_MAX_OUTPUT_PORT_TYPE
eab[11] <= aob[11].DB_MAX_OUTPUT_PORT_TYPE
eab[12] <= aob[12].DB_MAX_OUTPUT_PORT_TYPE
eab[13] <= aob[13].DB_MAX_OUTPUT_PORT_TYPE
eab[14] <= aob[14].DB_MAX_OUTPUT_PORT_TYPE
eab[15] <= aob[15].DB_MAX_OUTPUT_PORT_TYPE
eab[16] <= aob[16].DB_MAX_OUTPUT_PORT_TYPE
eab[17] <= aob[17].DB_MAX_OUTPUT_PORT_TYPE
eab[18] <= aob[18].DB_MAX_OUTPUT_PORT_TYPE
eab[19] <= aob[19].DB_MAX_OUTPUT_PORT_TYPE
eab[20] <= aob[20].DB_MAX_OUTPUT_PORT_TYPE
eab[21] <= aob[21].DB_MAX_OUTPUT_PORT_TYPE
eab[22] <= aob[22].DB_MAX_OUTPUT_PORT_TYPE
eab[23] <= aob[23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|pren:rmPren
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[0] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[1] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[2] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[3] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[4] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[5] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[6] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[7] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[8] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[9] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[10] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[11] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[12] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[13] => hbit.OUTPUTSELECT
mask[14] => hbit.OUTPUTSELECT
mask[14] => hbit.OUTPUTSELECT
mask[15] => hbit.DATAA
mask[15] => hbit.DATAA
hbit[0] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[1] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[2] <= hbit.DB_MAX_OUTPUT_PORT_TYPE
hbit[3] <= hbit.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|onehotEncoder4:dcrDecoder
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|dataIo:dataIo
Clks.enPhi2 => always0.IN1
Clks.enPhi2 => always0.IN1
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => ~NO_FANOUT~
Clks.clk => dob[0].CLK
Clks.clk => dob[1].CLK
Clks.clk => dob[2].CLK
Clks.clk => dob[3].CLK
Clks.clk => dob[4].CLK
Clks.clk => dob[5].CLK
Clks.clk => dob[6].CLK
Clks.clk => dob[7].CLK
Clks.clk => dob[8].CLK
Clks.clk => dob[9].CLK
Clks.clk => dob[10].CLK
Clks.clk => dob[11].CLK
Clks.clk => dob[12].CLK
Clks.clk => dob[13].CLK
Clks.clk => dob[14].CLK
Clks.clk => dob[15].CLK
Clks.clk => byteCycle.CLK
Clks.clk => dbin[0]~reg0.CLK
Clks.clk => dbin[1]~reg0.CLK
Clks.clk => dbin[2]~reg0.CLK
Clks.clk => dbin[3]~reg0.CLK
Clks.clk => dbin[4]~reg0.CLK
Clks.clk => dbin[5]~reg0.CLK
Clks.clk => dbin[6]~reg0.CLK
Clks.clk => dbin[7]~reg0.CLK
Clks.clk => dbin[8]~reg0.CLK
Clks.clk => dbin[9]~reg0.CLK
Clks.clk => dbin[10]~reg0.CLK
Clks.clk => dbin[11]~reg0.CLK
Clks.clk => dbin[12]~reg0.CLK
Clks.clk => dbin[13]~reg0.CLK
Clks.clk => dbin[14]~reg0.CLK
Clks.clk => dbin[15]~reg0.CLK
Clks.clk => Irc[0]~reg0.CLK
Clks.clk => Irc[1]~reg0.CLK
Clks.clk => Irc[2]~reg0.CLK
Clks.clk => Irc[3]~reg0.CLK
Clks.clk => Irc[4]~reg0.CLK
Clks.clk => Irc[5]~reg0.CLK
Clks.clk => Irc[6]~reg0.CLK
Clks.clk => Irc[7]~reg0.CLK
Clks.clk => Irc[8]~reg0.CLK
Clks.clk => Irc[9]~reg0.CLK
Clks.clk => Irc[10]~reg0.CLK
Clks.clk => Irc[11]~reg0.CLK
Clks.clk => Irc[12]~reg0.CLK
Clks.clk => Irc[13]~reg0.CLK
Clks.clk => Irc[14]~reg0.CLK
Clks.clk => Irc[15]~reg0.CLK
Clks.clk => xToIrc.CLK
Clks.clk => xToDbin.CLK
Clks.clk => byteMux.CLK
Clks.clk => dbinNoLow.CLK
Clks.clk => dbinNoHigh.CLK
Clks.clk => isByte_T4.CLK
enT1 => xToDbin.OUTPUTSELECT
enT1 => xToIrc.OUTPUTSELECT
enT2 => ~NO_FANOUT~
enT3 => xToDbin.OUTPUTSELECT
enT3 => xToIrc.OUTPUTSELECT
enT3 => always1.IN0
enT3 => byteMux.ENA
enT3 => dbinNoLow.ENA
enT3 => dbinNoHigh.ENA
enT4 => byteCycle.ENA
enT4 => isByte_T4.ENA
Nanod.abdIsByte => ~NO_FANOUT~
Nanod.dblDbh => ~NO_FANOUT~
Nanod.dblDbd => ~NO_FANOUT~
Nanod.ablAbh => ~NO_FANOUT~
Nanod.ablAbd => ~NO_FANOUT~
Nanod.extAbh => ~NO_FANOUT~
Nanod.extDbh => ~NO_FANOUT~
Nanod.dbin2Dbd => ~NO_FANOUT~
Nanod.dbin2Abd => ~NO_FANOUT~
Nanod.au2Pc => ~NO_FANOUT~
Nanod.au2Ab => ~NO_FANOUT~
Nanod.au2Db => ~NO_FANOUT~
Nanod.alu2Abd => ~NO_FANOUT~
Nanod.alu2Dbd => ~NO_FANOUT~
Nanod.abd2Alub => ~NO_FANOUT~
Nanod.dbd2Alub => ~NO_FANOUT~
Nanod.alue2Dbd => ~NO_FANOUT~
Nanod.dbd2Alue => ~NO_FANOUT~
Nanod.dcr2Dbd => ~NO_FANOUT~
Nanod.abd2Dcr => ~NO_FANOUT~
Nanod.aluFinish => ~NO_FANOUT~
Nanod.aluInit => ~NO_FANOUT~
Nanod.aluActrl => ~NO_FANOUT~
Nanod.aluDctrl[0] => ~NO_FANOUT~
Nanod.aluDctrl[1] => ~NO_FANOUT~
Nanod.aluColumn[0] => ~NO_FANOUT~
Nanod.aluColumn[1] => ~NO_FANOUT~
Nanod.aluColumn[2] => ~NO_FANOUT~
Nanod.rxlDbl => ~NO_FANOUT~
Nanod.rz => ~NO_FANOUT~
Nanod.abl2ryl => ~NO_FANOUT~
Nanod.dbl2ryl => ~NO_FANOUT~
Nanod.ryh2abh => ~NO_FANOUT~
Nanod.ryh2dbh => ~NO_FANOUT~
Nanod.ryl2ab => ~NO_FANOUT~
Nanod.ryl2db => ~NO_FANOUT~
Nanod.abh2ryh => ~NO_FANOUT~
Nanod.dbh2ryh => ~NO_FANOUT~
Nanod.abh2rxh => ~NO_FANOUT~
Nanod.abl2rxl => ~NO_FANOUT~
Nanod.rxl2ab => ~NO_FANOUT~
Nanod.rxl2db => ~NO_FANOUT~
Nanod.dbh2rxh => ~NO_FANOUT~
Nanod.dbl2rxl => ~NO_FANOUT~
Nanod.rxh2abh => ~NO_FANOUT~
Nanod.rxh2dbh => ~NO_FANOUT~
Nanod.pchabh => ~NO_FANOUT~
Nanod.pclabl => ~NO_FANOUT~
Nanod.pcldbl => ~NO_FANOUT~
Nanod.pchdbh => ~NO_FANOUT~
Nanod.ssp => ~NO_FANOUT~
Nanod.reg2dbh => ~NO_FANOUT~
Nanod.reg2dbl => ~NO_FANOUT~
Nanod.dbl2reg => ~NO_FANOUT~
Nanod.dbh2reg => ~NO_FANOUT~
Nanod.reg2abh => ~NO_FANOUT~
Nanod.reg2abl => ~NO_FANOUT~
Nanod.abl2reg => ~NO_FANOUT~
Nanod.abh2reg => ~NO_FANOUT~
Nanod.dobCtrl[0] => ~NO_FANOUT~
Nanod.dobCtrl[1] => ~NO_FANOUT~
Nanod.updSsw => ~NO_FANOUT~
Nanod.aob2Ab => ~NO_FANOUT~
Nanod.au2Aob => ~NO_FANOUT~
Nanod.ab2Aob => ~NO_FANOUT~
Nanod.db2Aob => ~NO_FANOUT~
Nanod.ath2Abh => ~NO_FANOUT~
Nanod.ath2Dbh => ~NO_FANOUT~
Nanod.dbh2Ath => ~NO_FANOUT~
Nanod.abh2Ath => ~NO_FANOUT~
Nanod.atl2Dbl => ~NO_FANOUT~
Nanod.atl2Abl => ~NO_FANOUT~
Nanod.abl2Atl => ~NO_FANOUT~
Nanod.dbl2Atl => ~NO_FANOUT~
Nanod.toIrc => xToIrc.DATAB
Nanod.todbin => xToDbin.DATAB
Nanod.auCntrl[0] => ~NO_FANOUT~
Nanod.auCntrl[1] => ~NO_FANOUT~
Nanod.auCntrl[2] => ~NO_FANOUT~
Nanod.noSpAlign => ~NO_FANOUT~
Nanod.auClkEn => ~NO_FANOUT~
Nanod.Ir2Ird => ~NO_FANOUT~
Nanod.initST => ~NO_FANOUT~
Nanod.ssw2Ftu => ~NO_FANOUT~
Nanod.ird2Ftu => ~NO_FANOUT~
Nanod.pswIToFtu => ~NO_FANOUT~
Nanod.ftu2Ccr => ~NO_FANOUT~
Nanod.sr2Ftu => ~NO_FANOUT~
Nanod.ftu2Sr => ~NO_FANOUT~
Nanod.inl2psw => ~NO_FANOUT~
Nanod.updPren => ~NO_FANOUT~
Nanod.abl2Pren => ~NO_FANOUT~
Nanod.ftu2Abl => ~NO_FANOUT~
Nanod.ftu2Dbl => ~NO_FANOUT~
Nanod.const2Ftu => ~NO_FANOUT~
Nanod.tvn2Ftu => ~NO_FANOUT~
Nanod.clrTpend => ~NO_FANOUT~
Nanod.updTpend => ~NO_FANOUT~
Nanod.noHighByte => dob.IN1
Nanod.noHighByte => dbinNoHigh.DATAIN
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dob.OUTPUTSELECT
Nanod.noLowByte => dbinNoLow.DATAIN
Nanod.isRmc => ~NO_FANOUT~
Nanod.busByte => byteMux.IN1
Nanod.busByte => byteCycle.IN0
Nanod.isWrite => ~NO_FANOUT~
Nanod.waitBusFinish => ~NO_FANOUT~
Nanod.permStart => ~NO_FANOUT~
Irdecod.inhibitCcr => ~NO_FANOUT~
Irdecod.macroTvn[0] => ~NO_FANOUT~
Irdecod.macroTvn[1] => ~NO_FANOUT~
Irdecod.macroTvn[2] => ~NO_FANOUT~
Irdecod.macroTvn[3] => ~NO_FANOUT~
Irdecod.macroTvn[4] => ~NO_FANOUT~
Irdecod.macroTvn[5] => ~NO_FANOUT~
Irdecod.ftuConst[0] => ~NO_FANOUT~
Irdecod.ftuConst[1] => ~NO_FANOUT~
Irdecod.ftuConst[2] => ~NO_FANOUT~
Irdecod.ftuConst[3] => ~NO_FANOUT~
Irdecod.ftuConst[4] => ~NO_FANOUT~
Irdecod.ftuConst[5] => ~NO_FANOUT~
Irdecod.ftuConst[6] => ~NO_FANOUT~
Irdecod.ftuConst[7] => ~NO_FANOUT~
Irdecod.ftuConst[8] => ~NO_FANOUT~
Irdecod.ftuConst[9] => ~NO_FANOUT~
Irdecod.ftuConst[10] => ~NO_FANOUT~
Irdecod.ftuConst[11] => ~NO_FANOUT~
Irdecod.ftuConst[12] => ~NO_FANOUT~
Irdecod.ftuConst[13] => ~NO_FANOUT~
Irdecod.ftuConst[14] => ~NO_FANOUT~
Irdecod.ftuConst[15] => ~NO_FANOUT~
Irdecod.ryIsAreg => ~NO_FANOUT~
Irdecod.rxIsAreg => ~NO_FANOUT~
Irdecod.ry[0] => ~NO_FANOUT~
Irdecod.ry[1] => ~NO_FANOUT~
Irdecod.ry[2] => ~NO_FANOUT~
Irdecod.rx[0] => ~NO_FANOUT~
Irdecod.rx[1] => ~NO_FANOUT~
Irdecod.rx[2] => ~NO_FANOUT~
Irdecod.isMovep => ~NO_FANOUT~
Irdecod.isByte => byteCycle.IN1
Irdecod.isByte => isByte_T4.DATAIN
Irdecod.movemPreDecr => ~NO_FANOUT~
Irdecod.rxIsMovem => ~NO_FANOUT~
Irdecod.rxIsUsp => ~NO_FANOUT~
Irdecod.ryIsDt => ~NO_FANOUT~
Irdecod.rxIsDt => ~NO_FANOUT~
Irdecod.toCcr => ~NO_FANOUT~
Irdecod.implicitSp => ~NO_FANOUT~
Irdecod.isTas => ~NO_FANOUT~
Irdecod.isPcRel => ~NO_FANOUT~
iEdb[0] => dbin.DATAA
iEdb[0] => dbin.DATAB
iEdb[0] => Irc[0]~reg0.DATAIN
iEdb[1] => dbin.DATAA
iEdb[1] => dbin.DATAB
iEdb[1] => Irc[1]~reg0.DATAIN
iEdb[2] => dbin.DATAA
iEdb[2] => dbin.DATAB
iEdb[2] => Irc[2]~reg0.DATAIN
iEdb[3] => dbin.DATAA
iEdb[3] => dbin.DATAB
iEdb[3] => Irc[3]~reg0.DATAIN
iEdb[4] => dbin.DATAA
iEdb[4] => dbin.DATAB
iEdb[4] => Irc[4]~reg0.DATAIN
iEdb[5] => dbin.DATAA
iEdb[5] => dbin.DATAB
iEdb[5] => Irc[5]~reg0.DATAIN
iEdb[6] => dbin.DATAA
iEdb[6] => dbin.DATAB
iEdb[6] => Irc[6]~reg0.DATAIN
iEdb[7] => dbin.DATAA
iEdb[7] => dbin.DATAB
iEdb[7] => Irc[7]~reg0.DATAIN
iEdb[8] => dbin.DATAB
iEdb[8] => dbin.DATAA
iEdb[8] => Irc[8]~reg0.DATAIN
iEdb[9] => dbin.DATAB
iEdb[9] => dbin.DATAA
iEdb[9] => Irc[9]~reg0.DATAIN
iEdb[10] => dbin.DATAB
iEdb[10] => dbin.DATAA
iEdb[10] => Irc[10]~reg0.DATAIN
iEdb[11] => dbin.DATAB
iEdb[11] => dbin.DATAA
iEdb[11] => Irc[11]~reg0.DATAIN
iEdb[12] => dbin.DATAB
iEdb[12] => dbin.DATAA
iEdb[12] => Irc[12]~reg0.DATAIN
iEdb[13] => dbin.DATAB
iEdb[13] => dbin.DATAA
iEdb[13] => Irc[13]~reg0.DATAIN
iEdb[14] => dbin.DATAB
iEdb[14] => dbin.DATAA
iEdb[14] => Irc[14]~reg0.DATAIN
iEdb[15] => dbin.DATAB
iEdb[15] => dbin.DATAA
iEdb[15] => Irc[15]~reg0.DATAIN
aob0 => byteMux.IN1
dobIdle => always1.IN1
dobInput[0] => dob.DATAA
dobInput[0] => dob.DATAB
dobInput[1] => dob.DATAA
dobInput[1] => dob.DATAB
dobInput[2] => dob.DATAA
dobInput[2] => dob.DATAB
dobInput[3] => dob.DATAA
dobInput[3] => dob.DATAB
dobInput[4] => dob.DATAA
dobInput[4] => dob.DATAB
dobInput[5] => dob.DATAA
dobInput[5] => dob.DATAB
dobInput[6] => dob.DATAA
dobInput[6] => dob.DATAB
dobInput[7] => dob.DATAA
dobInput[7] => dob.DATAB
dobInput[8] => dob.DATAB
dobInput[8] => dob.DATAA
dobInput[9] => dob.DATAB
dobInput[9] => dob.DATAA
dobInput[10] => dob.DATAB
dobInput[10] => dob.DATAA
dobInput[11] => dob.DATAB
dobInput[11] => dob.DATAA
dobInput[12] => dob.DATAB
dobInput[12] => dob.DATAA
dobInput[13] => dob.DATAB
dobInput[13] => dob.DATAA
dobInput[14] => dob.DATAB
dobInput[14] => dob.DATAA
dobInput[15] => dob.DATAB
dobInput[15] => dob.DATAA
Irc[0] <= Irc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[1] <= Irc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[2] <= Irc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[3] <= Irc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[4] <= Irc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[5] <= Irc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[6] <= Irc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[7] <= Irc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[8] <= Irc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[9] <= Irc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[10] <= Irc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[11] <= Irc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[12] <= Irc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[13] <= Irc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[14] <= Irc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Irc[15] <= Irc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[0] <= dbin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[1] <= dbin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[2] <= dbin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[3] <= dbin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[4] <= dbin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[5] <= dbin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[6] <= dbin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[7] <= dbin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[8] <= dbin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[9] <= dbin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[10] <= dbin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[11] <= dbin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[12] <= dbin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[13] <= dbin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[14] <= dbin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbin[15] <= dbin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oEdb[0] <= dob[0].DB_MAX_OUTPUT_PORT_TYPE
oEdb[1] <= dob[1].DB_MAX_OUTPUT_PORT_TYPE
oEdb[2] <= dob[2].DB_MAX_OUTPUT_PORT_TYPE
oEdb[3] <= dob[3].DB_MAX_OUTPUT_PORT_TYPE
oEdb[4] <= dob[4].DB_MAX_OUTPUT_PORT_TYPE
oEdb[5] <= dob[5].DB_MAX_OUTPUT_PORT_TYPE
oEdb[6] <= dob[6].DB_MAX_OUTPUT_PORT_TYPE
oEdb[7] <= dob[7].DB_MAX_OUTPUT_PORT_TYPE
oEdb[8] <= dob[8].DB_MAX_OUTPUT_PORT_TYPE
oEdb[9] <= dob[9].DB_MAX_OUTPUT_PORT_TYPE
oEdb[10] <= dob[10].DB_MAX_OUTPUT_PORT_TYPE
oEdb[11] <= dob[11].DB_MAX_OUTPUT_PORT_TYPE
oEdb[12] <= dob[12].DB_MAX_OUTPUT_PORT_TYPE
oEdb[13] <= dob[13].DB_MAX_OUTPUT_PORT_TYPE
oEdb[14] <= dob[14].DB_MAX_OUTPUT_PORT_TYPE
oEdb[15] <= dob[15].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu
clk => pswCcr[0].CLK
clk => pswCcr[1].CLK
clk => pswCcr[2].CLK
clk => pswCcr[3].CLK
clk => pswCcr[4].CLK
clk => alue[0]~reg0.CLK
clk => alue[1]~reg0.CLK
clk => alue[2]~reg0.CLK
clk => alue[3]~reg0.CLK
clk => alue[4]~reg0.CLK
clk => alue[5]~reg0.CLK
clk => alue[6]~reg0.CLK
clk => alue[7]~reg0.CLK
clk => alue[8]~reg0.CLK
clk => alue[9]~reg0.CLK
clk => alue[10]~reg0.CLK
clk => alue[11]~reg0.CLK
clk => alue[12]~reg0.CLK
clk => alue[13]~reg0.CLK
clk => alue[14]~reg0.CLK
clk => alue[15]~reg0.CLK
clk => ccrCore[0].CLK
clk => ccrCore[2].CLK
clk => coreH.CLK
clk => aluLatch[0].CLK
clk => aluLatch[1].CLK
clk => aluLatch[2].CLK
clk => aluLatch[3].CLK
clk => aluLatch[4].CLK
clk => aluLatch[5].CLK
clk => aluLatch[6].CLK
clk => aluLatch[7].CLK
clk => aluLatch[8].CLK
clk => aluLatch[9].CLK
clk => aluLatch[10].CLK
clk => aluLatch[11].CLK
clk => aluLatch[12].CLK
clk => aluLatch[13].CLK
clk => aluLatch[14].CLK
clk => aluLatch[15].CLK
clk => bcdOverf.CLK
clk => bcdCarry.CLK
clk => bcdLatch[0].CLK
clk => bcdLatch[1].CLK
clk => bcdLatch[2].CLK
clk => bcdLatch[3].CLK
clk => bcdLatch[4].CLK
clk => bcdLatch[5].CLK
clk => bcdLatch[6].CLK
clk => bcdLatch[7].CLK
clk => oper[0].CLK
clk => oper[1].CLK
clk => oper[2].CLK
clk => oper[3].CLK
clk => oper[4].CLK
clk => ccrMask[0].CLK
clk => ccrMask[1].CLK
clk => ccrMask[2].CLK
clk => ccrMask[3].CLK
clk => ccrMask[4].CLK
clk => isLong.CLK
clk => isByte.CLK
clk => rIrd8.CLK
clk => noCcrEn.CLK
clk => isArX.CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
clk => row[10].CLK
clk => row[11].CLK
clk => row[12].CLK
clk => row[13].CLK
clk => row[14].CLK
clk => row[15].CLK
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
pwrUp => pswCcr.OUTPUTSELECT
enT1 => bcdOverf.ENA
enT1 => bcdCarry.ENA
enT1 => bcdLatch[0].ENA
enT1 => bcdLatch[1].ENA
enT1 => bcdLatch[2].ENA
enT1 => bcdLatch[3].ENA
enT1 => bcdLatch[4].ENA
enT1 => bcdLatch[5].ENA
enT1 => bcdLatch[6].ENA
enT1 => bcdLatch[7].ENA
enT3 => isByte.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => aluLatch.OUTPUTSELECT
enT3 => coreH.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => alue.OUTPUTSELECT
enT3 => always8.IN0
enT3 => always8.IN1
enT3 => ccrCore[0].ENA
enT3 => ccrCore[2].ENA
enT3 => aluLatch[8].ENA
enT3 => aluLatch[9].ENA
enT3 => aluLatch[10].ENA
enT3 => aluLatch[11].ENA
enT3 => aluLatch[12].ENA
enT3 => aluLatch[13].ENA
enT3 => aluLatch[14].ENA
enT3 => aluLatch[15].ENA
enT3 => rIrd8.ENA
enT3 => noCcrEn.ENA
enT3 => isArX.ENA
enT3 => row[0].ENA
enT3 => row[1].ENA
enT3 => row[2].ENA
enT3 => row[3].ENA
enT3 => row[4].ENA
enT3 => row[5].ENA
enT3 => row[6].ENA
enT3 => row[7].ENA
enT3 => row[8].ENA
enT3 => row[9].ENA
enT3 => row[10].ENA
enT3 => row[11].ENA
enT3 => row[12].ENA
enT3 => row[13].ENA
enT3 => row[14].ENA
enT3 => row[15].ENA
enT4 => isLong.OUTPUTSELECT
enT4 => oper[0].ENA
enT4 => oper[1].ENA
enT4 => oper[2].ENA
enT4 => oper[3].ENA
enT4 => oper[4].ENA
enT4 => ccrMask[0].ENA
enT4 => ccrMask[1].ENA
enT4 => ccrMask[2].ENA
enT4 => ccrMask[3].ENA
enT4 => ccrMask[4].ENA
ird[0] => ird[0].IN1
ird[1] => ird[1].IN1
ird[2] => ird[2].IN1
ird[3] => ird[3].IN1
ird[4] => ird[4].IN1
ird[5] => ird[5].IN1
ird[6] => ird[6].IN1
ird[7] => ird[7].IN1
ird[8] => ird[8].IN1
ird[9] => ird[9].IN1
ird[10] => ird[10].IN1
ird[11] => ird[11].IN1
ird[12] => ird[12].IN1
ird[13] => ird[13].IN1
ird[14] => ird[14].IN1
ird[15] => ird[15].IN1
aluColumn[0] => aluGetOp:aluGetOp.col[0]
aluColumn[0] => ccrTable:ccrTable.col[0]
aluColumn[0] => WideOr7.IN0
aluColumn[0] => Equal5.IN1
aluColumn[0] => Equal6.IN0
aluColumn[1] => aluGetOp:aluGetOp.col[1]
aluColumn[1] => ccrTable:ccrTable.col[1]
aluColumn[1] => Selector2.IN53
aluColumn[1] => WideOr7.IN1
aluColumn[1] => Equal5.IN31
aluColumn[1] => Equal6.IN31
aluColumn[2] => aluGetOp:aluGetOp.col[2]
aluColumn[2] => ccrTable:ccrTable.col[2]
aluColumn[2] => WideOr7.IN2
aluColumn[2] => Equal5.IN0
aluColumn[2] => Equal6.IN30
aluDataCtrl[0] => Mux0.IN4
aluDataCtrl[0] => Mux1.IN4
aluDataCtrl[0] => Mux2.IN4
aluDataCtrl[0] => Mux3.IN4
aluDataCtrl[0] => Mux4.IN4
aluDataCtrl[0] => Mux5.IN4
aluDataCtrl[0] => Mux6.IN4
aluDataCtrl[0] => Mux7.IN4
aluDataCtrl[0] => Mux8.IN4
aluDataCtrl[0] => Mux9.IN4
aluDataCtrl[0] => Mux10.IN4
aluDataCtrl[0] => Mux11.IN4
aluDataCtrl[0] => Mux12.IN4
aluDataCtrl[0] => Mux13.IN4
aluDataCtrl[0] => Mux14.IN4
aluDataCtrl[0] => Mux15.IN4
aluDataCtrl[0] => Equal0.IN1
aluDataCtrl[1] => Mux0.IN3
aluDataCtrl[1] => Mux1.IN3
aluDataCtrl[1] => Mux2.IN3
aluDataCtrl[1] => Mux3.IN3
aluDataCtrl[1] => Mux4.IN3
aluDataCtrl[1] => Mux5.IN3
aluDataCtrl[1] => Mux6.IN3
aluDataCtrl[1] => Mux7.IN3
aluDataCtrl[1] => Mux8.IN3
aluDataCtrl[1] => Mux9.IN3
aluDataCtrl[1] => Mux10.IN3
aluDataCtrl[1] => Mux11.IN3
aluDataCtrl[1] => Mux12.IN3
aluDataCtrl[1] => Mux13.IN3
aluDataCtrl[1] => Mux14.IN3
aluDataCtrl[1] => Mux15.IN3
aluDataCtrl[1] => Equal0.IN0
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
aluAddrCtrl => aOperand.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
alueClkEn => alue.OUTPUTSELECT
ftu2Ccr => always8.IN1
init => always8.IN0
finish => ccrTable:ccrTable.finish
finish => always7.IN1
finish => always8.IN1
aluIsByte => isByte.DATAB
ftu[0] => pswCcr.DATAB
ftu[1] => pswCcr.DATAB
ftu[2] => pswCcr.DATAB
ftu[3] => pswCcr.DATAB
ftu[4] => pswCcr.DATAB
ftu[5] => ~NO_FANOUT~
ftu[6] => ~NO_FANOUT~
ftu[7] => ~NO_FANOUT~
ftu[8] => ~NO_FANOUT~
ftu[9] => ~NO_FANOUT~
ftu[10] => ~NO_FANOUT~
ftu[11] => ~NO_FANOUT~
ftu[12] => ~NO_FANOUT~
ftu[13] => ~NO_FANOUT~
ftu[14] => ~NO_FANOUT~
ftu[15] => ~NO_FANOUT~
alub[0] => aOperand.DATAB
alub[1] => aOperand.DATAB
alub[2] => aOperand.DATAB
alub[3] => aOperand.DATAB
alub[4] => aOperand.DATAB
alub[5] => aOperand.DATAB
alub[6] => aOperand.DATAB
alub[7] => aOperand.DATAB
alub[8] => aOperand.DATAB
alub[9] => aOperand.DATAB
alub[10] => aOperand.DATAB
alub[11] => aOperand.DATAB
alub[12] => aOperand.DATAB
alub[13] => aOperand.DATAB
alub[14] => aOperand.DATAB
alub[15] => aOperand.DATAB
iDataBus[0] => Mux15.IN5
iDataBus[0] => alue.DATAB
iDataBus[1] => Mux14.IN5
iDataBus[1] => alue.DATAB
iDataBus[2] => Mux13.IN5
iDataBus[2] => alue.DATAB
iDataBus[3] => Mux12.IN5
iDataBus[3] => alue.DATAB
iDataBus[4] => Mux11.IN5
iDataBus[4] => alue.DATAB
iDataBus[5] => Mux10.IN5
iDataBus[5] => alue.DATAB
iDataBus[6] => Mux9.IN5
iDataBus[6] => alue.DATAB
iDataBus[7] => Mux8.IN5
iDataBus[7] => alue.DATAB
iDataBus[8] => Mux7.IN5
iDataBus[8] => alue.DATAB
iDataBus[9] => Mux6.IN5
iDataBus[9] => alue.DATAB
iDataBus[10] => Mux5.IN5
iDataBus[10] => alue.DATAB
iDataBus[11] => Mux4.IN5
iDataBus[11] => alue.DATAB
iDataBus[12] => Mux3.IN5
iDataBus[12] => alue.DATAB
iDataBus[13] => Mux2.IN5
iDataBus[13] => alue.DATAB
iDataBus[14] => Mux1.IN5
iDataBus[14] => alue.DATAB
iDataBus[15] => Mux0.IN5
iDataBus[15] => alue.DATAB
iAddrBus[0] => aOperand.DATAA
iAddrBus[1] => aOperand.DATAA
iAddrBus[2] => aOperand.DATAA
iAddrBus[3] => aOperand.DATAA
iAddrBus[4] => aOperand.DATAA
iAddrBus[5] => aOperand.DATAA
iAddrBus[6] => aOperand.DATAA
iAddrBus[7] => aOperand.DATAA
iAddrBus[8] => aOperand.DATAA
iAddrBus[9] => aOperand.DATAA
iAddrBus[10] => aOperand.DATAA
iAddrBus[11] => aOperand.DATAA
iAddrBus[12] => aOperand.DATAA
iAddrBus[13] => aOperand.DATAA
iAddrBus[14] => aOperand.DATAA
iAddrBus[15] => aOperand.DATAA
ze <= ccrCore[2].DB_MAX_OUTPUT_PORT_TYPE
alue[0] <= alue[0].DB_MAX_OUTPUT_PORT_TYPE
alue[1] <= alue[1].DB_MAX_OUTPUT_PORT_TYPE
alue[2] <= alue[2].DB_MAX_OUTPUT_PORT_TYPE
alue[3] <= alue[3].DB_MAX_OUTPUT_PORT_TYPE
alue[4] <= alue[4].DB_MAX_OUTPUT_PORT_TYPE
alue[5] <= alue[5].DB_MAX_OUTPUT_PORT_TYPE
alue[6] <= alue[6].DB_MAX_OUTPUT_PORT_TYPE
alue[7] <= alue[7].DB_MAX_OUTPUT_PORT_TYPE
alue[8] <= alue[8].DB_MAX_OUTPUT_PORT_TYPE
alue[9] <= alue[9].DB_MAX_OUTPUT_PORT_TYPE
alue[10] <= alue[10].DB_MAX_OUTPUT_PORT_TYPE
alue[11] <= alue[11].DB_MAX_OUTPUT_PORT_TYPE
alue[12] <= alue[12].DB_MAX_OUTPUT_PORT_TYPE
alue[13] <= alue[13].DB_MAX_OUTPUT_PORT_TYPE
alue[14] <= alue[14].DB_MAX_OUTPUT_PORT_TYPE
alue[15] <= alue[15].DB_MAX_OUTPUT_PORT_TYPE
ccr[0] <= pswCcr[0].DB_MAX_OUTPUT_PORT_TYPE
ccr[1] <= pswCcr[1].DB_MAX_OUTPUT_PORT_TYPE
ccr[2] <= pswCcr[2].DB_MAX_OUTPUT_PORT_TYPE
ccr[3] <= pswCcr[3].DB_MAX_OUTPUT_PORT_TYPE
ccr[4] <= pswCcr[4].DB_MAX_OUTPUT_PORT_TYPE
ccr[5] <= <GND>
ccr[6] <= <GND>
ccr[7] <= <GND>
aluOut[0] <= aluLatch[0].DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluLatch[1].DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluLatch[2].DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluLatch[3].DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluLatch[4].DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluLatch[5].DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluLatch[6].DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluLatch[7].DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluLatch[8].DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluLatch[9].DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluLatch[10].DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluLatch[11].DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluLatch[12].DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluLatch[13].DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluLatch[14].DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluLatch[15].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|rowDecoder:rowDecoder
ird[0] => ~NO_FANOUT~
ird[1] => ~NO_FANOUT~
ird[2] => ~NO_FANOUT~
ird[3] => stype.DATAA
ird[3] => Equal1.IN0
ird[4] => stype.DATAA
ird[4] => Equal0.IN1
ird[4] => Equal1.IN2
ird[5] => Equal0.IN0
ird[5] => Equal1.IN1
ird[6] => size11.IN0
ird[6] => Equal3.IN0
ird[7] => size11.IN1
ird[7] => row.DATAB
ird[7] => row.DATAB
ird[7] => Mux0.IN10
ird[7] => Mux1.IN7
ird[7] => row.DATAB
ird[7] => row.DATAB
ird[7] => Equal3.IN2
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => row.OUTPUTSELECT
ird[8] => always1.IN1
ird[8] => always1.IN1
ird[8] => Decoder1.IN2
ird[8] => Mux9.IN19
ird[8] => row.DATAA
ird[8] => row.DATAA
ird[8] => Equal3.IN1
ird[9] => Decoder0.IN2
ird[9] => Mux0.IN9
ird[9] => Mux1.IN10
ird[9] => stype.DATAB
ird[10] => Decoder0.IN1
ird[10] => Mux0.IN8
ird[10] => Mux1.IN9
ird[10] => stype.DATAB
ird[11] => Decoder0.IN0
ird[11] => Mux0.IN7
ird[11] => Mux1.IN8
ird[12] => Mux2.IN18
ird[12] => Mux3.IN19
ird[12] => Mux4.IN19
ird[12] => Decoder2.IN3
ird[12] => Mux5.IN19
ird[12] => Mux6.IN19
ird[12] => Mux7.IN19
ird[12] => Mux8.IN19
ird[12] => Mux9.IN18
ird[12] => Mux10.IN19
ird[12] => Mux11.IN19
ird[12] => Mux12.IN19
ird[12] => Mux13.IN19
ird[12] => noCcrEn.IN1
ird[12] => Equal2.IN1
ird[13] => Mux2.IN17
ird[13] => Mux3.IN18
ird[13] => Mux4.IN18
ird[13] => Decoder2.IN2
ird[13] => Mux5.IN18
ird[13] => Mux6.IN18
ird[13] => Mux7.IN18
ird[13] => Mux8.IN18
ird[13] => Mux9.IN17
ird[13] => Mux10.IN18
ird[13] => Mux11.IN18
ird[13] => Mux12.IN18
ird[13] => Mux13.IN18
ird[13] => noCcrEn.IN1
ird[13] => noCcrEn.IN0
ird[13] => Equal2.IN3
ird[14] => Mux2.IN16
ird[14] => Mux3.IN17
ird[14] => Mux4.IN17
ird[14] => Decoder2.IN1
ird[14] => Mux5.IN17
ird[14] => Mux6.IN17
ird[14] => Mux7.IN17
ird[14] => Mux8.IN17
ird[14] => Mux9.IN16
ird[14] => Mux10.IN17
ird[14] => Mux11.IN17
ird[14] => Mux12.IN17
ird[14] => Mux13.IN17
ird[14] => Equal2.IN0
ird[14] => noCcrEn.IN0
ird[15] => Mux2.IN15
ird[15] => Mux3.IN16
ird[15] => Mux4.IN16
ird[15] => Decoder2.IN0
ird[15] => Mux5.IN16
ird[15] => Mux6.IN16
ird[15] => Mux7.IN16
ird[15] => Mux8.IN16
ird[15] => Mux9.IN15
ird[15] => Mux10.IN16
ird[15] => Mux11.IN16
ird[15] => Mux12.IN16
ird[15] => Mux13.IN16
ird[15] => noCcrEn.IN1
ird[15] => Equal2.IN2
ird[15] => noCcrEn.IN1
row[0] <= <GND>
row[1] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
row[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
row[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
row[12] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
row[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
row[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
noCcrEn <= noCcrEn.DB_MAX_OUTPUT_PORT_TYPE
isArX <= isArX.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluGetOp:aluGetOp
row[0] => ~NO_FANOUT~
row[1] => Selector6.IN11
row[1] => Selector7.IN16
row[1] => Selector8.IN17
row[1] => Selector9.IN19
row[1] => Selector10.IN16
row[2] => WideOr1.IN0
row[2] => Selector7.IN15
row[2] => Selector8.IN16
row[2] => Selector9.IN18
row[2] => Selector10.IN15
row[3] => Selector6.IN10
row[3] => Selector7.IN14
row[3] => aluOp.IN0
row[3] => Selector9.IN17
row[3] => Selector10.IN14
row[4] => WideOr1.IN1
row[4] => Selector7.IN13
row[4] => Selector8.IN15
row[4] => Selector9.IN16
row[4] => aluOp.IN0
row[5] => aluOp.IN0
row[5] => WideOr4.IN0
row[5] => WideOr6.IN0
row[6] => aluOp.IN1
row[6] => WideOr4.IN1
row[6] => WideOr6.IN1
row[7] => Selector6.IN9
row[7] => WideOr2.IN0
row[7] => Selector8.IN14
row[7] => Selector9.IN15
row[7] => WideOr6.IN2
row[8] => Selector6.IN8
row[8] => WideOr2.IN1
row[8] => Selector8.IN13
row[8] => WideOr5.IN0
row[8] => Selector10.IN13
row[9] => Selector6.IN7
row[9] => WideOr2.IN2
row[9] => Selector8.IN12
row[9] => Selector9.IN14
row[9] => Selector10.IN12
row[10] => Selector6.IN6
row[10] => Selector7.IN12
row[10] => WideOr4.IN2
row[10] => Selector9.IN13
row[10] => Selector10.IN11
row[11] => Selector6.IN5
row[11] => Selector7.IN11
row[11] => Selector8.IN11
row[11] => Selector9.IN12
row[11] => Selector10.IN10
row[12] => WideOr1.IN2
row[12] => WideOr3.IN0
row[12] => aluOp.IN1
row[12] => WideOr5.IN1
row[12] => WideOr6.IN3
row[13] => WideOr1.IN3
row[13] => WideOr3.IN1
row[13] => WideOr4.IN3
row[13] => WideOr5.IN2
row[13] => aluOp.IN1
row[14] => WideOr1.IN4
row[14] => WideOr3.IN2
row[14] => WideOr4.IN4
row[14] => WideOr5.IN3
row[14] => Selector10.IN9
row[15] => WideOr1.IN5
row[15] => Selector7.IN10
row[15] => Selector8.IN10
row[15] => WideOr5.IN4
row[15] => WideOr6.IN4
col[0] => Decoder0.IN1
col[0] => aluOp.OUTPUTSELECT
col[0] => Decoder1.IN2
col[0] => Equal2.IN63
col[0] => Equal3.IN63
col[0] => Selector7.IN17
col[0] => Selector10.IN19
col[0] => Selector7.IN18
col[0] => Selector8.IN19
col[0] => Selector7.IN19
col[0] => Selector7.IN3
col[0] => Selector8.IN3
col[0] => Selector8.IN4
col[0] => Selector10.IN3
col[0] => Equal0.IN31
col[0] => Equal1.IN1
col[1] => Decoder1.IN1
col[1] => Equal2.IN62
col[1] => Equal3.IN62
col[1] => Equal0.IN30
col[1] => Equal1.IN0
col[2] => Decoder0.IN0
col[2] => Decoder1.IN0
col[2] => Equal2.IN61
col[2] => Equal3.IN61
col[2] => Selector6.IN12
col[2] => Selector8.IN18
col[2] => Selector10.IN17
col[2] => Selector10.IN18
col[2] => Selector6.IN13
col[2] => Selector6.IN14
col[2] => Selector6.IN15
col[2] => Selector6.IN16
col[2] => Selector6.IN17
col[2] => Selector9.IN2
col[2] => Selector9.IN3
col[2] => Selector9.IN4
col[2] => Selector10.IN2
col[2] => Equal0.IN0
col[2] => Equal1.IN31
isCorf => aluOp.DATAB
aluOp[0] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
aluOp[3] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[4] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|ccrTable:ccrTable
col[0] => Mux0.IN10
col[0] => Mux1.IN8
col[0] => Mux2.IN9
col[0] => Mux3.IN8
col[0] => Mux4.IN8
col[0] => Equal0.IN30
col[1] => Mux0.IN9
col[1] => Mux1.IN7
col[1] => Mux2.IN8
col[1] => Mux3.IN7
col[1] => Mux4.IN7
col[1] => Equal0.IN60
col[2] => Mux0.IN8
col[2] => Mux1.IN6
col[2] => Mux2.IN7
col[2] => Mux3.IN6
col[2] => Mux4.IN6
col[2] => Equal0.IN29
row[0] => Equal5.IN31
row[0] => Equal6.IN31
row[0] => Equal7.IN31
row[1] => WideOr1.IN0
row[1] => Equal5.IN30
row[1] => Equal6.IN30
row[1] => Equal7.IN30
row[1] => Mux1.IN9
row[1] => Mux2.IN10
row[1] => Mux3.IN9
row[1] => Mux4.IN9
row[2] => WideOr0.IN0
row[2] => WideOr1.IN1
row[2] => Equal5.IN29
row[2] => Equal6.IN29
row[2] => Equal7.IN29
row[3] => WideOr0.IN1
row[3] => ccrMask.IN0
row[3] => Equal5.IN28
row[3] => Equal6.IN28
row[3] => Equal7.IN28
row[4] => WideOr1.IN2
row[4] => Equal5.IN27
row[4] => Equal6.IN27
row[4] => Equal7.IN27
row[5] => WideOr0.IN2
row[5] => WideOr1.IN3
row[5] => Equal5.IN26
row[5] => Equal6.IN26
row[5] => Equal7.IN26
row[6] => WideOr1.IN4
row[6] => Equal5.IN25
row[6] => Equal6.IN25
row[6] => Equal7.IN25
row[7] => WideOr1.IN5
row[7] => Equal5.IN24
row[7] => Equal6.IN24
row[7] => Equal7.IN24
row[7] => ccrMask1[1].DATAB
row[7] => ccrMask1[0].DATAB
row[8] => WideOr1.IN6
row[8] => Equal5.IN23
row[8] => Equal6.IN23
row[8] => Equal7.IN23
row[9] => WideOr0.IN3
row[9] => ccrMask.IN1
row[9] => Equal5.IN22
row[9] => Equal6.IN22
row[9] => Equal7.IN22
row[10] => WideOr0.IN4
row[10] => WideOr1.IN7
row[10] => Equal5.IN21
row[10] => Equal6.IN21
row[10] => Equal7.IN21
row[11] => WideOr1.IN8
row[11] => Equal5.IN20
row[11] => Equal6.IN20
row[11] => Equal7.IN20
row[12] => WideOr0.IN5
row[12] => WideOr1.IN9
row[12] => Equal5.IN19
row[12] => Equal6.IN19
row[12] => Equal7.IN19
row[13] => WideOr1.IN10
row[13] => Equal5.IN18
row[13] => Equal6.IN18
row[13] => Equal7.IN18
row[13] => ccrMask1.IN0
row[14] => WideOr1.IN11
row[14] => Equal5.IN17
row[14] => Equal6.IN17
row[14] => Equal7.IN17
row[14] => ccrMask1.IN1
row[15] => Selector0.IN5
row[15] => Equal5.IN16
row[15] => Equal6.IN16
row[15] => Equal7.IN16
row[15] => Mux1.IN4
row[15] => Mux1.IN5
row[15] => Mux3.IN4
row[15] => Mux3.IN5
row[15] => Mux4.IN4
row[15] => Mux4.IN5
finish => ccrMask1[3].OUTPUTSELECT
finish => ccrMask1[1].OUTPUTSELECT
finish => ccrMask1[0].OUTPUTSELECT
ccrMask[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ccrMask[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluShifter:shifter
data[0] => result.DATAA
data[0] => result.DATAB
data[0] => result.DATAB
data[1] => result.DATAA
data[1] => result.DATAB
data[1] => result.DATAB
data[1] => result.DATAB
data[2] => result.DATAA
data[2] => result.DATAB
data[2] => result.DATAB
data[2] => result.DATAB
data[3] => result.DATAA
data[3] => result.DATAB
data[3] => result.DATAB
data[3] => result.DATAB
data[4] => result.DATAA
data[4] => result.DATAB
data[4] => result.DATAB
data[4] => result.DATAB
data[5] => result.DATAA
data[5] => result.DATAB
data[5] => result.DATAB
data[5] => result.DATAB
data[6] => result.DATAA
data[6] => result.DATAB
data[6] => result.DATAB
data[6] => result.DATAB
data[7] => result.DATAA
data[7] => result.DATAB
data[7] => result.DATAB
data[7] => result.DATAB
data[8] => tdata[8].DATAA
data[9] => result.DATAA
data[9] => result.DATAB
data[9] => result.DATAB
data[9] => result.DATAB
data[10] => result.DATAA
data[10] => result.DATAB
data[10] => result.DATAB
data[10] => result.DATAB
data[11] => result.DATAA
data[11] => result.DATAB
data[11] => result.DATAB
data[11] => result.DATAB
data[12] => result.DATAA
data[12] => result.DATAB
data[12] => result.DATAB
data[12] => result.DATAB
data[13] => result.DATAA
data[13] => result.DATAB
data[13] => result.DATAB
data[13] => result.DATAB
data[14] => result.DATAA
data[14] => result.DATAB
data[14] => result.DATAB
data[14] => result.DATAB
data[15] => result.DATAA
data[15] => result.DATAB
data[15] => result.DATAB
data[16] => tdata.DATAA
data[16] => tdata[16].DATAB
data[17] => result.DATAA
data[17] => result.DATAB
data[17] => result.DATAB
data[17] => result.DATAB
data[18] => result.DATAA
data[18] => result.DATAB
data[18] => result.DATAB
data[18] => result.DATAB
data[19] => result.DATAA
data[19] => result.DATAB
data[19] => result.DATAB
data[19] => result.DATAB
data[20] => result.DATAA
data[20] => result.DATAB
data[20] => result.DATAB
data[20] => result.DATAB
data[21] => result.DATAA
data[21] => result.DATAB
data[21] => result.DATAB
data[21] => result.DATAB
data[22] => result.DATAA
data[22] => result.DATAB
data[22] => result.DATAB
data[22] => result.DATAB
data[23] => result.DATAA
data[23] => result.DATAB
data[23] => result.DATAB
data[23] => result.DATAB
data[24] => result.DATAA
data[24] => result.DATAB
data[24] => result.DATAB
data[24] => result.DATAB
data[25] => result.DATAA
data[25] => result.DATAB
data[25] => result.DATAB
data[25] => result.DATAB
data[26] => result.DATAA
data[26] => result.DATAB
data[26] => result.DATAB
data[26] => result.DATAB
data[27] => result.DATAA
data[27] => result.DATAB
data[27] => result.DATAB
data[27] => result.DATAB
data[28] => result.DATAA
data[28] => result.DATAB
data[28] => result.DATAB
data[28] => result.DATAB
data[29] => result.DATAA
data[29] => result.DATAB
data[29] => result.DATAB
data[29] => result.DATAB
data[30] => result.DATAA
data[30] => result.DATAB
data[30] => result.DATAB
data[30] => result.DATAB
data[31] => result.DATAB
data[31] => result.DATAB
data[31] => result.DATAB
isByte => always0.IN0
isLong => always0.IN0
swapWords => always1.IN0
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
swapWords => result.OUTPUTSELECT
dir => always0.IN1
dir => always0.IN1
dir => always1.IN1
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
dir => result.OUTPUTSELECT
cin => tdata.DATAB
cin => tdata[8].DATAB
cin => result.DATAB
cin => result.DATAA
cin => result.DATAB
cin => result.DATAB
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|excUnit:excUnit|fx68kAlu:alu|aluCorf:aluCorf
binResult[0] => bcdResult[0].DATAIN
binResult[1] => gt9.IN0
binResult[1] => Add0.IN12
binResult[1] => Add2.IN14
binResult[2] => gt9.IN1
binResult[2] => Add0.IN11
binResult[2] => Add2.IN13
binResult[3] => gt9.IN1
binResult[3] => Add0.IN10
binResult[3] => Add2.IN12
binResult[4] => Add0.IN9
binResult[4] => Add2.IN11
binResult[5] => Add0.IN8
binResult[5] => Add2.IN10
binResult[6] => Add0.IN7
binResult[6] => Add2.IN9
binResult[7] => Add0.IN6
binResult[7] => Add2.IN8
binResult[7] => ov.IN1
binResult[7] => ov.IN1
bAdd => comb.OUTPUTSELECT
bAdd => comb.OUTPUTSELECT
bAdd => htemp[8].OUTPUTSELECT
bAdd => htemp[7].OUTPUTSELECT
bAdd => htemp[6].OUTPUTSELECT
bAdd => htemp[5].OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => htemp.OUTPUTSELECT
bAdd => hNib[4].OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => hNib.OUTPUTSELECT
bAdd => ov.OUTPUTSELECT
cin => highC.IN1
cin => dC.IN1
hCarry => lowC.IN1
bcdResult[0] <= binResult[0].DB_MAX_OUTPUT_PORT_TYPE
bcdResult[1] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[2] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[3] <= htemp.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[4] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[5] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[6] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
bcdResult[7] <= hNib.DB_MAX_OUTPUT_PORT_TYPE
dC <= dC.DB_MAX_OUTPUT_PORT_TYPE
ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|nDecoder3:nDecoder
Clks.enPhi2 => ~NO_FANOUT~
Clks.enPhi1 => ~NO_FANOUT~
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => ~NO_FANOUT~
Clks.clk => Nanod.abl2ryl~reg0.CLK
Clks.clk => Nanod.dbl2ryl~reg0.CLK
Clks.clk => Nanod.ryh2abh~reg0.CLK
Clks.clk => Nanod.ryh2dbh~reg0.CLK
Clks.clk => Nanod.ryl2ab~reg0.CLK
Clks.clk => Nanod.ryl2db~reg0.CLK
Clks.clk => Nanod.abh2ryh~reg0.CLK
Clks.clk => Nanod.dbh2ryh~reg0.CLK
Clks.clk => Nanod.abh2rxh~reg0.CLK
Clks.clk => Nanod.abl2rxl~reg0.CLK
Clks.clk => Nanod.rxl2ab~reg0.CLK
Clks.clk => Nanod.rxl2db~reg0.CLK
Clks.clk => Nanod.dbh2rxh~reg0.CLK
Clks.clk => Nanod.dbl2rxl~reg0.CLK
Clks.clk => Nanod.rxh2abh~reg0.CLK
Clks.clk => Nanod.rxh2dbh~reg0.CLK
Clks.clk => Nanod.isRmc~reg0.CLK
Clks.clk => Nanod.dblDbh~reg0.CLK
Clks.clk => Nanod.dblDbd~reg0.CLK
Clks.clk => Nanod.ablAbh~reg0.CLK
Clks.clk => Nanod.ablAbd~reg0.CLK
Clks.clk => Nanod.extAbh~reg0.CLK
Clks.clk => Nanod.extDbh~reg0.CLK
Clks.clk => Nanod.alu2Abd~reg0.CLK
Clks.clk => Nanod.alu2Dbd~reg0.CLK
Clks.clk => Nanod.abd2Alub~reg0.CLK
Clks.clk => Nanod.dbd2Alub~reg0.CLK
Clks.clk => Nanod.alue2Dbd~reg0.CLK
Clks.clk => Nanod.dbd2Alue~reg0.CLK
Clks.clk => Nanod.dcr2Dbd~reg0.CLK
Clks.clk => Nanod.abd2Dcr~reg0.CLK
Clks.clk => Nanod.dobCtrl[0]~reg0.CLK
Clks.clk => Nanod.dobCtrl[1]~reg0.CLK
Clks.clk => Nanod.aob2Ab~reg0.CLK
Clks.clk => Nanod.ath2Abh~reg0.CLK
Clks.clk => Nanod.ath2Dbh~reg0.CLK
Clks.clk => Nanod.dbh2Ath~reg0.CLK
Clks.clk => Nanod.abh2Ath~reg0.CLK
Clks.clk => Nanod.atl2Dbl~reg0.CLK
Clks.clk => Nanod.atl2Abl~reg0.CLK
Clks.clk => Nanod.abl2Atl~reg0.CLK
Clks.clk => Nanod.dbl2Atl~reg0.CLK
Clks.clk => Nanod.toIrc~reg0.CLK
Clks.clk => Nanod.todbin~reg0.CLK
Clks.clk => Nanod.auCntrl[0]~reg0.CLK
Clks.clk => Nanod.auCntrl[1]~reg0.CLK
Clks.clk => Nanod.auCntrl[2]~reg0.CLK
Clks.clk => Nanod.noSpAlign~reg0.CLK
Clks.clk => Nanod.auClkEn~reg0.CLK
Clks.clk => ftuCtrl[0].CLK
Clks.clk => ftuCtrl[1].CLK
Clks.clk => ftuCtrl[2].CLK
Clks.clk => ftuCtrl[3].CLK
Irdecod.inhibitCcr => ~NO_FANOUT~
Irdecod.macroTvn[0] => ~NO_FANOUT~
Irdecod.macroTvn[1] => ~NO_FANOUT~
Irdecod.macroTvn[2] => ~NO_FANOUT~
Irdecod.macroTvn[3] => ~NO_FANOUT~
Irdecod.macroTvn[4] => ~NO_FANOUT~
Irdecod.macroTvn[5] => ~NO_FANOUT~
Irdecod.ftuConst[0] => ~NO_FANOUT~
Irdecod.ftuConst[1] => ~NO_FANOUT~
Irdecod.ftuConst[2] => ~NO_FANOUT~
Irdecod.ftuConst[3] => ~NO_FANOUT~
Irdecod.ftuConst[4] => ~NO_FANOUT~
Irdecod.ftuConst[5] => ~NO_FANOUT~
Irdecod.ftuConst[6] => ~NO_FANOUT~
Irdecod.ftuConst[7] => ~NO_FANOUT~
Irdecod.ftuConst[8] => ~NO_FANOUT~
Irdecod.ftuConst[9] => ~NO_FANOUT~
Irdecod.ftuConst[10] => ~NO_FANOUT~
Irdecod.ftuConst[11] => ~NO_FANOUT~
Irdecod.ftuConst[12] => ~NO_FANOUT~
Irdecod.ftuConst[13] => ~NO_FANOUT~
Irdecod.ftuConst[14] => ~NO_FANOUT~
Irdecod.ftuConst[15] => ~NO_FANOUT~
Irdecod.ryIsAreg => ~NO_FANOUT~
Irdecod.rxIsAreg => ~NO_FANOUT~
Irdecod.ry[0] => ~NO_FANOUT~
Irdecod.ry[1] => ~NO_FANOUT~
Irdecod.ry[2] => ~NO_FANOUT~
Irdecod.rx[0] => ~NO_FANOUT~
Irdecod.rx[1] => ~NO_FANOUT~
Irdecod.rx[2] => ~NO_FANOUT~
Irdecod.isMovep => ~NO_FANOUT~
Irdecod.isByte => ~NO_FANOUT~
Irdecod.movemPreDecr => ~NO_FANOUT~
Irdecod.rxIsMovem => ~NO_FANOUT~
Irdecod.rxIsUsp => ~NO_FANOUT~
Irdecod.ryIsDt => ~NO_FANOUT~
Irdecod.rxIsDt => ~NO_FANOUT~
Irdecod.toCcr => ~NO_FANOUT~
Irdecod.implicitSp => ~NO_FANOUT~
Irdecod.isTas => isRmc.IN0
Irdecod.isPcRel => isPcRel.IN0
Nanod.abdIsByte <= nanoLatch[38].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dblDbh <= Nanod.dblDbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dblDbd <= Nanod.dblDbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ablAbh <= Nanod.ablAbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ablAbd <= Nanod.ablAbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.extAbh <= Nanod.extAbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.extDbh <= Nanod.extDbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbin2Dbd <= nanoLatch[47].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbin2Abd <= nanoLatch[46].DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Pc <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Ab <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Db <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alu2Abd <= Nanod.alu2Abd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alu2Dbd <= Nanod.alu2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abd2Alub <= Nanod.abd2Alub~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbd2Alub <= Nanod.dbd2Alub~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.alue2Dbd <= Nanod.alue2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbd2Alue <= Nanod.dbd2Alue~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dcr2Dbd <= Nanod.dcr2Dbd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abd2Dcr <= Nanod.abd2Dcr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluFinish <= Equal29.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluInit <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluActrl <= nanoLatch[50].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluDctrl[0] <= nanoLatch[51].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluDctrl[1] <= nanoLatch[52].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[0] <= nanoLatch[65].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[1] <= nanoLatch[64].DB_MAX_OUTPUT_PORT_TYPE
Nanod.aluColumn[2] <= nanoLatch[63].DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxlDbl <= nanoLatch[40].DB_MAX_OUTPUT_PORT_TYPE
Nanod.rz <= nanoLatch[43].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2ryl <= Nanod.abl2ryl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2ryl <= Nanod.dbl2ryl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryh2abh <= Nanod.ryh2abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryh2dbh <= Nanod.ryh2dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryl2ab <= Nanod.ryl2ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ryl2db <= Nanod.ryl2db~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2ryh <= Nanod.abh2ryh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2ryh <= Nanod.dbh2ryh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2rxh <= Nanod.abh2rxh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2rxl <= Nanod.abl2rxl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxl2ab <= Nanod.rxl2ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxl2db <= Nanod.rxl2db~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2rxh <= Nanod.dbh2rxh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2rxl <= Nanod.dbl2rxl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxh2abh <= Nanod.rxh2abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.rxh2dbh <= Nanod.rxh2dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pchabh <= pchabh.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pclabl <= pclabl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pcldbl <= pcldbl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pchdbh <= pchdbh.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ssp <= nanoLatch[24].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2dbh <= nanoLatch[6].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2dbl <= nanoLatch[32].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2reg <= nanoLatch[33].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2reg <= nanoLatch[5].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2abh <= nanoLatch[8].DB_MAX_OUTPUT_PORT_TYPE
Nanod.reg2abl <= nanoLatch[37].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2reg <= nanoLatch[36].DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2reg <= nanoLatch[7].DB_MAX_OUTPUT_PORT_TYPE
Nanod.dobCtrl[0] <= Nanod.dobCtrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dobCtrl[1] <= Nanod.dobCtrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updSsw <= Nanod.aob2Ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.aob2Ab <= Nanod.aob2Ab~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.au2Aob <= Equal37.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ab2Aob <= Equal36.DB_MAX_OUTPUT_PORT_TYPE
Nanod.db2Aob <= Equal35.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ath2Abh <= Nanod.ath2Abh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ath2Dbh <= Nanod.ath2Dbh~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbh2Ath <= Nanod.dbh2Ath~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abh2Ath <= Nanod.abh2Ath~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.atl2Dbl <= Nanod.atl2Dbl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.atl2Abl <= Nanod.atl2Abl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2Atl <= Nanod.abl2Atl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.dbl2Atl <= Nanod.dbl2Atl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.toIrc <= Nanod.toIrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.todbin <= Nanod.todbin~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[0] <= Nanod.auCntrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[1] <= Nanod.auCntrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auCntrl[2] <= Nanod.auCntrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.noSpAlign <= Nanod.noSpAlign~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.auClkEn <= Nanod.auClkEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.Ir2Ird <= nanoLatch[67].DB_MAX_OUTPUT_PORT_TYPE
Nanod.initST <= initST.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ssw2Ftu <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ird2Ftu <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
Nanod.pswIToFtu <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Ccr <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
Nanod.sr2Ftu <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Sr <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
Nanod.inl2psw <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updPren <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
Nanod.abl2Pren <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Abl <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
Nanod.ftu2Dbl <= ftu2Dbl.DB_MAX_OUTPUT_PORT_TYPE
Nanod.const2Ftu <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
Nanod.tvn2Ftu <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
Nanod.clrTpend <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
Nanod.updTpend <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
Nanod.noHighByte <= nanoLatch[54].DB_MAX_OUTPUT_PORT_TYPE
Nanod.noLowByte <= nanoLatch[55].DB_MAX_OUTPUT_PORT_TYPE
Nanod.isRmc <= Nanod.isRmc~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nanod.busByte <= nanoLatch[42].DB_MAX_OUTPUT_PORT_TYPE
Nanod.isWrite <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Nanod.waitBusFinish <= waitBusFinish.DB_MAX_OUTPUT_PORT_TYPE
Nanod.permStart <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
enT2 => ~NO_FANOUT~
enT4 => Nanod.ablAbh~reg0.ENA
enT4 => Nanod.dblDbd~reg0.ENA
enT4 => Nanod.isRmc~reg0.ENA
enT4 => Nanod.rxh2dbh~reg0.ENA
enT4 => Nanod.rxh2abh~reg0.ENA
enT4 => Nanod.dbl2rxl~reg0.ENA
enT4 => Nanod.dbh2rxh~reg0.ENA
enT4 => Nanod.rxl2db~reg0.ENA
enT4 => Nanod.rxl2ab~reg0.ENA
enT4 => Nanod.abl2rxl~reg0.ENA
enT4 => Nanod.abh2rxh~reg0.ENA
enT4 => Nanod.dbh2ryh~reg0.ENA
enT4 => Nanod.abh2ryh~reg0.ENA
enT4 => Nanod.ryl2db~reg0.ENA
enT4 => Nanod.ryl2ab~reg0.ENA
enT4 => Nanod.ryh2dbh~reg0.ENA
enT4 => Nanod.ryh2abh~reg0.ENA
enT4 => Nanod.dbl2ryl~reg0.ENA
enT4 => Nanod.abl2ryl~reg0.ENA
enT4 => Nanod.dblDbh~reg0.ENA
enT4 => Nanod.ablAbd~reg0.ENA
enT4 => Nanod.extAbh~reg0.ENA
enT4 => Nanod.extDbh~reg0.ENA
enT4 => Nanod.alu2Abd~reg0.ENA
enT4 => Nanod.alu2Dbd~reg0.ENA
enT4 => Nanod.abd2Alub~reg0.ENA
enT4 => Nanod.dbd2Alub~reg0.ENA
enT4 => Nanod.alue2Dbd~reg0.ENA
enT4 => Nanod.dbd2Alue~reg0.ENA
enT4 => Nanod.dcr2Dbd~reg0.ENA
enT4 => Nanod.abd2Dcr~reg0.ENA
enT4 => Nanod.dobCtrl[0]~reg0.ENA
enT4 => Nanod.dobCtrl[1]~reg0.ENA
enT4 => Nanod.aob2Ab~reg0.ENA
enT4 => Nanod.ath2Abh~reg0.ENA
enT4 => Nanod.ath2Dbh~reg0.ENA
enT4 => Nanod.dbh2Ath~reg0.ENA
enT4 => Nanod.abh2Ath~reg0.ENA
enT4 => Nanod.atl2Dbl~reg0.ENA
enT4 => Nanod.atl2Abl~reg0.ENA
enT4 => Nanod.abl2Atl~reg0.ENA
enT4 => Nanod.dbl2Atl~reg0.ENA
enT4 => Nanod.toIrc~reg0.ENA
enT4 => Nanod.todbin~reg0.ENA
enT4 => Nanod.auCntrl[0]~reg0.ENA
enT4 => Nanod.auCntrl[1]~reg0.ENA
enT4 => Nanod.auCntrl[2]~reg0.ENA
enT4 => Nanod.noSpAlign~reg0.ENA
enT4 => Nanod.auClkEn~reg0.ENA
enT4 => ftuCtrl[0].ENA
enT4 => ftuCtrl[1].ENA
enT4 => ftuCtrl[2].ENA
enT4 => ftuCtrl[3].ENA
microLatch[0] => ~NO_FANOUT~
microLatch[1] => ~NO_FANOUT~
microLatch[2] => ~NO_FANOUT~
microLatch[3] => ~NO_FANOUT~
microLatch[4] => ~NO_FANOUT~
microLatch[5] => ~NO_FANOUT~
microLatch[6] => ~NO_FANOUT~
microLatch[7] => ~NO_FANOUT~
microLatch[8] => ~NO_FANOUT~
microLatch[9] => ~NO_FANOUT~
microLatch[10] => ~NO_FANOUT~
microLatch[11] => ~NO_FANOUT~
microLatch[12] => ~NO_FANOUT~
microLatch[13] => ~NO_FANOUT~
microLatch[14] => ~NO_FANOUT~
microLatch[15] => ~NO_FANOUT~
microLatch[16] => ~NO_FANOUT~
nanoLatch[0] => Equal0.IN1
nanoLatch[0] => Equal38.IN0
nanoLatch[0] => Equal39.IN1
nanoLatch[1] => Equal0.IN0
nanoLatch[1] => Equal38.IN1
nanoLatch[1] => Equal39.IN0
nanoLatch[2] => ~NO_FANOUT~
nanoLatch[3] => WideOr0.IN0
nanoLatch[3] => Equal35.IN1
nanoLatch[3] => Equal36.IN0
nanoLatch[3] => Equal37.IN1
nanoLatch[4] => WideOr0.IN1
nanoLatch[4] => Equal35.IN0
nanoLatch[4] => Equal36.IN1
nanoLatch[4] => Equal37.IN0
nanoLatch[5] => dbh2rxh.IN1
nanoLatch[5] => Nanod.dbh2reg.DATAIN
nanoLatch[6] => rxh2dbh.IN1
nanoLatch[6] => Nanod.reg2dbh.DATAIN
nanoLatch[7] => abh2rxh.IN1
nanoLatch[7] => Nanod.abh2reg.DATAIN
nanoLatch[8] => rxh2abh.IN1
nanoLatch[8] => Nanod.reg2abh.DATAIN
nanoLatch[9] => Equal5.IN0
nanoLatch[9] => Equal6.IN1
nanoLatch[9] => Equal7.IN2
nanoLatch[9] => Equal8.IN2
nanoLatch[9] => Equal9.IN1
nanoLatch[10] => Equal5.IN2
nanoLatch[10] => Equal6.IN2
nanoLatch[10] => Equal7.IN1
nanoLatch[10] => Equal8.IN1
nanoLatch[10] => Equal9.IN0
nanoLatch[11] => Equal5.IN1
nanoLatch[11] => Equal6.IN0
nanoLatch[11] => Equal7.IN0
nanoLatch[11] => Equal8.IN0
nanoLatch[11] => Equal9.IN2
nanoLatch[12] => Nanod.extDbh~reg0.DATAIN
nanoLatch[13] => Nanod.extAbh~reg0.DATAIN
nanoLatch[14] => Nanod.ablAbh~reg0.DATAIN
nanoLatch[15] => Nanod.dblDbh~reg0.DATAIN
nanoLatch[16] => Nanod.auCntrl[0]~reg0.DATAIN
nanoLatch[17] => Nanod.auCntrl[1]~reg0.DATAIN
nanoLatch[18] => Nanod.auCntrl[2]~reg0.DATAIN
nanoLatch[19] => Nanod.auClkEn~reg0.DATAIN
nanoLatch[20] => Equal32.IN0
nanoLatch[20] => Equal33.IN1
nanoLatch[20] => Equal34.IN1
nanoLatch[21] => Equal32.IN1
nanoLatch[21] => Equal33.IN0
nanoLatch[21] => Equal34.IN0
nanoLatch[22] => pcRelAbh.IN1
nanoLatch[22] => rxh2dbh.IN1
nanoLatch[22] => dbh2rxh.IN1
nanoLatch[22] => abh2ryh.IN1
nanoLatch[22] => ryh2abh.IN1
nanoLatch[22] => pcRelDbh.IN1
nanoLatch[22] => rxh2abh.IN1
nanoLatch[22] => abh2rxh.IN1
nanoLatch[22] => dbh2ryh.IN1
nanoLatch[22] => ryh2dbh.IN1
nanoLatch[23] => ~NO_FANOUT~
nanoLatch[24] => Nanod.ssp.DATAIN
nanoLatch[25] => ftuCtrl[3].DATAIN
nanoLatch[26] => ftuCtrl[2].DATAIN
nanoLatch[27] => ftuCtrl[1].DATAIN
nanoLatch[28] => ftuCtrl[0].DATAIN
nanoLatch[29] => Equal1.IN2
nanoLatch[29] => Equal2.IN1
nanoLatch[29] => Equal3.IN2
nanoLatch[29] => Equal4.IN1
nanoLatch[30] => Equal1.IN0
nanoLatch[30] => Equal2.IN0
nanoLatch[30] => Equal3.IN1
nanoLatch[30] => Equal4.IN2
nanoLatch[31] => Equal1.IN1
nanoLatch[31] => Equal2.IN2
nanoLatch[31] => Equal3.IN0
nanoLatch[31] => Equal4.IN0
nanoLatch[32] => rxl2db.IN1
nanoLatch[32] => Nanod.reg2dbl.DATAIN
nanoLatch[33] => dbl2rxl.IN1
nanoLatch[33] => Nanod.dbl2reg.DATAIN
nanoLatch[34] => Nanod.dblDbd~reg0.DATAIN
nanoLatch[35] => Nanod.ablAbd~reg0.DATAIN
nanoLatch[36] => abl2rxl.IN1
nanoLatch[36] => Nanod.abl2reg.DATAIN
nanoLatch[37] => rxl2ab.IN1
nanoLatch[37] => Nanod.reg2abl.DATAIN
nanoLatch[38] => Nanod.abdIsByte.DATAIN
nanoLatch[39] => pcldbl.IN1
nanoLatch[40] => pcRelAbl.IN1
nanoLatch[40] => rxl2db.IN1
nanoLatch[40] => dbl2rxl.IN1
nanoLatch[40] => abl2ryl.IN1
nanoLatch[40] => ryl2ab.IN1
nanoLatch[40] => Nanod.rxlDbl.DATAIN
nanoLatch[40] => pcRelDbl.IN1
nanoLatch[40] => rxl2ab.IN1
nanoLatch[40] => abl2rxl.IN1
nanoLatch[40] => ryl2db.IN1
nanoLatch[40] => dbl2ryl.IN1
nanoLatch[41] => pclabl.IN1
nanoLatch[42] => isRmc.IN1
nanoLatch[42] => Nanod.busByte.DATAIN
nanoLatch[43] => Nanod.rz.DATAIN
nanoLatch[43] => isPcRel.IN1
nanoLatch[44] => Nanod.alu2Dbd~reg0.DATAIN
nanoLatch[45] => Nanod.alu2Abd~reg0.DATAIN
nanoLatch[46] => Nanod.dbin2Abd.DATAIN
nanoLatch[47] => Nanod.dbin2Dbd.DATAIN
nanoLatch[48] => Nanod.abd2Alub~reg0.DATAIN
nanoLatch[49] => Nanod.dbd2Alub~reg0.DATAIN
nanoLatch[50] => Nanod.aluActrl.DATAIN
nanoLatch[51] => Nanod.aluDctrl[0].DATAIN
nanoLatch[52] => Nanod.aluDctrl[1].DATAIN
nanoLatch[53] => WideOr1.IN0
nanoLatch[53] => Nanod.dobCtrl[0]~reg0.DATAIN
nanoLatch[54] => Nanod.noHighByte.DATAIN
nanoLatch[55] => Nanod.noLowByte.DATAIN
nanoLatch[56] => WideOr1.IN1
nanoLatch[56] => Nanod.dobCtrl[1]~reg0.DATAIN
nanoLatch[57] => Equal10.IN1
nanoLatch[57] => Equal13.IN0
nanoLatch[58] => Equal10.IN0
nanoLatch[58] => Equal11.IN1
nanoLatch[58] => Equal12.IN1
nanoLatch[58] => Equal13.IN1
nanoLatch[59] => Equal11.IN0
nanoLatch[59] => Equal12.IN0
nanoLatch[60] => waitBusFinish.IN0
nanoLatch[60] => Nanod.todbin~reg0.DATAIN
nanoLatch[61] => Equal29.IN1
nanoLatch[61] => Equal30.IN0
nanoLatch[61] => Equal31.IN1
nanoLatch[62] => Equal29.IN0
nanoLatch[62] => Equal30.IN1
nanoLatch[62] => Equal31.IN0
nanoLatch[63] => Nanod.aluColumn[2].DATAIN
nanoLatch[64] => Nanod.aluColumn[1].DATAIN
nanoLatch[65] => Nanod.aluColumn[0].DATAIN
nanoLatch[66] => waitBusFinish.IN1
nanoLatch[66] => Nanod.toIrc~reg0.DATAIN
nanoLatch[67] => Nanod.Ir2Ird.DATAIN


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|irdDecode:irdDecode
ird[0] => Selector8.IN6
ird[0] => Mux0.IN5
ird[0] => Irdecod.ry[0].DATAIN
ird[0] => Equal15.IN8
ird[1] => isPcRel.IN1
ird[1] => Selector7.IN6
ird[1] => Irdecod.DATAB
ird[1] => Irdecod.ry[1].DATAIN
ird[1] => eaImmOrAbs.IN1
ird[1] => Equal15.IN7
ird[2] => Selector6.IN6
ird[2] => Irdecod.DATAB
ird[2] => Irdecod.ry[2].DATAIN
ird[2] => isPcRel.IN1
ird[2] => Equal15.IN6
ird[3] => WideAnd0.IN0
ird[3] => Selector5.IN6
ird[3] => Irdecod.DATAB
ird[3] => Equal2.IN2
ird[3] => Equal4.IN2
ird[3] => Equal5.IN2
ird[3] => Equal6.IN2
ird[3] => Equal10.IN0
ird[3] => Equal15.IN11
ird[3] => Equal19.IN0
ird[4] => WideAnd0.IN1
ird[4] => ftuConst.DATAB
ird[4] => Equal2.IN1
ird[4] => Equal3.IN7
ird[4] => Equal4.IN1
ird[4] => Equal5.IN1
ird[4] => Equal6.IN4
ird[4] => Equal8.IN1
ird[4] => Equal10.IN2
ird[4] => Equal15.IN5
ird[4] => Equal19.IN2
ird[5] => isDynShift.IN1
ird[5] => WideAnd0.IN2
ird[5] => ftuConst.DATAB
ird[5] => Decoder0.IN1
ird[5] => Mux0.IN4
ird[5] => Equal2.IN0
ird[5] => Equal3.IN4
ird[5] => Equal4.IN0
ird[5] => Equal5.IN0
ird[5] => Equal6.IN3
ird[5] => Equal8.IN0
ird[5] => Equal10.IN1
ird[5] => Equal15.IN4
ird[5] => Equal19.IN1
ird[6] => WideOr0.IN0
ird[6] => WideAnd1.IN0
ird[6] => size11.IN0
ird[6] => ftuConst.DATAB
ird[6] => Decoder0.IN0
ird[6] => Mux0.IN3
ird[6] => Equal0.IN1
ird[6] => Equal1.IN3
ird[6] => Equal3.IN3
ird[6] => Equal6.IN1
ird[6] => Equal11.IN1
ird[6] => Equal14.IN1
ird[6] => Equal15.IN3
ird[6] => Equal16.IN2
ird[6] => Equal17.IN2
ird[6] => Equal20.IN0
ird[7] => WideOr0.IN1
ird[7] => WideAnd1.IN1
ird[7] => size11.IN1
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => ftuConst.DATAB
ird[7] => Selector4.IN4
ird[7] => Equal0.IN0
ird[7] => Equal1.IN2
ird[7] => rxIsAreg.IN1
ird[7] => Equal3.IN6
ird[7] => Equal6.IN0
ird[7] => Equal9.IN1
ird[7] => Equal11.IN0
ird[7] => Equal14.IN5
ird[7] => Equal15.IN10
ird[7] => Equal16.IN1
ird[7] => Equal17.IN1
ird[7] => Equal20.IN2
ird[8] => WideOr0.IN2
ird[8] => WideAnd1.IN2
ird[8] => rxIsAreg.IN1
ird[8] => isByte.IN1
ird[8] => isMovep.IN1
ird[8] => Equal1.IN5
ird[8] => rxIsDt.IN1
ird[8] => rxIsMovem.IN1
ird[8] => Equal3.IN5
ird[8] => Equal7.IN3
ird[8] => Equal9.IN0
ird[8] => Equal12.IN0
ird[8] => Equal13.IN3
ird[8] => Equal14.IN4
ird[8] => Equal15.IN9
ird[8] => Equal16.IN5
ird[8] => Equal17.IN0
ird[8] => Equal20.IN1
ird[9] => zero28[0].DATAA
ird[9] => Irdecod.rx[0].DATAIN
ird[9] => Equal1.IN1
ird[9] => Equal3.IN2
ird[9] => Equal7.IN2
ird[9] => Equal12.IN3
ird[9] => Equal13.IN2
ird[9] => Equal14.IN3
ird[9] => Equal15.IN2
ird[9] => Equal16.IN4
ird[9] => Equal18.IN31
ird[10] => zero28[1].DATAA
ird[10] => Irdecod.rx[1].DATAIN
ird[10] => Equal1.IN4
ird[10] => Equal3.IN1
ird[10] => Equal7.IN1
ird[10] => Equal12.IN2
ird[10] => Equal13.IN1
ird[10] => Equal14.IN2
ird[10] => Equal15.IN1
ird[10] => Equal16.IN0
ird[10] => Equal18.IN30
ird[11] => zero28[2].DATAA
ird[11] => Irdecod.rx[2].DATAIN
ird[11] => Equal1.IN0
ird[11] => Equal3.IN0
ird[11] => Equal7.IN0
ird[11] => Equal12.IN1
ird[11] => Equal13.IN0
ird[11] => Equal14.IN0
ird[11] => Equal15.IN0
ird[11] => Equal16.IN3
ird[11] => Equal18.IN29
ird[12] => line[0].IN1
ird[13] => line[1].IN1
ird[14] => line[2].IN1
ird[15] => line[3].IN1
Irdecod.inhibitCcr <= inhibitCcr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[0] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[1] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[2] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[3] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.macroTvn[4] <= <GND>
Irdecod.macroTvn[5] <= Irdecod.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[4] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[5] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[6] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[7] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[8] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[9] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[10] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[11] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[12] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[13] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[14] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ftuConst[15] <= ftuConst.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ryIsAreg <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsAreg <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[0] <= ird[0].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[1] <= ird[1].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ry[2] <= ird[2].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[0] <= ird[9].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[1] <= ird[10].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rx[2] <= ird[11].DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isMovep <= isMovep.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isByte <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.movemPreDecr <= movemPreDecr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsMovem <= rxIsMovem.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsUsp <= rxIsUsp.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.ryIsDt <= ryIsDt.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.rxIsDt <= rxIsDt.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.toCcr <= toCcr.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.implicitSp <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isTas <= isTas.DB_MAX_OUTPUT_PORT_TYPE
Irdecod.isPcRel <= isPcRel.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|irdDecode:irdDecode|onehotEncoder4:irdLines
bin[0] => Decoder0.IN3
bin[1] => Decoder0.IN2
bin[2] => Decoder0.IN1
bin[3] => Decoder0.IN0
bitMap[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
bitMap[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busControl:busControl
Clks.enPhi2 => always2.IN0
Clks.enPhi2 => always2.IN0
Clks.enPhi2 => always2.IN1
Clks.enPhi2 => always4.IN1
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => busPhase.OUTPUTSELECT
Clks.enPhi1 => always2.IN0
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => always2.IN0
Clks.enPhi1 => always2.IN1
Clks.enPhi1 => addrOeDelay.ENA
Clks.pwrUp => bcPend.OUTPUTSELECT
Clks.pwrUp => wendReg.OUTPUTSELECT
Clks.pwrUp => isWriteReg.OUTPUTSELECT
Clks.pwrUp => bciByte.OUTPUTSELECT
Clks.pwrUp => isRmcReg.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => busPhase.OUTPUTSELECT
Clks.extReset => bcReset.IN1
Clks.extReset => addrOe.OUTPUTSELECT
Clks.extReset => rAS.OUTPUTSELECT
Clks.extReset => rUDS.OUTPUTSELECT
Clks.extReset => rLDS.OUTPUTSELECT
Clks.extReset => rRWn.OUTPUTSELECT
Clks.clk => isRmcReg.CLK
Clks.clk => bciByte.CLK
Clks.clk => isWriteReg.CLK
Clks.clk => wendReg.CLK
Clks.clk => bcPend.CLK
Clks.clk => isByteT4.CLK
Clks.clk => rRWn.CLK
Clks.clk => rLDS.CLK
Clks.clk => rUDS.CLK
Clks.clk => rAS.CLK
Clks.clk => addrOeDelay.CLK
Clks.clk => addrOe~reg0.CLK
Clks.clk => busPhase~8.DATAIN
enT1 => always4.IN0
enT1 => wendReg.OUTPUTSELECT
enT4 => isByteT4.ENA
permStart => canStart.IN1
permStart => always4.IN1
permStop => wendReg.DATAB
iStop => busEnd.IN0
aob0 => busAddrErr.IN1
aob0 => rLDS.IN1
aob0 => rUDS.IN1
isWrite => isWriteReg.DATAB
isWrite => isRmcReg.IN0
isByte => isByteT4.DATAIN
isRmc => isRmcReg.IN1
busAvail => canStart.IN1
bgBlock <= bgBlock.DB_MAX_OUTPUT_PORT_TYPE
busAddrErr <= busAddrErr.DB_MAX_OUTPUT_PORT_TYPE
waitBusCycle <= waitBusCycle.DB_MAX_OUTPUT_PORT_TYPE
busStarting <= busStarting.DB_MAX_OUTPUT_PORT_TYPE
addrOe <= addrOe~reg0.DB_MAX_OUTPUT_PORT_TYPE
bciWrite <= isWriteReg.DB_MAX_OUTPUT_PORT_TYPE
rDtack => busEnd.IN1
BeDebounced => bcReset.IN1
Vpai => bcReset.IN1
ASn <= rAS.DB_MAX_OUTPUT_PORT_TYPE
LDSn <= rLDS.DB_MAX_OUTPUT_PORT_TYPE
UDSn <= rUDS.DB_MAX_OUTPUT_PORT_TYPE
eRWn <= rRWn.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|fx68k:fx68k_inst|busArbiter:busArbiter
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => dmaPhase.OUTPUTSELECT
Clks.enPhi2 => rGranted.OUTPUTSELECT
Clks.enPhi1 => BGn.OUTPUTSELECT
Clks.pwrUp => ~NO_FANOUT~
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => dmaPhase.OUTPUTSELECT
Clks.extReset => rGranted.OUTPUTSELECT
Clks.extReset => BGn.OUTPUTSELECT
Clks.clk => BGn~reg0.CLK
Clks.clk => rGranted.CLK
Clks.clk => dmaPhase~1.DATAIN
BRi => Decoder0.IN0
BRi => busAvail.IN0
BRi => next.DATAA
BRi => next.DATAA
BRi => always0.IN0
BRi => next.IN0
BgackI => next.IN1
BgackI => Decoder0.IN1
BgackI => busAvail.IN1
BgackI => next.OUTPUTSELECT
BgackI => next.OUTPUTSELECT
BgackI => next.DATAA
BgackI => always0.IN0
Halti => busAvail.IN1
bgBlock => next.OUTPUTSELECT
bgBlock => next.OUTPUTSELECT
bgBlock => next.OUTPUTSELECT
bgBlock => always0.IN1
bgBlock => always0.IN1
busAvail <= busAvail.DB_MAX_OUTPUT_PORT_TYPE
BGn <= BGn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|T80pa:t80
RESET_n => t80:u0.RESET_n
RESET_n => WR_n.OUTPUTSELECT
RESET_n => RD_n.OUTPUTSELECT
RESET_n => IORQ_n.OUTPUTSELECT
RESET_n => MREQ_n.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => DI_Reg.OUTPUTSELECT
RESET_n => CEN_pol.OUTPUTSELECT
RESET_n => A_last[0].ENA
RESET_n => A_last[1].ENA
RESET_n => A_last[2].ENA
RESET_n => A_last[3].ENA
RESET_n => A_last[4].ENA
RESET_n => A_last[5].ENA
RESET_n => A_last[6].ENA
RESET_n => A_last[7].ENA
RESET_n => A_last[8].ENA
RESET_n => A_last[9].ENA
RESET_n => A_last[10].ENA
RESET_n => A_last[11].ENA
RESET_n => A_last[12].ENA
RESET_n => A_last[13].ENA
RESET_n => A_last[14].ENA
RESET_n => A_last[15].ENA
RESET_n => IntCycleD_n[0].ENA
RESET_n => IntCycleD_n[1].ENA
CLK => t80:u0.CLK_n
CLK => A_last[0].CLK
CLK => A_last[1].CLK
CLK => A_last[2].CLK
CLK => A_last[3].CLK
CLK => A_last[4].CLK
CLK => A_last[5].CLK
CLK => A_last[6].CLK
CLK => A_last[7].CLK
CLK => A_last[8].CLK
CLK => A_last[9].CLK
CLK => A_last[10].CLK
CLK => A_last[11].CLK
CLK => A_last[12].CLK
CLK => A_last[13].CLK
CLK => A_last[14].CLK
CLK => A_last[15].CLK
CLK => IntCycleD_n[0].CLK
CLK => IntCycleD_n[1].CLK
CLK => CEN_pol.CLK
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => RD_n~reg0.CLK
CLK => WR_n~reg0.CLK
CEN_p => comb.IN1
CEN_p => process_0.IN1
CEN_n => process_0.IN1
WAIT_n => CEN_pol.DATAB
INT_n => t80:u0.INT_n
NMI_n => t80:u0.NMI_n
BUSRQ_n => t80:u0.BUSRQ_n
M1_n <= t80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= t80:u0.RFSH_n
HALT_n <= t80:u0.HALT_n
BUSAK_n <= t80:u0.BUSAK_n
OUT0 => t80:u0.out0
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => DI_Reg.DATAB
DI[0] => t80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => t80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => t80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => t80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => t80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => t80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => t80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => t80:u0.DInst[7]
DO[0] <= t80:u0.DO[0]
DO[1] <= t80:u0.DO[1]
DO[2] <= t80:u0.DO[2]
DO[3] <= t80:u0.DO[3]
DO[4] <= t80:u0.DO[4]
DO[5] <= t80:u0.DO[5]
DO[6] <= t80:u0.DO[6]
DO[7] <= t80:u0.DO[7]
REG[0] <= t80:u0.REG[0]
REG[1] <= t80:u0.REG[1]
REG[2] <= t80:u0.REG[2]
REG[3] <= t80:u0.REG[3]
REG[4] <= t80:u0.REG[4]
REG[5] <= t80:u0.REG[5]
REG[6] <= t80:u0.REG[6]
REG[7] <= t80:u0.REG[7]
REG[8] <= t80:u0.REG[8]
REG[9] <= t80:u0.REG[9]
REG[10] <= t80:u0.REG[10]
REG[11] <= t80:u0.REG[11]
REG[12] <= t80:u0.REG[12]
REG[13] <= t80:u0.REG[13]
REG[14] <= t80:u0.REG[14]
REG[15] <= t80:u0.REG[15]
REG[16] <= t80:u0.REG[16]
REG[17] <= t80:u0.REG[17]
REG[18] <= t80:u0.REG[18]
REG[19] <= t80:u0.REG[19]
REG[20] <= t80:u0.REG[20]
REG[21] <= t80:u0.REG[21]
REG[22] <= t80:u0.REG[22]
REG[23] <= t80:u0.REG[23]
REG[24] <= t80:u0.REG[24]
REG[25] <= t80:u0.REG[25]
REG[26] <= t80:u0.REG[26]
REG[27] <= t80:u0.REG[27]
REG[28] <= t80:u0.REG[28]
REG[29] <= t80:u0.REG[29]
REG[30] <= t80:u0.REG[30]
REG[31] <= t80:u0.REG[31]
REG[32] <= t80:u0.REG[32]
REG[33] <= t80:u0.REG[33]
REG[34] <= t80:u0.REG[34]
REG[35] <= t80:u0.REG[35]
REG[36] <= t80:u0.REG[36]
REG[37] <= t80:u0.REG[37]
REG[38] <= t80:u0.REG[38]
REG[39] <= t80:u0.REG[39]
REG[40] <= t80:u0.REG[40]
REG[41] <= t80:u0.REG[41]
REG[42] <= t80:u0.REG[42]
REG[43] <= t80:u0.REG[43]
REG[44] <= t80:u0.REG[44]
REG[45] <= t80:u0.REG[45]
REG[46] <= t80:u0.REG[46]
REG[47] <= t80:u0.REG[47]
REG[48] <= t80:u0.REG[48]
REG[49] <= t80:u0.REG[49]
REG[50] <= t80:u0.REG[50]
REG[51] <= t80:u0.REG[51]
REG[52] <= t80:u0.REG[52]
REG[53] <= t80:u0.REG[53]
REG[54] <= t80:u0.REG[54]
REG[55] <= t80:u0.REG[55]
REG[56] <= t80:u0.REG[56]
REG[57] <= t80:u0.REG[57]
REG[58] <= t80:u0.REG[58]
REG[59] <= t80:u0.REG[59]
REG[60] <= t80:u0.REG[60]
REG[61] <= t80:u0.REG[61]
REG[62] <= t80:u0.REG[62]
REG[63] <= t80:u0.REG[63]
REG[64] <= t80:u0.REG[64]
REG[65] <= t80:u0.REG[65]
REG[66] <= t80:u0.REG[66]
REG[67] <= t80:u0.REG[67]
REG[68] <= t80:u0.REG[68]
REG[69] <= t80:u0.REG[69]
REG[70] <= t80:u0.REG[70]
REG[71] <= t80:u0.REG[71]
REG[72] <= t80:u0.REG[72]
REG[73] <= t80:u0.REG[73]
REG[74] <= t80:u0.REG[74]
REG[75] <= t80:u0.REG[75]
REG[76] <= t80:u0.REG[76]
REG[77] <= t80:u0.REG[77]
REG[78] <= t80:u0.REG[78]
REG[79] <= t80:u0.REG[79]
REG[80] <= t80:u0.REG[80]
REG[81] <= t80:u0.REG[81]
REG[82] <= t80:u0.REG[82]
REG[83] <= t80:u0.REG[83]
REG[84] <= t80:u0.REG[84]
REG[85] <= t80:u0.REG[85]
REG[86] <= t80:u0.REG[86]
REG[87] <= t80:u0.REG[87]
REG[88] <= t80:u0.REG[88]
REG[89] <= t80:u0.REG[89]
REG[90] <= t80:u0.REG[90]
REG[91] <= t80:u0.REG[91]
REG[92] <= t80:u0.REG[92]
REG[93] <= t80:u0.REG[93]
REG[94] <= t80:u0.REG[94]
REG[95] <= t80:u0.REG[95]
REG[96] <= t80:u0.REG[96]
REG[97] <= t80:u0.REG[97]
REG[98] <= t80:u0.REG[98]
REG[99] <= t80:u0.REG[99]
REG[100] <= t80:u0.REG[100]
REG[101] <= t80:u0.REG[101]
REG[102] <= t80:u0.REG[102]
REG[103] <= t80:u0.REG[103]
REG[104] <= t80:u0.REG[104]
REG[105] <= t80:u0.REG[105]
REG[106] <= t80:u0.REG[106]
REG[107] <= t80:u0.REG[107]
REG[108] <= t80:u0.REG[108]
REG[109] <= t80:u0.REG[109]
REG[110] <= t80:u0.REG[110]
REG[111] <= t80:u0.REG[111]
REG[112] <= t80:u0.REG[112]
REG[113] <= t80:u0.REG[113]
REG[114] <= t80:u0.REG[114]
REG[115] <= t80:u0.REG[115]
REG[116] <= t80:u0.REG[116]
REG[117] <= t80:u0.REG[117]
REG[118] <= t80:u0.REG[118]
REG[119] <= t80:u0.REG[119]
REG[120] <= t80:u0.REG[120]
REG[121] <= t80:u0.REG[121]
REG[122] <= t80:u0.REG[122]
REG[123] <= t80:u0.REG[123]
REG[124] <= t80:u0.REG[124]
REG[125] <= t80:u0.REG[125]
REG[126] <= t80:u0.REG[126]
REG[127] <= t80:u0.REG[127]
REG[128] <= t80:u0.REG[128]
REG[129] <= t80:u0.REG[129]
REG[130] <= t80:u0.REG[130]
REG[131] <= t80:u0.REG[131]
REG[132] <= t80:u0.REG[132]
REG[133] <= t80:u0.REG[133]
REG[134] <= t80:u0.REG[134]
REG[135] <= t80:u0.REG[135]
REG[136] <= t80:u0.REG[136]
REG[137] <= t80:u0.REG[137]
REG[138] <= t80:u0.REG[138]
REG[139] <= t80:u0.REG[139]
REG[140] <= t80:u0.REG[140]
REG[141] <= t80:u0.REG[141]
REG[142] <= t80:u0.REG[142]
REG[143] <= t80:u0.REG[143]
REG[144] <= t80:u0.REG[144]
REG[145] <= t80:u0.REG[145]
REG[146] <= t80:u0.REG[146]
REG[147] <= t80:u0.REG[147]
REG[148] <= t80:u0.REG[148]
REG[149] <= t80:u0.REG[149]
REG[150] <= t80:u0.REG[150]
REG[151] <= t80:u0.REG[151]
REG[152] <= t80:u0.REG[152]
REG[153] <= t80:u0.REG[153]
REG[154] <= t80:u0.REG[154]
REG[155] <= t80:u0.REG[155]
REG[156] <= t80:u0.REG[156]
REG[157] <= t80:u0.REG[157]
REG[158] <= t80:u0.REG[158]
REG[159] <= t80:u0.REG[159]
REG[160] <= t80:u0.REG[160]
REG[161] <= t80:u0.REG[161]
REG[162] <= t80:u0.REG[162]
REG[163] <= t80:u0.REG[163]
REG[164] <= t80:u0.REG[164]
REG[165] <= t80:u0.REG[165]
REG[166] <= t80:u0.REG[166]
REG[167] <= t80:u0.REG[167]
REG[168] <= t80:u0.REG[168]
REG[169] <= t80:u0.REG[169]
REG[170] <= t80:u0.REG[170]
REG[171] <= t80:u0.REG[171]
REG[172] <= t80:u0.REG[172]
REG[173] <= t80:u0.REG[173]
REG[174] <= t80:u0.REG[174]
REG[175] <= t80:u0.REG[175]
REG[176] <= t80:u0.REG[176]
REG[177] <= t80:u0.REG[177]
REG[178] <= t80:u0.REG[178]
REG[179] <= t80:u0.REG[179]
REG[180] <= t80:u0.REG[180]
REG[181] <= t80:u0.REG[181]
REG[182] <= t80:u0.REG[182]
REG[183] <= t80:u0.REG[183]
REG[184] <= t80:u0.REG[184]
REG[185] <= t80:u0.REG[185]
REG[186] <= t80:u0.REG[186]
REG[187] <= t80:u0.REG[187]
REG[188] <= t80:u0.REG[188]
REG[189] <= t80:u0.REG[189]
REG[190] <= t80:u0.REG[190]
REG[191] <= t80:u0.REG[191]
REG[192] <= t80:u0.REG[192]
REG[193] <= t80:u0.REG[193]
REG[194] <= t80:u0.REG[194]
REG[195] <= t80:u0.REG[195]
REG[196] <= t80:u0.REG[196]
REG[197] <= t80:u0.REG[197]
REG[198] <= t80:u0.REG[198]
REG[199] <= t80:u0.REG[199]
REG[200] <= t80:u0.REG[200]
REG[201] <= t80:u0.REG[201]
REG[202] <= t80:u0.REG[202]
REG[203] <= t80:u0.REG[203]
REG[204] <= t80:u0.REG[204]
REG[205] <= t80:u0.REG[205]
REG[206] <= t80:u0.REG[206]
REG[207] <= t80:u0.REG[207]
REG[208] <= t80:u0.REG[208]
REG[209] <= t80:u0.REG[209]
REG[210] <= t80:u0.REG[210]
REG[211] <= t80:u0.REG[211]
DIRSet => t80:u0.DIRSet
DIR[0] => t80:u0.DIR[0]
DIR[1] => t80:u0.DIR[1]
DIR[2] => t80:u0.DIR[2]
DIR[3] => t80:u0.DIR[3]
DIR[4] => t80:u0.DIR[4]
DIR[5] => t80:u0.DIR[5]
DIR[6] => t80:u0.DIR[6]
DIR[7] => t80:u0.DIR[7]
DIR[8] => t80:u0.DIR[8]
DIR[9] => t80:u0.DIR[9]
DIR[10] => t80:u0.DIR[10]
DIR[11] => t80:u0.DIR[11]
DIR[12] => t80:u0.DIR[12]
DIR[13] => t80:u0.DIR[13]
DIR[14] => t80:u0.DIR[14]
DIR[15] => t80:u0.DIR[15]
DIR[16] => t80:u0.DIR[16]
DIR[17] => t80:u0.DIR[17]
DIR[18] => t80:u0.DIR[18]
DIR[19] => t80:u0.DIR[19]
DIR[20] => t80:u0.DIR[20]
DIR[21] => t80:u0.DIR[21]
DIR[22] => t80:u0.DIR[22]
DIR[23] => t80:u0.DIR[23]
DIR[24] => t80:u0.DIR[24]
DIR[25] => t80:u0.DIR[25]
DIR[26] => t80:u0.DIR[26]
DIR[27] => t80:u0.DIR[27]
DIR[28] => t80:u0.DIR[28]
DIR[29] => t80:u0.DIR[29]
DIR[30] => t80:u0.DIR[30]
DIR[31] => t80:u0.DIR[31]
DIR[32] => t80:u0.DIR[32]
DIR[33] => t80:u0.DIR[33]
DIR[34] => t80:u0.DIR[34]
DIR[35] => t80:u0.DIR[35]
DIR[36] => t80:u0.DIR[36]
DIR[37] => t80:u0.DIR[37]
DIR[38] => t80:u0.DIR[38]
DIR[39] => t80:u0.DIR[39]
DIR[40] => t80:u0.DIR[40]
DIR[41] => t80:u0.DIR[41]
DIR[42] => t80:u0.DIR[42]
DIR[43] => t80:u0.DIR[43]
DIR[44] => t80:u0.DIR[44]
DIR[45] => t80:u0.DIR[45]
DIR[46] => t80:u0.DIR[46]
DIR[47] => t80:u0.DIR[47]
DIR[48] => t80:u0.DIR[48]
DIR[49] => t80:u0.DIR[49]
DIR[50] => t80:u0.DIR[50]
DIR[51] => t80:u0.DIR[51]
DIR[52] => t80:u0.DIR[52]
DIR[53] => t80:u0.DIR[53]
DIR[54] => t80:u0.DIR[54]
DIR[55] => t80:u0.DIR[55]
DIR[56] => t80:u0.DIR[56]
DIR[57] => t80:u0.DIR[57]
DIR[58] => t80:u0.DIR[58]
DIR[59] => t80:u0.DIR[59]
DIR[60] => t80:u0.DIR[60]
DIR[61] => t80:u0.DIR[61]
DIR[62] => t80:u0.DIR[62]
DIR[63] => t80:u0.DIR[63]
DIR[64] => t80:u0.DIR[64]
DIR[65] => t80:u0.DIR[65]
DIR[66] => t80:u0.DIR[66]
DIR[67] => t80:u0.DIR[67]
DIR[68] => t80:u0.DIR[68]
DIR[69] => t80:u0.DIR[69]
DIR[70] => t80:u0.DIR[70]
DIR[71] => t80:u0.DIR[71]
DIR[72] => t80:u0.DIR[72]
DIR[73] => t80:u0.DIR[73]
DIR[74] => t80:u0.DIR[74]
DIR[75] => t80:u0.DIR[75]
DIR[76] => t80:u0.DIR[76]
DIR[77] => t80:u0.DIR[77]
DIR[78] => t80:u0.DIR[78]
DIR[79] => t80:u0.DIR[79]
DIR[80] => t80:u0.DIR[80]
DIR[81] => t80:u0.DIR[81]
DIR[82] => t80:u0.DIR[82]
DIR[83] => t80:u0.DIR[83]
DIR[84] => t80:u0.DIR[84]
DIR[85] => t80:u0.DIR[85]
DIR[86] => t80:u0.DIR[86]
DIR[87] => t80:u0.DIR[87]
DIR[88] => t80:u0.DIR[88]
DIR[89] => t80:u0.DIR[89]
DIR[90] => t80:u0.DIR[90]
DIR[91] => t80:u0.DIR[91]
DIR[92] => t80:u0.DIR[92]
DIR[93] => t80:u0.DIR[93]
DIR[94] => t80:u0.DIR[94]
DIR[95] => t80:u0.DIR[95]
DIR[96] => t80:u0.DIR[96]
DIR[97] => t80:u0.DIR[97]
DIR[98] => t80:u0.DIR[98]
DIR[99] => t80:u0.DIR[99]
DIR[100] => t80:u0.DIR[100]
DIR[101] => t80:u0.DIR[101]
DIR[102] => t80:u0.DIR[102]
DIR[103] => t80:u0.DIR[103]
DIR[104] => t80:u0.DIR[104]
DIR[105] => t80:u0.DIR[105]
DIR[106] => t80:u0.DIR[106]
DIR[107] => t80:u0.DIR[107]
DIR[108] => t80:u0.DIR[108]
DIR[109] => t80:u0.DIR[109]
DIR[110] => t80:u0.DIR[110]
DIR[111] => t80:u0.DIR[111]
DIR[112] => t80:u0.DIR[112]
DIR[113] => t80:u0.DIR[113]
DIR[114] => t80:u0.DIR[114]
DIR[115] => t80:u0.DIR[115]
DIR[116] => t80:u0.DIR[116]
DIR[117] => t80:u0.DIR[117]
DIR[118] => t80:u0.DIR[118]
DIR[119] => t80:u0.DIR[119]
DIR[120] => t80:u0.DIR[120]
DIR[121] => t80:u0.DIR[121]
DIR[122] => t80:u0.DIR[122]
DIR[123] => t80:u0.DIR[123]
DIR[124] => t80:u0.DIR[124]
DIR[125] => t80:u0.DIR[125]
DIR[126] => t80:u0.DIR[126]
DIR[127] => t80:u0.DIR[127]
DIR[128] => t80:u0.DIR[128]
DIR[129] => t80:u0.DIR[129]
DIR[130] => t80:u0.DIR[130]
DIR[131] => t80:u0.DIR[131]
DIR[132] => t80:u0.DIR[132]
DIR[133] => t80:u0.DIR[133]
DIR[134] => t80:u0.DIR[134]
DIR[135] => t80:u0.DIR[135]
DIR[136] => t80:u0.DIR[136]
DIR[137] => t80:u0.DIR[137]
DIR[138] => t80:u0.DIR[138]
DIR[139] => t80:u0.DIR[139]
DIR[140] => t80:u0.DIR[140]
DIR[141] => t80:u0.DIR[141]
DIR[142] => t80:u0.DIR[142]
DIR[143] => t80:u0.DIR[143]
DIR[144] => t80:u0.DIR[144]
DIR[145] => t80:u0.DIR[145]
DIR[146] => t80:u0.DIR[146]
DIR[147] => t80:u0.DIR[147]
DIR[148] => t80:u0.DIR[148]
DIR[149] => t80:u0.DIR[149]
DIR[150] => t80:u0.DIR[150]
DIR[151] => t80:u0.DIR[151]
DIR[152] => t80:u0.DIR[152]
DIR[153] => t80:u0.DIR[153]
DIR[154] => t80:u0.DIR[154]
DIR[155] => t80:u0.DIR[155]
DIR[156] => t80:u0.DIR[156]
DIR[157] => t80:u0.DIR[157]
DIR[158] => t80:u0.DIR[158]
DIR[159] => t80:u0.DIR[159]
DIR[160] => t80:u0.DIR[160]
DIR[161] => t80:u0.DIR[161]
DIR[162] => t80:u0.DIR[162]
DIR[163] => t80:u0.DIR[163]
DIR[164] => t80:u0.DIR[164]
DIR[165] => t80:u0.DIR[165]
DIR[166] => t80:u0.DIR[166]
DIR[167] => t80:u0.DIR[167]
DIR[168] => t80:u0.DIR[168]
DIR[169] => t80:u0.DIR[169]
DIR[170] => t80:u0.DIR[170]
DIR[171] => t80:u0.DIR[171]
DIR[172] => t80:u0.DIR[172]
DIR[173] => t80:u0.DIR[173]
DIR[174] => t80:u0.DIR[174]
DIR[175] => t80:u0.DIR[175]
DIR[176] => t80:u0.DIR[176]
DIR[177] => t80:u0.DIR[177]
DIR[178] => t80:u0.DIR[178]
DIR[179] => t80:u0.DIR[179]
DIR[180] => t80:u0.DIR[180]
DIR[181] => t80:u0.DIR[181]
DIR[182] => t80:u0.DIR[182]
DIR[183] => t80:u0.DIR[183]
DIR[184] => t80:u0.DIR[184]
DIR[185] => t80:u0.DIR[185]
DIR[186] => t80:u0.DIR[186]
DIR[187] => t80:u0.DIR[187]
DIR[188] => t80:u0.DIR[188]
DIR[189] => t80:u0.DIR[189]
DIR[190] => t80:u0.DIR[190]
DIR[191] => t80:u0.DIR[191]
DIR[192] => t80:u0.DIR[192]
DIR[193] => t80:u0.DIR[193]
DIR[194] => t80:u0.DIR[194]
DIR[195] => t80:u0.DIR[195]
DIR[196] => t80:u0.DIR[196]
DIR[197] => t80:u0.DIR[197]
DIR[198] => t80:u0.DIR[198]
DIR[199] => t80:u0.DIR[199]
DIR[200] => t80:u0.DIR[200]
DIR[201] => t80:u0.DIR[201]
DIR[202] => t80:u0.DIR[202]
DIR[203] => t80:u0.DIR[203]
DIR[204] => t80:u0.DIR[204]
DIR[205] => t80:u0.DIR[205]
DIR[206] => t80:u0.DIR[206]
DIR[207] => t80:u0.DIR[207]
DIR[208] => t80:u0.DIR[208]
DIR[209] => t80:u0.DIR[209]
DIR[210] => t80:u0.DIR[210]
DIR[211] => t80:u0.DIR[211]


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|T80pa:t80|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => t80_reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_5.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_6.IN1
WAIT_n => process_6.IN1
INT_n => process_6.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_6.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= t80_mcode:mcode.IORQ
NoRead <= t80_mcode:mcode.NoRead
Write <= t80_mcode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add1.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add6.IN16
DI[0] => Add7.IN32
DI[0] => Add10.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal23.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add1.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add6.IN15
DI[1] => Add7.IN31
DI[1] => Add10.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal23.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add1.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add6.IN14
DI[2] => Add7.IN30
DI[2] => Add10.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal23.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add1.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add6.IN13
DI[3] => Add7.IN29
DI[3] => Add10.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal23.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add1.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add6.IN12
DI[4] => Add7.IN28
DI[4] => Add10.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal23.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add1.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add6.IN11
DI[5] => Add7.IN27
DI[5] => Add10.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal23.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add1.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add6.IN10
DI[6] => Add7.IN26
DI[6] => Add10.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal23.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add1.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add6.IN9
DI[7] => F.DATAB
DI[7] => Add7.IN17
DI[7] => Add7.IN18
DI[7] => Add7.IN19
DI[7] => Add7.IN20
DI[7] => Add7.IN21
DI[7] => Add7.IN22
DI[7] => Add7.IN23
DI[7] => Add7.IN24
DI[7] => Add7.IN25
DI[7] => Add10.IN17
DI[7] => Add10.IN18
DI[7] => Add10.IN19
DI[7] => Add10.IN20
DI[7] => Add10.IN21
DI[7] => Add10.IN22
DI[7] => Add10.IN23
DI[7] => Add10.IN24
DI[7] => Add10.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal23.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= t80_mcode:mcode.I_DJNZ
out0 => process_4.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= t80_reg:Regs.DOR[48]
REG[129] <= t80_reg:Regs.DOR[49]
REG[130] <= t80_reg:Regs.DOR[50]
REG[131] <= t80_reg:Regs.DOR[51]
REG[132] <= t80_reg:Regs.DOR[52]
REG[133] <= t80_reg:Regs.DOR[53]
REG[134] <= t80_reg:Regs.DOR[54]
REG[135] <= t80_reg:Regs.DOR[55]
REG[136] <= t80_reg:Regs.DOR[56]
REG[137] <= t80_reg:Regs.DOR[57]
REG[138] <= t80_reg:Regs.DOR[58]
REG[139] <= t80_reg:Regs.DOR[59]
REG[140] <= t80_reg:Regs.DOR[60]
REG[141] <= t80_reg:Regs.DOR[61]
REG[142] <= t80_reg:Regs.DOR[62]
REG[143] <= t80_reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= t80_reg:Regs.DOR[112]
REG[193] <= t80_reg:Regs.DOR[113]
REG[194] <= t80_reg:Regs.DOR[114]
REG[195] <= t80_reg:Regs.DOR[115]
REG[196] <= t80_reg:Regs.DOR[116]
REG[197] <= t80_reg:Regs.DOR[117]
REG[198] <= t80_reg:Regs.DOR[118]
REG[199] <= t80_reg:Regs.DOR[119]
REG[200] <= t80_reg:Regs.DOR[120]
REG[201] <= t80_reg:Regs.DOR[121]
REG[202] <= t80_reg:Regs.DOR[122]
REG[203] <= t80_reg:Regs.DOR[123]
REG[204] <= t80_reg:Regs.DOR[124]
REG[205] <= t80_reg:Regs.DOR[125]
REG[206] <= t80_reg:Regs.DOR[126]
REG[207] <= t80_reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => t80_reg:Regs.DIRSet
DIRSet => process_5.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => t80_reg:Regs.DIR[0]
DIR[81] => t80_reg:Regs.DIR[1]
DIR[82] => t80_reg:Regs.DIR[2]
DIR[83] => t80_reg:Regs.DIR[3]
DIR[84] => t80_reg:Regs.DIR[4]
DIR[85] => t80_reg:Regs.DIR[5]
DIR[86] => t80_reg:Regs.DIR[6]
DIR[87] => t80_reg:Regs.DIR[7]
DIR[88] => t80_reg:Regs.DIR[8]
DIR[89] => t80_reg:Regs.DIR[9]
DIR[90] => t80_reg:Regs.DIR[10]
DIR[91] => t80_reg:Regs.DIR[11]
DIR[92] => t80_reg:Regs.DIR[12]
DIR[93] => t80_reg:Regs.DIR[13]
DIR[94] => t80_reg:Regs.DIR[14]
DIR[95] => t80_reg:Regs.DIR[15]
DIR[96] => t80_reg:Regs.DIR[16]
DIR[97] => t80_reg:Regs.DIR[17]
DIR[98] => t80_reg:Regs.DIR[18]
DIR[99] => t80_reg:Regs.DIR[19]
DIR[100] => t80_reg:Regs.DIR[20]
DIR[101] => t80_reg:Regs.DIR[21]
DIR[102] => t80_reg:Regs.DIR[22]
DIR[103] => t80_reg:Regs.DIR[23]
DIR[104] => t80_reg:Regs.DIR[24]
DIR[105] => t80_reg:Regs.DIR[25]
DIR[106] => t80_reg:Regs.DIR[26]
DIR[107] => t80_reg:Regs.DIR[27]
DIR[108] => t80_reg:Regs.DIR[28]
DIR[109] => t80_reg:Regs.DIR[29]
DIR[110] => t80_reg:Regs.DIR[30]
DIR[111] => t80_reg:Regs.DIR[31]
DIR[112] => t80_reg:Regs.DIR[32]
DIR[113] => t80_reg:Regs.DIR[33]
DIR[114] => t80_reg:Regs.DIR[34]
DIR[115] => t80_reg:Regs.DIR[35]
DIR[116] => t80_reg:Regs.DIR[36]
DIR[117] => t80_reg:Regs.DIR[37]
DIR[118] => t80_reg:Regs.DIR[38]
DIR[119] => t80_reg:Regs.DIR[39]
DIR[120] => t80_reg:Regs.DIR[40]
DIR[121] => t80_reg:Regs.DIR[41]
DIR[122] => t80_reg:Regs.DIR[42]
DIR[123] => t80_reg:Regs.DIR[43]
DIR[124] => t80_reg:Regs.DIR[44]
DIR[125] => t80_reg:Regs.DIR[45]
DIR[126] => t80_reg:Regs.DIR[46]
DIR[127] => t80_reg:Regs.DIR[47]
DIR[128] => t80_reg:Regs.DIR[48]
DIR[129] => t80_reg:Regs.DIR[49]
DIR[130] => t80_reg:Regs.DIR[50]
DIR[131] => t80_reg:Regs.DIR[51]
DIR[132] => t80_reg:Regs.DIR[52]
DIR[133] => t80_reg:Regs.DIR[53]
DIR[134] => t80_reg:Regs.DIR[54]
DIR[135] => t80_reg:Regs.DIR[55]
DIR[136] => t80_reg:Regs.DIR[56]
DIR[137] => t80_reg:Regs.DIR[57]
DIR[138] => t80_reg:Regs.DIR[58]
DIR[139] => t80_reg:Regs.DIR[59]
DIR[140] => t80_reg:Regs.DIR[60]
DIR[141] => t80_reg:Regs.DIR[61]
DIR[142] => t80_reg:Regs.DIR[62]
DIR[143] => t80_reg:Regs.DIR[63]
DIR[144] => t80_reg:Regs.DIR[64]
DIR[145] => t80_reg:Regs.DIR[65]
DIR[146] => t80_reg:Regs.DIR[66]
DIR[147] => t80_reg:Regs.DIR[67]
DIR[148] => t80_reg:Regs.DIR[68]
DIR[149] => t80_reg:Regs.DIR[69]
DIR[150] => t80_reg:Regs.DIR[70]
DIR[151] => t80_reg:Regs.DIR[71]
DIR[152] => t80_reg:Regs.DIR[72]
DIR[153] => t80_reg:Regs.DIR[73]
DIR[154] => t80_reg:Regs.DIR[74]
DIR[155] => t80_reg:Regs.DIR[75]
DIR[156] => t80_reg:Regs.DIR[76]
DIR[157] => t80_reg:Regs.DIR[77]
DIR[158] => t80_reg:Regs.DIR[78]
DIR[159] => t80_reg:Regs.DIR[79]
DIR[160] => t80_reg:Regs.DIR[80]
DIR[161] => t80_reg:Regs.DIR[81]
DIR[162] => t80_reg:Regs.DIR[82]
DIR[163] => t80_reg:Regs.DIR[83]
DIR[164] => t80_reg:Regs.DIR[84]
DIR[165] => t80_reg:Regs.DIR[85]
DIR[166] => t80_reg:Regs.DIR[86]
DIR[167] => t80_reg:Regs.DIR[87]
DIR[168] => t80_reg:Regs.DIR[88]
DIR[169] => t80_reg:Regs.DIR[89]
DIR[170] => t80_reg:Regs.DIR[90]
DIR[171] => t80_reg:Regs.DIR[91]
DIR[172] => t80_reg:Regs.DIR[92]
DIR[173] => t80_reg:Regs.DIR[93]
DIR[174] => t80_reg:Regs.DIR[94]
DIR[175] => t80_reg:Regs.DIR[95]
DIR[176] => t80_reg:Regs.DIR[96]
DIR[177] => t80_reg:Regs.DIR[97]
DIR[178] => t80_reg:Regs.DIR[98]
DIR[179] => t80_reg:Regs.DIR[99]
DIR[180] => t80_reg:Regs.DIR[100]
DIR[181] => t80_reg:Regs.DIR[101]
DIR[182] => t80_reg:Regs.DIR[102]
DIR[183] => t80_reg:Regs.DIR[103]
DIR[184] => t80_reg:Regs.DIR[104]
DIR[185] => t80_reg:Regs.DIR[105]
DIR[186] => t80_reg:Regs.DIR[106]
DIR[187] => t80_reg:Regs.DIR[107]
DIR[188] => t80_reg:Regs.DIR[108]
DIR[189] => t80_reg:Regs.DIR[109]
DIR[190] => t80_reg:Regs.DIR[110]
DIR[191] => t80_reg:Regs.DIR[111]
DIR[192] => t80_reg:Regs.DIR[112]
DIR[193] => t80_reg:Regs.DIR[113]
DIR[194] => t80_reg:Regs.DIR[114]
DIR[195] => t80_reg:Regs.DIR[115]
DIR[196] => t80_reg:Regs.DIR[116]
DIR[197] => t80_reg:Regs.DIR[117]
DIR[198] => t80_reg:Regs.DIR[118]
DIR[199] => t80_reg:Regs.DIR[119]
DIR[200] => t80_reg:Regs.DIR[120]
DIR[201] => t80_reg:Regs.DIR[121]
DIR[202] => t80_reg:Regs.DIR[122]
DIR[203] => t80_reg:Regs.DIR[123]
DIR[204] => t80_reg:Regs.DIR[124]
DIR[205] => t80_reg:Regs.DIR[125]
DIR[206] => t80_reg:Regs.DIR[126]
DIR[207] => t80_reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|T80pa:t80|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux58.IN263
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN158
IR[0] => Mux61.IN159
IR[0] => Mux61.IN160
IR[0] => Mux61.IN161
IR[0] => Mux61.IN162
IR[0] => Mux61.IN163
IR[0] => Mux61.IN164
IR[0] => Mux61.IN165
IR[0] => Mux61.IN166
IR[0] => Mux61.IN167
IR[0] => Mux61.IN168
IR[0] => Mux61.IN169
IR[0] => Mux61.IN170
IR[0] => Mux61.IN171
IR[0] => Mux61.IN172
IR[0] => Mux61.IN173
IR[0] => Mux61.IN174
IR[0] => Mux61.IN175
IR[0] => Mux61.IN176
IR[0] => Mux61.IN177
IR[0] => Mux61.IN178
IR[0] => Mux61.IN179
IR[0] => Mux61.IN180
IR[0] => Mux61.IN181
IR[0] => Mux61.IN182
IR[0] => Mux61.IN183
IR[0] => Mux61.IN184
IR[0] => Mux61.IN185
IR[0] => Mux61.IN186
IR[0] => Mux61.IN187
IR[0] => Mux61.IN188
IR[0] => Mux61.IN189
IR[0] => Mux61.IN190
IR[0] => Mux61.IN191
IR[0] => Mux61.IN192
IR[0] => Mux61.IN193
IR[0] => Mux61.IN194
IR[0] => Mux61.IN195
IR[0] => Mux61.IN196
IR[0] => Mux61.IN197
IR[0] => Mux61.IN198
IR[0] => Mux61.IN199
IR[0] => Mux61.IN200
IR[0] => Mux61.IN201
IR[0] => Mux61.IN202
IR[0] => Mux61.IN203
IR[0] => Mux61.IN204
IR[0] => Mux61.IN205
IR[0] => Mux61.IN206
IR[0] => Mux61.IN207
IR[0] => Mux61.IN208
IR[0] => Mux61.IN209
IR[0] => Mux61.IN210
IR[0] => Mux61.IN211
IR[0] => Mux61.IN212
IR[0] => Mux61.IN213
IR[0] => Mux61.IN214
IR[0] => Mux61.IN215
IR[0] => Mux61.IN216
IR[0] => Mux61.IN217
IR[0] => Mux61.IN218
IR[0] => Mux61.IN219
IR[0] => Mux61.IN220
IR[0] => Mux61.IN221
IR[0] => Mux61.IN222
IR[0] => Mux61.IN223
IR[0] => Mux61.IN224
IR[0] => Mux61.IN225
IR[0] => Mux61.IN226
IR[0] => Mux61.IN227
IR[0] => Mux61.IN228
IR[0] => Mux61.IN229
IR[0] => Mux61.IN230
IR[0] => Mux61.IN231
IR[0] => Mux61.IN232
IR[0] => Mux61.IN233
IR[0] => Mux61.IN234
IR[0] => Mux61.IN235
IR[0] => Mux61.IN236
IR[0] => Mux61.IN237
IR[0] => Mux61.IN238
IR[0] => Mux61.IN239
IR[0] => Mux61.IN240
IR[0] => Mux61.IN241
IR[0] => Mux61.IN242
IR[0] => Mux61.IN243
IR[0] => Mux61.IN244
IR[0] => Mux61.IN245
IR[0] => Mux61.IN246
IR[0] => Mux61.IN247
IR[0] => Mux61.IN248
IR[0] => Mux61.IN249
IR[0] => Mux61.IN250
IR[0] => Mux61.IN251
IR[0] => Mux61.IN252
IR[0] => Mux61.IN253
IR[0] => Mux61.IN254
IR[0] => Mux61.IN255
IR[0] => Mux61.IN256
IR[0] => Mux61.IN257
IR[0] => Mux61.IN258
IR[0] => Mux61.IN259
IR[0] => Mux61.IN260
IR[0] => Mux61.IN261
IR[0] => Mux61.IN262
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN69
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN262
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN69
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN69
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN36
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux118.IN36
IR[0] => Mux119.IN36
IR[0] => Mux120.IN36
IR[0] => Mux121.IN36
IR[0] => Mux122.IN36
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux192.IN69
IR[0] => Mux193.IN134
IR[0] => Mux194.IN134
IR[0] => Mux195.IN263
IR[0] => Mux196.IN263
IR[0] => Mux197.IN263
IR[0] => Mux198.IN134
IR[0] => Mux199.IN36
IR[0] => Mux200.IN134
IR[0] => Mux201.IN69
IR[0] => Mux202.IN69
IR[0] => Mux203.IN263
IR[0] => Mux204.IN69
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN263
IR[0] => Mux210.IN263
IR[0] => Mux211.IN263
IR[0] => Mux212.IN69
IR[0] => Mux213.IN134
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN69
IR[0] => Mux227.IN263
IR[0] => Mux228.IN263
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN36
IR[0] => Mux232.IN134
IR[0] => Mux233.IN263
IR[0] => Mux234.IN134
IR[0] => Mux235.IN134
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN36
IR[0] => Mux239.IN69
IR[0] => Mux240.IN36
IR[0] => Mux241.IN69
IR[0] => Mux245.IN3
IR[0] => Mux250.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN7
IR[0] => Equal8.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux58.IN262
IR[1] => Mux59.IN262
IR[1] => Mux60.IN157
IR[1] => Mux60.IN158
IR[1] => Mux60.IN159
IR[1] => Mux60.IN160
IR[1] => Mux60.IN161
IR[1] => Mux60.IN162
IR[1] => Mux60.IN163
IR[1] => Mux60.IN164
IR[1] => Mux60.IN165
IR[1] => Mux60.IN166
IR[1] => Mux60.IN167
IR[1] => Mux60.IN168
IR[1] => Mux60.IN169
IR[1] => Mux60.IN170
IR[1] => Mux60.IN171
IR[1] => Mux60.IN172
IR[1] => Mux60.IN173
IR[1] => Mux60.IN174
IR[1] => Mux60.IN175
IR[1] => Mux60.IN176
IR[1] => Mux60.IN177
IR[1] => Mux60.IN178
IR[1] => Mux60.IN179
IR[1] => Mux60.IN180
IR[1] => Mux60.IN181
IR[1] => Mux60.IN182
IR[1] => Mux60.IN183
IR[1] => Mux60.IN184
IR[1] => Mux60.IN185
IR[1] => Mux60.IN186
IR[1] => Mux60.IN187
IR[1] => Mux60.IN188
IR[1] => Mux60.IN189
IR[1] => Mux60.IN190
IR[1] => Mux60.IN191
IR[1] => Mux60.IN192
IR[1] => Mux60.IN193
IR[1] => Mux60.IN194
IR[1] => Mux60.IN195
IR[1] => Mux60.IN196
IR[1] => Mux60.IN197
IR[1] => Mux60.IN198
IR[1] => Mux60.IN199
IR[1] => Mux60.IN200
IR[1] => Mux60.IN201
IR[1] => Mux60.IN202
IR[1] => Mux60.IN203
IR[1] => Mux60.IN204
IR[1] => Mux60.IN205
IR[1] => Mux60.IN206
IR[1] => Mux60.IN207
IR[1] => Mux60.IN208
IR[1] => Mux60.IN209
IR[1] => Mux60.IN210
IR[1] => Mux60.IN211
IR[1] => Mux60.IN212
IR[1] => Mux60.IN213
IR[1] => Mux60.IN214
IR[1] => Mux60.IN215
IR[1] => Mux60.IN216
IR[1] => Mux60.IN217
IR[1] => Mux60.IN218
IR[1] => Mux60.IN219
IR[1] => Mux60.IN220
IR[1] => Mux60.IN221
IR[1] => Mux60.IN222
IR[1] => Mux60.IN223
IR[1] => Mux60.IN224
IR[1] => Mux60.IN225
IR[1] => Mux60.IN226
IR[1] => Mux60.IN227
IR[1] => Mux60.IN228
IR[1] => Mux60.IN229
IR[1] => Mux60.IN230
IR[1] => Mux60.IN231
IR[1] => Mux60.IN232
IR[1] => Mux60.IN233
IR[1] => Mux60.IN234
IR[1] => Mux60.IN235
IR[1] => Mux60.IN236
IR[1] => Mux60.IN237
IR[1] => Mux60.IN238
IR[1] => Mux60.IN239
IR[1] => Mux60.IN240
IR[1] => Mux60.IN241
IR[1] => Mux60.IN242
IR[1] => Mux60.IN243
IR[1] => Mux60.IN244
IR[1] => Mux60.IN245
IR[1] => Mux60.IN246
IR[1] => Mux60.IN247
IR[1] => Mux60.IN248
IR[1] => Mux60.IN249
IR[1] => Mux60.IN250
IR[1] => Mux60.IN251
IR[1] => Mux60.IN252
IR[1] => Mux60.IN253
IR[1] => Mux60.IN254
IR[1] => Mux60.IN255
IR[1] => Mux60.IN256
IR[1] => Mux60.IN257
IR[1] => Mux60.IN258
IR[1] => Mux60.IN259
IR[1] => Mux60.IN260
IR[1] => Mux60.IN261
IR[1] => Mux60.IN262
IR[1] => Mux61.IN157
IR[1] => Mux62.IN262
IR[1] => Mux63.IN68
IR[1] => Mux64.IN262
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN261
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN68
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN68
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN35
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux118.IN35
IR[1] => Mux119.IN35
IR[1] => Mux120.IN35
IR[1] => Mux121.IN35
IR[1] => Mux122.IN35
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux192.IN68
IR[1] => Mux193.IN133
IR[1] => Mux194.IN133
IR[1] => Mux195.IN262
IR[1] => Mux196.IN262
IR[1] => Mux197.IN262
IR[1] => Mux198.IN133
IR[1] => Mux199.IN35
IR[1] => Mux200.IN133
IR[1] => Mux201.IN68
IR[1] => Mux202.IN68
IR[1] => Mux203.IN262
IR[1] => Mux204.IN68
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN262
IR[1] => Mux210.IN262
IR[1] => Mux211.IN262
IR[1] => Mux212.IN68
IR[1] => Mux213.IN133
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN68
IR[1] => Mux227.IN262
IR[1] => Mux228.IN262
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN35
IR[1] => Mux232.IN133
IR[1] => Mux233.IN262
IR[1] => Mux234.IN133
IR[1] => Mux235.IN133
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN35
IR[1] => Mux239.IN68
IR[1] => Mux240.IN35
IR[1] => Mux241.IN68
IR[1] => Mux244.IN3
IR[1] => Mux249.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN6
IR[1] => Equal8.IN7
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux58.IN261
IR[2] => Mux59.IN156
IR[2] => Mux59.IN157
IR[2] => Mux59.IN158
IR[2] => Mux59.IN159
IR[2] => Mux59.IN160
IR[2] => Mux59.IN161
IR[2] => Mux59.IN162
IR[2] => Mux59.IN163
IR[2] => Mux59.IN164
IR[2] => Mux59.IN165
IR[2] => Mux59.IN166
IR[2] => Mux59.IN167
IR[2] => Mux59.IN168
IR[2] => Mux59.IN169
IR[2] => Mux59.IN170
IR[2] => Mux59.IN171
IR[2] => Mux59.IN172
IR[2] => Mux59.IN173
IR[2] => Mux59.IN174
IR[2] => Mux59.IN175
IR[2] => Mux59.IN176
IR[2] => Mux59.IN177
IR[2] => Mux59.IN178
IR[2] => Mux59.IN179
IR[2] => Mux59.IN180
IR[2] => Mux59.IN181
IR[2] => Mux59.IN182
IR[2] => Mux59.IN183
IR[2] => Mux59.IN184
IR[2] => Mux59.IN185
IR[2] => Mux59.IN186
IR[2] => Mux59.IN187
IR[2] => Mux59.IN188
IR[2] => Mux59.IN189
IR[2] => Mux59.IN190
IR[2] => Mux59.IN191
IR[2] => Mux59.IN192
IR[2] => Mux59.IN193
IR[2] => Mux59.IN194
IR[2] => Mux59.IN195
IR[2] => Mux59.IN196
IR[2] => Mux59.IN197
IR[2] => Mux59.IN198
IR[2] => Mux59.IN199
IR[2] => Mux59.IN200
IR[2] => Mux59.IN201
IR[2] => Mux59.IN202
IR[2] => Mux59.IN203
IR[2] => Mux59.IN204
IR[2] => Mux59.IN205
IR[2] => Mux59.IN206
IR[2] => Mux59.IN207
IR[2] => Mux59.IN208
IR[2] => Mux59.IN209
IR[2] => Mux59.IN210
IR[2] => Mux59.IN211
IR[2] => Mux59.IN212
IR[2] => Mux59.IN213
IR[2] => Mux59.IN214
IR[2] => Mux59.IN215
IR[2] => Mux59.IN216
IR[2] => Mux59.IN217
IR[2] => Mux59.IN218
IR[2] => Mux59.IN219
IR[2] => Mux59.IN220
IR[2] => Mux59.IN221
IR[2] => Mux59.IN222
IR[2] => Mux59.IN223
IR[2] => Mux59.IN224
IR[2] => Mux59.IN225
IR[2] => Mux59.IN226
IR[2] => Mux59.IN227
IR[2] => Mux59.IN228
IR[2] => Mux59.IN229
IR[2] => Mux59.IN230
IR[2] => Mux59.IN231
IR[2] => Mux59.IN232
IR[2] => Mux59.IN233
IR[2] => Mux59.IN234
IR[2] => Mux59.IN235
IR[2] => Mux59.IN236
IR[2] => Mux59.IN237
IR[2] => Mux59.IN238
IR[2] => Mux59.IN239
IR[2] => Mux59.IN240
IR[2] => Mux59.IN241
IR[2] => Mux59.IN242
IR[2] => Mux59.IN243
IR[2] => Mux59.IN244
IR[2] => Mux59.IN245
IR[2] => Mux59.IN246
IR[2] => Mux59.IN247
IR[2] => Mux59.IN248
IR[2] => Mux59.IN249
IR[2] => Mux59.IN250
IR[2] => Mux59.IN251
IR[2] => Mux59.IN252
IR[2] => Mux59.IN253
IR[2] => Mux59.IN254
IR[2] => Mux59.IN255
IR[2] => Mux59.IN256
IR[2] => Mux59.IN257
IR[2] => Mux59.IN258
IR[2] => Mux59.IN259
IR[2] => Mux59.IN260
IR[2] => Mux59.IN261
IR[2] => Mux60.IN156
IR[2] => Mux61.IN156
IR[2] => Mux62.IN261
IR[2] => Mux63.IN67
IR[2] => Mux64.IN261
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN260
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN67
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN67
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN34
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux118.IN34
IR[2] => Mux119.IN34
IR[2] => Mux120.IN34
IR[2] => Mux121.IN34
IR[2] => Mux122.IN34
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux192.IN67
IR[2] => Mux193.IN132
IR[2] => Mux194.IN132
IR[2] => Mux195.IN261
IR[2] => Mux196.IN261
IR[2] => Mux197.IN261
IR[2] => Mux198.IN132
IR[2] => Mux199.IN34
IR[2] => Mux200.IN132
IR[2] => Mux201.IN67
IR[2] => Mux202.IN67
IR[2] => Mux203.IN261
IR[2] => Mux204.IN67
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN261
IR[2] => Mux210.IN261
IR[2] => Mux211.IN261
IR[2] => Mux212.IN67
IR[2] => Mux213.IN132
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN67
IR[2] => Mux227.IN261
IR[2] => Mux228.IN261
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN34
IR[2] => Mux232.IN132
IR[2] => Mux233.IN261
IR[2] => Mux234.IN132
IR[2] => Mux235.IN132
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN34
IR[2] => Mux239.IN67
IR[2] => Mux240.IN34
IR[2] => Mux241.IN67
IR[2] => Mux243.IN3
IR[2] => Mux248.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN2
IR[2] => Equal8.IN6
IR[3] => Mux2.IN7
IR[3] => Mux31.IN2
IR[3] => Mux31.IN3
IR[3] => Mux31.IN4
IR[3] => Mux31.IN5
IR[3] => Mux31.IN6
IR[3] => Mux31.IN7
IR[3] => Mux42.IN6
IR[3] => Mux58.IN260
IR[3] => Mux59.IN155
IR[3] => Mux60.IN155
IR[3] => Mux61.IN155
IR[3] => Mux62.IN260
IR[3] => Mux63.IN66
IR[3] => Mux64.IN260
IR[3] => Mux65.IN260
IR[3] => Mux66.IN197
IR[3] => Mux66.IN198
IR[3] => Mux66.IN199
IR[3] => Mux66.IN200
IR[3] => Mux66.IN201
IR[3] => Mux66.IN202
IR[3] => Mux66.IN203
IR[3] => Mux66.IN204
IR[3] => Mux66.IN205
IR[3] => Mux66.IN206
IR[3] => Mux66.IN207
IR[3] => Mux66.IN208
IR[3] => Mux66.IN209
IR[3] => Mux66.IN210
IR[3] => Mux66.IN211
IR[3] => Mux66.IN212
IR[3] => Mux66.IN213
IR[3] => Mux66.IN214
IR[3] => Mux66.IN215
IR[3] => Mux66.IN216
IR[3] => Mux66.IN217
IR[3] => Mux66.IN218
IR[3] => Mux66.IN219
IR[3] => Mux66.IN220
IR[3] => Mux66.IN221
IR[3] => Mux66.IN222
IR[3] => Mux66.IN223
IR[3] => Mux66.IN224
IR[3] => Mux66.IN225
IR[3] => Mux66.IN226
IR[3] => Mux66.IN227
IR[3] => Mux66.IN228
IR[3] => Mux66.IN229
IR[3] => Mux66.IN230
IR[3] => Mux66.IN231
IR[3] => Mux66.IN232
IR[3] => Mux66.IN233
IR[3] => Mux66.IN234
IR[3] => Mux66.IN235
IR[3] => Mux66.IN236
IR[3] => Mux66.IN237
IR[3] => Mux66.IN238
IR[3] => Mux66.IN239
IR[3] => Mux66.IN240
IR[3] => Mux66.IN241
IR[3] => Mux66.IN242
IR[3] => Mux66.IN243
IR[3] => Mux66.IN244
IR[3] => Mux66.IN245
IR[3] => Mux66.IN246
IR[3] => Mux66.IN247
IR[3] => Mux66.IN248
IR[3] => Mux66.IN249
IR[3] => Mux66.IN250
IR[3] => Mux66.IN251
IR[3] => Mux66.IN252
IR[3] => Mux66.IN253
IR[3] => Mux66.IN254
IR[3] => Mux66.IN255
IR[3] => Mux66.IN256
IR[3] => Mux66.IN257
IR[3] => Mux66.IN258
IR[3] => Mux66.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN259
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN66
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN30
IR[3] => Mux98.IN31
IR[3] => Mux98.IN32
IR[3] => Mux98.IN33
IR[3] => Mux98.IN34
IR[3] => Mux98.IN35
IR[3] => Mux98.IN36
IR[3] => Mux98.IN37
IR[3] => Mux98.IN38
IR[3] => Mux98.IN39
IR[3] => Mux98.IN40
IR[3] => Mux98.IN41
IR[3] => Mux98.IN42
IR[3] => Mux98.IN43
IR[3] => Mux98.IN44
IR[3] => Mux98.IN45
IR[3] => Mux98.IN46
IR[3] => Mux98.IN47
IR[3] => Mux98.IN48
IR[3] => Mux98.IN49
IR[3] => Mux98.IN50
IR[3] => Mux98.IN51
IR[3] => Mux98.IN52
IR[3] => Mux98.IN53
IR[3] => Mux98.IN54
IR[3] => Mux98.IN55
IR[3] => Mux98.IN56
IR[3] => Mux98.IN57
IR[3] => Mux98.IN58
IR[3] => Mux98.IN59
IR[3] => Mux98.IN60
IR[3] => Mux98.IN61
IR[3] => Mux98.IN62
IR[3] => Mux98.IN63
IR[3] => Mux98.IN64
IR[3] => Mux98.IN65
IR[3] => Mux98.IN66
IR[3] => Mux98.IN67
IR[3] => Mux98.IN68
IR[3] => Mux98.IN69
IR[3] => Mux98.IN70
IR[3] => Mux98.IN71
IR[3] => Mux98.IN72
IR[3] => Mux98.IN73
IR[3] => Mux98.IN74
IR[3] => Mux98.IN75
IR[3] => Mux98.IN76
IR[3] => Mux98.IN77
IR[3] => Mux98.IN78
IR[3] => Mux98.IN79
IR[3] => Mux98.IN80
IR[3] => Mux98.IN81
IR[3] => Mux98.IN82
IR[3] => Mux98.IN83
IR[3] => Mux98.IN84
IR[3] => Mux98.IN85
IR[3] => Mux98.IN86
IR[3] => Mux98.IN87
IR[3] => Mux98.IN88
IR[3] => Mux98.IN89
IR[3] => Mux98.IN90
IR[3] => Mux98.IN91
IR[3] => Mux98.IN92
IR[3] => Mux98.IN93
IR[3] => Mux98.IN94
IR[3] => Mux98.IN95
IR[3] => Mux98.IN96
IR[3] => Mux98.IN97
IR[3] => Mux98.IN98
IR[3] => Mux98.IN99
IR[3] => Mux98.IN100
IR[3] => Mux98.IN101
IR[3] => Mux98.IN102
IR[3] => Mux98.IN103
IR[3] => Mux98.IN104
IR[3] => Mux98.IN105
IR[3] => Mux98.IN106
IR[3] => Mux98.IN107
IR[3] => Mux98.IN108
IR[3] => Mux98.IN109
IR[3] => Mux98.IN110
IR[3] => Mux98.IN111
IR[3] => Mux98.IN112
IR[3] => Mux98.IN113
IR[3] => Mux98.IN114
IR[3] => Mux98.IN115
IR[3] => Mux98.IN116
IR[3] => Mux98.IN117
IR[3] => Mux98.IN118
IR[3] => Mux98.IN119
IR[3] => Mux98.IN120
IR[3] => Mux98.IN121
IR[3] => Mux98.IN122
IR[3] => Mux98.IN123
IR[3] => Mux98.IN124
IR[3] => Mux98.IN125
IR[3] => Mux98.IN126
IR[3] => Mux98.IN127
IR[3] => Mux98.IN128
IR[3] => Mux98.IN129
IR[3] => Mux98.IN130
IR[3] => Mux98.IN131
IR[3] => Mux98.IN132
IR[3] => Mux98.IN133
IR[3] => Mux98.IN134
IR[3] => Mux98.IN135
IR[3] => Mux98.IN136
IR[3] => Mux98.IN137
IR[3] => Mux98.IN138
IR[3] => Mux98.IN139
IR[3] => Mux98.IN140
IR[3] => Mux98.IN141
IR[3] => Mux98.IN142
IR[3] => Mux98.IN143
IR[3] => Mux98.IN144
IR[3] => Mux98.IN145
IR[3] => Mux98.IN146
IR[3] => Mux98.IN147
IR[3] => Mux98.IN148
IR[3] => Mux98.IN149
IR[3] => Mux98.IN150
IR[3] => Mux98.IN151
IR[3] => Mux98.IN152
IR[3] => Mux98.IN153
IR[3] => Mux98.IN154
IR[3] => Mux98.IN155
IR[3] => Mux98.IN156
IR[3] => Mux98.IN157
IR[3] => Mux98.IN158
IR[3] => Mux98.IN159
IR[3] => Mux98.IN160
IR[3] => Mux98.IN161
IR[3] => Mux98.IN162
IR[3] => Mux98.IN163
IR[3] => Mux98.IN164
IR[3] => Mux98.IN165
IR[3] => Mux98.IN166
IR[3] => Mux98.IN167
IR[3] => Mux98.IN168
IR[3] => Mux98.IN169
IR[3] => Mux98.IN170
IR[3] => Mux98.IN171
IR[3] => Mux98.IN172
IR[3] => Mux98.IN173
IR[3] => Mux98.IN174
IR[3] => Mux98.IN175
IR[3] => Mux98.IN176
IR[3] => Mux98.IN177
IR[3] => Mux98.IN178
IR[3] => Mux98.IN179
IR[3] => Mux98.IN180
IR[3] => Mux98.IN181
IR[3] => Mux98.IN182
IR[3] => Mux98.IN183
IR[3] => Mux98.IN184
IR[3] => Mux98.IN185
IR[3] => Mux98.IN186
IR[3] => Mux98.IN187
IR[3] => Mux98.IN188
IR[3] => Mux98.IN189
IR[3] => Mux98.IN190
IR[3] => Mux98.IN191
IR[3] => Mux98.IN192
IR[3] => Mux98.IN193
IR[3] => Mux98.IN194
IR[3] => Mux98.IN195
IR[3] => Mux98.IN196
IR[3] => Mux98.IN197
IR[3] => Mux98.IN198
IR[3] => Mux98.IN199
IR[3] => Mux98.IN200
IR[3] => Mux98.IN201
IR[3] => Mux98.IN202
IR[3] => Mux98.IN203
IR[3] => Mux98.IN204
IR[3] => Mux98.IN205
IR[3] => Mux98.IN206
IR[3] => Mux98.IN207
IR[3] => Mux98.IN208
IR[3] => Mux98.IN209
IR[3] => Mux98.IN210
IR[3] => Mux98.IN211
IR[3] => Mux98.IN212
IR[3] => Mux98.IN213
IR[3] => Mux98.IN214
IR[3] => Mux98.IN215
IR[3] => Mux98.IN216
IR[3] => Mux98.IN217
IR[3] => Mux98.IN218
IR[3] => Mux98.IN219
IR[3] => Mux98.IN220
IR[3] => Mux98.IN221
IR[3] => Mux98.IN222
IR[3] => Mux98.IN223
IR[3] => Mux98.IN224
IR[3] => Mux98.IN225
IR[3] => Mux98.IN226
IR[3] => Mux98.IN227
IR[3] => Mux98.IN228
IR[3] => Mux98.IN229
IR[3] => Mux98.IN230
IR[3] => Mux98.IN231
IR[3] => Mux98.IN232
IR[3] => Mux98.IN233
IR[3] => Mux98.IN234
IR[3] => Mux98.IN235
IR[3] => Mux98.IN236
IR[3] => Mux98.IN237
IR[3] => Mux98.IN238
IR[3] => Mux98.IN239
IR[3] => Mux98.IN240
IR[3] => Mux98.IN241
IR[3] => Mux98.IN242
IR[3] => Mux98.IN243
IR[3] => Mux98.IN244
IR[3] => Mux98.IN245
IR[3] => Mux98.IN246
IR[3] => Mux98.IN247
IR[3] => Mux98.IN248
IR[3] => Mux98.IN249
IR[3] => Mux98.IN250
IR[3] => Mux98.IN251
IR[3] => Mux98.IN252
IR[3] => Mux98.IN253
IR[3] => Mux98.IN254
IR[3] => Mux98.IN255
IR[3] => Mux98.IN256
IR[3] => Mux98.IN257
IR[3] => Mux98.IN258
IR[3] => Mux98.IN259
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN66
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux141.IN6
IR[3] => Mux141.IN7
IR[3] => Mux145.IN1
IR[3] => Mux145.IN2
IR[3] => Mux145.IN3
IR[3] => Mux145.IN4
IR[3] => Mux145.IN5
IR[3] => Mux145.IN6
IR[3] => Mux145.IN7
IR[3] => Mux147.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux180.IN7
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN131
IR[3] => Mux195.IN260
IR[3] => Mux196.IN260
IR[3] => Mux197.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN66
IR[3] => Mux203.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux208.IN66
IR[3] => Mux209.IN260
IR[3] => Mux210.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN66
IR[3] => Mux213.IN131
IR[3] => Mux214.IN260
IR[3] => Mux215.IN260
IR[3] => Mux216.IN66
IR[3] => Mux217.IN260
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN38
IR[3] => Mux225.IN39
IR[3] => Mux225.IN40
IR[3] => Mux225.IN41
IR[3] => Mux225.IN42
IR[3] => Mux225.IN43
IR[3] => Mux225.IN44
IR[3] => Mux225.IN45
IR[3] => Mux225.IN46
IR[3] => Mux225.IN47
IR[3] => Mux225.IN48
IR[3] => Mux225.IN49
IR[3] => Mux225.IN50
IR[3] => Mux225.IN51
IR[3] => Mux225.IN52
IR[3] => Mux225.IN53
IR[3] => Mux225.IN54
IR[3] => Mux225.IN55
IR[3] => Mux225.IN56
IR[3] => Mux225.IN57
IR[3] => Mux225.IN58
IR[3] => Mux225.IN59
IR[3] => Mux225.IN60
IR[3] => Mux225.IN61
IR[3] => Mux225.IN62
IR[3] => Mux225.IN63
IR[3] => Mux225.IN64
IR[3] => Mux225.IN65
IR[3] => Mux225.IN66
IR[3] => Mux225.IN67
IR[3] => Mux225.IN68
IR[3] => Mux225.IN69
IR[3] => Mux225.IN70
IR[3] => Mux225.IN71
IR[3] => Mux225.IN72
IR[3] => Mux225.IN73
IR[3] => Mux225.IN74
IR[3] => Mux225.IN75
IR[3] => Mux225.IN76
IR[3] => Mux225.IN77
IR[3] => Mux225.IN78
IR[3] => Mux225.IN79
IR[3] => Mux225.IN80
IR[3] => Mux225.IN81
IR[3] => Mux225.IN82
IR[3] => Mux225.IN83
IR[3] => Mux225.IN84
IR[3] => Mux225.IN85
IR[3] => Mux225.IN86
IR[3] => Mux225.IN87
IR[3] => Mux225.IN88
IR[3] => Mux225.IN89
IR[3] => Mux225.IN90
IR[3] => Mux225.IN91
IR[3] => Mux225.IN92
IR[3] => Mux225.IN93
IR[3] => Mux225.IN94
IR[3] => Mux225.IN95
IR[3] => Mux225.IN96
IR[3] => Mux225.IN97
IR[3] => Mux225.IN98
IR[3] => Mux225.IN99
IR[3] => Mux225.IN100
IR[3] => Mux225.IN101
IR[3] => Mux225.IN102
IR[3] => Mux225.IN103
IR[3] => Mux225.IN104
IR[3] => Mux225.IN105
IR[3] => Mux225.IN106
IR[3] => Mux225.IN107
IR[3] => Mux225.IN108
IR[3] => Mux225.IN109
IR[3] => Mux225.IN110
IR[3] => Mux225.IN111
IR[3] => Mux225.IN112
IR[3] => Mux225.IN113
IR[3] => Mux225.IN114
IR[3] => Mux225.IN115
IR[3] => Mux225.IN116
IR[3] => Mux225.IN117
IR[3] => Mux225.IN118
IR[3] => Mux225.IN119
IR[3] => Mux225.IN120
IR[3] => Mux225.IN121
IR[3] => Mux225.IN122
IR[3] => Mux225.IN123
IR[3] => Mux225.IN124
IR[3] => Mux225.IN125
IR[3] => Mux225.IN126
IR[3] => Mux225.IN127
IR[3] => Mux225.IN128
IR[3] => Mux225.IN129
IR[3] => Mux225.IN130
IR[3] => Mux225.IN131
IR[3] => Mux225.IN132
IR[3] => Mux225.IN133
IR[3] => Mux225.IN134
IR[3] => Mux225.IN135
IR[3] => Mux225.IN136
IR[3] => Mux225.IN137
IR[3] => Mux225.IN138
IR[3] => Mux225.IN139
IR[3] => Mux225.IN140
IR[3] => Mux225.IN141
IR[3] => Mux225.IN142
IR[3] => Mux225.IN143
IR[3] => Mux225.IN144
IR[3] => Mux225.IN145
IR[3] => Mux225.IN146
IR[3] => Mux225.IN147
IR[3] => Mux225.IN148
IR[3] => Mux225.IN149
IR[3] => Mux225.IN150
IR[3] => Mux225.IN151
IR[3] => Mux225.IN152
IR[3] => Mux225.IN153
IR[3] => Mux225.IN154
IR[3] => Mux225.IN155
IR[3] => Mux225.IN156
IR[3] => Mux225.IN157
IR[3] => Mux225.IN158
IR[3] => Mux225.IN159
IR[3] => Mux225.IN160
IR[3] => Mux225.IN161
IR[3] => Mux225.IN162
IR[3] => Mux225.IN163
IR[3] => Mux225.IN164
IR[3] => Mux225.IN165
IR[3] => Mux225.IN166
IR[3] => Mux225.IN167
IR[3] => Mux225.IN168
IR[3] => Mux225.IN169
IR[3] => Mux225.IN170
IR[3] => Mux225.IN171
IR[3] => Mux225.IN172
IR[3] => Mux225.IN173
IR[3] => Mux225.IN174
IR[3] => Mux225.IN175
IR[3] => Mux225.IN176
IR[3] => Mux225.IN177
IR[3] => Mux225.IN178
IR[3] => Mux225.IN179
IR[3] => Mux225.IN180
IR[3] => Mux225.IN181
IR[3] => Mux225.IN182
IR[3] => Mux225.IN183
IR[3] => Mux225.IN184
IR[3] => Mux225.IN185
IR[3] => Mux225.IN186
IR[3] => Mux225.IN187
IR[3] => Mux225.IN188
IR[3] => Mux225.IN189
IR[3] => Mux225.IN190
IR[3] => Mux225.IN191
IR[3] => Mux225.IN192
IR[3] => Mux225.IN193
IR[3] => Mux225.IN194
IR[3] => Mux225.IN195
IR[3] => Mux225.IN196
IR[3] => Mux225.IN197
IR[3] => Mux225.IN198
IR[3] => Mux225.IN199
IR[3] => Mux225.IN200
IR[3] => Mux225.IN201
IR[3] => Mux225.IN202
IR[3] => Mux225.IN203
IR[3] => Mux225.IN204
IR[3] => Mux225.IN205
IR[3] => Mux225.IN206
IR[3] => Mux225.IN207
IR[3] => Mux225.IN208
IR[3] => Mux225.IN209
IR[3] => Mux225.IN210
IR[3] => Mux225.IN211
IR[3] => Mux225.IN212
IR[3] => Mux225.IN213
IR[3] => Mux225.IN214
IR[3] => Mux225.IN215
IR[3] => Mux225.IN216
IR[3] => Mux225.IN217
IR[3] => Mux225.IN218
IR[3] => Mux225.IN219
IR[3] => Mux225.IN220
IR[3] => Mux225.IN221
IR[3] => Mux225.IN222
IR[3] => Mux225.IN223
IR[3] => Mux225.IN224
IR[3] => Mux225.IN225
IR[3] => Mux225.IN226
IR[3] => Mux225.IN227
IR[3] => Mux225.IN228
IR[3] => Mux225.IN229
IR[3] => Mux225.IN230
IR[3] => Mux225.IN231
IR[3] => Mux225.IN232
IR[3] => Mux225.IN233
IR[3] => Mux225.IN234
IR[3] => Mux225.IN235
IR[3] => Mux225.IN236
IR[3] => Mux225.IN237
IR[3] => Mux225.IN238
IR[3] => Mux225.IN239
IR[3] => Mux225.IN240
IR[3] => Mux225.IN241
IR[3] => Mux225.IN242
IR[3] => Mux225.IN243
IR[3] => Mux225.IN244
IR[3] => Mux225.IN245
IR[3] => Mux225.IN246
IR[3] => Mux225.IN247
IR[3] => Mux225.IN248
IR[3] => Mux225.IN249
IR[3] => Mux225.IN250
IR[3] => Mux225.IN251
IR[3] => Mux225.IN252
IR[3] => Mux225.IN253
IR[3] => Mux225.IN254
IR[3] => Mux225.IN255
IR[3] => Mux225.IN256
IR[3] => Mux225.IN257
IR[3] => Mux225.IN258
IR[3] => Mux225.IN259
IR[3] => Mux225.IN260
IR[3] => Mux227.IN260
IR[3] => Mux228.IN260
IR[3] => Mux232.IN131
IR[3] => Mux233.IN260
IR[3] => Mux234.IN131
IR[3] => Mux235.IN131
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Equal4.IN0
IR[3] => Equal6.IN5
IR[3] => Equal8.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux42.IN5
IR[4] => Mux58.IN259
IR[4] => Mux59.IN154
IR[4] => Mux60.IN154
IR[4] => Mux61.IN154
IR[4] => Mux62.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN196
IR[4] => Mux65.IN197
IR[4] => Mux65.IN198
IR[4] => Mux65.IN199
IR[4] => Mux65.IN200
IR[4] => Mux65.IN201
IR[4] => Mux65.IN202
IR[4] => Mux65.IN203
IR[4] => Mux65.IN204
IR[4] => Mux65.IN205
IR[4] => Mux65.IN206
IR[4] => Mux65.IN207
IR[4] => Mux65.IN208
IR[4] => Mux65.IN209
IR[4] => Mux65.IN210
IR[4] => Mux65.IN211
IR[4] => Mux65.IN212
IR[4] => Mux65.IN213
IR[4] => Mux65.IN214
IR[4] => Mux65.IN215
IR[4] => Mux65.IN216
IR[4] => Mux65.IN217
IR[4] => Mux65.IN218
IR[4] => Mux65.IN219
IR[4] => Mux65.IN220
IR[4] => Mux65.IN221
IR[4] => Mux65.IN222
IR[4] => Mux65.IN223
IR[4] => Mux65.IN224
IR[4] => Mux65.IN225
IR[4] => Mux65.IN226
IR[4] => Mux65.IN227
IR[4] => Mux65.IN228
IR[4] => Mux65.IN229
IR[4] => Mux65.IN230
IR[4] => Mux65.IN231
IR[4] => Mux65.IN232
IR[4] => Mux65.IN233
IR[4] => Mux65.IN234
IR[4] => Mux65.IN235
IR[4] => Mux65.IN236
IR[4] => Mux65.IN237
IR[4] => Mux65.IN238
IR[4] => Mux65.IN239
IR[4] => Mux65.IN240
IR[4] => Mux65.IN241
IR[4] => Mux65.IN242
IR[4] => Mux65.IN243
IR[4] => Mux65.IN244
IR[4] => Mux65.IN245
IR[4] => Mux65.IN246
IR[4] => Mux65.IN247
IR[4] => Mux65.IN248
IR[4] => Mux65.IN249
IR[4] => Mux65.IN250
IR[4] => Mux65.IN251
IR[4] => Mux65.IN252
IR[4] => Mux65.IN253
IR[4] => Mux65.IN254
IR[4] => Mux65.IN255
IR[4] => Mux65.IN256
IR[4] => Mux65.IN257
IR[4] => Mux65.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN196
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN258
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN251
IR[4] => Mux89.IN252
IR[4] => Mux89.IN253
IR[4] => Mux89.IN254
IR[4] => Mux89.IN255
IR[4] => Mux89.IN256
IR[4] => Mux89.IN257
IR[4] => Mux89.IN258
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN29
IR[4] => Mux97.IN30
IR[4] => Mux97.IN31
IR[4] => Mux97.IN32
IR[4] => Mux97.IN33
IR[4] => Mux97.IN34
IR[4] => Mux97.IN35
IR[4] => Mux97.IN36
IR[4] => Mux97.IN37
IR[4] => Mux97.IN38
IR[4] => Mux97.IN39
IR[4] => Mux97.IN40
IR[4] => Mux97.IN41
IR[4] => Mux97.IN42
IR[4] => Mux97.IN43
IR[4] => Mux97.IN44
IR[4] => Mux97.IN45
IR[4] => Mux97.IN46
IR[4] => Mux97.IN47
IR[4] => Mux97.IN48
IR[4] => Mux97.IN49
IR[4] => Mux97.IN50
IR[4] => Mux97.IN51
IR[4] => Mux97.IN52
IR[4] => Mux97.IN53
IR[4] => Mux97.IN54
IR[4] => Mux97.IN55
IR[4] => Mux97.IN56
IR[4] => Mux97.IN57
IR[4] => Mux97.IN58
IR[4] => Mux97.IN59
IR[4] => Mux97.IN60
IR[4] => Mux97.IN61
IR[4] => Mux97.IN62
IR[4] => Mux97.IN63
IR[4] => Mux97.IN64
IR[4] => Mux97.IN65
IR[4] => Mux97.IN66
IR[4] => Mux97.IN67
IR[4] => Mux97.IN68
IR[4] => Mux97.IN69
IR[4] => Mux97.IN70
IR[4] => Mux97.IN71
IR[4] => Mux97.IN72
IR[4] => Mux97.IN73
IR[4] => Mux97.IN74
IR[4] => Mux97.IN75
IR[4] => Mux97.IN76
IR[4] => Mux97.IN77
IR[4] => Mux97.IN78
IR[4] => Mux97.IN79
IR[4] => Mux97.IN80
IR[4] => Mux97.IN81
IR[4] => Mux97.IN82
IR[4] => Mux97.IN83
IR[4] => Mux97.IN84
IR[4] => Mux97.IN85
IR[4] => Mux97.IN86
IR[4] => Mux97.IN87
IR[4] => Mux97.IN88
IR[4] => Mux97.IN89
IR[4] => Mux97.IN90
IR[4] => Mux97.IN91
IR[4] => Mux97.IN92
IR[4] => Mux97.IN93
IR[4] => Mux97.IN94
IR[4] => Mux97.IN95
IR[4] => Mux97.IN96
IR[4] => Mux97.IN97
IR[4] => Mux97.IN98
IR[4] => Mux97.IN99
IR[4] => Mux97.IN100
IR[4] => Mux97.IN101
IR[4] => Mux97.IN102
IR[4] => Mux97.IN103
IR[4] => Mux97.IN104
IR[4] => Mux97.IN105
IR[4] => Mux97.IN106
IR[4] => Mux97.IN107
IR[4] => Mux97.IN108
IR[4] => Mux97.IN109
IR[4] => Mux97.IN110
IR[4] => Mux97.IN111
IR[4] => Mux97.IN112
IR[4] => Mux97.IN113
IR[4] => Mux97.IN114
IR[4] => Mux97.IN115
IR[4] => Mux97.IN116
IR[4] => Mux97.IN117
IR[4] => Mux97.IN118
IR[4] => Mux97.IN119
IR[4] => Mux97.IN120
IR[4] => Mux97.IN121
IR[4] => Mux97.IN122
IR[4] => Mux97.IN123
IR[4] => Mux97.IN124
IR[4] => Mux97.IN125
IR[4] => Mux97.IN126
IR[4] => Mux97.IN127
IR[4] => Mux97.IN128
IR[4] => Mux97.IN129
IR[4] => Mux97.IN130
IR[4] => Mux97.IN131
IR[4] => Mux97.IN132
IR[4] => Mux97.IN133
IR[4] => Mux97.IN134
IR[4] => Mux97.IN135
IR[4] => Mux97.IN136
IR[4] => Mux97.IN137
IR[4] => Mux97.IN138
IR[4] => Mux97.IN139
IR[4] => Mux97.IN140
IR[4] => Mux97.IN141
IR[4] => Mux97.IN142
IR[4] => Mux97.IN143
IR[4] => Mux97.IN144
IR[4] => Mux97.IN145
IR[4] => Mux97.IN146
IR[4] => Mux97.IN147
IR[4] => Mux97.IN148
IR[4] => Mux97.IN149
IR[4] => Mux97.IN150
IR[4] => Mux97.IN151
IR[4] => Mux97.IN152
IR[4] => Mux97.IN153
IR[4] => Mux97.IN154
IR[4] => Mux97.IN155
IR[4] => Mux97.IN156
IR[4] => Mux97.IN157
IR[4] => Mux97.IN158
IR[4] => Mux97.IN159
IR[4] => Mux97.IN160
IR[4] => Mux97.IN161
IR[4] => Mux97.IN162
IR[4] => Mux97.IN163
IR[4] => Mux97.IN164
IR[4] => Mux97.IN165
IR[4] => Mux97.IN166
IR[4] => Mux97.IN167
IR[4] => Mux97.IN168
IR[4] => Mux97.IN169
IR[4] => Mux97.IN170
IR[4] => Mux97.IN171
IR[4] => Mux97.IN172
IR[4] => Mux97.IN173
IR[4] => Mux97.IN174
IR[4] => Mux97.IN175
IR[4] => Mux97.IN176
IR[4] => Mux97.IN177
IR[4] => Mux97.IN178
IR[4] => Mux97.IN179
IR[4] => Mux97.IN180
IR[4] => Mux97.IN181
IR[4] => Mux97.IN182
IR[4] => Mux97.IN183
IR[4] => Mux97.IN184
IR[4] => Mux97.IN185
IR[4] => Mux97.IN186
IR[4] => Mux97.IN187
IR[4] => Mux97.IN188
IR[4] => Mux97.IN189
IR[4] => Mux97.IN190
IR[4] => Mux97.IN191
IR[4] => Mux97.IN192
IR[4] => Mux97.IN193
IR[4] => Mux97.IN194
IR[4] => Mux97.IN195
IR[4] => Mux97.IN196
IR[4] => Mux97.IN197
IR[4] => Mux97.IN198
IR[4] => Mux97.IN199
IR[4] => Mux97.IN200
IR[4] => Mux97.IN201
IR[4] => Mux97.IN202
IR[4] => Mux97.IN203
IR[4] => Mux97.IN204
IR[4] => Mux97.IN205
IR[4] => Mux97.IN206
IR[4] => Mux97.IN207
IR[4] => Mux97.IN208
IR[4] => Mux97.IN209
IR[4] => Mux97.IN210
IR[4] => Mux97.IN211
IR[4] => Mux97.IN212
IR[4] => Mux97.IN213
IR[4] => Mux97.IN214
IR[4] => Mux97.IN215
IR[4] => Mux97.IN216
IR[4] => Mux97.IN217
IR[4] => Mux97.IN218
IR[4] => Mux97.IN219
IR[4] => Mux97.IN220
IR[4] => Mux97.IN221
IR[4] => Mux97.IN222
IR[4] => Mux97.IN223
IR[4] => Mux97.IN224
IR[4] => Mux97.IN225
IR[4] => Mux97.IN226
IR[4] => Mux97.IN227
IR[4] => Mux97.IN228
IR[4] => Mux97.IN229
IR[4] => Mux97.IN230
IR[4] => Mux97.IN231
IR[4] => Mux97.IN232
IR[4] => Mux97.IN233
IR[4] => Mux97.IN234
IR[4] => Mux97.IN235
IR[4] => Mux97.IN236
IR[4] => Mux97.IN237
IR[4] => Mux97.IN238
IR[4] => Mux97.IN239
IR[4] => Mux97.IN240
IR[4] => Mux97.IN241
IR[4] => Mux97.IN242
IR[4] => Mux97.IN243
IR[4] => Mux97.IN244
IR[4] => Mux97.IN245
IR[4] => Mux97.IN246
IR[4] => Mux97.IN247
IR[4] => Mux97.IN248
IR[4] => Mux97.IN249
IR[4] => Mux97.IN250
IR[4] => Mux97.IN251
IR[4] => Mux97.IN252
IR[4] => Mux97.IN253
IR[4] => Mux97.IN254
IR[4] => Mux97.IN255
IR[4] => Mux97.IN256
IR[4] => Mux97.IN257
IR[4] => Mux97.IN258
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux99.IN259
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux144.IN1
IR[4] => Mux144.IN2
IR[4] => Mux144.IN3
IR[4] => Mux144.IN4
IR[4] => Mux144.IN5
IR[4] => Mux144.IN6
IR[4] => Mux144.IN7
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN5
IR[4] => Mux155.IN5
IR[4] => Mux156.IN5
IR[4] => Mux157.IN2
IR[4] => Mux157.IN3
IR[4] => Mux157.IN4
IR[4] => Mux157.IN5
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux168.IN1
IR[4] => Mux168.IN2
IR[4] => Mux168.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux179.IN7
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN131
IR[4] => Mux195.IN259
IR[4] => Mux196.IN259
IR[4] => Mux197.IN259
IR[4] => Mux198.IN131
IR[4] => Mux200.IN131
IR[4] => Mux203.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux209.IN259
IR[4] => Mux210.IN259
IR[4] => Mux211.IN259
IR[4] => Mux214.IN259
IR[4] => Mux215.IN259
IR[4] => Mux217.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN37
IR[4] => Mux224.IN38
IR[4] => Mux224.IN39
IR[4] => Mux224.IN40
IR[4] => Mux224.IN41
IR[4] => Mux224.IN42
IR[4] => Mux224.IN43
IR[4] => Mux224.IN44
IR[4] => Mux224.IN45
IR[4] => Mux224.IN46
IR[4] => Mux224.IN47
IR[4] => Mux224.IN48
IR[4] => Mux224.IN49
IR[4] => Mux224.IN50
IR[4] => Mux224.IN51
IR[4] => Mux224.IN52
IR[4] => Mux224.IN53
IR[4] => Mux224.IN54
IR[4] => Mux224.IN55
IR[4] => Mux224.IN56
IR[4] => Mux224.IN57
IR[4] => Mux224.IN58
IR[4] => Mux224.IN59
IR[4] => Mux224.IN60
IR[4] => Mux224.IN61
IR[4] => Mux224.IN62
IR[4] => Mux224.IN63
IR[4] => Mux224.IN64
IR[4] => Mux224.IN65
IR[4] => Mux224.IN66
IR[4] => Mux224.IN67
IR[4] => Mux224.IN68
IR[4] => Mux224.IN69
IR[4] => Mux224.IN70
IR[4] => Mux224.IN71
IR[4] => Mux224.IN72
IR[4] => Mux224.IN73
IR[4] => Mux224.IN74
IR[4] => Mux224.IN75
IR[4] => Mux224.IN76
IR[4] => Mux224.IN77
IR[4] => Mux224.IN78
IR[4] => Mux224.IN79
IR[4] => Mux224.IN80
IR[4] => Mux224.IN81
IR[4] => Mux224.IN82
IR[4] => Mux224.IN83
IR[4] => Mux224.IN84
IR[4] => Mux224.IN85
IR[4] => Mux224.IN86
IR[4] => Mux224.IN87
IR[4] => Mux224.IN88
IR[4] => Mux224.IN89
IR[4] => Mux224.IN90
IR[4] => Mux224.IN91
IR[4] => Mux224.IN92
IR[4] => Mux224.IN93
IR[4] => Mux224.IN94
IR[4] => Mux224.IN95
IR[4] => Mux224.IN96
IR[4] => Mux224.IN97
IR[4] => Mux224.IN98
IR[4] => Mux224.IN99
IR[4] => Mux224.IN100
IR[4] => Mux224.IN101
IR[4] => Mux224.IN102
IR[4] => Mux224.IN103
IR[4] => Mux224.IN104
IR[4] => Mux224.IN105
IR[4] => Mux224.IN106
IR[4] => Mux224.IN107
IR[4] => Mux224.IN108
IR[4] => Mux224.IN109
IR[4] => Mux224.IN110
IR[4] => Mux224.IN111
IR[4] => Mux224.IN112
IR[4] => Mux224.IN113
IR[4] => Mux224.IN114
IR[4] => Mux224.IN115
IR[4] => Mux224.IN116
IR[4] => Mux224.IN117
IR[4] => Mux224.IN118
IR[4] => Mux224.IN119
IR[4] => Mux224.IN120
IR[4] => Mux224.IN121
IR[4] => Mux224.IN122
IR[4] => Mux224.IN123
IR[4] => Mux224.IN124
IR[4] => Mux224.IN125
IR[4] => Mux224.IN126
IR[4] => Mux224.IN127
IR[4] => Mux224.IN128
IR[4] => Mux224.IN129
IR[4] => Mux224.IN130
IR[4] => Mux224.IN131
IR[4] => Mux224.IN132
IR[4] => Mux224.IN133
IR[4] => Mux224.IN134
IR[4] => Mux224.IN135
IR[4] => Mux224.IN136
IR[4] => Mux224.IN137
IR[4] => Mux224.IN138
IR[4] => Mux224.IN139
IR[4] => Mux224.IN140
IR[4] => Mux224.IN141
IR[4] => Mux224.IN142
IR[4] => Mux224.IN143
IR[4] => Mux224.IN144
IR[4] => Mux224.IN145
IR[4] => Mux224.IN146
IR[4] => Mux224.IN147
IR[4] => Mux224.IN148
IR[4] => Mux224.IN149
IR[4] => Mux224.IN150
IR[4] => Mux224.IN151
IR[4] => Mux224.IN152
IR[4] => Mux224.IN153
IR[4] => Mux224.IN154
IR[4] => Mux224.IN155
IR[4] => Mux224.IN156
IR[4] => Mux224.IN157
IR[4] => Mux224.IN158
IR[4] => Mux224.IN159
IR[4] => Mux224.IN160
IR[4] => Mux224.IN161
IR[4] => Mux224.IN162
IR[4] => Mux224.IN163
IR[4] => Mux224.IN164
IR[4] => Mux224.IN165
IR[4] => Mux224.IN166
IR[4] => Mux224.IN167
IR[4] => Mux224.IN168
IR[4] => Mux224.IN169
IR[4] => Mux224.IN170
IR[4] => Mux224.IN171
IR[4] => Mux224.IN172
IR[4] => Mux224.IN173
IR[4] => Mux224.IN174
IR[4] => Mux224.IN175
IR[4] => Mux224.IN176
IR[4] => Mux224.IN177
IR[4] => Mux224.IN178
IR[4] => Mux224.IN179
IR[4] => Mux224.IN180
IR[4] => Mux224.IN181
IR[4] => Mux224.IN182
IR[4] => Mux224.IN183
IR[4] => Mux224.IN184
IR[4] => Mux224.IN185
IR[4] => Mux224.IN186
IR[4] => Mux224.IN187
IR[4] => Mux224.IN188
IR[4] => Mux224.IN189
IR[4] => Mux224.IN190
IR[4] => Mux224.IN191
IR[4] => Mux224.IN192
IR[4] => Mux224.IN193
IR[4] => Mux224.IN194
IR[4] => Mux224.IN195
IR[4] => Mux224.IN196
IR[4] => Mux224.IN197
IR[4] => Mux224.IN198
IR[4] => Mux224.IN199
IR[4] => Mux224.IN200
IR[4] => Mux224.IN201
IR[4] => Mux224.IN202
IR[4] => Mux224.IN203
IR[4] => Mux224.IN204
IR[4] => Mux224.IN205
IR[4] => Mux224.IN206
IR[4] => Mux224.IN207
IR[4] => Mux224.IN208
IR[4] => Mux224.IN209
IR[4] => Mux224.IN210
IR[4] => Mux224.IN211
IR[4] => Mux224.IN212
IR[4] => Mux224.IN213
IR[4] => Mux224.IN214
IR[4] => Mux224.IN215
IR[4] => Mux224.IN216
IR[4] => Mux224.IN217
IR[4] => Mux224.IN218
IR[4] => Mux224.IN219
IR[4] => Mux224.IN220
IR[4] => Mux224.IN221
IR[4] => Mux224.IN222
IR[4] => Mux224.IN223
IR[4] => Mux224.IN224
IR[4] => Mux224.IN225
IR[4] => Mux224.IN226
IR[4] => Mux224.IN227
IR[4] => Mux224.IN228
IR[4] => Mux224.IN229
IR[4] => Mux224.IN230
IR[4] => Mux224.IN231
IR[4] => Mux224.IN232
IR[4] => Mux224.IN233
IR[4] => Mux224.IN234
IR[4] => Mux224.IN235
IR[4] => Mux224.IN236
IR[4] => Mux224.IN237
IR[4] => Mux224.IN238
IR[4] => Mux224.IN239
IR[4] => Mux224.IN240
IR[4] => Mux224.IN241
IR[4] => Mux224.IN242
IR[4] => Mux224.IN243
IR[4] => Mux224.IN244
IR[4] => Mux224.IN245
IR[4] => Mux224.IN246
IR[4] => Mux224.IN247
IR[4] => Mux224.IN248
IR[4] => Mux224.IN249
IR[4] => Mux224.IN250
IR[4] => Mux224.IN251
IR[4] => Mux224.IN252
IR[4] => Mux224.IN253
IR[4] => Mux224.IN254
IR[4] => Mux224.IN255
IR[4] => Mux224.IN256
IR[4] => Mux224.IN257
IR[4] => Mux224.IN258
IR[4] => Mux224.IN259
IR[4] => Mux225.IN37
IR[4] => Mux227.IN259
IR[4] => Mux228.IN259
IR[4] => Mux232.IN130
IR[4] => Mux233.IN259
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN2
IR[4] => Equal6.IN1
IR[4] => Equal8.IN5
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux42.IN4
IR[5] => Mux58.IN258
IR[5] => Mux59.IN153
IR[5] => Mux60.IN153
IR[5] => Mux61.IN153
IR[5] => Mux62.IN258
IR[5] => Mux64.IN195
IR[5] => Mux64.IN196
IR[5] => Mux64.IN197
IR[5] => Mux64.IN198
IR[5] => Mux64.IN199
IR[5] => Mux64.IN200
IR[5] => Mux64.IN201
IR[5] => Mux64.IN202
IR[5] => Mux64.IN203
IR[5] => Mux64.IN204
IR[5] => Mux64.IN205
IR[5] => Mux64.IN206
IR[5] => Mux64.IN207
IR[5] => Mux64.IN208
IR[5] => Mux64.IN209
IR[5] => Mux64.IN210
IR[5] => Mux64.IN211
IR[5] => Mux64.IN212
IR[5] => Mux64.IN213
IR[5] => Mux64.IN214
IR[5] => Mux64.IN215
IR[5] => Mux64.IN216
IR[5] => Mux64.IN217
IR[5] => Mux64.IN218
IR[5] => Mux64.IN219
IR[5] => Mux64.IN220
IR[5] => Mux64.IN221
IR[5] => Mux64.IN222
IR[5] => Mux64.IN223
IR[5] => Mux64.IN224
IR[5] => Mux64.IN225
IR[5] => Mux64.IN226
IR[5] => Mux64.IN227
IR[5] => Mux64.IN228
IR[5] => Mux64.IN229
IR[5] => Mux64.IN230
IR[5] => Mux64.IN231
IR[5] => Mux64.IN232
IR[5] => Mux64.IN233
IR[5] => Mux64.IN234
IR[5] => Mux64.IN235
IR[5] => Mux64.IN236
IR[5] => Mux64.IN237
IR[5] => Mux64.IN238
IR[5] => Mux64.IN239
IR[5] => Mux64.IN240
IR[5] => Mux64.IN241
IR[5] => Mux64.IN242
IR[5] => Mux64.IN243
IR[5] => Mux64.IN244
IR[5] => Mux64.IN245
IR[5] => Mux64.IN246
IR[5] => Mux64.IN247
IR[5] => Mux64.IN248
IR[5] => Mux64.IN249
IR[5] => Mux64.IN250
IR[5] => Mux64.IN251
IR[5] => Mux64.IN252
IR[5] => Mux64.IN253
IR[5] => Mux64.IN254
IR[5] => Mux64.IN255
IR[5] => Mux64.IN256
IR[5] => Mux64.IN257
IR[5] => Mux64.IN258
IR[5] => Mux65.IN195
IR[5] => Mux66.IN195
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN257
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN250
IR[5] => Mux88.IN251
IR[5] => Mux88.IN252
IR[5] => Mux88.IN253
IR[5] => Mux88.IN254
IR[5] => Mux88.IN255
IR[5] => Mux88.IN256
IR[5] => Mux88.IN257
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN28
IR[5] => Mux96.IN29
IR[5] => Mux96.IN30
IR[5] => Mux96.IN31
IR[5] => Mux96.IN32
IR[5] => Mux96.IN33
IR[5] => Mux96.IN34
IR[5] => Mux96.IN35
IR[5] => Mux96.IN36
IR[5] => Mux96.IN37
IR[5] => Mux96.IN38
IR[5] => Mux96.IN39
IR[5] => Mux96.IN40
IR[5] => Mux96.IN41
IR[5] => Mux96.IN42
IR[5] => Mux96.IN43
IR[5] => Mux96.IN44
IR[5] => Mux96.IN45
IR[5] => Mux96.IN46
IR[5] => Mux96.IN47
IR[5] => Mux96.IN48
IR[5] => Mux96.IN49
IR[5] => Mux96.IN50
IR[5] => Mux96.IN51
IR[5] => Mux96.IN52
IR[5] => Mux96.IN53
IR[5] => Mux96.IN54
IR[5] => Mux96.IN55
IR[5] => Mux96.IN56
IR[5] => Mux96.IN57
IR[5] => Mux96.IN58
IR[5] => Mux96.IN59
IR[5] => Mux96.IN60
IR[5] => Mux96.IN61
IR[5] => Mux96.IN62
IR[5] => Mux96.IN63
IR[5] => Mux96.IN64
IR[5] => Mux96.IN65
IR[5] => Mux96.IN66
IR[5] => Mux96.IN67
IR[5] => Mux96.IN68
IR[5] => Mux96.IN69
IR[5] => Mux96.IN70
IR[5] => Mux96.IN71
IR[5] => Mux96.IN72
IR[5] => Mux96.IN73
IR[5] => Mux96.IN74
IR[5] => Mux96.IN75
IR[5] => Mux96.IN76
IR[5] => Mux96.IN77
IR[5] => Mux96.IN78
IR[5] => Mux96.IN79
IR[5] => Mux96.IN80
IR[5] => Mux96.IN81
IR[5] => Mux96.IN82
IR[5] => Mux96.IN83
IR[5] => Mux96.IN84
IR[5] => Mux96.IN85
IR[5] => Mux96.IN86
IR[5] => Mux96.IN87
IR[5] => Mux96.IN88
IR[5] => Mux96.IN89
IR[5] => Mux96.IN90
IR[5] => Mux96.IN91
IR[5] => Mux96.IN92
IR[5] => Mux96.IN93
IR[5] => Mux96.IN94
IR[5] => Mux96.IN95
IR[5] => Mux96.IN96
IR[5] => Mux96.IN97
IR[5] => Mux96.IN98
IR[5] => Mux96.IN99
IR[5] => Mux96.IN100
IR[5] => Mux96.IN101
IR[5] => Mux96.IN102
IR[5] => Mux96.IN103
IR[5] => Mux96.IN104
IR[5] => Mux96.IN105
IR[5] => Mux96.IN106
IR[5] => Mux96.IN107
IR[5] => Mux96.IN108
IR[5] => Mux96.IN109
IR[5] => Mux96.IN110
IR[5] => Mux96.IN111
IR[5] => Mux96.IN112
IR[5] => Mux96.IN113
IR[5] => Mux96.IN114
IR[5] => Mux96.IN115
IR[5] => Mux96.IN116
IR[5] => Mux96.IN117
IR[5] => Mux96.IN118
IR[5] => Mux96.IN119
IR[5] => Mux96.IN120
IR[5] => Mux96.IN121
IR[5] => Mux96.IN122
IR[5] => Mux96.IN123
IR[5] => Mux96.IN124
IR[5] => Mux96.IN125
IR[5] => Mux96.IN126
IR[5] => Mux96.IN127
IR[5] => Mux96.IN128
IR[5] => Mux96.IN129
IR[5] => Mux96.IN130
IR[5] => Mux96.IN131
IR[5] => Mux96.IN132
IR[5] => Mux96.IN133
IR[5] => Mux96.IN134
IR[5] => Mux96.IN135
IR[5] => Mux96.IN136
IR[5] => Mux96.IN137
IR[5] => Mux96.IN138
IR[5] => Mux96.IN139
IR[5] => Mux96.IN140
IR[5] => Mux96.IN141
IR[5] => Mux96.IN142
IR[5] => Mux96.IN143
IR[5] => Mux96.IN144
IR[5] => Mux96.IN145
IR[5] => Mux96.IN146
IR[5] => Mux96.IN147
IR[5] => Mux96.IN148
IR[5] => Mux96.IN149
IR[5] => Mux96.IN150
IR[5] => Mux96.IN151
IR[5] => Mux96.IN152
IR[5] => Mux96.IN153
IR[5] => Mux96.IN154
IR[5] => Mux96.IN155
IR[5] => Mux96.IN156
IR[5] => Mux96.IN157
IR[5] => Mux96.IN158
IR[5] => Mux96.IN159
IR[5] => Mux96.IN160
IR[5] => Mux96.IN161
IR[5] => Mux96.IN162
IR[5] => Mux96.IN163
IR[5] => Mux96.IN164
IR[5] => Mux96.IN165
IR[5] => Mux96.IN166
IR[5] => Mux96.IN167
IR[5] => Mux96.IN168
IR[5] => Mux96.IN169
IR[5] => Mux96.IN170
IR[5] => Mux96.IN171
IR[5] => Mux96.IN172
IR[5] => Mux96.IN173
IR[5] => Mux96.IN174
IR[5] => Mux96.IN175
IR[5] => Mux96.IN176
IR[5] => Mux96.IN177
IR[5] => Mux96.IN178
IR[5] => Mux96.IN179
IR[5] => Mux96.IN180
IR[5] => Mux96.IN181
IR[5] => Mux96.IN182
IR[5] => Mux96.IN183
IR[5] => Mux96.IN184
IR[5] => Mux96.IN185
IR[5] => Mux96.IN186
IR[5] => Mux96.IN187
IR[5] => Mux96.IN188
IR[5] => Mux96.IN189
IR[5] => Mux96.IN190
IR[5] => Mux96.IN191
IR[5] => Mux96.IN192
IR[5] => Mux96.IN193
IR[5] => Mux96.IN194
IR[5] => Mux96.IN195
IR[5] => Mux96.IN196
IR[5] => Mux96.IN197
IR[5] => Mux96.IN198
IR[5] => Mux96.IN199
IR[5] => Mux96.IN200
IR[5] => Mux96.IN201
IR[5] => Mux96.IN202
IR[5] => Mux96.IN203
IR[5] => Mux96.IN204
IR[5] => Mux96.IN205
IR[5] => Mux96.IN206
IR[5] => Mux96.IN207
IR[5] => Mux96.IN208
IR[5] => Mux96.IN209
IR[5] => Mux96.IN210
IR[5] => Mux96.IN211
IR[5] => Mux96.IN212
IR[5] => Mux96.IN213
IR[5] => Mux96.IN214
IR[5] => Mux96.IN215
IR[5] => Mux96.IN216
IR[5] => Mux96.IN217
IR[5] => Mux96.IN218
IR[5] => Mux96.IN219
IR[5] => Mux96.IN220
IR[5] => Mux96.IN221
IR[5] => Mux96.IN222
IR[5] => Mux96.IN223
IR[5] => Mux96.IN224
IR[5] => Mux96.IN225
IR[5] => Mux96.IN226
IR[5] => Mux96.IN227
IR[5] => Mux96.IN228
IR[5] => Mux96.IN229
IR[5] => Mux96.IN230
IR[5] => Mux96.IN231
IR[5] => Mux96.IN232
IR[5] => Mux96.IN233
IR[5] => Mux96.IN234
IR[5] => Mux96.IN235
IR[5] => Mux96.IN236
IR[5] => Mux96.IN237
IR[5] => Mux96.IN238
IR[5] => Mux96.IN239
IR[5] => Mux96.IN240
IR[5] => Mux96.IN241
IR[5] => Mux96.IN242
IR[5] => Mux96.IN243
IR[5] => Mux96.IN244
IR[5] => Mux96.IN245
IR[5] => Mux96.IN246
IR[5] => Mux96.IN247
IR[5] => Mux96.IN248
IR[5] => Mux96.IN249
IR[5] => Mux96.IN250
IR[5] => Mux96.IN251
IR[5] => Mux96.IN252
IR[5] => Mux96.IN253
IR[5] => Mux96.IN254
IR[5] => Mux96.IN255
IR[5] => Mux96.IN256
IR[5] => Mux96.IN257
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux98.IN28
IR[5] => Mux99.IN258
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux143.IN1
IR[5] => Mux143.IN2
IR[5] => Mux143.IN3
IR[5] => Mux143.IN4
IR[5] => Mux143.IN5
IR[5] => Mux143.IN6
IR[5] => Mux143.IN7
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux154.IN4
IR[5] => Mux155.IN4
IR[5] => Mux156.IN1
IR[5] => Mux156.IN2
IR[5] => Mux156.IN3
IR[5] => Mux156.IN4
IR[5] => Mux157.IN1
IR[5] => Mux158.IN1
IR[5] => Mux158.IN2
IR[5] => Mux158.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux178.IN7
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN66
IR[5] => Mux193.IN130
IR[5] => Mux194.IN130
IR[5] => Mux195.IN258
IR[5] => Mux196.IN258
IR[5] => Mux197.IN258
IR[5] => Mux198.IN130
IR[5] => Mux200.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN66
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux209.IN258
IR[5] => Mux210.IN258
IR[5] => Mux211.IN258
IR[5] => Mux213.IN130
IR[5] => Mux214.IN258
IR[5] => Mux215.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux221.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN36
IR[5] => Mux223.IN37
IR[5] => Mux223.IN38
IR[5] => Mux223.IN39
IR[5] => Mux223.IN40
IR[5] => Mux223.IN41
IR[5] => Mux223.IN42
IR[5] => Mux223.IN43
IR[5] => Mux223.IN44
IR[5] => Mux223.IN45
IR[5] => Mux223.IN46
IR[5] => Mux223.IN47
IR[5] => Mux223.IN48
IR[5] => Mux223.IN49
IR[5] => Mux223.IN50
IR[5] => Mux223.IN51
IR[5] => Mux223.IN52
IR[5] => Mux223.IN53
IR[5] => Mux223.IN54
IR[5] => Mux223.IN55
IR[5] => Mux223.IN56
IR[5] => Mux223.IN57
IR[5] => Mux223.IN58
IR[5] => Mux223.IN59
IR[5] => Mux223.IN60
IR[5] => Mux223.IN61
IR[5] => Mux223.IN62
IR[5] => Mux223.IN63
IR[5] => Mux223.IN64
IR[5] => Mux223.IN65
IR[5] => Mux223.IN66
IR[5] => Mux223.IN67
IR[5] => Mux223.IN68
IR[5] => Mux223.IN69
IR[5] => Mux223.IN70
IR[5] => Mux223.IN71
IR[5] => Mux223.IN72
IR[5] => Mux223.IN73
IR[5] => Mux223.IN74
IR[5] => Mux223.IN75
IR[5] => Mux223.IN76
IR[5] => Mux223.IN77
IR[5] => Mux223.IN78
IR[5] => Mux223.IN79
IR[5] => Mux223.IN80
IR[5] => Mux223.IN81
IR[5] => Mux223.IN82
IR[5] => Mux223.IN83
IR[5] => Mux223.IN84
IR[5] => Mux223.IN85
IR[5] => Mux223.IN86
IR[5] => Mux223.IN87
IR[5] => Mux223.IN88
IR[5] => Mux223.IN89
IR[5] => Mux223.IN90
IR[5] => Mux223.IN91
IR[5] => Mux223.IN92
IR[5] => Mux223.IN93
IR[5] => Mux223.IN94
IR[5] => Mux223.IN95
IR[5] => Mux223.IN96
IR[5] => Mux223.IN97
IR[5] => Mux223.IN98
IR[5] => Mux223.IN99
IR[5] => Mux223.IN100
IR[5] => Mux223.IN101
IR[5] => Mux223.IN102
IR[5] => Mux223.IN103
IR[5] => Mux223.IN104
IR[5] => Mux223.IN105
IR[5] => Mux223.IN106
IR[5] => Mux223.IN107
IR[5] => Mux223.IN108
IR[5] => Mux223.IN109
IR[5] => Mux223.IN110
IR[5] => Mux223.IN111
IR[5] => Mux223.IN112
IR[5] => Mux223.IN113
IR[5] => Mux223.IN114
IR[5] => Mux223.IN115
IR[5] => Mux223.IN116
IR[5] => Mux223.IN117
IR[5] => Mux223.IN118
IR[5] => Mux223.IN119
IR[5] => Mux223.IN120
IR[5] => Mux223.IN121
IR[5] => Mux223.IN122
IR[5] => Mux223.IN123
IR[5] => Mux223.IN124
IR[5] => Mux223.IN125
IR[5] => Mux223.IN126
IR[5] => Mux223.IN127
IR[5] => Mux223.IN128
IR[5] => Mux223.IN129
IR[5] => Mux223.IN130
IR[5] => Mux223.IN131
IR[5] => Mux223.IN132
IR[5] => Mux223.IN133
IR[5] => Mux223.IN134
IR[5] => Mux223.IN135
IR[5] => Mux223.IN136
IR[5] => Mux223.IN137
IR[5] => Mux223.IN138
IR[5] => Mux223.IN139
IR[5] => Mux223.IN140
IR[5] => Mux223.IN141
IR[5] => Mux223.IN142
IR[5] => Mux223.IN143
IR[5] => Mux223.IN144
IR[5] => Mux223.IN145
IR[5] => Mux223.IN146
IR[5] => Mux223.IN147
IR[5] => Mux223.IN148
IR[5] => Mux223.IN149
IR[5] => Mux223.IN150
IR[5] => Mux223.IN151
IR[5] => Mux223.IN152
IR[5] => Mux223.IN153
IR[5] => Mux223.IN154
IR[5] => Mux223.IN155
IR[5] => Mux223.IN156
IR[5] => Mux223.IN157
IR[5] => Mux223.IN158
IR[5] => Mux223.IN159
IR[5] => Mux223.IN160
IR[5] => Mux223.IN161
IR[5] => Mux223.IN162
IR[5] => Mux223.IN163
IR[5] => Mux223.IN164
IR[5] => Mux223.IN165
IR[5] => Mux223.IN166
IR[5] => Mux223.IN167
IR[5] => Mux223.IN168
IR[5] => Mux223.IN169
IR[5] => Mux223.IN170
IR[5] => Mux223.IN171
IR[5] => Mux223.IN172
IR[5] => Mux223.IN173
IR[5] => Mux223.IN174
IR[5] => Mux223.IN175
IR[5] => Mux223.IN176
IR[5] => Mux223.IN177
IR[5] => Mux223.IN178
IR[5] => Mux223.IN179
IR[5] => Mux223.IN180
IR[5] => Mux223.IN181
IR[5] => Mux223.IN182
IR[5] => Mux223.IN183
IR[5] => Mux223.IN184
IR[5] => Mux223.IN185
IR[5] => Mux223.IN186
IR[5] => Mux223.IN187
IR[5] => Mux223.IN188
IR[5] => Mux223.IN189
IR[5] => Mux223.IN190
IR[5] => Mux223.IN191
IR[5] => Mux223.IN192
IR[5] => Mux223.IN193
IR[5] => Mux223.IN194
IR[5] => Mux223.IN195
IR[5] => Mux223.IN196
IR[5] => Mux223.IN197
IR[5] => Mux223.IN198
IR[5] => Mux223.IN199
IR[5] => Mux223.IN200
IR[5] => Mux223.IN201
IR[5] => Mux223.IN202
IR[5] => Mux223.IN203
IR[5] => Mux223.IN204
IR[5] => Mux223.IN205
IR[5] => Mux223.IN206
IR[5] => Mux223.IN207
IR[5] => Mux223.IN208
IR[5] => Mux223.IN209
IR[5] => Mux223.IN210
IR[5] => Mux223.IN211
IR[5] => Mux223.IN212
IR[5] => Mux223.IN213
IR[5] => Mux223.IN214
IR[5] => Mux223.IN215
IR[5] => Mux223.IN216
IR[5] => Mux223.IN217
IR[5] => Mux223.IN218
IR[5] => Mux223.IN219
IR[5] => Mux223.IN220
IR[5] => Mux223.IN221
IR[5] => Mux223.IN222
IR[5] => Mux223.IN223
IR[5] => Mux223.IN224
IR[5] => Mux223.IN225
IR[5] => Mux223.IN226
IR[5] => Mux223.IN227
IR[5] => Mux223.IN228
IR[5] => Mux223.IN229
IR[5] => Mux223.IN230
IR[5] => Mux223.IN231
IR[5] => Mux223.IN232
IR[5] => Mux223.IN233
IR[5] => Mux223.IN234
IR[5] => Mux223.IN235
IR[5] => Mux223.IN236
IR[5] => Mux223.IN237
IR[5] => Mux223.IN238
IR[5] => Mux223.IN239
IR[5] => Mux223.IN240
IR[5] => Mux223.IN241
IR[5] => Mux223.IN242
IR[5] => Mux223.IN243
IR[5] => Mux223.IN244
IR[5] => Mux223.IN245
IR[5] => Mux223.IN246
IR[5] => Mux223.IN247
IR[5] => Mux223.IN248
IR[5] => Mux223.IN249
IR[5] => Mux223.IN250
IR[5] => Mux223.IN251
IR[5] => Mux223.IN252
IR[5] => Mux223.IN253
IR[5] => Mux223.IN254
IR[5] => Mux223.IN255
IR[5] => Mux223.IN256
IR[5] => Mux223.IN257
IR[5] => Mux223.IN258
IR[5] => Mux224.IN36
IR[5] => Mux225.IN36
IR[5] => Mux226.IN66
IR[5] => Mux227.IN258
IR[5] => Mux228.IN258
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux233.IN258
IR[5] => Mux234.IN130
IR[5] => Mux235.IN130
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux239.IN66
IR[5] => Mux241.IN66
IR[5] => Equal3.IN0
IR[5] => Equal4.IN1
IR[5] => Equal6.IN0
IR[5] => Equal8.IN4
IR[6] => Mux58.IN257
IR[6] => Mux59.IN152
IR[6] => Mux60.IN152
IR[6] => Mux61.IN152
IR[6] => Mux62.IN257
IR[6] => Mux63.IN65
IR[6] => Mux64.IN194
IR[6] => Mux65.IN194
IR[6] => Mux66.IN194
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN256
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN65
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN249
IR[6] => Mux89.IN249
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN27
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN257
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN65
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN33
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux118.IN33
IR[6] => Mux119.IN33
IR[6] => Mux120.IN33
IR[6] => Mux121.IN33
IR[6] => Mux122.IN33
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux192.IN65
IR[6] => Mux193.IN129
IR[6] => Mux194.IN129
IR[6] => Mux195.IN257
IR[6] => Mux196.IN257
IR[6] => Mux197.IN257
IR[6] => Mux198.IN129
IR[6] => Mux199.IN33
IR[6] => Mux200.IN129
IR[6] => Mux201.IN65
IR[6] => Mux202.IN65
IR[6] => Mux203.IN257
IR[6] => Mux204.IN65
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN257
IR[6] => Mux210.IN257
IR[6] => Mux211.IN257
IR[6] => Mux212.IN65
IR[6] => Mux213.IN129
IR[6] => Mux214.IN257
IR[6] => Mux215.IN257
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN35
IR[6] => Mux224.IN35
IR[6] => Mux225.IN35
IR[6] => Mux226.IN65
IR[6] => Mux227.IN257
IR[6] => Mux228.IN257
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN33
IR[6] => Mux232.IN129
IR[6] => Mux233.IN257
IR[6] => Mux234.IN129
IR[6] => Mux235.IN129
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN33
IR[6] => Mux239.IN65
IR[6] => Mux240.IN33
IR[6] => Mux241.IN65
IR[6] => Equal6.IN4
IR[6] => Equal8.IN1
IR[7] => Mux58.IN256
IR[7] => Mux59.IN151
IR[7] => Mux60.IN151
IR[7] => Mux61.IN151
IR[7] => Mux62.IN256
IR[7] => Mux63.IN64
IR[7] => Mux64.IN193
IR[7] => Mux65.IN193
IR[7] => Mux66.IN193
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN255
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN64
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN248
IR[7] => Mux89.IN248
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN26
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN256
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN64
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN32
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux118.IN32
IR[7] => Mux119.IN32
IR[7] => Mux120.IN32
IR[7] => Mux121.IN32
IR[7] => Mux122.IN32
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux192.IN64
IR[7] => Mux193.IN128
IR[7] => Mux194.IN128
IR[7] => Mux195.IN256
IR[7] => Mux196.IN256
IR[7] => Mux197.IN256
IR[7] => Mux198.IN128
IR[7] => Mux199.IN32
IR[7] => Mux200.IN128
IR[7] => Mux201.IN64
IR[7] => Mux202.IN64
IR[7] => Mux203.IN256
IR[7] => Mux204.IN64
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN256
IR[7] => Mux210.IN256
IR[7] => Mux211.IN256
IR[7] => Mux212.IN64
IR[7] => Mux213.IN128
IR[7] => Mux214.IN256
IR[7] => Mux215.IN256
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN34
IR[7] => Mux224.IN34
IR[7] => Mux225.IN34
IR[7] => Mux226.IN64
IR[7] => Mux227.IN256
IR[7] => Mux228.IN256
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN32
IR[7] => Mux232.IN128
IR[7] => Mux233.IN256
IR[7] => Mux234.IN128
IR[7] => Mux235.IN128
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN32
IR[7] => Mux239.IN64
IR[7] => Mux240.IN32
IR[7] => Mux241.IN64
IR[7] => Equal6.IN3
IR[7] => Equal8.IN0
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Equal9.IN1
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Equal9.IN0
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN9
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN5
MCycle[0] => Mux38.IN5
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux116.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux137.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux169.IN5
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Equal0.IN2
MCycle[0] => Equal1.IN1
MCycle[0] => Equal5.IN0
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN8
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux116.IN9
MCycle[1] => Mux117.IN9
MCycle[1] => Mux131.IN5
MCycle[1] => Mux132.IN5
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux137.IN9
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN5
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN5
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Equal0.IN1
MCycle[1] => Equal1.IN2
MCycle[1] => Equal5.IN2
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN7
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN4
MCycle[2] => Mux38.IN4
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux116.IN8
MCycle[2] => Mux117.IN8
MCycle[2] => Mux131.IN4
MCycle[2] => Mux132.IN4
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux137.IN8
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN4
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN4
MCycle[2] => Mux169.IN4
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Equal0.IN0
MCycle[2] => Equal1.IN0
MCycle[2] => Equal5.IN1
MCycle[2] => Equal7.IN0
F[0] => Mux32.IN10
F[0] => Mux42.IN10
F[0] => Mux42.IN1
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux42.IN9
F[2] => Mux42.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux42.IN8
F[6] => Mux42.IN0
F[6] => Mux36.IN7
F[7] => Mux42.IN7
F[7] => Mux42.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux69.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux300.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|T80pa:t80|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|T80pa:t80|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|os_rom:os
A[0] => Mux0.IN263
A[0] => Mux1.IN263
A[0] => Mux2.IN263
A[0] => Mux3.IN263
A[0] => Mux4.IN263
A[0] => Mux5.IN263
A[0] => Mux6.IN263
A[0] => Mux7.IN263
A[0] => Mux8.IN263
A[0] => Mux9.IN263
A[0] => Mux10.IN263
A[0] => Mux11.IN263
A[0] => Mux12.IN263
A[0] => Mux13.IN263
A[0] => Mux14.IN263
A[0] => Mux15.IN263
A[1] => Mux0.IN262
A[1] => Mux1.IN262
A[1] => Mux2.IN262
A[1] => Mux3.IN262
A[1] => Mux4.IN262
A[1] => Mux5.IN262
A[1] => Mux6.IN262
A[1] => Mux7.IN262
A[1] => Mux8.IN262
A[1] => Mux9.IN262
A[1] => Mux10.IN262
A[1] => Mux11.IN262
A[1] => Mux12.IN262
A[1] => Mux13.IN262
A[1] => Mux14.IN262
A[1] => Mux15.IN262
A[2] => Mux0.IN261
A[2] => Mux1.IN261
A[2] => Mux2.IN261
A[2] => Mux3.IN261
A[2] => Mux4.IN261
A[2] => Mux5.IN261
A[2] => Mux6.IN261
A[2] => Mux7.IN261
A[2] => Mux8.IN261
A[2] => Mux9.IN261
A[2] => Mux10.IN261
A[2] => Mux11.IN261
A[2] => Mux12.IN261
A[2] => Mux13.IN261
A[2] => Mux14.IN261
A[2] => Mux15.IN261
A[3] => Mux0.IN260
A[3] => Mux1.IN260
A[3] => Mux2.IN260
A[3] => Mux3.IN260
A[3] => Mux4.IN260
A[3] => Mux5.IN260
A[3] => Mux6.IN260
A[3] => Mux7.IN260
A[3] => Mux8.IN260
A[3] => Mux9.IN260
A[3] => Mux10.IN260
A[3] => Mux11.IN260
A[3] => Mux12.IN260
A[3] => Mux13.IN260
A[3] => Mux14.IN260
A[3] => Mux15.IN260
A[4] => Mux0.IN259
A[4] => Mux1.IN259
A[4] => Mux2.IN259
A[4] => Mux3.IN259
A[4] => Mux4.IN259
A[4] => Mux5.IN259
A[4] => Mux6.IN259
A[4] => Mux7.IN259
A[4] => Mux8.IN259
A[4] => Mux9.IN259
A[4] => Mux10.IN259
A[4] => Mux11.IN259
A[4] => Mux12.IN259
A[4] => Mux13.IN259
A[4] => Mux14.IN259
A[4] => Mux15.IN259
A[5] => Mux0.IN258
A[5] => Mux1.IN258
A[5] => Mux2.IN258
A[5] => Mux3.IN258
A[5] => Mux4.IN258
A[5] => Mux5.IN258
A[5] => Mux6.IN258
A[5] => Mux7.IN258
A[5] => Mux8.IN258
A[5] => Mux9.IN258
A[5] => Mux10.IN258
A[5] => Mux11.IN258
A[5] => Mux12.IN258
A[5] => Mux13.IN258
A[5] => Mux14.IN258
A[5] => Mux15.IN258
A[6] => Mux0.IN257
A[6] => Mux1.IN257
A[6] => Mux2.IN257
A[6] => Mux3.IN257
A[6] => Mux4.IN257
A[6] => Mux5.IN257
A[6] => Mux6.IN257
A[6] => Mux7.IN257
A[6] => Mux8.IN257
A[6] => Mux9.IN257
A[6] => Mux10.IN257
A[6] => Mux11.IN257
A[6] => Mux12.IN257
A[6] => Mux13.IN257
A[6] => Mux14.IN257
A[6] => Mux15.IN257
A[7] => Mux0.IN256
A[7] => Mux1.IN256
A[7] => Mux2.IN256
A[7] => Mux3.IN256
A[7] => Mux4.IN256
A[7] => Mux5.IN256
A[7] => Mux6.IN256
A[7] => Mux7.IN256
A[7] => Mux8.IN256
A[7] => Mux9.IN256
A[7] => Mux10.IN256
A[7] => Mux11.IN256
A[7] => Mux12.IN256
A[7] => Mux13.IN256
A[7] => Mux14.IN256
A[7] => Mux15.IN256
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
OEn => D.OUTPUTSELECT
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[4] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[5] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[6] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[7] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[8] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[9] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[10] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[11] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[12] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[13] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[14] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[15] <= D.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|gen_io:io
RST_N => JCNT2[0].ACLR
RST_N => JCNT2[1].ACLR
RST_N => JCNT1[0].ACLR
RST_N => JCNT1[1].ACLR
RST_N => SCTC[0].ACLR
RST_N => SCTC[1].ACLR
RST_N => SCTC[2].ACLR
RST_N => SCTC[3].ACLR
RST_N => SCTC[4].ACLR
RST_N => SCTC[5].ACLR
RST_N => SCTC[6].ACLR
RST_N => SCTC[7].ACLR
RST_N => RXDC[0].ACLR
RST_N => RXDC[1].ACLR
RST_N => RXDC[2].ACLR
RST_N => RXDC[3].ACLR
RST_N => RXDC[4].ACLR
RST_N => RXDC[5].ACLR
RST_N => RXDC[6].ACLR
RST_N => RXDC[7].ACLR
RST_N => TXDC[0].PRESET
RST_N => TXDC[1].PRESET
RST_N => TXDC[2].PRESET
RST_N => TXDC[3].PRESET
RST_N => TXDC[4].PRESET
RST_N => TXDC[5].PRESET
RST_N => TXDC[6].PRESET
RST_N => TXDC[7].PRESET
RST_N => SCTB[0].ACLR
RST_N => SCTB[1].ACLR
RST_N => SCTB[2].ACLR
RST_N => SCTB[3].ACLR
RST_N => SCTB[4].ACLR
RST_N => SCTB[5].ACLR
RST_N => SCTB[6].ACLR
RST_N => SCTB[7].ACLR
RST_N => RXDB[0].ACLR
RST_N => RXDB[1].ACLR
RST_N => RXDB[2].ACLR
RST_N => RXDB[3].ACLR
RST_N => RXDB[4].ACLR
RST_N => RXDB[5].ACLR
RST_N => RXDB[6].ACLR
RST_N => RXDB[7].ACLR
RST_N => TXDB[0].PRESET
RST_N => TXDB[1].PRESET
RST_N => TXDB[2].PRESET
RST_N => TXDB[3].PRESET
RST_N => TXDB[4].PRESET
RST_N => TXDB[5].PRESET
RST_N => TXDB[6].PRESET
RST_N => TXDB[7].PRESET
RST_N => SCTA[0].ACLR
RST_N => SCTA[1].ACLR
RST_N => SCTA[2].ACLR
RST_N => SCTA[3].ACLR
RST_N => SCTA[4].ACLR
RST_N => SCTA[5].ACLR
RST_N => SCTA[6].ACLR
RST_N => SCTA[7].ACLR
RST_N => RXDA[0].ACLR
RST_N => RXDA[1].ACLR
RST_N => RXDA[2].ACLR
RST_N => RXDA[3].ACLR
RST_N => RXDA[4].ACLR
RST_N => RXDA[5].ACLR
RST_N => RXDA[6].ACLR
RST_N => RXDA[7].ACLR
RST_N => TXDA[0].PRESET
RST_N => TXDA[1].PRESET
RST_N => TXDA[2].PRESET
RST_N => TXDA[3].PRESET
RST_N => TXDA[4].PRESET
RST_N => TXDA[5].PRESET
RST_N => TXDA[6].PRESET
RST_N => TXDA[7].PRESET
RST_N => CTLC[0].ACLR
RST_N => CTLC[1].ACLR
RST_N => CTLC[2].ACLR
RST_N => CTLC[3].ACLR
RST_N => CTLC[4].ACLR
RST_N => CTLC[5].ACLR
RST_N => CTLC[6].ACLR
RST_N => CTLC[7].ACLR
RST_N => CTLB[0].ACLR
RST_N => CTLB[1].ACLR
RST_N => CTLB[2].ACLR
RST_N => CTLB[3].ACLR
RST_N => CTLB[4].ACLR
RST_N => CTLB[5].ACLR
RST_N => CTLB[6].ACLR
RST_N => CTLB[7].ACLR
RST_N => CTLA[0].ACLR
RST_N => CTLA[1].ACLR
RST_N => CTLA[2].ACLR
RST_N => CTLA[3].ACLR
RST_N => CTLA[4].ACLR
RST_N => CTLA[5].ACLR
RST_N => CTLA[6].ACLR
RST_N => CTLA[7].ACLR
RST_N => DATC[0].PRESET
RST_N => DATC[1].PRESET
RST_N => DATC[2].PRESET
RST_N => DATC[3].PRESET
RST_N => DATC[4].PRESET
RST_N => DATC[5].PRESET
RST_N => DATC[6].PRESET
RST_N => DATC[7].ACLR
RST_N => DATB[0].PRESET
RST_N => DATB[1].PRESET
RST_N => DATB[2].PRESET
RST_N => DATB[3].PRESET
RST_N => DATB[4].PRESET
RST_N => DATB[5].PRESET
RST_N => DATB[6].PRESET
RST_N => DATB[7].ACLR
RST_N => DATA[0].PRESET
RST_N => DATA[1].PRESET
RST_N => DATA[2].PRESET
RST_N => DATA[3].PRESET
RST_N => DATA[4].PRESET
RST_N => DATA[5].PRESET
RST_N => DATA[6].PRESET
RST_N => DATA[7].ACLR
RST_N => RD[0].PRESET
RST_N => RD[1].PRESET
RST_N => RD[2].PRESET
RST_N => RD[3].PRESET
RST_N => RD[4].PRESET
RST_N => RD[5].PRESET
RST_N => RD[6].PRESET
RST_N => RD[7].PRESET
RST_N => FF_DTACK_N.PRESET
RST_N => MSTROB.ACLR
RST_N => MACKDELAY[0].ACLR
RST_N => MACKDELAY[1].ACLR
RST_N => MACKDELAY[2].ACLR
RST_N => MACKDELAY[3].ACLR
RST_N => MACKDELAY[4].ACLR
RST_N => MACKDELAY[5].ACLR
RST_N => MACKDELAY[6].ACLR
RST_N => MACKDELAY[7].ACLR
RST_N => MACKDELAY[8].ACLR
RST_N => MACKDELAY[9].ACLR
RST_N => MACKDELAY[10].ACLR
RST_N => MACKDELAY[11].ACLR
RST_N => MACKDELAY[12].ACLR
RST_N => MACKDELAY[13].ACLR
RST_N => MACKDELAY[14].ACLR
RST_N => MACKDELAY[15].ACLR
RST_N => MACKDELAY[16].ACLR
RST_N => MACKDELAY[17].ACLR
RST_N => MACKDELAY[18].ACLR
RST_N => MACKDELAY[19].ACLR
RST_N => MACKDELAY[20].ACLR
RST_N => MACKDELAY[21].ACLR
RST_N => MACKDELAY[22].ACLR
RST_N => MACKDELAY[23].ACLR
RST_N => MACKDELAY[24].ACLR
RST_N => MACKDELAY[25].ACLR
RST_N => MACKDELAY[26].ACLR
RST_N => MACKDELAY[27].ACLR
RST_N => MACKDELAY[28].ACLR
RST_N => MACKDELAY[29].ACLR
RST_N => MACKDELAY[30].ACLR
RST_N => MACKDELAY[31].ACLR
RST_N => MSTATE[0].ACLR
RST_N => MSTATE[1].ACLR
RST_N => MSTATE[2].ACLR
RST_N => MSTATE[3].ACLR
RST_N => MOUSE[0].ACLR
RST_N => MOUSE[1].ACLR
RST_N => MOUSE[2].ACLR
RST_N => MOUSE[3].ACLR
RST_N => MOUSE[4].ACLR
RST_N => JTMR1[16].ENA
RST_N => JTMR1[15].ENA
RST_N => JTMR1[14].ENA
RST_N => JTMR1[13].ENA
RST_N => JTMR1[12].ENA
RST_N => JTMR1[11].ENA
RST_N => JTMR1[10].ENA
RST_N => JTMR1[9].ENA
RST_N => JTMR1[8].ENA
RST_N => JTMR1[7].ENA
RST_N => JTMR1[6].ENA
RST_N => JTMR1[5].ENA
RST_N => JTMR1[4].ENA
RST_N => JTMR1[3].ENA
RST_N => JTMR1[2].ENA
RST_N => JTMR1[1].ENA
RST_N => JTMR1[0].ENA
RST_N => JTMR2[16].ENA
RST_N => JTMR2[15].ENA
RST_N => JTMR2[14].ENA
RST_N => JTMR2[13].ENA
RST_N => JTMR2[12].ENA
RST_N => JTMR2[11].ENA
RST_N => JTMR2[10].ENA
RST_N => JTMR2[9].ENA
RST_N => JTMR2[8].ENA
RST_N => JTMR2[7].ENA
RST_N => JTMR2[6].ENA
RST_N => JTMR2[5].ENA
RST_N => JTMR2[4].ENA
RST_N => JTMR2[3].ENA
RST_N => JTMR2[2].ENA
RST_N => JTMR2[1].ENA
RST_N => JTMR2[0].ENA
RST_N => VERS_D[7].ENA
RST_N => VERS_D[6].ENA
RST_N => VERS_D[5].ENA
RST_N => VERS_D[4].ENA
RST_N => VERS_D[3].ENA
RST_N => VERS_D[2].ENA
RST_N => VERS_D[1].ENA
RST_N => VERS_D[0].ENA
RST_N => mouse_flags_latch_d[0].ENA
RST_N => mouse_x_latch[7].ENA
RST_N => mouse_x_latch[6].ENA
RST_N => mouse_x_latch[5].ENA
RST_N => mouse_x_latch[4].ENA
RST_N => mouse_x_latch[3].ENA
RST_N => mouse_x_latch[2].ENA
RST_N => mouse_x_latch[1].ENA
RST_N => mouse_x_latch[0].ENA
RST_N => mouse_y_latch[7].ENA
RST_N => mouse_y_latch[6].ENA
RST_N => mouse_y_latch[5].ENA
RST_N => mouse_y_latch[4].ENA
RST_N => mouse_y_latch[3].ENA
RST_N => mouse_y_latch[2].ENA
RST_N => mouse_y_latch[1].ENA
RST_N => mouse_y_latch[0].ENA
RST_N => mouse_flags_latch[7].ENA
RST_N => mouse_flags_latch[6].ENA
RST_N => mouse_flags_latch[5].ENA
RST_N => mouse_flags_latch[4].ENA
RST_N => mouse_flags_latch[2].ENA
RST_N => mouse_flags_latch[1].ENA
RST_N => mouse_flags_latch[0].ENA
RST_N => mouse_x_latch_d[7].ENA
RST_N => mouse_x_latch_d[6].ENA
RST_N => mouse_x_latch_d[5].ENA
RST_N => mouse_x_latch_d[4].ENA
RST_N => mouse_x_latch_d[3].ENA
RST_N => mouse_x_latch_d[2].ENA
RST_N => mouse_x_latch_d[1].ENA
RST_N => mouse_x_latch_d[0].ENA
RST_N => mouse_y_latch_d[7].ENA
RST_N => mouse_y_latch_d[6].ENA
RST_N => mouse_y_latch_d[5].ENA
RST_N => mouse_y_latch_d[4].ENA
RST_N => mouse_y_latch_d[3].ENA
RST_N => mouse_y_latch_d[2].ENA
RST_N => mouse_y_latch_d[1].ENA
RST_N => mouse_y_latch_d[0].ENA
RST_N => mouse_flags_latch_d[7].ENA
RST_N => mouse_flags_latch_d[6].ENA
RST_N => mouse_flags_latch_d[5].ENA
RST_N => mouse_flags_latch_d[4].ENA
RST_N => mouse_flags_latch_d[2].ENA
RST_N => mouse_flags_latch_d[1].ENA
CLK => mouse_flags_latch_d[0].CLK
CLK => mouse_flags_latch_d[1].CLK
CLK => mouse_flags_latch_d[2].CLK
CLK => mouse_flags_latch_d[4].CLK
CLK => mouse_flags_latch_d[5].CLK
CLK => mouse_flags_latch_d[6].CLK
CLK => mouse_flags_latch_d[7].CLK
CLK => mouse_y_latch_d[0].CLK
CLK => mouse_y_latch_d[1].CLK
CLK => mouse_y_latch_d[2].CLK
CLK => mouse_y_latch_d[3].CLK
CLK => mouse_y_latch_d[4].CLK
CLK => mouse_y_latch_d[5].CLK
CLK => mouse_y_latch_d[6].CLK
CLK => mouse_y_latch_d[7].CLK
CLK => mouse_x_latch_d[0].CLK
CLK => mouse_x_latch_d[1].CLK
CLK => mouse_x_latch_d[2].CLK
CLK => mouse_x_latch_d[3].CLK
CLK => mouse_x_latch_d[4].CLK
CLK => mouse_x_latch_d[5].CLK
CLK => mouse_x_latch_d[6].CLK
CLK => mouse_x_latch_d[7].CLK
CLK => mouse_flags_latch[0].CLK
CLK => mouse_flags_latch[1].CLK
CLK => mouse_flags_latch[2].CLK
CLK => mouse_flags_latch[4].CLK
CLK => mouse_flags_latch[5].CLK
CLK => mouse_flags_latch[6].CLK
CLK => mouse_flags_latch[7].CLK
CLK => mouse_y_latch[0].CLK
CLK => mouse_y_latch[1].CLK
CLK => mouse_y_latch[2].CLK
CLK => mouse_y_latch[3].CLK
CLK => mouse_y_latch[4].CLK
CLK => mouse_y_latch[5].CLK
CLK => mouse_y_latch[6].CLK
CLK => mouse_y_latch[7].CLK
CLK => mouse_x_latch[0].CLK
CLK => mouse_x_latch[1].CLK
CLK => mouse_x_latch[2].CLK
CLK => mouse_x_latch[3].CLK
CLK => mouse_x_latch[4].CLK
CLK => mouse_x_latch[5].CLK
CLK => mouse_x_latch[6].CLK
CLK => mouse_x_latch[7].CLK
CLK => MSTROB.CLK
CLK => MACKDELAY[0].CLK
CLK => MACKDELAY[1].CLK
CLK => MACKDELAY[2].CLK
CLK => MACKDELAY[3].CLK
CLK => MACKDELAY[4].CLK
CLK => MACKDELAY[5].CLK
CLK => MACKDELAY[6].CLK
CLK => MACKDELAY[7].CLK
CLK => MACKDELAY[8].CLK
CLK => MACKDELAY[9].CLK
CLK => MACKDELAY[10].CLK
CLK => MACKDELAY[11].CLK
CLK => MACKDELAY[12].CLK
CLK => MACKDELAY[13].CLK
CLK => MACKDELAY[14].CLK
CLK => MACKDELAY[15].CLK
CLK => MACKDELAY[16].CLK
CLK => MACKDELAY[17].CLK
CLK => MACKDELAY[18].CLK
CLK => MACKDELAY[19].CLK
CLK => MACKDELAY[20].CLK
CLK => MACKDELAY[21].CLK
CLK => MACKDELAY[22].CLK
CLK => MACKDELAY[23].CLK
CLK => MACKDELAY[24].CLK
CLK => MACKDELAY[25].CLK
CLK => MACKDELAY[26].CLK
CLK => MACKDELAY[27].CLK
CLK => MACKDELAY[28].CLK
CLK => MACKDELAY[29].CLK
CLK => MACKDELAY[30].CLK
CLK => MACKDELAY[31].CLK
CLK => MSTATE[0].CLK
CLK => MSTATE[1].CLK
CLK => MSTATE[2].CLK
CLK => MSTATE[3].CLK
CLK => MOUSE[0].CLK
CLK => MOUSE[1].CLK
CLK => MOUSE[2].CLK
CLK => MOUSE[3].CLK
CLK => MOUSE[4].CLK
CLK => VERS_D[0].CLK
CLK => VERS_D[1].CLK
CLK => VERS_D[2].CLK
CLK => VERS_D[3].CLK
CLK => VERS_D[4].CLK
CLK => VERS_D[5].CLK
CLK => VERS_D[6].CLK
CLK => VERS_D[7].CLK
CLK => JTMR2[0].CLK
CLK => JTMR2[1].CLK
CLK => JTMR2[2].CLK
CLK => JTMR2[3].CLK
CLK => JTMR2[4].CLK
CLK => JTMR2[5].CLK
CLK => JTMR2[6].CLK
CLK => JTMR2[7].CLK
CLK => JTMR2[8].CLK
CLK => JTMR2[9].CLK
CLK => JTMR2[10].CLK
CLK => JTMR2[11].CLK
CLK => JTMR2[12].CLK
CLK => JTMR2[13].CLK
CLK => JTMR2[14].CLK
CLK => JTMR2[15].CLK
CLK => JTMR2[16].CLK
CLK => JTMR1[0].CLK
CLK => JTMR1[1].CLK
CLK => JTMR1[2].CLK
CLK => JTMR1[3].CLK
CLK => JTMR1[4].CLK
CLK => JTMR1[5].CLK
CLK => JTMR1[6].CLK
CLK => JTMR1[7].CLK
CLK => JTMR1[8].CLK
CLK => JTMR1[9].CLK
CLK => JTMR1[10].CLK
CLK => JTMR1[11].CLK
CLK => JTMR1[12].CLK
CLK => JTMR1[13].CLK
CLK => JTMR1[14].CLK
CLK => JTMR1[15].CLK
CLK => JTMR1[16].CLK
CLK => JCNT2[0].CLK
CLK => JCNT2[1].CLK
CLK => JCNT1[0].CLK
CLK => JCNT1[1].CLK
CLK => SCTC[0].CLK
CLK => SCTC[1].CLK
CLK => SCTC[2].CLK
CLK => SCTC[3].CLK
CLK => SCTC[4].CLK
CLK => SCTC[5].CLK
CLK => SCTC[6].CLK
CLK => SCTC[7].CLK
CLK => RXDC[0].CLK
CLK => RXDC[1].CLK
CLK => RXDC[2].CLK
CLK => RXDC[3].CLK
CLK => RXDC[4].CLK
CLK => RXDC[5].CLK
CLK => RXDC[6].CLK
CLK => RXDC[7].CLK
CLK => TXDC[0].CLK
CLK => TXDC[1].CLK
CLK => TXDC[2].CLK
CLK => TXDC[3].CLK
CLK => TXDC[4].CLK
CLK => TXDC[5].CLK
CLK => TXDC[6].CLK
CLK => TXDC[7].CLK
CLK => SCTB[0].CLK
CLK => SCTB[1].CLK
CLK => SCTB[2].CLK
CLK => SCTB[3].CLK
CLK => SCTB[4].CLK
CLK => SCTB[5].CLK
CLK => SCTB[6].CLK
CLK => SCTB[7].CLK
CLK => RXDB[0].CLK
CLK => RXDB[1].CLK
CLK => RXDB[2].CLK
CLK => RXDB[3].CLK
CLK => RXDB[4].CLK
CLK => RXDB[5].CLK
CLK => RXDB[6].CLK
CLK => RXDB[7].CLK
CLK => TXDB[0].CLK
CLK => TXDB[1].CLK
CLK => TXDB[2].CLK
CLK => TXDB[3].CLK
CLK => TXDB[4].CLK
CLK => TXDB[5].CLK
CLK => TXDB[6].CLK
CLK => TXDB[7].CLK
CLK => SCTA[0].CLK
CLK => SCTA[1].CLK
CLK => SCTA[2].CLK
CLK => SCTA[3].CLK
CLK => SCTA[4].CLK
CLK => SCTA[5].CLK
CLK => SCTA[6].CLK
CLK => SCTA[7].CLK
CLK => RXDA[0].CLK
CLK => RXDA[1].CLK
CLK => RXDA[2].CLK
CLK => RXDA[3].CLK
CLK => RXDA[4].CLK
CLK => RXDA[5].CLK
CLK => RXDA[6].CLK
CLK => RXDA[7].CLK
CLK => TXDA[0].CLK
CLK => TXDA[1].CLK
CLK => TXDA[2].CLK
CLK => TXDA[3].CLK
CLK => TXDA[4].CLK
CLK => TXDA[5].CLK
CLK => TXDA[6].CLK
CLK => TXDA[7].CLK
CLK => CTLC[0].CLK
CLK => CTLC[1].CLK
CLK => CTLC[2].CLK
CLK => CTLC[3].CLK
CLK => CTLC[4].CLK
CLK => CTLC[5].CLK
CLK => CTLC[6].CLK
CLK => CTLC[7].CLK
CLK => CTLB[0].CLK
CLK => CTLB[1].CLK
CLK => CTLB[2].CLK
CLK => CTLB[3].CLK
CLK => CTLB[4].CLK
CLK => CTLB[5].CLK
CLK => CTLB[6].CLK
CLK => CTLB[7].CLK
CLK => CTLA[0].CLK
CLK => CTLA[1].CLK
CLK => CTLA[2].CLK
CLK => CTLA[3].CLK
CLK => CTLA[4].CLK
CLK => CTLA[5].CLK
CLK => CTLA[6].CLK
CLK => CTLA[7].CLK
CLK => DATC[0].CLK
CLK => DATC[1].CLK
CLK => DATC[2].CLK
CLK => DATC[3].CLK
CLK => DATC[4].CLK
CLK => DATC[5].CLK
CLK => DATC[6].CLK
CLK => DATC[7].CLK
CLK => DATB[0].CLK
CLK => DATB[1].CLK
CLK => DATB[2].CLK
CLK => DATB[3].CLK
CLK => DATB[4].CLK
CLK => DATB[5].CLK
CLK => DATB[6].CLK
CLK => DATB[7].CLK
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => RD[0].CLK
CLK => RD[1].CLK
CLK => RD[2].CLK
CLK => RD[3].CLK
CLK => RD[4].CLK
CLK => RD[5].CLK
CLK => RD[6].CLK
CLK => RD[7].CLK
CLK => FF_DTACK_N.CLK
CLK => TRB_D.CLK
CLK => TRA_D.CLK
CLK => THB_D.CLK
CLK => THA_D.CLK
J3BUT => process_1.IN1
J3BUT => process_1.IN1
J3BUT => process_1.IN1
J3BUT => process_1.IN1
J3BUT => JCNT1.OUTPUTSELECT
J3BUT => JCNT1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JTMR1.OUTPUTSELECT
J3BUT => JCNT2.OUTPUTSELECT
J3BUT => JCNT2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
J3BUT => JTMR2.OUTPUTSELECT
P1_UP => RD.DATAA
P1_DOWN => RD.DATAA
P1_LEFT => RD.DATAA
P1_RIGHT => RD.DATAA
P1_A => RD.DATAA
P1_B => RD.DATAA
P1_C => RD.DATAA
P1_START => RD.DATAA
P1_MODE => RD.DATAA
P1_X => RD.DATAA
P1_Y => RD.DATAA
P1_Z => RD.DATAA
P2_UP => RD.DATAA
P2_DOWN => RD.DATAA
P2_LEFT => RD.DATAA
P2_RIGHT => RD.DATAA
P2_A => RD.DATAA
P2_B => RD.DATAA
P2_C => RD.DATAA
P2_START => RD.DATAA
P2_MODE => RD.DATAA
P2_X => RD.DATAA
P2_Y => RD.DATAA
P2_Z => RD.DATAA
MSEL[0] => process_2.IN1
MSEL[0] => MSTATE.OUTPUTSELECT
MSEL[0] => MSTATE.OUTPUTSELECT
MSEL[0] => MSTATE.OUTPUTSELECT
MSEL[0] => MSTATE.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MACKDELAY.OUTPUTSELECT
MSEL[0] => MSTROB.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => RD.OUTPUTSELECT
MSEL[0] => process_1.IN1
MSEL[1] => process_2.IN1
MSEL[1] => MSTATE.OUTPUTSELECT
MSEL[1] => MSTATE.OUTPUTSELECT
MSEL[1] => MSTATE.OUTPUTSELECT
MSEL[1] => MSTATE.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MACKDELAY.OUTPUTSELECT
MSEL[1] => MSTROB.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => RD.OUTPUTSELECT
MSEL[1] => process_1.IN1
mouse_x[0] => mouse_x_latch.DATAB
mouse_x[1] => mouse_x_latch.DATAB
mouse_x[2] => mouse_x_latch.DATAB
mouse_x[3] => mouse_x_latch.DATAB
mouse_x[4] => mouse_x_latch.DATAB
mouse_x[5] => mouse_x_latch.DATAB
mouse_x[6] => mouse_x_latch.DATAB
mouse_x[7] => mouse_x_latch.DATAB
mouse_y[0] => mouse_y_latch.DATAB
mouse_y[1] => mouse_y_latch.DATAB
mouse_y[2] => mouse_y_latch.DATAB
mouse_y[3] => mouse_y_latch.DATAB
mouse_y[4] => mouse_y_latch.DATAB
mouse_y[5] => mouse_y_latch.DATAB
mouse_y[6] => mouse_y_latch.DATAB
mouse_y[7] => mouse_y_latch.DATAB
mouse_flags[0] => mouse_flags_latch.DATAB
mouse_flags[1] => mouse_flags_latch.DATAB
mouse_flags[2] => mouse_flags_latch.DATAB
mouse_flags[3] => ~NO_FANOUT~
mouse_flags[4] => mouse_flags_latch.DATAB
mouse_flags[5] => mouse_flags_latch.DATAB
mouse_flags[6] => mouse_flags_latch.DATAB
mouse_flags[7] => mouse_flags_latch.DATAB
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_x_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_y_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
mouse_strobe => mouse_flags_latch.OUTPUTSELECT
SEL => process_1.IN1
SEL => FF_DTACK_N.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => VERS_D.OUTPUTSELECT
SEL => RD[7].ENA
SEL => RD[6].ENA
SEL => RD[5].ENA
SEL => RD[4].ENA
SEL => RD[3].ENA
SEL => RD[2].ENA
SEL => RD[1].ENA
SEL => RD[0].ENA
SEL => DATA[7].ENA
SEL => DATA[6].ENA
SEL => DATA[5].ENA
SEL => DATA[4].ENA
SEL => DATA[3].ENA
SEL => DATA[2].ENA
SEL => DATA[1].ENA
SEL => DATA[0].ENA
SEL => DATB[7].ENA
SEL => DATB[6].ENA
SEL => DATB[5].ENA
SEL => DATB[4].ENA
SEL => DATB[3].ENA
SEL => DATB[2].ENA
SEL => DATB[1].ENA
SEL => DATB[0].ENA
SEL => DATC[7].ENA
SEL => DATC[6].ENA
SEL => DATC[5].ENA
SEL => DATC[4].ENA
SEL => DATC[3].ENA
SEL => DATC[2].ENA
SEL => DATC[1].ENA
SEL => DATC[0].ENA
SEL => CTLA[7].ENA
SEL => CTLA[6].ENA
SEL => CTLA[5].ENA
SEL => CTLA[4].ENA
SEL => CTLA[3].ENA
SEL => CTLA[2].ENA
SEL => CTLA[1].ENA
SEL => CTLA[0].ENA
SEL => CTLB[7].ENA
SEL => CTLB[6].ENA
SEL => CTLB[5].ENA
SEL => CTLB[4].ENA
SEL => CTLB[3].ENA
SEL => CTLB[2].ENA
SEL => CTLB[1].ENA
SEL => CTLB[0].ENA
SEL => CTLC[7].ENA
SEL => CTLC[6].ENA
SEL => CTLC[5].ENA
SEL => CTLC[4].ENA
SEL => CTLC[3].ENA
SEL => CTLC[2].ENA
SEL => CTLC[1].ENA
SEL => CTLC[0].ENA
SEL => TXDA[7].ENA
SEL => TXDA[6].ENA
SEL => TXDA[5].ENA
SEL => TXDA[4].ENA
SEL => TXDA[3].ENA
SEL => TXDA[2].ENA
SEL => TXDA[1].ENA
SEL => TXDA[0].ENA
SEL => RXDA[7].ENA
SEL => RXDA[6].ENA
SEL => RXDA[5].ENA
SEL => RXDA[4].ENA
SEL => RXDA[3].ENA
SEL => RXDA[2].ENA
SEL => RXDA[1].ENA
SEL => RXDA[0].ENA
SEL => SCTA[7].ENA
SEL => SCTA[6].ENA
SEL => SCTA[5].ENA
SEL => SCTA[4].ENA
SEL => SCTA[3].ENA
SEL => SCTA[2].ENA
SEL => SCTA[1].ENA
SEL => SCTA[0].ENA
SEL => TXDB[7].ENA
SEL => TXDB[6].ENA
SEL => TXDB[5].ENA
SEL => TXDB[4].ENA
SEL => TXDB[3].ENA
SEL => TXDB[2].ENA
SEL => TXDB[1].ENA
SEL => TXDB[0].ENA
SEL => RXDB[7].ENA
SEL => RXDB[6].ENA
SEL => RXDB[5].ENA
SEL => RXDB[4].ENA
SEL => RXDB[3].ENA
SEL => RXDB[2].ENA
SEL => RXDB[1].ENA
SEL => RXDB[0].ENA
SEL => SCTB[7].ENA
SEL => SCTB[6].ENA
SEL => SCTB[5].ENA
SEL => SCTB[4].ENA
SEL => SCTB[3].ENA
SEL => SCTB[2].ENA
SEL => SCTB[1].ENA
SEL => SCTB[0].ENA
SEL => TXDC[7].ENA
SEL => TXDC[6].ENA
SEL => TXDC[5].ENA
SEL => TXDC[4].ENA
SEL => TXDC[3].ENA
SEL => TXDC[2].ENA
SEL => TXDC[1].ENA
SEL => TXDC[0].ENA
SEL => RXDC[7].ENA
SEL => RXDC[6].ENA
SEL => RXDC[5].ENA
SEL => RXDC[4].ENA
SEL => RXDC[3].ENA
SEL => RXDC[2].ENA
SEL => RXDC[1].ENA
SEL => RXDC[0].ENA
SEL => SCTC[7].ENA
SEL => SCTC[6].ENA
SEL => SCTC[5].ENA
SEL => SCTC[4].ENA
SEL => SCTC[3].ENA
SEL => SCTC[2].ENA
SEL => SCTC[1].ENA
SEL => SCTC[0].ENA
A[0] => ~NO_FANOUT~
A[1] => Mux0.IN18
A[1] => Mux1.IN18
A[1] => Mux2.IN18
A[1] => Mux3.IN18
A[1] => Mux4.IN18
A[1] => Mux5.IN18
A[1] => Mux6.IN18
A[1] => Mux7.IN18
A[1] => Mux8.IN18
A[1] => Mux9.IN18
A[1] => Mux10.IN18
A[1] => Mux11.IN18
A[1] => Mux12.IN18
A[1] => Mux13.IN18
A[1] => Mux14.IN18
A[1] => Mux15.IN18
A[1] => Mux16.IN18
A[1] => Mux17.IN18
A[1] => Mux18.IN18
A[1] => Mux19.IN18
A[1] => Mux20.IN18
A[1] => Mux21.IN18
A[1] => Mux22.IN18
A[1] => Mux23.IN18
A[1] => Mux24.IN18
A[1] => Mux25.IN18
A[1] => Mux26.IN18
A[1] => Mux27.IN18
A[1] => Mux28.IN18
A[1] => Mux29.IN18
A[1] => Mux30.IN18
A[1] => Mux31.IN18
A[1] => Mux32.IN18
A[1] => Mux33.IN18
A[1] => Mux34.IN18
A[1] => Mux35.IN18
A[1] => Mux36.IN18
A[1] => Mux37.IN18
A[1] => Mux38.IN18
A[1] => Mux39.IN18
A[1] => Mux40.IN18
A[1] => Mux41.IN18
A[1] => Mux42.IN18
A[1] => Mux43.IN18
A[1] => Mux44.IN18
A[1] => Mux45.IN18
A[1] => Mux46.IN18
A[1] => Mux47.IN18
A[1] => Mux48.IN18
A[1] => Mux49.IN18
A[1] => Mux50.IN18
A[1] => Mux51.IN18
A[1] => Mux52.IN18
A[1] => Mux53.IN18
A[1] => Mux54.IN18
A[1] => Mux55.IN18
A[1] => Mux56.IN18
A[1] => Mux57.IN18
A[1] => Mux58.IN18
A[1] => Mux59.IN18
A[1] => Mux60.IN18
A[1] => Mux61.IN18
A[1] => Mux62.IN18
A[1] => Mux63.IN18
A[1] => Mux64.IN18
A[1] => Mux65.IN18
A[1] => Mux66.IN18
A[1] => Mux67.IN18
A[1] => Mux68.IN18
A[1] => Mux69.IN18
A[1] => Mux70.IN18
A[1] => Mux71.IN18
A[1] => Mux72.IN18
A[1] => Mux73.IN18
A[1] => Mux74.IN18
A[1] => Mux75.IN18
A[1] => Mux76.IN18
A[1] => Mux77.IN18
A[1] => Mux78.IN18
A[1] => Mux79.IN18
A[1] => Mux80.IN18
A[1] => Mux81.IN18
A[1] => Mux82.IN18
A[1] => Mux83.IN18
A[1] => Mux84.IN18
A[1] => Mux85.IN18
A[1] => Mux86.IN18
A[1] => Mux87.IN18
A[1] => Mux88.IN18
A[1] => Mux89.IN18
A[1] => Mux90.IN18
A[1] => Mux91.IN18
A[1] => Mux92.IN18
A[1] => Mux93.IN18
A[1] => Mux94.IN18
A[1] => Mux95.IN18
A[1] => Mux96.IN18
A[1] => Mux97.IN18
A[1] => Mux98.IN18
A[1] => Mux99.IN18
A[1] => Mux100.IN18
A[1] => Mux101.IN18
A[1] => Mux102.IN18
A[1] => Mux103.IN18
A[1] => Mux104.IN18
A[1] => Mux105.IN18
A[1] => Mux106.IN18
A[1] => Mux107.IN18
A[1] => Mux108.IN18
A[1] => Mux109.IN18
A[1] => Mux110.IN18
A[1] => Mux111.IN18
A[1] => Mux112.IN18
A[1] => Mux113.IN18
A[1] => Mux114.IN18
A[1] => Mux115.IN18
A[1] => Mux116.IN18
A[1] => Mux117.IN18
A[1] => Mux118.IN18
A[1] => Mux119.IN18
A[1] => Mux120.IN18
A[1] => Mux121.IN18
A[1] => Mux122.IN18
A[1] => Mux123.IN18
A[1] => Mux124.IN18
A[1] => Mux125.IN18
A[1] => Mux126.IN18
A[1] => Mux127.IN18
A[1] => Mux128.IN19
A[1] => Mux129.IN19
A[1] => Mux130.IN19
A[1] => Mux131.IN19
A[1] => Mux132.IN19
A[1] => Mux133.IN19
A[1] => Mux134.IN19
A[1] => Mux135.IN19
A[2] => Mux0.IN17
A[2] => Mux1.IN17
A[2] => Mux2.IN17
A[2] => Mux3.IN17
A[2] => Mux4.IN17
A[2] => Mux5.IN17
A[2] => Mux6.IN17
A[2] => Mux7.IN17
A[2] => Mux8.IN17
A[2] => Mux9.IN17
A[2] => Mux10.IN17
A[2] => Mux11.IN17
A[2] => Mux12.IN17
A[2] => Mux13.IN17
A[2] => Mux14.IN17
A[2] => Mux15.IN17
A[2] => Mux16.IN17
A[2] => Mux17.IN17
A[2] => Mux18.IN17
A[2] => Mux19.IN17
A[2] => Mux20.IN17
A[2] => Mux21.IN17
A[2] => Mux22.IN17
A[2] => Mux23.IN17
A[2] => Mux24.IN17
A[2] => Mux25.IN17
A[2] => Mux26.IN17
A[2] => Mux27.IN17
A[2] => Mux28.IN17
A[2] => Mux29.IN17
A[2] => Mux30.IN17
A[2] => Mux31.IN17
A[2] => Mux32.IN17
A[2] => Mux33.IN17
A[2] => Mux34.IN17
A[2] => Mux35.IN17
A[2] => Mux36.IN17
A[2] => Mux37.IN17
A[2] => Mux38.IN17
A[2] => Mux39.IN17
A[2] => Mux40.IN17
A[2] => Mux41.IN17
A[2] => Mux42.IN17
A[2] => Mux43.IN17
A[2] => Mux44.IN17
A[2] => Mux45.IN17
A[2] => Mux46.IN17
A[2] => Mux47.IN17
A[2] => Mux48.IN17
A[2] => Mux49.IN17
A[2] => Mux50.IN17
A[2] => Mux51.IN17
A[2] => Mux52.IN17
A[2] => Mux53.IN17
A[2] => Mux54.IN17
A[2] => Mux55.IN17
A[2] => Mux56.IN17
A[2] => Mux57.IN17
A[2] => Mux58.IN17
A[2] => Mux59.IN17
A[2] => Mux60.IN17
A[2] => Mux61.IN17
A[2] => Mux62.IN17
A[2] => Mux63.IN17
A[2] => Mux64.IN17
A[2] => Mux65.IN17
A[2] => Mux66.IN17
A[2] => Mux67.IN17
A[2] => Mux68.IN17
A[2] => Mux69.IN17
A[2] => Mux70.IN17
A[2] => Mux71.IN17
A[2] => Mux72.IN17
A[2] => Mux73.IN17
A[2] => Mux74.IN17
A[2] => Mux75.IN17
A[2] => Mux76.IN17
A[2] => Mux77.IN17
A[2] => Mux78.IN17
A[2] => Mux79.IN17
A[2] => Mux80.IN17
A[2] => Mux81.IN17
A[2] => Mux82.IN17
A[2] => Mux83.IN17
A[2] => Mux84.IN17
A[2] => Mux85.IN17
A[2] => Mux86.IN17
A[2] => Mux87.IN17
A[2] => Mux88.IN17
A[2] => Mux89.IN17
A[2] => Mux90.IN17
A[2] => Mux91.IN17
A[2] => Mux92.IN17
A[2] => Mux93.IN17
A[2] => Mux94.IN17
A[2] => Mux95.IN17
A[2] => Mux96.IN17
A[2] => Mux97.IN17
A[2] => Mux98.IN17
A[2] => Mux99.IN17
A[2] => Mux100.IN17
A[2] => Mux101.IN17
A[2] => Mux102.IN17
A[2] => Mux103.IN17
A[2] => Mux104.IN17
A[2] => Mux105.IN17
A[2] => Mux106.IN17
A[2] => Mux107.IN17
A[2] => Mux108.IN17
A[2] => Mux109.IN17
A[2] => Mux110.IN17
A[2] => Mux111.IN17
A[2] => Mux112.IN17
A[2] => Mux113.IN17
A[2] => Mux114.IN17
A[2] => Mux115.IN17
A[2] => Mux116.IN17
A[2] => Mux117.IN17
A[2] => Mux118.IN17
A[2] => Mux119.IN17
A[2] => Mux120.IN17
A[2] => Mux121.IN17
A[2] => Mux122.IN17
A[2] => Mux123.IN17
A[2] => Mux124.IN17
A[2] => Mux125.IN17
A[2] => Mux126.IN17
A[2] => Mux127.IN17
A[2] => Mux128.IN18
A[2] => Mux129.IN18
A[2] => Mux130.IN18
A[2] => Mux131.IN18
A[2] => Mux132.IN18
A[2] => Mux133.IN18
A[2] => Mux134.IN18
A[2] => Mux135.IN18
A[3] => Mux0.IN16
A[3] => Mux1.IN16
A[3] => Mux2.IN16
A[3] => Mux3.IN16
A[3] => Mux4.IN16
A[3] => Mux5.IN16
A[3] => Mux6.IN16
A[3] => Mux7.IN16
A[3] => Mux8.IN16
A[3] => Mux9.IN16
A[3] => Mux10.IN16
A[3] => Mux11.IN16
A[3] => Mux12.IN16
A[3] => Mux13.IN16
A[3] => Mux14.IN16
A[3] => Mux15.IN16
A[3] => Mux16.IN16
A[3] => Mux17.IN16
A[3] => Mux18.IN16
A[3] => Mux19.IN16
A[3] => Mux20.IN16
A[3] => Mux21.IN16
A[3] => Mux22.IN16
A[3] => Mux23.IN16
A[3] => Mux24.IN16
A[3] => Mux25.IN16
A[3] => Mux26.IN16
A[3] => Mux27.IN16
A[3] => Mux28.IN16
A[3] => Mux29.IN16
A[3] => Mux30.IN16
A[3] => Mux31.IN16
A[3] => Mux32.IN16
A[3] => Mux33.IN16
A[3] => Mux34.IN16
A[3] => Mux35.IN16
A[3] => Mux36.IN16
A[3] => Mux37.IN16
A[3] => Mux38.IN16
A[3] => Mux39.IN16
A[3] => Mux40.IN16
A[3] => Mux41.IN16
A[3] => Mux42.IN16
A[3] => Mux43.IN16
A[3] => Mux44.IN16
A[3] => Mux45.IN16
A[3] => Mux46.IN16
A[3] => Mux47.IN16
A[3] => Mux48.IN16
A[3] => Mux49.IN16
A[3] => Mux50.IN16
A[3] => Mux51.IN16
A[3] => Mux52.IN16
A[3] => Mux53.IN16
A[3] => Mux54.IN16
A[3] => Mux55.IN16
A[3] => Mux56.IN16
A[3] => Mux57.IN16
A[3] => Mux58.IN16
A[3] => Mux59.IN16
A[3] => Mux60.IN16
A[3] => Mux61.IN16
A[3] => Mux62.IN16
A[3] => Mux63.IN16
A[3] => Mux64.IN16
A[3] => Mux65.IN16
A[3] => Mux66.IN16
A[3] => Mux67.IN16
A[3] => Mux68.IN16
A[3] => Mux69.IN16
A[3] => Mux70.IN16
A[3] => Mux71.IN16
A[3] => Mux72.IN16
A[3] => Mux73.IN16
A[3] => Mux74.IN16
A[3] => Mux75.IN16
A[3] => Mux76.IN16
A[3] => Mux77.IN16
A[3] => Mux78.IN16
A[3] => Mux79.IN16
A[3] => Mux80.IN16
A[3] => Mux81.IN16
A[3] => Mux82.IN16
A[3] => Mux83.IN16
A[3] => Mux84.IN16
A[3] => Mux85.IN16
A[3] => Mux86.IN16
A[3] => Mux87.IN16
A[3] => Mux88.IN16
A[3] => Mux89.IN16
A[3] => Mux90.IN16
A[3] => Mux91.IN16
A[3] => Mux92.IN16
A[3] => Mux93.IN16
A[3] => Mux94.IN16
A[3] => Mux95.IN16
A[3] => Mux96.IN16
A[3] => Mux97.IN16
A[3] => Mux98.IN16
A[3] => Mux99.IN16
A[3] => Mux100.IN16
A[3] => Mux101.IN16
A[3] => Mux102.IN16
A[3] => Mux103.IN16
A[3] => Mux104.IN16
A[3] => Mux105.IN16
A[3] => Mux106.IN16
A[3] => Mux107.IN16
A[3] => Mux108.IN16
A[3] => Mux109.IN16
A[3] => Mux110.IN16
A[3] => Mux111.IN16
A[3] => Mux112.IN16
A[3] => Mux113.IN16
A[3] => Mux114.IN16
A[3] => Mux115.IN16
A[3] => Mux116.IN16
A[3] => Mux117.IN16
A[3] => Mux118.IN16
A[3] => Mux119.IN16
A[3] => Mux120.IN16
A[3] => Mux121.IN16
A[3] => Mux122.IN16
A[3] => Mux123.IN16
A[3] => Mux124.IN16
A[3] => Mux125.IN16
A[3] => Mux126.IN16
A[3] => Mux127.IN16
A[3] => Mux128.IN17
A[3] => Mux129.IN17
A[3] => Mux130.IN17
A[3] => Mux131.IN17
A[3] => Mux132.IN17
A[3] => Mux133.IN17
A[3] => Mux134.IN17
A[3] => Mux135.IN17
A[4] => Mux0.IN15
A[4] => Mux1.IN15
A[4] => Mux2.IN15
A[4] => Mux3.IN15
A[4] => Mux4.IN15
A[4] => Mux5.IN15
A[4] => Mux6.IN15
A[4] => Mux7.IN15
A[4] => Mux8.IN15
A[4] => Mux9.IN15
A[4] => Mux10.IN15
A[4] => Mux11.IN15
A[4] => Mux12.IN15
A[4] => Mux13.IN15
A[4] => Mux14.IN15
A[4] => Mux15.IN15
A[4] => Mux16.IN15
A[4] => Mux17.IN15
A[4] => Mux18.IN15
A[4] => Mux19.IN15
A[4] => Mux20.IN15
A[4] => Mux21.IN15
A[4] => Mux22.IN15
A[4] => Mux23.IN15
A[4] => Mux24.IN15
A[4] => Mux25.IN15
A[4] => Mux26.IN15
A[4] => Mux27.IN15
A[4] => Mux28.IN15
A[4] => Mux29.IN15
A[4] => Mux30.IN15
A[4] => Mux31.IN15
A[4] => Mux32.IN15
A[4] => Mux33.IN15
A[4] => Mux34.IN15
A[4] => Mux35.IN15
A[4] => Mux36.IN15
A[4] => Mux37.IN15
A[4] => Mux38.IN15
A[4] => Mux39.IN15
A[4] => Mux40.IN15
A[4] => Mux41.IN15
A[4] => Mux42.IN15
A[4] => Mux43.IN15
A[4] => Mux44.IN15
A[4] => Mux45.IN15
A[4] => Mux46.IN15
A[4] => Mux47.IN15
A[4] => Mux48.IN15
A[4] => Mux49.IN15
A[4] => Mux50.IN15
A[4] => Mux51.IN15
A[4] => Mux52.IN15
A[4] => Mux53.IN15
A[4] => Mux54.IN15
A[4] => Mux55.IN15
A[4] => Mux56.IN15
A[4] => Mux57.IN15
A[4] => Mux58.IN15
A[4] => Mux59.IN15
A[4] => Mux60.IN15
A[4] => Mux61.IN15
A[4] => Mux62.IN15
A[4] => Mux63.IN15
A[4] => Mux64.IN15
A[4] => Mux65.IN15
A[4] => Mux66.IN15
A[4] => Mux67.IN15
A[4] => Mux68.IN15
A[4] => Mux69.IN15
A[4] => Mux70.IN15
A[4] => Mux71.IN15
A[4] => Mux72.IN15
A[4] => Mux73.IN15
A[4] => Mux74.IN15
A[4] => Mux75.IN15
A[4] => Mux76.IN15
A[4] => Mux77.IN15
A[4] => Mux78.IN15
A[4] => Mux79.IN15
A[4] => Mux80.IN15
A[4] => Mux81.IN15
A[4] => Mux82.IN15
A[4] => Mux83.IN15
A[4] => Mux84.IN15
A[4] => Mux85.IN15
A[4] => Mux86.IN15
A[4] => Mux87.IN15
A[4] => Mux88.IN15
A[4] => Mux89.IN15
A[4] => Mux90.IN15
A[4] => Mux91.IN15
A[4] => Mux92.IN15
A[4] => Mux93.IN15
A[4] => Mux94.IN15
A[4] => Mux95.IN15
A[4] => Mux96.IN15
A[4] => Mux97.IN15
A[4] => Mux98.IN15
A[4] => Mux99.IN15
A[4] => Mux100.IN15
A[4] => Mux101.IN15
A[4] => Mux102.IN15
A[4] => Mux103.IN15
A[4] => Mux104.IN15
A[4] => Mux105.IN15
A[4] => Mux106.IN15
A[4] => Mux107.IN15
A[4] => Mux108.IN15
A[4] => Mux109.IN15
A[4] => Mux110.IN15
A[4] => Mux111.IN15
A[4] => Mux112.IN15
A[4] => Mux113.IN15
A[4] => Mux114.IN15
A[4] => Mux115.IN15
A[4] => Mux116.IN15
A[4] => Mux117.IN15
A[4] => Mux118.IN15
A[4] => Mux119.IN15
A[4] => Mux120.IN15
A[4] => Mux121.IN15
A[4] => Mux122.IN15
A[4] => Mux123.IN15
A[4] => Mux124.IN15
A[4] => Mux125.IN15
A[4] => Mux126.IN15
A[4] => Mux127.IN15
A[4] => Mux128.IN16
A[4] => Mux129.IN16
A[4] => Mux130.IN16
A[4] => Mux131.IN16
A[4] => Mux132.IN16
A[4] => Mux133.IN16
A[4] => Mux134.IN16
A[4] => Mux135.IN16
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => VERS_D.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATA.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATB.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => DATC.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLA.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLB.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => CTLC.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => TXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => RXDA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => SCTA.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => TXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => RXDB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => SCTB.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => TXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => RXDC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => SCTC.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
RNW => RD.OUTPUTSELECT
UDS_N => ~NO_FANOUT~
LDS_N => WD[7].OUTPUTSELECT
LDS_N => WD[6].OUTPUTSELECT
LDS_N => WD[5].OUTPUTSELECT
LDS_N => WD[4].OUTPUTSELECT
LDS_N => WD[3].OUTPUTSELECT
LDS_N => WD[2].OUTPUTSELECT
LDS_N => WD[1].OUTPUTSELECT
LDS_N => WD[0].OUTPUTSELECT
DI[0] => WD[0].DATAB
DI[1] => WD[1].DATAB
DI[2] => WD[2].DATAB
DI[3] => WD[3].DATAB
DI[4] => WD[4].DATAB
DI[5] => WD[5].DATAB
DI[6] => WD[6].DATAB
DI[7] => WD[7].DATAB
DI[8] => WD[0].DATAA
DI[9] => WD[1].DATAA
DI[10] => WD[2].DATAA
DI[11] => WD[3].DATAA
DI[12] => WD[4].DATAA
DI[13] => WD[5].DATAA
DI[14] => WD[6].DATAA
DI[15] => WD[7].DATAA
DO[0] <= RD[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= RD[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= RD[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= RD[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= RD[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= RD[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= RD[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= RD[7].DB_MAX_OUTPUT_PORT_TYPE
DO[8] <= RD[0].DB_MAX_OUTPUT_PORT_TYPE
DO[9] <= RD[1].DB_MAX_OUTPUT_PORT_TYPE
DO[10] <= RD[2].DB_MAX_OUTPUT_PORT_TYPE
DO[11] <= RD[3].DB_MAX_OUTPUT_PORT_TYPE
DO[12] <= RD[4].DB_MAX_OUTPUT_PORT_TYPE
DO[13] <= RD[5].DB_MAX_OUTPUT_PORT_TYPE
DO[14] <= RD[6].DB_MAX_OUTPUT_PORT_TYPE
DO[15] <= RD[7].DB_MAX_OUTPUT_PORT_TYPE
DTACK_N <= FF_DTACK_N.DB_MAX_OUTPUT_PORT_TYPE
PAL => VERS.IN0
PAL => VERS.DATAA
PAL_OUT <= VERS.DB_MAX_OUTPUT_PORT_TYPE
MODEL => VERS[7].DATAA
MODEL => VERS.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp
RST_N => BGACK_N_REG.PRESET
RST_N => BR_N~reg0.PRESET
RST_N => DMA_LENGTH[0].ACLR
RST_N => DMA_LENGTH[1].ACLR
RST_N => DMA_LENGTH[2].ACLR
RST_N => DMA_LENGTH[3].ACLR
RST_N => DMA_LENGTH[4].ACLR
RST_N => DMA_LENGTH[5].ACLR
RST_N => DMA_LENGTH[6].ACLR
RST_N => DMA_LENGTH[7].ACLR
RST_N => DMA_LENGTH[8].ACLR
RST_N => DMA_LENGTH[9].ACLR
RST_N => DMA_LENGTH[10].ACLR
RST_N => DMA_LENGTH[11].ACLR
RST_N => DMA_LENGTH[12].ACLR
RST_N => DMA_LENGTH[13].ACLR
RST_N => DMA_LENGTH[14].ACLR
RST_N => DMA_LENGTH[15].ACLR
RST_N => DMA_SOURCE[0].ACLR
RST_N => DMA_SOURCE[1].ACLR
RST_N => DMA_SOURCE[2].ACLR
RST_N => DMA_SOURCE[3].ACLR
RST_N => DMA_SOURCE[4].ACLR
RST_N => DMA_SOURCE[5].ACLR
RST_N => DMA_SOURCE[6].ACLR
RST_N => DMA_SOURCE[7].ACLR
RST_N => DMA_SOURCE[8].ACLR
RST_N => DMA_SOURCE[9].ACLR
RST_N => DMA_SOURCE[10].ACLR
RST_N => DMA_SOURCE[11].ACLR
RST_N => DMA_SOURCE[12].ACLR
RST_N => DMA_SOURCE[13].ACLR
RST_N => DMA_SOURCE[14].ACLR
RST_N => DMA_SOURCE[15].ACLR
RST_N => DMA_VBUS.ACLR
RST_N => DMA_COPY.ACLR
RST_N => DMAF_SET_REQ.ACLR
RST_N => DMA_FILL.ACLR
RST_N => FF_VBUS_SEL.ACLR
RST_N => FF_VBUS_ADDR[1].ACLR
RST_N => FF_VBUS_ADDR[2].ACLR
RST_N => FF_VBUS_ADDR[3].ACLR
RST_N => FF_VBUS_ADDR[4].ACLR
RST_N => FF_VBUS_ADDR[5].ACLR
RST_N => FF_VBUS_ADDR[6].ACLR
RST_N => FF_VBUS_ADDR[7].ACLR
RST_N => FF_VBUS_ADDR[8].ACLR
RST_N => FF_VBUS_ADDR[9].ACLR
RST_N => FF_VBUS_ADDR[10].ACLR
RST_N => FF_VBUS_ADDR[11].ACLR
RST_N => FF_VBUS_ADDR[12].ACLR
RST_N => FF_VBUS_ADDR[13].ACLR
RST_N => FF_VBUS_ADDR[14].ACLR
RST_N => FF_VBUS_ADDR[15].ACLR
RST_N => FF_VBUS_ADDR[16].ACLR
RST_N => FF_VBUS_ADDR[17].ACLR
RST_N => FF_VBUS_ADDR[18].ACLR
RST_N => FF_VBUS_ADDR[19].ACLR
RST_N => FF_VBUS_ADDR[20].ACLR
RST_N => FF_VBUS_ADDR[21].ACLR
RST_N => FF_VBUS_ADDR[22].ACLR
RST_N => FF_VBUS_ADDR[23].ACLR
RST_N => REFRESH_FLAG.ACLR
RST_N => FIFO_PARTIAL.ACLR
RST_N => FIFO_QUEUE[0].ACLR
RST_N => FIFO_QUEUE[1].ACLR
RST_N => FIFO_QUEUE[2].ACLR
RST_N => FIFO_WR_POS[0].ACLR
RST_N => FIFO_WR_POS[1].ACLR
RST_N => FIFO_RD_POS[0].ACLR
RST_N => FIFO_RD_POS[1].ACLR
RST_N => DT_VRAM_SEL.ACLR
RST_N => ADDR[0].ACLR
RST_N => ADDR[1].ACLR
RST_N => ADDR[2].ACLR
RST_N => ADDR[3].ACLR
RST_N => ADDR[4].ACLR
RST_N => ADDR[5].ACLR
RST_N => ADDR[6].ACLR
RST_N => ADDR[7].ACLR
RST_N => ADDR[8].ACLR
RST_N => ADDR[9].ACLR
RST_N => ADDR[10].ACLR
RST_N => ADDR[11].ACLR
RST_N => ADDR[12].ACLR
RST_N => ADDR[13].ACLR
RST_N => ADDR[14].ACLR
RST_N => ADDR[15].ACLR
RST_N => ADDR[16].ACLR
RST_N => REG[23][0].ACLR
RST_N => REG[23][1].ACLR
RST_N => REG[23][2].ACLR
RST_N => REG[23][3].ACLR
RST_N => REG[23][4].ACLR
RST_N => REG[23][5].ACLR
RST_N => REG[23][6].ACLR
RST_N => REG[23][7].ACLR
RST_N => REG[22][0].ACLR
RST_N => REG[22][1].ACLR
RST_N => REG[22][2].ACLR
RST_N => REG[22][3].ACLR
RST_N => REG[22][4].ACLR
RST_N => REG[22][5].ACLR
RST_N => REG[22][6].ACLR
RST_N => REG[22][7].ACLR
RST_N => REG[21][0].ACLR
RST_N => REG[21][1].ACLR
RST_N => REG[21][2].ACLR
RST_N => REG[21][3].ACLR
RST_N => REG[21][4].ACLR
RST_N => REG[21][5].ACLR
RST_N => REG[21][6].ACLR
RST_N => REG[21][7].ACLR
RST_N => REG[20][0].ACLR
RST_N => REG[20][1].ACLR
RST_N => REG[20][2].ACLR
RST_N => REG[20][3].ACLR
RST_N => REG[20][4].ACLR
RST_N => REG[20][5].ACLR
RST_N => REG[20][6].ACLR
RST_N => REG[20][7].ACLR
RST_N => REG[19][0].ACLR
RST_N => REG[19][1].ACLR
RST_N => REG[19][2].ACLR
RST_N => REG[19][3].ACLR
RST_N => REG[19][4].ACLR
RST_N => REG[19][5].ACLR
RST_N => REG[19][6].ACLR
RST_N => REG[19][7].ACLR
RST_N => REG[18][0].ACLR
RST_N => REG[18][1].ACLR
RST_N => REG[18][2].ACLR
RST_N => REG[18][3].ACLR
RST_N => REG[18][4].ACLR
RST_N => REG[18][7].ACLR
RST_N => REG[17][0].ACLR
RST_N => REG[17][1].ACLR
RST_N => REG[17][2].ACLR
RST_N => REG[17][3].ACLR
RST_N => REG[17][4].ACLR
RST_N => REG[17][7].ACLR
RST_N => REG[16][0].ACLR
RST_N => REG[16][1].ACLR
RST_N => REG[16][4].ACLR
RST_N => REG[16][5].ACLR
RST_N => REG[15][0].ACLR
RST_N => REG[15][1].ACLR
RST_N => REG[15][2].ACLR
RST_N => REG[15][3].ACLR
RST_N => REG[15][4].ACLR
RST_N => REG[15][5].ACLR
RST_N => REG[15][6].ACLR
RST_N => REG[15][7].ACLR
RST_N => REG[13][0].ACLR
RST_N => REG[13][1].ACLR
RST_N => REG[13][2].ACLR
RST_N => REG[13][3].ACLR
RST_N => REG[13][4].ACLR
RST_N => REG[13][5].ACLR
RST_N => REG[12][0].ACLR
RST_N => REG[12][1].ACLR
RST_N => REG[12][2].ACLR
RST_N => REG[12][3].ACLR
RST_N => REG[12][7].ACLR
RST_N => REG[11][0].ACLR
RST_N => REG[11][1].ACLR
RST_N => REG[11][2].ACLR
RST_N => REG[10][0].ACLR
RST_N => REG[10][1].ACLR
RST_N => REG[10][2].ACLR
RST_N => REG[10][3].ACLR
RST_N => REG[10][4].ACLR
RST_N => REG[10][5].ACLR
RST_N => REG[10][6].ACLR
RST_N => REG[10][7].ACLR
RST_N => REG[7][0].ACLR
RST_N => REG[7][1].ACLR
RST_N => REG[7][2].ACLR
RST_N => REG[7][3].ACLR
RST_N => REG[7][4].ACLR
RST_N => REG[7][5].ACLR
RST_N => REG[5][0].ACLR
RST_N => REG[5][1].ACLR
RST_N => REG[5][2].ACLR
RST_N => REG[5][3].ACLR
RST_N => REG[5][4].ACLR
RST_N => REG[5][5].ACLR
RST_N => REG[5][6].ACLR
RST_N => REG[5][7].ACLR
RST_N => REG[4][0].ACLR
RST_N => REG[4][1].ACLR
RST_N => REG[4][2].ACLR
RST_N => REG[3][1].ACLR
RST_N => REG[3][2].ACLR
RST_N => REG[3][3].ACLR
RST_N => REG[3][4].ACLR
RST_N => REG[3][5].ACLR
RST_N => REG[2][3].ACLR
RST_N => REG[2][4].ACLR
RST_N => REG[2][5].ACLR
RST_N => REG[1][2].ACLR
RST_N => REG[1][3].ACLR
RST_N => REG[1][4].ACLR
RST_N => REG[1][5].ACLR
RST_N => REG[1][6].ACLR
RST_N => REG[1][7].ACLR
RST_N => REG[0][1].ACLR
RST_N => REG[0][4].ACLR
RST_N => DBG[6].ACLR
RST_N => DBG[7].ACLR
RST_N => DBG[8].ACLR
RST_N => SCOL_CLR.ACLR
RST_N => SOVR_CLR.ACLR
RST_N => DT_RD_DTACK_N.PRESET
RST_N => DT_RD_SEL.ACLR
RST_N => CODE[0].ACLR
RST_N => CODE[1].ACLR
RST_N => CODE[2].ACLR
RST_N => CODE[3].ACLR
RST_N => CODE[4].ACLR
RST_N => CODE[5].ACLR
RST_N => PENDING.ACLR
RST_N => FF_DO[0].PRESET
RST_N => FF_DO[1].PRESET
RST_N => FF_DO[2].PRESET
RST_N => FF_DO[3].PRESET
RST_N => FF_DO[4].PRESET
RST_N => FF_DO[5].PRESET
RST_N => FF_DO[6].PRESET
RST_N => FF_DO[7].PRESET
RST_N => FF_DO[8].PRESET
RST_N => FF_DO[9].PRESET
RST_N => FF_DO[10].PRESET
RST_N => FF_DO[11].PRESET
RST_N => FF_DO[12].PRESET
RST_N => FF_DO[13].PRESET
RST_N => FF_DO[14].PRESET
RST_N => FF_DO[15].PRESET
RST_N => FF_DTACK_N.PRESET
RST_N => HINT_FF.ACLR
RST_N => VINT_TG68_FF.ACLR
RST_N => VINT_T80_FF.ACLR
RST_N => FF_HS.PRESET
RST_N => FF_VS.PRESET
RST_N => BGB_VRAM32_ACK_REG.ACLR
RST_N => BGA_VRAM32_ACK_REG.ACLR
RST_N => SP3_VRAM32_ACK_REG.ACLR
RST_N => RAM_REQ_PROGRESS.ACLR
RST_N => vram32_req_reg.ACLR
RST_N => HSC_SEL.ACLR
RST_N => BGB_ENABLE.PRESET
RST_N => BGB_SEL.ACLR
RST_N => BGA_ENABLE.PRESET
RST_N => BGA_SEL.ACLR
RST_N => OBJ_CACHE_WE[0].ACLR
RST_N => OBJ_CACHE_WE[1].ACLR
RST_N => OBJ_CACHE_ADDR_WR[0].ACLR
RST_N => OBJ_CACHE_ADDR_WR[1].ACLR
RST_N => OBJ_CACHE_ADDR_WR[2].ACLR
RST_N => OBJ_CACHE_ADDR_WR[3].ACLR
RST_N => OBJ_CACHE_ADDR_WR[4].ACLR
RST_N => OBJ_CACHE_ADDR_WR[5].ACLR
RST_N => OBJ_CACHE_ADDR_WR[6].ACLR
RST_N => OBJ_VISINFO_ADDR_WR[0].ACLR
RST_N => OBJ_VISINFO_ADDR_WR[1].ACLR
RST_N => OBJ_VISINFO_ADDR_WR[2].ACLR
RST_N => OBJ_VISINFO_ADDR_WR[3].ACLR
RST_N => OBJ_VISINFO_ADDR_WR[4].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[0].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[1].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[2].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[3].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[4].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[5].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP1[6].ACLR
RST_N => OBJ_SPINFO_WE.ACLR
RST_N => OBJ_SPINFO_ADDR_WR[0].ACLR
RST_N => OBJ_SPINFO_ADDR_WR[1].ACLR
RST_N => OBJ_SPINFO_ADDR_WR[2].ACLR
RST_N => OBJ_SPINFO_ADDR_WR[3].ACLR
RST_N => OBJ_SPINFO_ADDR_WR[4].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[0].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[1].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[2].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[3].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[4].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[5].ACLR
RST_N => OBJ_CACHE_ADDR_RD_SP2[6].ACLR
RST_N => SP2_SEL.ACLR
RST_N => SOVR_SET.ACLR
RST_N => SCOL_SET.ACLR
RST_N => OBJ_DOT_OVERFLOW.ACLR
RST_N => SP3_SEL.ACLR
RST_N => HSCROLL_READ_EN.ACLR
RST_N => BGB_PATTERN_EN.ACLR
RST_N => BGB_MAPPING_EN.ACLR
RST_N => BGA_PATTERN_EN.ACLR
RST_N => BGA_MAPPING_EN.ACLR
RST_N => SP3_EN.ACLR
RST_N => SP2_EN.ACLR
RST_N => SP1_EN.ACLR
RST_N => REFRESH_EN.ACLR
RST_N => SLOT_EN.ACLR
RST_N => FIFO_EN.ACLR
RST_N => VBL_AREA.PRESET
RST_N => IN_VBL.PRESET
RST_N => IN_HBL.ACLR
RST_N => M_HBL.ACLR
RST_N => VINT_T80_CLR.ACLR
RST_N => VINT_T80_SET.ACLR
RST_N => VINT_TG68_PENDING_SET.ACLR
RST_N => HINT_PENDING_SET.ACLR
RST_N => HINT_EN.ACLR
RST_N => V_ACTIVE_DISP.ACLR
RST_N => V_ACTIVE.ACLR
RST_N => PRE_V_ACTIVE.ACLR
RST_N => HV_VCNT[0].PRESET
RST_N => HV_VCNT[1].ACLR
RST_N => HV_VCNT[2].PRESET
RST_N => HV_VCNT[3].ACLR
RST_N => HV_VCNT[4].ACLR
RST_N => HV_VCNT[5].PRESET
RST_N => HV_VCNT[6].PRESET
RST_N => HV_VCNT[7].PRESET
RST_N => HV_VCNT[8].PRESET
RST_N => HV_HCNT[0].ACLR
RST_N => HV_HCNT[1].ACLR
RST_N => HV_HCNT[2].ACLR
RST_N => HV_HCNT[3].ACLR
RST_N => HV_HCNT[4].ACLR
RST_N => HV_HCNT[5].ACLR
RST_N => HV_HCNT[6].ACLR
RST_N => HV_HCNT[7].ACLR
RST_N => HV_HCNT[8].ACLR
RST_N => HV_PIXDIV[0].ACLR
RST_N => HV_PIXDIV[1].ACLR
RST_N => HV_PIXDIV[2].ACLR
RST_N => HV_PIXDIV[3].ACLR
RST_N => FIELD.ACLR
RST_N => SOVR.ACLR
RST_N => VINT_TG68_PENDING.ACLR
RST_N => HINT_PENDING.ACLR
RST_N => SCOL.ACLR
RST_N => DMAC~23.DATAIN
RST_N => DTC~18.DATAIN
RST_N => SP3C~8.DATAIN
RST_N => SP2C~11.DATAIN
RST_N => SP1C~11.DATAIN
RST_N => BGAC_VSRAM~6.DATAIN
RST_N => BGAC~15.DATAIN
RST_N => BGBC_VSRAM~6.DATAIN
RST_N => BGBC~15.DATAIN
RST_N => VMC32~4.DATAIN
RST_N => vram32_a_reg[15].ENA
RST_N => vram32_a_reg[14].ENA
RST_N => vram32_a_reg[13].ENA
RST_N => vram32_a_reg[12].ENA
RST_N => vram32_a_reg[11].ENA
RST_N => vram32_a_reg[10].ENA
RST_N => vram32_a_reg[9].ENA
RST_N => vram32_a_reg[8].ENA
RST_N => vram32_a_reg[7].ENA
RST_N => vram32_a_reg[6].ENA
RST_N => vram32_a_reg[5].ENA
RST_N => vram32_a_reg[4].ENA
RST_N => vram32_a_reg[3].ENA
RST_N => vram32_a_reg[2].ENA
RST_N => vram32_a_reg[1].ENA
RST_N => SP2_VRAM32_DO_REG[24].ENA
RST_N => SP2_VRAM32_DO_REG[23].ENA
RST_N => SP2_VRAM32_DO_REG[22].ENA
RST_N => SP2_VRAM32_DO_REG[21].ENA
RST_N => SP2_VRAM32_DO_REG[20].ENA
RST_N => SP2_VRAM32_DO_REG[19].ENA
RST_N => SP2_VRAM32_DO_REG[18].ENA
RST_N => SP2_VRAM32_DO_REG[17].ENA
RST_N => SP2_VRAM32_DO_REG[16].ENA
RST_N => SP2_VRAM32_DO_REG[15].ENA
RST_N => SP2_VRAM32_DO_REG[14].ENA
RST_N => SP2_VRAM32_DO_REG[13].ENA
RST_N => SP2_VRAM32_DO_REG[12].ENA
RST_N => SP2_VRAM32_DO_REG[11].ENA
RST_N => SP2_VRAM32_DO_REG[10].ENA
RST_N => SP2_VRAM32_DO_REG[9].ENA
RST_N => SP2_VRAM32_DO_REG[8].ENA
RST_N => SP2_VRAM32_DO_REG[7].ENA
RST_N => SP2_VRAM32_DO_REG[6].ENA
RST_N => SP2_VRAM32_DO_REG[5].ENA
RST_N => SP2_VRAM32_DO_REG[4].ENA
RST_N => SP2_VRAM32_DO_REG[3].ENA
RST_N => SP2_VRAM32_DO_REG[2].ENA
RST_N => SP2_VRAM32_DO_REG[1].ENA
RST_N => SP2_VRAM32_DO_REG[0].ENA
RST_N => SP3_VRAM32_DO_REG[31].ENA
RST_N => SP3_VRAM32_DO_REG[30].ENA
RST_N => SP3_VRAM32_DO_REG[29].ENA
RST_N => SP3_VRAM32_DO_REG[28].ENA
RST_N => SP3_VRAM32_DO_REG[27].ENA
RST_N => SP3_VRAM32_DO_REG[26].ENA
RST_N => SP3_VRAM32_DO_REG[25].ENA
RST_N => SP3_VRAM32_DO_REG[24].ENA
RST_N => SP3_VRAM32_DO_REG[23].ENA
RST_N => SP3_VRAM32_DO_REG[22].ENA
RST_N => SP3_VRAM32_DO_REG[21].ENA
RST_N => SP3_VRAM32_DO_REG[20].ENA
RST_N => SP3_VRAM32_DO_REG[19].ENA
RST_N => SP3_VRAM32_DO_REG[18].ENA
RST_N => SP3_VRAM32_DO_REG[17].ENA
RST_N => SP3_VRAM32_DO_REG[16].ENA
RST_N => SP3_VRAM32_DO_REG[15].ENA
RST_N => SP3_VRAM32_DO_REG[14].ENA
RST_N => SP3_VRAM32_DO_REG[13].ENA
RST_N => SP3_VRAM32_DO_REG[12].ENA
RST_N => SP3_VRAM32_DO_REG[11].ENA
RST_N => SP3_VRAM32_DO_REG[10].ENA
RST_N => SP3_VRAM32_DO_REG[9].ENA
RST_N => SP3_VRAM32_DO_REG[8].ENA
RST_N => SP3_VRAM32_DO_REG[7].ENA
RST_N => SP3_VRAM32_DO_REG[6].ENA
RST_N => SP3_VRAM32_DO_REG[5].ENA
RST_N => SP3_VRAM32_DO_REG[4].ENA
RST_N => SP3_VRAM32_DO_REG[3].ENA
RST_N => SP3_VRAM32_DO_REG[2].ENA
RST_N => SP3_VRAM32_DO_REG[1].ENA
RST_N => SP3_VRAM32_DO_REG[0].ENA
RST_N => HSC_VRAM32_DO_REG[31].ENA
RST_N => HSC_VRAM32_DO_REG[30].ENA
RST_N => HSC_VRAM32_DO_REG[29].ENA
RST_N => HSC_VRAM32_DO_REG[28].ENA
RST_N => HSC_VRAM32_DO_REG[27].ENA
RST_N => HSC_VRAM32_DO_REG[26].ENA
RST_N => HSC_VRAM32_DO_REG[25].ENA
RST_N => HSC_VRAM32_DO_REG[24].ENA
RST_N => HSC_VRAM32_DO_REG[23].ENA
RST_N => HSC_VRAM32_DO_REG[22].ENA
RST_N => HSC_VRAM32_DO_REG[21].ENA
RST_N => HSC_VRAM32_DO_REG[20].ENA
RST_N => HSC_VRAM32_DO_REG[19].ENA
RST_N => HSC_VRAM32_DO_REG[18].ENA
RST_N => HSC_VRAM32_DO_REG[17].ENA
RST_N => HSC_VRAM32_DO_REG[16].ENA
RST_N => HSC_VRAM32_DO_REG[15].ENA
RST_N => HSC_VRAM32_DO_REG[14].ENA
RST_N => HSC_VRAM32_DO_REG[13].ENA
RST_N => HSC_VRAM32_DO_REG[12].ENA
RST_N => HSC_VRAM32_DO_REG[11].ENA
RST_N => HSC_VRAM32_DO_REG[10].ENA
RST_N => HSC_VRAM32_DO_REG[9].ENA
RST_N => HSC_VRAM32_DO_REG[8].ENA
RST_N => HSC_VRAM32_DO_REG[7].ENA
RST_N => HSC_VRAM32_DO_REG[6].ENA
RST_N => HSC_VRAM32_DO_REG[5].ENA
RST_N => HSC_VRAM32_DO_REG[4].ENA
RST_N => HSC_VRAM32_DO_REG[3].ENA
RST_N => HSC_VRAM32_DO_REG[2].ENA
RST_N => HSC_VRAM32_DO_REG[1].ENA
RST_N => HSC_VRAM32_DO_REG[0].ENA
RST_N => BGB_VRAM32_DO_REG[31].ENA
RST_N => BGB_VRAM32_DO_REG[30].ENA
RST_N => BGB_VRAM32_DO_REG[29].ENA
RST_N => BGB_VRAM32_DO_REG[28].ENA
RST_N => BGB_VRAM32_DO_REG[27].ENA
RST_N => BGB_VRAM32_DO_REG[26].ENA
RST_N => BGB_VRAM32_DO_REG[25].ENA
RST_N => BGB_VRAM32_DO_REG[24].ENA
RST_N => BGB_VRAM32_DO_REG[23].ENA
RST_N => BGB_VRAM32_DO_REG[22].ENA
RST_N => BGB_VRAM32_DO_REG[21].ENA
RST_N => BGB_VRAM32_DO_REG[20].ENA
RST_N => BGB_VRAM32_DO_REG[19].ENA
RST_N => BGB_VRAM32_DO_REG[18].ENA
RST_N => BGB_VRAM32_DO_REG[17].ENA
RST_N => BGB_VRAM32_DO_REG[16].ENA
RST_N => BGB_VRAM32_DO_REG[15].ENA
RST_N => BGB_VRAM32_DO_REG[14].ENA
RST_N => BGB_VRAM32_DO_REG[13].ENA
RST_N => BGB_VRAM32_DO_REG[12].ENA
RST_N => BGB_VRAM32_DO_REG[11].ENA
RST_N => BGB_VRAM32_DO_REG[10].ENA
RST_N => BGB_VRAM32_DO_REG[9].ENA
RST_N => BGB_VRAM32_DO_REG[8].ENA
RST_N => BGB_VRAM32_DO_REG[7].ENA
RST_N => BGB_VRAM32_DO_REG[6].ENA
RST_N => BGB_VRAM32_DO_REG[5].ENA
RST_N => BGB_VRAM32_DO_REG[4].ENA
RST_N => BGB_VRAM32_DO_REG[3].ENA
RST_N => BGB_VRAM32_DO_REG[2].ENA
RST_N => BGB_VRAM32_DO_REG[1].ENA
RST_N => BGB_VRAM32_DO_REG[0].ENA
RST_N => BGA_VRAM32_DO_REG[31].ENA
RST_N => BGA_VRAM32_DO_REG[30].ENA
RST_N => BGA_VRAM32_DO_REG[29].ENA
RST_N => BGA_VRAM32_DO_REG[28].ENA
RST_N => BGA_VRAM32_DO_REG[27].ENA
RST_N => BGA_VRAM32_DO_REG[26].ENA
RST_N => BGA_VRAM32_DO_REG[25].ENA
RST_N => BGA_VRAM32_DO_REG[24].ENA
RST_N => BGA_VRAM32_DO_REG[23].ENA
RST_N => BGA_VRAM32_DO_REG[22].ENA
RST_N => BGA_VRAM32_DO_REG[21].ENA
RST_N => BGA_VRAM32_DO_REG[20].ENA
RST_N => BGA_VRAM32_DO_REG[19].ENA
RST_N => BGA_VRAM32_DO_REG[18].ENA
RST_N => BGA_VRAM32_DO_REG[17].ENA
RST_N => BGA_VRAM32_DO_REG[16].ENA
RST_N => BGA_VRAM32_DO_REG[15].ENA
RST_N => BGA_VRAM32_DO_REG[14].ENA
RST_N => BGA_VRAM32_DO_REG[13].ENA
RST_N => BGA_VRAM32_DO_REG[12].ENA
RST_N => BGA_VRAM32_DO_REG[11].ENA
RST_N => BGA_VRAM32_DO_REG[10].ENA
RST_N => BGA_VRAM32_DO_REG[9].ENA
RST_N => BGA_VRAM32_DO_REG[8].ENA
RST_N => BGA_VRAM32_DO_REG[7].ENA
RST_N => BGA_VRAM32_DO_REG[6].ENA
RST_N => BGA_VRAM32_DO_REG[5].ENA
RST_N => BGA_VRAM32_DO_REG[4].ENA
RST_N => BGA_VRAM32_DO_REG[3].ENA
RST_N => BGA_VRAM32_DO_REG[2].ENA
RST_N => BGA_VRAM32_DO_REG[1].ENA
RST_N => BGA_VRAM32_DO_REG[0].ENA
RST_N => HSC_VRAM_ADDR[15].ENA
RST_N => HSC_VRAM_ADDR[14].ENA
RST_N => HSC_VRAM_ADDR[13].ENA
RST_N => HSC_VRAM_ADDR[12].ENA
RST_N => HSC_VRAM_ADDR[11].ENA
RST_N => HSC_VRAM_ADDR[10].ENA
RST_N => HSC_VRAM_ADDR[9].ENA
RST_N => HSC_VRAM_ADDR[8].ENA
RST_N => HSC_VRAM_ADDR[7].ENA
RST_N => HSC_VRAM_ADDR[6].ENA
RST_N => HSC_VRAM_ADDR[5].ENA
RST_N => HSC_VRAM_ADDR[4].ENA
RST_N => HSC_VRAM_ADDR[3].ENA
RST_N => HSC_VRAM_ADDR[2].ENA
RST_N => HSC_VRAM_ADDR[1].ENA
RST_N => hscroll_mask[9].ENA
RST_N => hscroll_mask[8].ENA
RST_N => hscroll_mask[7].ENA
RST_N => hscroll_mask[6].ENA
RST_N => hscroll_mask[5].ENA
RST_N => hscroll_mask[4].ENA
RST_N => hscroll_mask[3].ENA
RST_N => hscroll_mask[2].ENA
RST_N => hscroll_mask[1].ENA
RST_N => hscroll_mask[0].ENA
RST_N => vscroll_mask[10].ENA
RST_N => vscroll_mask[9].ENA
RST_N => vscroll_mask[8].ENA
RST_N => vscroll_mask[7].ENA
RST_N => vscroll_mask[6].ENA
RST_N => vscroll_mask[5].ENA
RST_N => vscroll_mask[4].ENA
RST_N => vscroll_mask[3].ENA
RST_N => vscroll_mask[2].ENA
RST_N => vscroll_mask[1].ENA
RST_N => vscroll_mask[0].ENA
RST_N => VSRAM1_ADDR_B[4].ENA
RST_N => VSRAM1_ADDR_B[3].ENA
RST_N => VSRAM1_ADDR_B[2].ENA
RST_N => VSRAM1_ADDR_B[1].ENA
RST_N => VSRAM1_ADDR_B[0].ENA
RST_N => BGB_VSRAM1_LATCH[10].ENA
RST_N => BGB_VSRAM1_LATCH[9].ENA
RST_N => BGB_VSRAM1_LATCH[8].ENA
RST_N => BGB_VSRAM1_LATCH[7].ENA
RST_N => BGB_VSRAM1_LATCH[6].ENA
RST_N => BGB_VSRAM1_LATCH[5].ENA
RST_N => BGB_VSRAM1_LATCH[4].ENA
RST_N => BGB_VSRAM1_LATCH[3].ENA
RST_N => BGB_VSRAM1_LATCH[2].ENA
RST_N => BGB_VSRAM1_LATCH[1].ENA
RST_N => BGB_VSRAM1_LATCH[0].ENA
RST_N => BGB_VSRAM1_LAST_READ[10].ENA
RST_N => BGB_VSRAM1_LAST_READ[9].ENA
RST_N => BGB_VSRAM1_LAST_READ[8].ENA
RST_N => BGB_VSRAM1_LAST_READ[7].ENA
RST_N => BGB_VSRAM1_LAST_READ[6].ENA
RST_N => BGB_VSRAM1_LAST_READ[5].ENA
RST_N => BGB_VSRAM1_LAST_READ[4].ENA
RST_N => BGB_VSRAM1_LAST_READ[3].ENA
RST_N => BGB_VSRAM1_LAST_READ[2].ENA
RST_N => BGB_VSRAM1_LAST_READ[1].ENA
RST_N => BGB_VSRAM1_LAST_READ[0].ENA
RST_N => BGB_COLINFO_WE_A.ENA
RST_N => BGB_COLINFO_ADDR_A[8].ENA
RST_N => BGB_COLINFO_ADDR_A[7].ENA
RST_N => BGB_COLINFO_ADDR_A[6].ENA
RST_N => BGB_COLINFO_ADDR_A[5].ENA
RST_N => BGB_COLINFO_ADDR_A[4].ENA
RST_N => BGB_COLINFO_ADDR_A[3].ENA
RST_N => BGB_COLINFO_ADDR_A[2].ENA
RST_N => BGB_COLINFO_ADDR_A[1].ENA
RST_N => BGB_COLINFO_ADDR_A[0].ENA
RST_N => BGB_LEFT_BORDER.ENA
RST_N => BGB_RIGHT_BORDER.ENA
RST_N => BGB_POS[9].ENA
RST_N => BGB_POS[8].ENA
RST_N => BGB_POS[7].ENA
RST_N => BGB_POS[6].ENA
RST_N => BGB_POS[5].ENA
RST_N => BGB_POS[4].ENA
RST_N => BGB_POS[3].ENA
RST_N => BGB_POS[2].ENA
RST_N => BGB_POS[1].ENA
RST_N => BGB_POS[0].ENA
RST_N => BGB_COL[6].ENA
RST_N => BGB_COL[5].ENA
RST_N => BGB_COL[4].ENA
RST_N => BGB_COL[3].ENA
RST_N => BGB_COL[2].ENA
RST_N => BGB_COL[1].ENA
RST_N => BGB_COL[0].ENA
RST_N => BGB_PATTERN_EN_LATE.ENA
RST_N => BGB_X[9].ENA
RST_N => BGB_X[8].ENA
RST_N => BGB_X[7].ENA
RST_N => BGB_X[6].ENA
RST_N => BGB_X[5].ENA
RST_N => BGB_X[4].ENA
RST_N => BGB_X[3].ENA
RST_N => BGB_X[2].ENA
RST_N => BGB_X[1].ENA
RST_N => BGB_X[0].ENA
RST_N => BGB_Y[10].ENA
RST_N => BGB_Y[9].ENA
RST_N => BGB_Y[8].ENA
RST_N => BGB_Y[7].ENA
RST_N => BGB_Y[6].ENA
RST_N => BGB_Y[5].ENA
RST_N => BGB_Y[4].ENA
RST_N => BGB_Y[3].ENA
RST_N => BGB_Y[2].ENA
RST_N => BGB_Y[1].ENA
RST_N => BGB_Y[0].ENA
RST_N => BGB_VRAM_ADDR[15].ENA
RST_N => BGB_VRAM_ADDR[14].ENA
RST_N => BGB_VRAM_ADDR[13].ENA
RST_N => BGB_VRAM_ADDR[12].ENA
RST_N => BGB_VRAM_ADDR[11].ENA
RST_N => BGB_VRAM_ADDR[10].ENA
RST_N => BGB_VRAM_ADDR[9].ENA
RST_N => BGB_VRAM_ADDR[8].ENA
RST_N => BGB_VRAM_ADDR[7].ENA
RST_N => BGB_VRAM_ADDR[6].ENA
RST_N => BGB_VRAM_ADDR[5].ENA
RST_N => BGB_VRAM_ADDR[4].ENA
RST_N => BGB_VRAM_ADDR[3].ENA
RST_N => BGB_VRAM_ADDR[2].ENA
RST_N => BGB_VRAM_ADDR[1].ENA
RST_N => BGB_NAMETABLE_ITEMS[31].ENA
RST_N => BGB_NAMETABLE_ITEMS[30].ENA
RST_N => BGB_NAMETABLE_ITEMS[29].ENA
RST_N => BGB_NAMETABLE_ITEMS[28].ENA
RST_N => BGB_NAMETABLE_ITEMS[27].ENA
RST_N => BGB_NAMETABLE_ITEMS[26].ENA
RST_N => BGB_NAMETABLE_ITEMS[25].ENA
RST_N => BGB_NAMETABLE_ITEMS[24].ENA
RST_N => BGB_NAMETABLE_ITEMS[23].ENA
RST_N => BGB_NAMETABLE_ITEMS[22].ENA
RST_N => BGB_NAMETABLE_ITEMS[21].ENA
RST_N => BGB_NAMETABLE_ITEMS[20].ENA
RST_N => BGB_NAMETABLE_ITEMS[19].ENA
RST_N => BGB_NAMETABLE_ITEMS[18].ENA
RST_N => BGB_NAMETABLE_ITEMS[17].ENA
RST_N => BGB_NAMETABLE_ITEMS[16].ENA
RST_N => BGB_NAMETABLE_ITEMS[15].ENA
RST_N => BGB_NAMETABLE_ITEMS[14].ENA
RST_N => BGB_NAMETABLE_ITEMS[13].ENA
RST_N => BGB_NAMETABLE_ITEMS[12].ENA
RST_N => BGB_NAMETABLE_ITEMS[11].ENA
RST_N => BGB_NAMETABLE_ITEMS[10].ENA
RST_N => BGB_NAMETABLE_ITEMS[9].ENA
RST_N => BGB_NAMETABLE_ITEMS[8].ENA
RST_N => BGB_NAMETABLE_ITEMS[7].ENA
RST_N => BGB_NAMETABLE_ITEMS[6].ENA
RST_N => BGB_NAMETABLE_ITEMS[5].ENA
RST_N => BGB_NAMETABLE_ITEMS[4].ENA
RST_N => BGB_NAMETABLE_ITEMS[3].ENA
RST_N => BGB_NAMETABLE_ITEMS[2].ENA
RST_N => BGB_NAMETABLE_ITEMS[1].ENA
RST_N => BGB_NAMETABLE_ITEMS[0].ENA
RST_N => T_BGB_PRI.ENA
RST_N => T_BGB_PAL[1].ENA
RST_N => T_BGB_PAL[0].ENA
RST_N => BGB_HF.ENA
RST_N => BGB_COLINFO_D_A[6].ENA
RST_N => BGB_COLINFO_D_A[5].ENA
RST_N => BGB_COLINFO_D_A[4].ENA
RST_N => BGB_COLINFO_D_A[3].ENA
RST_N => BGB_COLINFO_D_A[2].ENA
RST_N => BGB_COLINFO_D_A[1].ENA
RST_N => BGB_COLINFO_D_A[0].ENA
RST_N => \process_3:hscroll_mask[9].ENA
RST_N => \process_3:hscroll_mask[8].ENA
RST_N => \process_3:hscroll_mask[7].ENA
RST_N => \process_3:hscroll_mask[6].ENA
RST_N => \process_3:hscroll_mask[5].ENA
RST_N => \process_3:hscroll_mask[4].ENA
RST_N => \process_3:hscroll_mask[3].ENA
RST_N => \process_3:hscroll_mask[2].ENA
RST_N => \process_3:hscroll_mask[1].ENA
RST_N => \process_3:hscroll_mask[0].ENA
RST_N => \process_3:vscroll_mask[10].ENA
RST_N => \process_3:vscroll_mask[9].ENA
RST_N => \process_3:vscroll_mask[8].ENA
RST_N => \process_3:vscroll_mask[7].ENA
RST_N => \process_3:vscroll_mask[6].ENA
RST_N => \process_3:vscroll_mask[5].ENA
RST_N => \process_3:vscroll_mask[4].ENA
RST_N => \process_3:vscroll_mask[3].ENA
RST_N => \process_3:vscroll_mask[2].ENA
RST_N => \process_3:vscroll_mask[1].ENA
RST_N => \process_3:vscroll_mask[0].ENA
RST_N => VSRAM0_ADDR_B[4].ENA
RST_N => VSRAM0_ADDR_B[3].ENA
RST_N => VSRAM0_ADDR_B[2].ENA
RST_N => VSRAM0_ADDR_B[1].ENA
RST_N => VSRAM0_ADDR_B[0].ENA
RST_N => BGA_VSRAM0_LATCH[10].ENA
RST_N => BGA_VSRAM0_LATCH[9].ENA
RST_N => BGA_VSRAM0_LATCH[8].ENA
RST_N => BGA_VSRAM0_LATCH[7].ENA
RST_N => BGA_VSRAM0_LATCH[6].ENA
RST_N => BGA_VSRAM0_LATCH[5].ENA
RST_N => BGA_VSRAM0_LATCH[4].ENA
RST_N => BGA_VSRAM0_LATCH[3].ENA
RST_N => BGA_VSRAM0_LATCH[2].ENA
RST_N => BGA_VSRAM0_LATCH[1].ENA
RST_N => BGA_VSRAM0_LATCH[0].ENA
RST_N => BGA_VSRAM0_LAST_READ[10].ENA
RST_N => BGA_VSRAM0_LAST_READ[9].ENA
RST_N => BGA_VSRAM0_LAST_READ[8].ENA
RST_N => BGA_VSRAM0_LAST_READ[7].ENA
RST_N => BGA_VSRAM0_LAST_READ[6].ENA
RST_N => BGA_VSRAM0_LAST_READ[5].ENA
RST_N => BGA_VSRAM0_LAST_READ[4].ENA
RST_N => BGA_VSRAM0_LAST_READ[3].ENA
RST_N => BGA_VSRAM0_LAST_READ[2].ENA
RST_N => BGA_VSRAM0_LAST_READ[1].ENA
RST_N => BGA_VSRAM0_LAST_READ[0].ENA
RST_N => BGA_PATTERN_EN_LATE.ENA
RST_N => BGA_COLINFO_ADDR_A[8].ENA
RST_N => BGA_COLINFO_ADDR_A[7].ENA
RST_N => BGA_COLINFO_ADDR_A[6].ENA
RST_N => BGA_COLINFO_ADDR_A[5].ENA
RST_N => BGA_COLINFO_ADDR_A[4].ENA
RST_N => BGA_COLINFO_ADDR_A[3].ENA
RST_N => BGA_COLINFO_ADDR_A[2].ENA
RST_N => BGA_COLINFO_ADDR_A[1].ENA
RST_N => BGA_COLINFO_ADDR_A[0].ENA
RST_N => BGA_COLINFO_WE_A.ENA
RST_N => BGA_LEFT_BORDER.ENA
RST_N => BGA_RIGHT_BORDER.ENA
RST_N => BGA_POS[9].ENA
RST_N => BGA_POS[8].ENA
RST_N => BGA_POS[7].ENA
RST_N => BGA_POS[6].ENA
RST_N => BGA_POS[5].ENA
RST_N => BGA_POS[4].ENA
RST_N => BGA_POS[3].ENA
RST_N => BGA_POS[2].ENA
RST_N => BGA_POS[1].ENA
RST_N => BGA_POS[0].ENA
RST_N => BGA_COL[6].ENA
RST_N => BGA_COL[5].ENA
RST_N => BGA_COL[4].ENA
RST_N => BGA_COL[3].ENA
RST_N => BGA_COL[2].ENA
RST_N => BGA_COL[1].ENA
RST_N => BGA_COL[0].ENA
RST_N => WIN_V.ENA
RST_N => WIN_H.ENA
RST_N => BGA_X[9].ENA
RST_N => BGA_X[8].ENA
RST_N => BGA_X[7].ENA
RST_N => BGA_X[6].ENA
RST_N => BGA_X[5].ENA
RST_N => BGA_X[4].ENA
RST_N => BGA_X[3].ENA
RST_N => BGA_X[2].ENA
RST_N => BGA_X[1].ENA
RST_N => BGA_X[0].ENA
RST_N => BGA_Y[10].ENA
RST_N => BGA_Y[9].ENA
RST_N => BGA_Y[8].ENA
RST_N => BGA_Y[7].ENA
RST_N => BGA_Y[6].ENA
RST_N => BGA_Y[5].ENA
RST_N => BGA_Y[4].ENA
RST_N => BGA_Y[3].ENA
RST_N => BGA_Y[2].ENA
RST_N => BGA_Y[1].ENA
RST_N => BGA_Y[0].ENA
RST_N => BGA_VRAM_ADDR[15].ENA
RST_N => BGA_VRAM_ADDR[14].ENA
RST_N => BGA_VRAM_ADDR[13].ENA
RST_N => BGA_VRAM_ADDR[12].ENA
RST_N => BGA_VRAM_ADDR[11].ENA
RST_N => BGA_VRAM_ADDR[10].ENA
RST_N => BGA_VRAM_ADDR[9].ENA
RST_N => BGA_VRAM_ADDR[8].ENA
RST_N => BGA_VRAM_ADDR[7].ENA
RST_N => BGA_VRAM_ADDR[6].ENA
RST_N => BGA_VRAM_ADDR[5].ENA
RST_N => BGA_VRAM_ADDR[4].ENA
RST_N => BGA_VRAM_ADDR[3].ENA
RST_N => BGA_VRAM_ADDR[2].ENA
RST_N => BGA_VRAM_ADDR[1].ENA
RST_N => BGA_NAMETABLE_ITEMS[31].ENA
RST_N => BGA_NAMETABLE_ITEMS[30].ENA
RST_N => BGA_NAMETABLE_ITEMS[29].ENA
RST_N => BGA_NAMETABLE_ITEMS[28].ENA
RST_N => BGA_NAMETABLE_ITEMS[27].ENA
RST_N => BGA_NAMETABLE_ITEMS[26].ENA
RST_N => BGA_NAMETABLE_ITEMS[25].ENA
RST_N => BGA_NAMETABLE_ITEMS[24].ENA
RST_N => BGA_NAMETABLE_ITEMS[23].ENA
RST_N => BGA_NAMETABLE_ITEMS[22].ENA
RST_N => BGA_NAMETABLE_ITEMS[21].ENA
RST_N => BGA_NAMETABLE_ITEMS[20].ENA
RST_N => BGA_NAMETABLE_ITEMS[19].ENA
RST_N => BGA_NAMETABLE_ITEMS[18].ENA
RST_N => BGA_NAMETABLE_ITEMS[17].ENA
RST_N => BGA_NAMETABLE_ITEMS[16].ENA
RST_N => BGA_NAMETABLE_ITEMS[15].ENA
RST_N => BGA_NAMETABLE_ITEMS[14].ENA
RST_N => BGA_NAMETABLE_ITEMS[13].ENA
RST_N => BGA_NAMETABLE_ITEMS[12].ENA
RST_N => BGA_NAMETABLE_ITEMS[11].ENA
RST_N => BGA_NAMETABLE_ITEMS[10].ENA
RST_N => BGA_NAMETABLE_ITEMS[9].ENA
RST_N => BGA_NAMETABLE_ITEMS[8].ENA
RST_N => BGA_NAMETABLE_ITEMS[7].ENA
RST_N => BGA_NAMETABLE_ITEMS[6].ENA
RST_N => BGA_NAMETABLE_ITEMS[5].ENA
RST_N => BGA_NAMETABLE_ITEMS[4].ENA
RST_N => BGA_NAMETABLE_ITEMS[3].ENA
RST_N => BGA_NAMETABLE_ITEMS[2].ENA
RST_N => BGA_NAMETABLE_ITEMS[1].ENA
RST_N => BGA_NAMETABLE_ITEMS[0].ENA
RST_N => T_BGA_PRI.ENA
RST_N => T_BGA_PAL[1].ENA
RST_N => T_BGA_PAL[0].ENA
RST_N => BGA_HF.ENA
RST_N => BGA_COLINFO_D_A[6].ENA
RST_N => BGA_COLINFO_D_A[5].ENA
RST_N => BGA_COLINFO_D_A[4].ENA
RST_N => BGA_COLINFO_D_A[3].ENA
RST_N => BGA_COLINFO_D_A[2].ENA
RST_N => BGA_COLINFO_D_A[1].ENA
RST_N => BGA_COLINFO_D_A[0].ENA
RST_N => DT_VRAM_SEL_D.ENA
RST_N => OBJ_CACHE_D[31].ENA
RST_N => OBJ_CACHE_D[30].ENA
RST_N => OBJ_CACHE_D[29].ENA
RST_N => OBJ_CACHE_D[28].ENA
RST_N => OBJ_CACHE_D[27].ENA
RST_N => OBJ_CACHE_D[26].ENA
RST_N => OBJ_CACHE_D[25].ENA
RST_N => OBJ_CACHE_D[24].ENA
RST_N => OBJ_CACHE_D[23].ENA
RST_N => OBJ_CACHE_D[22].ENA
RST_N => OBJ_CACHE_D[21].ENA
RST_N => OBJ_CACHE_D[20].ENA
RST_N => OBJ_CACHE_D[19].ENA
RST_N => OBJ_CACHE_D[18].ENA
RST_N => OBJ_CACHE_D[17].ENA
RST_N => OBJ_CACHE_D[16].ENA
RST_N => OBJ_CACHE_D[15].ENA
RST_N => OBJ_CACHE_D[14].ENA
RST_N => OBJ_CACHE_D[13].ENA
RST_N => OBJ_CACHE_D[12].ENA
RST_N => OBJ_CACHE_D[11].ENA
RST_N => OBJ_CACHE_D[10].ENA
RST_N => OBJ_CACHE_D[9].ENA
RST_N => OBJ_CACHE_D[8].ENA
RST_N => OBJ_CACHE_D[7].ENA
RST_N => OBJ_CACHE_D[6].ENA
RST_N => OBJ_CACHE_D[5].ENA
RST_N => OBJ_CACHE_D[4].ENA
RST_N => OBJ_CACHE_D[3].ENA
RST_N => OBJ_CACHE_D[2].ENA
RST_N => OBJ_CACHE_D[1].ENA
RST_N => OBJ_CACHE_D[0].ENA
RST_N => OBJ_CACHE_BE[3].ENA
RST_N => OBJ_CACHE_BE[2].ENA
RST_N => OBJ_CACHE_BE[1].ENA
RST_N => OBJ_CACHE_BE[0].ENA
RST_N => SP1_Y[8].ENA
RST_N => SP1_Y[7].ENA
RST_N => SP1_Y[6].ENA
RST_N => SP1_Y[5].ENA
RST_N => SP1_Y[4].ENA
RST_N => SP1_Y[3].ENA
RST_N => SP1_Y[2].ENA
RST_N => SP1_Y[1].ENA
RST_N => SP1_Y[0].ENA
RST_N => OBJ_TOT[6].ENA
RST_N => OBJ_TOT[5].ENA
RST_N => OBJ_TOT[4].ENA
RST_N => OBJ_TOT[3].ENA
RST_N => OBJ_TOT[2].ENA
RST_N => OBJ_TOT[1].ENA
RST_N => OBJ_TOT[0].ENA
RST_N => OBJ_NEXT[6].ENA
RST_N => OBJ_NEXT[5].ENA
RST_N => OBJ_NEXT[4].ENA
RST_N => OBJ_NEXT[3].ENA
RST_N => OBJ_NEXT[2].ENA
RST_N => OBJ_NEXT[1].ENA
RST_N => OBJ_NEXT[0].ENA
RST_N => OBJ_NB[4].ENA
RST_N => OBJ_NB[3].ENA
RST_N => OBJ_NB[2].ENA
RST_N => OBJ_NB[1].ENA
RST_N => OBJ_NB[0].ENA
RST_N => OBJ_VISINFO_WE.ENA
RST_N => SP1_STEPS[6].ENA
RST_N => SP1_STEPS[5].ENA
RST_N => SP1_STEPS[4].ENA
RST_N => SP1_STEPS[3].ENA
RST_N => SP1_STEPS[2].ENA
RST_N => SP1_STEPS[1].ENA
RST_N => SP1_STEPS[0].ENA
RST_N => OBJ_Y_OFS[8].ENA
RST_N => OBJ_Y_OFS[7].ENA
RST_N => OBJ_Y_OFS[6].ENA
RST_N => OBJ_Y_OFS[5].ENA
RST_N => OBJ_Y_OFS[4].ENA
RST_N => OBJ_Y_OFS[3].ENA
RST_N => OBJ_VS1[1].ENA
RST_N => OBJ_VS1[0].ENA
RST_N => OBJ_LINK[6].ENA
RST_N => OBJ_LINK[5].ENA
RST_N => OBJ_LINK[4].ENA
RST_N => OBJ_LINK[3].ENA
RST_N => OBJ_LINK[2].ENA
RST_N => OBJ_LINK[1].ENA
RST_N => OBJ_LINK[0].ENA
RST_N => OBJ_VISINFO_D[6].ENA
RST_N => OBJ_VISINFO_D[5].ENA
RST_N => OBJ_VISINFO_D[4].ENA
RST_N => OBJ_VISINFO_D[3].ENA
RST_N => OBJ_VISINFO_D[2].ENA
RST_N => OBJ_VISINFO_D[1].ENA
RST_N => OBJ_VISINFO_D[0].ENA
RST_N => SP2_Y[8].ENA
RST_N => SP2_Y[7].ENA
RST_N => SP2_Y[6].ENA
RST_N => SP2_Y[5].ENA
RST_N => SP2_Y[4].ENA
RST_N => SP2_Y[3].ENA
RST_N => SP2_Y[2].ENA
RST_N => SP2_Y[1].ENA
RST_N => SP2_Y[0].ENA
RST_N => OBJ_IDX[4].ENA
RST_N => OBJ_IDX[3].ENA
RST_N => OBJ_IDX[2].ENA
RST_N => OBJ_IDX[1].ENA
RST_N => OBJ_IDX[0].ENA
RST_N => OBJ_VISINFO_ADDR_RD[4].ENA
RST_N => OBJ_VISINFO_ADDR_RD[3].ENA
RST_N => OBJ_VISINFO_ADDR_RD[2].ENA
RST_N => OBJ_VISINFO_ADDR_RD[1].ENA
RST_N => OBJ_VISINFO_ADDR_RD[0].ENA
RST_N => OBJ_SPINFO_D[34].ENA
RST_N => OBJ_SPINFO_D[33].ENA
RST_N => OBJ_SPINFO_D[32].ENA
RST_N => OBJ_SPINFO_D[31].ENA
RST_N => OBJ_SPINFO_D[30].ENA
RST_N => OBJ_SPINFO_D[29].ENA
RST_N => OBJ_SPINFO_D[28].ENA
RST_N => OBJ_SPINFO_D[27].ENA
RST_N => OBJ_SPINFO_D[26].ENA
RST_N => OBJ_SPINFO_D[25].ENA
RST_N => OBJ_SPINFO_D[24].ENA
RST_N => OBJ_SPINFO_D[23].ENA
RST_N => OBJ_SPINFO_D[22].ENA
RST_N => OBJ_SPINFO_D[21].ENA
RST_N => OBJ_SPINFO_D[20].ENA
RST_N => OBJ_SPINFO_D[19].ENA
RST_N => OBJ_SPINFO_D[18].ENA
RST_N => OBJ_SPINFO_D[17].ENA
RST_N => OBJ_SPINFO_D[16].ENA
RST_N => OBJ_SPINFO_D[15].ENA
RST_N => OBJ_SPINFO_D[14].ENA
RST_N => OBJ_SPINFO_D[13].ENA
RST_N => OBJ_SPINFO_D[12].ENA
RST_N => OBJ_SPINFO_D[11].ENA
RST_N => OBJ_SPINFO_D[10].ENA
RST_N => OBJ_SPINFO_D[9].ENA
RST_N => OBJ_SPINFO_D[8].ENA
RST_N => OBJ_SPINFO_D[7].ENA
RST_N => OBJ_SPINFO_D[6].ENA
RST_N => OBJ_SPINFO_D[5].ENA
RST_N => OBJ_SPINFO_D[4].ENA
RST_N => OBJ_SPINFO_D[3].ENA
RST_N => OBJ_SPINFO_D[2].ENA
RST_N => OBJ_SPINFO_D[1].ENA
RST_N => OBJ_SPINFO_D[0].ENA
RST_N => SP2_VRAM_ADDR[15].ENA
RST_N => SP2_VRAM_ADDR[14].ENA
RST_N => SP2_VRAM_ADDR[13].ENA
RST_N => SP2_VRAM_ADDR[12].ENA
RST_N => SP2_VRAM_ADDR[11].ENA
RST_N => SP2_VRAM_ADDR[10].ENA
RST_N => SP2_VRAM_ADDR[9].ENA
RST_N => SP2_VRAM_ADDR[8].ENA
RST_N => SP2_VRAM_ADDR[7].ENA
RST_N => SP2_VRAM_ADDR[6].ENA
RST_N => SP2_VRAM_ADDR[5].ENA
RST_N => SP2_VRAM_ADDR[4].ENA
RST_N => SP2_VRAM_ADDR[3].ENA
RST_N => SP2_VRAM_ADDR[2].ENA
RST_N => SP2_VRAM_ADDR[1].ENA
RST_N => OBJ_NO[4].ENA
RST_N => OBJ_NO[3].ENA
RST_N => OBJ_NO[2].ENA
RST_N => OBJ_NO[1].ENA
RST_N => OBJ_NO[0].ENA
RST_N => OBJ_SPINFO_ADDR_RD[4].ENA
RST_N => OBJ_SPINFO_ADDR_RD[3].ENA
RST_N => OBJ_SPINFO_ADDR_RD[2].ENA
RST_N => OBJ_SPINFO_ADDR_RD[1].ENA
RST_N => OBJ_SPINFO_ADDR_RD[0].ENA
RST_N => OBJ_TILE_NO[5].ENA
RST_N => OBJ_TILE_NO[4].ENA
RST_N => OBJ_TILE_NO[3].ENA
RST_N => OBJ_TILE_NO[2].ENA
RST_N => OBJ_TILE_NO[1].ENA
RST_N => OBJ_TILE_NO[0].ENA
RST_N => OBJ_MASKED.ENA
RST_N => OBJ_VALID_X.ENA
RST_N => SP3_EN_LATE.ENA
RST_N => SP3_WAIT_EN.ENA
RST_N => OBJ_COLINFO_WE_SP3.ENA
RST_N => OBJ_HS[1].ENA
RST_N => OBJ_HS[0].ENA
RST_N => OBJ_HF.ENA
RST_N => OBJ_PAL[1].ENA
RST_N => OBJ_PAL[0].ENA
RST_N => OBJ_PRI.ENA
RST_N => OBJ_X_OFS[4].ENA
RST_N => OBJ_X_OFS[3].ENA
RST_N => OBJ_X_OFS[2].ENA
RST_N => OBJ_X_OFS[1].ENA
RST_N => OBJ_X_OFS[0].ENA
RST_N => OBJ_ADDR_INC[7].ENA
RST_N => OBJ_ADDR_INC[6].ENA
RST_N => OBJ_ADDR_INC[5].ENA
RST_N => OBJ_ADDR_INC[4].ENA
RST_N => OBJ_ADDR_INC[3].ENA
RST_N => OBJ_ADDR_INC[2].ENA
RST_N => OBJ_ADDR_INC[1].ENA
RST_N => OBJ_ADDR_INC[0].ENA
RST_N => OBJ_POS[8].ENA
RST_N => OBJ_POS[7].ENA
RST_N => OBJ_POS[6].ENA
RST_N => OBJ_POS[5].ENA
RST_N => OBJ_POS[4].ENA
RST_N => OBJ_POS[3].ENA
RST_N => OBJ_POS[2].ENA
RST_N => OBJ_POS[1].ENA
RST_N => OBJ_POS[0].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[8].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[7].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[6].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[5].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[4].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[3].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[2].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[1].ENA
RST_N => OBJ_COLINFO_ADDR_RD_SP3[0].ENA
RST_N => SP3_VRAM_ADDR[15].ENA
RST_N => SP3_VRAM_ADDR[14].ENA
RST_N => SP3_VRAM_ADDR[13].ENA
RST_N => SP3_VRAM_ADDR[12].ENA
RST_N => SP3_VRAM_ADDR[11].ENA
RST_N => SP3_VRAM_ADDR[10].ENA
RST_N => SP3_VRAM_ADDR[9].ENA
RST_N => SP3_VRAM_ADDR[8].ENA
RST_N => SP3_VRAM_ADDR[7].ENA
RST_N => SP3_VRAM_ADDR[6].ENA
RST_N => SP3_VRAM_ADDR[5].ENA
RST_N => SP3_VRAM_ADDR[4].ENA
RST_N => SP3_VRAM_ADDR[3].ENA
RST_N => SP3_VRAM_ADDR[2].ENA
RST_N => SP3_VRAM_ADDR[1].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[8].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[7].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[6].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[5].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[4].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[3].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[2].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[1].ENA
RST_N => OBJ_COLINFO_ADDR_WR_SP3[0].ENA
RST_N => OBJ_COLINFO_D_SP3[6].ENA
RST_N => OBJ_COLINFO_D_SP3[5].ENA
RST_N => OBJ_COLINFO_D_SP3[4].ENA
RST_N => OBJ_COLINFO_D_SP3[3].ENA
RST_N => OBJ_COLINFO_D_SP3[2].ENA
RST_N => OBJ_COLINFO_D_SP3[1].ENA
RST_N => OBJ_COLINFO_D_SP3[0].ENA
RST_N => HV[15].ENA
RST_N => HV[14].ENA
RST_N => HV[13].ENA
RST_N => HV[12].ENA
RST_N => HV[11].ENA
RST_N => HV[10].ENA
RST_N => HV[9].ENA
RST_N => HV[8].ENA
RST_N => HV[7].ENA
RST_N => HV[6].ENA
RST_N => HV[5].ENA
RST_N => HV[4].ENA
RST_N => HV[3].ENA
RST_N => HV[2].ENA
RST_N => HV[1].ENA
RST_N => HV[0].ENA
RST_N => FIELD_LATCH.ENA
RST_N => HINT_COUNT[7].ENA
RST_N => HINT_COUNT[6].ENA
RST_N => HINT_COUNT[5].ENA
RST_N => HINT_COUNT[4].ENA
RST_N => HINT_COUNT[3].ENA
RST_N => HINT_COUNT[2].ENA
RST_N => HINT_COUNT[1].ENA
RST_N => HINT_COUNT[0].ENA
RST_N => FIFO_DELAY[0][1].ENA
RST_N => FIFO_DELAY[0][0].ENA
RST_N => FIFO_DELAY[1][1].ENA
RST_N => FIFO_DELAY[1][0].ENA
RST_N => FIFO_DELAY[2][1].ENA
RST_N => FIFO_DELAY[2][0].ENA
RST_N => FIFO_DELAY[3][1].ENA
RST_N => FIFO_DELAY[3][0].ENA
RST_N => CRAM_WE_A.ENA
RST_N => FIFO_ADDR[0][16].ENA
RST_N => FIFO_ADDR[0][15].ENA
RST_N => FIFO_ADDR[0][14].ENA
RST_N => FIFO_ADDR[0][13].ENA
RST_N => FIFO_ADDR[0][12].ENA
RST_N => FIFO_ADDR[0][11].ENA
RST_N => FIFO_ADDR[0][10].ENA
RST_N => FIFO_ADDR[0][9].ENA
RST_N => FIFO_ADDR[0][8].ENA
RST_N => FIFO_ADDR[0][7].ENA
RST_N => FIFO_ADDR[0][6].ENA
RST_N => FIFO_ADDR[0][5].ENA
RST_N => FIFO_ADDR[0][4].ENA
RST_N => FIFO_ADDR[0][3].ENA
RST_N => FIFO_ADDR[0][2].ENA
RST_N => FIFO_ADDR[0][1].ENA
RST_N => FIFO_ADDR[0][0].ENA
RST_N => FIFO_ADDR[1][16].ENA
RST_N => FIFO_ADDR[1][15].ENA
RST_N => FIFO_ADDR[1][14].ENA
RST_N => FIFO_ADDR[1][13].ENA
RST_N => FIFO_ADDR[1][12].ENA
RST_N => FIFO_ADDR[1][11].ENA
RST_N => FIFO_ADDR[1][10].ENA
RST_N => FIFO_ADDR[1][9].ENA
RST_N => FIFO_ADDR[1][8].ENA
RST_N => FIFO_ADDR[1][7].ENA
RST_N => FIFO_ADDR[1][6].ENA
RST_N => FIFO_ADDR[1][5].ENA
RST_N => FIFO_ADDR[1][4].ENA
RST_N => FIFO_ADDR[1][3].ENA
RST_N => FIFO_ADDR[1][2].ENA
RST_N => FIFO_ADDR[1][1].ENA
RST_N => FIFO_ADDR[1][0].ENA
RST_N => FIFO_ADDR[2][16].ENA
RST_N => FIFO_ADDR[2][15].ENA
RST_N => FIFO_ADDR[2][14].ENA
RST_N => FIFO_ADDR[2][13].ENA
RST_N => FIFO_ADDR[2][12].ENA
RST_N => FIFO_ADDR[2][11].ENA
RST_N => FIFO_ADDR[2][10].ENA
RST_N => FIFO_ADDR[2][9].ENA
RST_N => FIFO_ADDR[2][8].ENA
RST_N => FIFO_ADDR[2][7].ENA
RST_N => FIFO_ADDR[2][6].ENA
RST_N => FIFO_ADDR[2][5].ENA
RST_N => FIFO_ADDR[2][4].ENA
RST_N => FIFO_ADDR[2][3].ENA
RST_N => FIFO_ADDR[2][2].ENA
RST_N => FIFO_ADDR[2][1].ENA
RST_N => FIFO_ADDR[2][0].ENA
RST_N => FIFO_ADDR[3][16].ENA
RST_N => FIFO_ADDR[3][15].ENA
RST_N => FIFO_ADDR[3][14].ENA
RST_N => FIFO_ADDR[3][13].ENA
RST_N => FIFO_ADDR[3][12].ENA
RST_N => FIFO_ADDR[3][11].ENA
RST_N => FIFO_ADDR[3][10].ENA
RST_N => FIFO_ADDR[3][9].ENA
RST_N => FIFO_ADDR[3][8].ENA
RST_N => FIFO_ADDR[3][7].ENA
RST_N => FIFO_ADDR[3][6].ENA
RST_N => FIFO_ADDR[3][5].ENA
RST_N => FIFO_ADDR[3][4].ENA
RST_N => FIFO_ADDR[3][3].ENA
RST_N => FIFO_ADDR[3][2].ENA
RST_N => FIFO_ADDR[3][1].ENA
RST_N => FIFO_ADDR[3][0].ENA
RST_N => FIFO_DATA[0][15].ENA
RST_N => FIFO_DATA[0][14].ENA
RST_N => FIFO_DATA[0][13].ENA
RST_N => FIFO_DATA[0][12].ENA
RST_N => FIFO_DATA[0][11].ENA
RST_N => FIFO_DATA[0][10].ENA
RST_N => FIFO_DATA[0][9].ENA
RST_N => FIFO_DATA[0][8].ENA
RST_N => FIFO_DATA[0][7].ENA
RST_N => FIFO_DATA[0][6].ENA
RST_N => FIFO_DATA[0][5].ENA
RST_N => FIFO_DATA[0][4].ENA
RST_N => FIFO_DATA[0][3].ENA
RST_N => FIFO_DATA[0][2].ENA
RST_N => FIFO_DATA[0][1].ENA
RST_N => FIFO_DATA[0][0].ENA
RST_N => FIFO_DATA[1][15].ENA
RST_N => FIFO_DATA[1][14].ENA
RST_N => FIFO_DATA[1][13].ENA
RST_N => FIFO_DATA[1][12].ENA
RST_N => FIFO_DATA[1][11].ENA
RST_N => FIFO_DATA[1][10].ENA
RST_N => FIFO_DATA[1][9].ENA
RST_N => FIFO_DATA[1][8].ENA
RST_N => FIFO_DATA[1][7].ENA
RST_N => FIFO_DATA[1][6].ENA
RST_N => FIFO_DATA[1][5].ENA
RST_N => FIFO_DATA[1][4].ENA
RST_N => FIFO_DATA[1][3].ENA
RST_N => FIFO_DATA[1][2].ENA
RST_N => FIFO_DATA[1][1].ENA
RST_N => FIFO_DATA[1][0].ENA
RST_N => FIFO_DATA[2][15].ENA
RST_N => FIFO_DATA[2][14].ENA
RST_N => FIFO_DATA[2][13].ENA
RST_N => FIFO_DATA[2][12].ENA
RST_N => FIFO_DATA[2][11].ENA
RST_N => FIFO_DATA[2][10].ENA
RST_N => FIFO_DATA[2][9].ENA
RST_N => FIFO_DATA[2][8].ENA
RST_N => FIFO_DATA[2][7].ENA
RST_N => FIFO_DATA[2][6].ENA
RST_N => FIFO_DATA[2][5].ENA
RST_N => FIFO_DATA[2][4].ENA
RST_N => FIFO_DATA[2][3].ENA
RST_N => FIFO_DATA[2][2].ENA
RST_N => FIFO_DATA[2][1].ENA
RST_N => FIFO_DATA[2][0].ENA
RST_N => FIFO_DATA[3][15].ENA
RST_N => FIFO_DATA[3][14].ENA
RST_N => FIFO_DATA[3][13].ENA
RST_N => FIFO_DATA[3][12].ENA
RST_N => FIFO_DATA[3][11].ENA
RST_N => FIFO_DATA[3][10].ENA
RST_N => FIFO_DATA[3][9].ENA
RST_N => FIFO_DATA[3][8].ENA
RST_N => FIFO_DATA[3][7].ENA
RST_N => FIFO_DATA[3][6].ENA
RST_N => FIFO_DATA[3][5].ENA
RST_N => FIFO_DATA[3][4].ENA
RST_N => FIFO_DATA[3][3].ENA
RST_N => FIFO_DATA[3][2].ENA
RST_N => FIFO_DATA[3][1].ENA
RST_N => FIFO_DATA[3][0].ENA
RST_N => FIFO_CODE[0][3].ENA
RST_N => FIFO_CODE[0][2].ENA
RST_N => FIFO_CODE[0][1].ENA
RST_N => FIFO_CODE[0][0].ENA
RST_N => FIFO_CODE[1][3].ENA
RST_N => FIFO_CODE[1][2].ENA
RST_N => FIFO_CODE[1][1].ENA
RST_N => FIFO_CODE[1][0].ENA
RST_N => FIFO_CODE[2][3].ENA
RST_N => FIFO_CODE[2][2].ENA
RST_N => FIFO_CODE[2][1].ENA
RST_N => FIFO_CODE[2][0].ENA
RST_N => FIFO_CODE[3][3].ENA
RST_N => FIFO_CODE[3][2].ENA
RST_N => FIFO_CODE[3][1].ENA
RST_N => FIFO_CODE[3][0].ENA
RST_N => DT_RD_CODE[3].ENA
RST_N => DT_RD_CODE[2].ENA
RST_N => DT_RD_CODE[1].ENA
RST_N => DT_RD_CODE[0].ENA
RST_N => DT_WR_ADDR[16].ENA
RST_N => DT_WR_ADDR[15].ENA
RST_N => DT_WR_ADDR[14].ENA
RST_N => DT_WR_ADDR[13].ENA
RST_N => DT_WR_ADDR[12].ENA
RST_N => DT_WR_ADDR[11].ENA
RST_N => DT_WR_ADDR[10].ENA
RST_N => DT_WR_ADDR[9].ENA
RST_N => DT_WR_ADDR[8].ENA
RST_N => DT_WR_ADDR[7].ENA
RST_N => DT_WR_ADDR[6].ENA
RST_N => DT_WR_ADDR[5].ENA
RST_N => DT_WR_ADDR[4].ENA
RST_N => DT_WR_ADDR[3].ENA
RST_N => DT_WR_ADDR[2].ENA
RST_N => DT_WR_ADDR[1].ENA
RST_N => DT_WR_ADDR[0].ENA
RST_N => DT_WR_DATA[15].ENA
RST_N => DT_WR_DATA[14].ENA
RST_N => DT_WR_DATA[13].ENA
RST_N => DT_WR_DATA[12].ENA
RST_N => DT_WR_DATA[11].ENA
RST_N => DT_WR_DATA[10].ENA
RST_N => DT_WR_DATA[9].ENA
RST_N => DT_WR_DATA[8].ENA
RST_N => DT_WR_DATA[7].ENA
RST_N => DT_WR_DATA[6].ENA
RST_N => DT_WR_DATA[5].ENA
RST_N => DT_WR_DATA[4].ENA
RST_N => DT_WR_DATA[3].ENA
RST_N => DT_WR_DATA[2].ENA
RST_N => DT_WR_DATA[1].ENA
RST_N => DT_WR_DATA[0].ENA
RST_N => DT_VRAM_RNW.ENA
RST_N => DT_VRAM_ADDR[16].ENA
RST_N => DT_VRAM_ADDR[15].ENA
RST_N => DT_VRAM_ADDR[14].ENA
RST_N => DT_VRAM_ADDR[13].ENA
RST_N => DT_VRAM_ADDR[12].ENA
RST_N => DT_VRAM_ADDR[11].ENA
RST_N => DT_VRAM_ADDR[10].ENA
RST_N => DT_VRAM_ADDR[9].ENA
RST_N => DT_VRAM_ADDR[8].ENA
RST_N => DT_VRAM_ADDR[7].ENA
RST_N => DT_VRAM_ADDR[6].ENA
RST_N => DT_VRAM_ADDR[5].ENA
RST_N => DT_VRAM_ADDR[4].ENA
RST_N => DT_VRAM_ADDR[3].ENA
RST_N => DT_VRAM_ADDR[2].ENA
RST_N => DT_VRAM_ADDR[1].ENA
RST_N => DT_VRAM_UDS_N.ENA
RST_N => DT_VRAM_LDS_N.ENA
RST_N => DT_VRAM_DI[15].ENA
RST_N => DT_VRAM_DI[14].ENA
RST_N => DT_VRAM_DI[13].ENA
RST_N => DT_VRAM_DI[12].ENA
RST_N => DT_VRAM_DI[11].ENA
RST_N => DT_VRAM_DI[10].ENA
RST_N => DT_VRAM_DI[9].ENA
RST_N => DT_VRAM_DI[8].ENA
RST_N => DT_VRAM_DI[7].ENA
RST_N => DT_VRAM_DI[6].ENA
RST_N => DT_VRAM_DI[5].ENA
RST_N => DT_VRAM_DI[4].ENA
RST_N => DT_VRAM_DI[3].ENA
RST_N => DT_VRAM_DI[2].ENA
RST_N => DT_VRAM_DI[1].ENA
RST_N => DT_VRAM_DI[0].ENA
RST_N => CRAM_ADDR_A[5].ENA
RST_N => CRAM_ADDR_A[4].ENA
RST_N => CRAM_ADDR_A[3].ENA
RST_N => CRAM_ADDR_A[2].ENA
RST_N => CRAM_ADDR_A[1].ENA
RST_N => CRAM_ADDR_A[0].ENA
RST_N => CRAM_D_A[8].ENA
RST_N => CRAM_D_A[7].ENA
RST_N => CRAM_D_A[6].ENA
RST_N => CRAM_D_A[5].ENA
RST_N => CRAM_D_A[4].ENA
RST_N => CRAM_D_A[3].ENA
RST_N => CRAM_D_A[2].ENA
RST_N => CRAM_D_A[1].ENA
RST_N => CRAM_D_A[0].ENA
RST_N => VSRAM0_WE_A.ENA
RST_N => VSRAM0_ADDR_A[4].ENA
RST_N => VSRAM0_ADDR_A[3].ENA
RST_N => VSRAM0_ADDR_A[2].ENA
RST_N => VSRAM0_ADDR_A[1].ENA
RST_N => VSRAM0_ADDR_A[0].ENA
RST_N => VSRAM0_D_A[10].ENA
RST_N => VSRAM0_D_A[9].ENA
RST_N => VSRAM0_D_A[8].ENA
RST_N => VSRAM0_D_A[7].ENA
RST_N => VSRAM0_D_A[6].ENA
RST_N => VSRAM0_D_A[5].ENA
RST_N => VSRAM0_D_A[4].ENA
RST_N => VSRAM0_D_A[3].ENA
RST_N => VSRAM0_D_A[2].ENA
RST_N => VSRAM0_D_A[1].ENA
RST_N => VSRAM0_D_A[0].ENA
RST_N => VSRAM1_WE_A.ENA
RST_N => VSRAM1_ADDR_A[4].ENA
RST_N => VSRAM1_ADDR_A[3].ENA
RST_N => VSRAM1_ADDR_A[2].ENA
RST_N => VSRAM1_ADDR_A[1].ENA
RST_N => VSRAM1_ADDR_A[0].ENA
RST_N => VSRAM1_D_A[10].ENA
RST_N => VSRAM1_D_A[9].ENA
RST_N => VSRAM1_D_A[8].ENA
RST_N => VSRAM1_D_A[7].ENA
RST_N => VSRAM1_D_A[6].ENA
RST_N => VSRAM1_D_A[5].ENA
RST_N => VSRAM1_D_A[4].ENA
RST_N => VSRAM1_D_A[3].ENA
RST_N => VSRAM1_D_A[2].ENA
RST_N => VSRAM1_D_A[1].ENA
RST_N => VSRAM1_D_A[0].ENA
RST_N => DT_RD_DATA[15].ENA
RST_N => DT_RD_DATA[14].ENA
RST_N => DT_RD_DATA[13].ENA
RST_N => DT_RD_DATA[12].ENA
RST_N => DT_RD_DATA[11].ENA
RST_N => DT_RD_DATA[10].ENA
RST_N => DT_RD_DATA[9].ENA
RST_N => DT_RD_DATA[8].ENA
RST_N => DT_RD_DATA[7].ENA
RST_N => DT_RD_DATA[6].ENA
RST_N => DT_RD_DATA[5].ENA
RST_N => DT_RD_DATA[4].ENA
RST_N => DT_RD_DATA[3].ENA
RST_N => DT_RD_DATA[2].ENA
RST_N => DT_RD_DATA[1].ENA
RST_N => DT_RD_DATA[0].ENA
RST_N => DT_DMAF_DATA[15].ENA
RST_N => DT_DMAF_DATA[14].ENA
RST_N => DT_DMAF_DATA[13].ENA
RST_N => DT_DMAF_DATA[12].ENA
RST_N => DT_DMAF_DATA[11].ENA
RST_N => DT_DMAF_DATA[10].ENA
RST_N => DT_DMAF_DATA[9].ENA
RST_N => DT_DMAF_DATA[8].ENA
RST_N => DT_DMAF_DATA[7].ENA
RST_N => DT_DMAF_DATA[6].ENA
RST_N => DT_DMAF_DATA[5].ENA
RST_N => DT_DMAF_DATA[4].ENA
RST_N => DT_DMAF_DATA[3].ENA
RST_N => DT_DMAF_DATA[2].ENA
RST_N => DT_DMAF_DATA[1].ENA
RST_N => DT_DMAF_DATA[0].ENA
RST_N => DMA_VBUS_TIMER[1].ENA
RST_N => DMA_VBUS_TIMER[0].ENA
RST_N => DT_DMAV_DATA[15].ENA
RST_N => DT_DMAV_DATA[14].ENA
RST_N => DT_DMAV_DATA[13].ENA
RST_N => DT_DMAV_DATA[12].ENA
RST_N => DT_DMAV_DATA[11].ENA
RST_N => DT_DMAV_DATA[10].ENA
RST_N => DT_DMAV_DATA[9].ENA
RST_N => DT_DMAV_DATA[8].ENA
RST_N => DT_DMAV_DATA[7].ENA
RST_N => DT_DMAV_DATA[6].ENA
RST_N => DT_DMAV_DATA[5].ENA
RST_N => DT_DMAV_DATA[4].ENA
RST_N => DT_DMAV_DATA[3].ENA
RST_N => DT_DMAV_DATA[2].ENA
RST_N => DT_DMAV_DATA[1].ENA
RST_N => DT_DMAV_DATA[0].ENA
RST_N => INTACK_D.ENA
CLK => dualportram:bgb_ci.clock
CLK => SOVR.CLK
CLK => SCOL.CLK
CLK => VINT_T80_FF.CLK
CLK => VINT_TG68_FF.CLK
CLK => HINT_FF.CLK
CLK => INTACK_D.CLK
CLK => VINT_TG68_PENDING.CLK
CLK => HINT_PENDING.CLK
CLK => DT_DMAV_DATA[0].CLK
CLK => DT_DMAV_DATA[1].CLK
CLK => DT_DMAV_DATA[2].CLK
CLK => DT_DMAV_DATA[3].CLK
CLK => DT_DMAV_DATA[4].CLK
CLK => DT_DMAV_DATA[5].CLK
CLK => DT_DMAV_DATA[6].CLK
CLK => DT_DMAV_DATA[7].CLK
CLK => DT_DMAV_DATA[8].CLK
CLK => DT_DMAV_DATA[9].CLK
CLK => DT_DMAV_DATA[10].CLK
CLK => DT_DMAV_DATA[11].CLK
CLK => DT_DMAV_DATA[12].CLK
CLK => DT_DMAV_DATA[13].CLK
CLK => DT_DMAV_DATA[14].CLK
CLK => DT_DMAV_DATA[15].CLK
CLK => DMA_VBUS_TIMER[0].CLK
CLK => DMA_VBUS_TIMER[1].CLK
CLK => DT_DMAF_DATA[0].CLK
CLK => DT_DMAF_DATA[1].CLK
CLK => DT_DMAF_DATA[2].CLK
CLK => DT_DMAF_DATA[3].CLK
CLK => DT_DMAF_DATA[4].CLK
CLK => DT_DMAF_DATA[5].CLK
CLK => DT_DMAF_DATA[6].CLK
CLK => DT_DMAF_DATA[7].CLK
CLK => DT_DMAF_DATA[8].CLK
CLK => DT_DMAF_DATA[9].CLK
CLK => DT_DMAF_DATA[10].CLK
CLK => DT_DMAF_DATA[11].CLK
CLK => DT_DMAF_DATA[12].CLK
CLK => DT_DMAF_DATA[13].CLK
CLK => DT_DMAF_DATA[14].CLK
CLK => DT_DMAF_DATA[15].CLK
CLK => DT_RD_DATA[0].CLK
CLK => DT_RD_DATA[1].CLK
CLK => DT_RD_DATA[2].CLK
CLK => DT_RD_DATA[3].CLK
CLK => DT_RD_DATA[4].CLK
CLK => DT_RD_DATA[5].CLK
CLK => DT_RD_DATA[6].CLK
CLK => DT_RD_DATA[7].CLK
CLK => DT_RD_DATA[8].CLK
CLK => DT_RD_DATA[9].CLK
CLK => DT_RD_DATA[10].CLK
CLK => DT_RD_DATA[11].CLK
CLK => DT_RD_DATA[12].CLK
CLK => DT_RD_DATA[13].CLK
CLK => DT_RD_DATA[14].CLK
CLK => DT_RD_DATA[15].CLK
CLK => VSRAM1_D_A[0].CLK
CLK => VSRAM1_D_A[1].CLK
CLK => VSRAM1_D_A[2].CLK
CLK => VSRAM1_D_A[3].CLK
CLK => VSRAM1_D_A[4].CLK
CLK => VSRAM1_D_A[5].CLK
CLK => VSRAM1_D_A[6].CLK
CLK => VSRAM1_D_A[7].CLK
CLK => VSRAM1_D_A[8].CLK
CLK => VSRAM1_D_A[9].CLK
CLK => VSRAM1_D_A[10].CLK
CLK => VSRAM1_ADDR_A[0].CLK
CLK => VSRAM1_ADDR_A[1].CLK
CLK => VSRAM1_ADDR_A[2].CLK
CLK => VSRAM1_ADDR_A[3].CLK
CLK => VSRAM1_ADDR_A[4].CLK
CLK => VSRAM1_WE_A.CLK
CLK => VSRAM0_D_A[0].CLK
CLK => VSRAM0_D_A[1].CLK
CLK => VSRAM0_D_A[2].CLK
CLK => VSRAM0_D_A[3].CLK
CLK => VSRAM0_D_A[4].CLK
CLK => VSRAM0_D_A[5].CLK
CLK => VSRAM0_D_A[6].CLK
CLK => VSRAM0_D_A[7].CLK
CLK => VSRAM0_D_A[8].CLK
CLK => VSRAM0_D_A[9].CLK
CLK => VSRAM0_D_A[10].CLK
CLK => VSRAM0_ADDR_A[0].CLK
CLK => VSRAM0_ADDR_A[1].CLK
CLK => VSRAM0_ADDR_A[2].CLK
CLK => VSRAM0_ADDR_A[3].CLK
CLK => VSRAM0_ADDR_A[4].CLK
CLK => VSRAM0_WE_A.CLK
CLK => CRAM_D_A[0].CLK
CLK => CRAM_D_A[1].CLK
CLK => CRAM_D_A[2].CLK
CLK => CRAM_D_A[3].CLK
CLK => CRAM_D_A[4].CLK
CLK => CRAM_D_A[5].CLK
CLK => CRAM_D_A[6].CLK
CLK => CRAM_D_A[7].CLK
CLK => CRAM_D_A[8].CLK
CLK => CRAM_ADDR_A[0].CLK
CLK => CRAM_ADDR_A[1].CLK
CLK => CRAM_ADDR_A[2].CLK
CLK => CRAM_ADDR_A[3].CLK
CLK => CRAM_ADDR_A[4].CLK
CLK => CRAM_ADDR_A[5].CLK
CLK => DT_VRAM_DI[0].CLK
CLK => DT_VRAM_DI[1].CLK
CLK => DT_VRAM_DI[2].CLK
CLK => DT_VRAM_DI[3].CLK
CLK => DT_VRAM_DI[4].CLK
CLK => DT_VRAM_DI[5].CLK
CLK => DT_VRAM_DI[6].CLK
CLK => DT_VRAM_DI[7].CLK
CLK => DT_VRAM_DI[8].CLK
CLK => DT_VRAM_DI[9].CLK
CLK => DT_VRAM_DI[10].CLK
CLK => DT_VRAM_DI[11].CLK
CLK => DT_VRAM_DI[12].CLK
CLK => DT_VRAM_DI[13].CLK
CLK => DT_VRAM_DI[14].CLK
CLK => DT_VRAM_DI[15].CLK
CLK => DT_VRAM_LDS_N.CLK
CLK => DT_VRAM_UDS_N.CLK
CLK => DT_VRAM_ADDR[1].CLK
CLK => DT_VRAM_ADDR[2].CLK
CLK => DT_VRAM_ADDR[3].CLK
CLK => DT_VRAM_ADDR[4].CLK
CLK => DT_VRAM_ADDR[5].CLK
CLK => DT_VRAM_ADDR[6].CLK
CLK => DT_VRAM_ADDR[7].CLK
CLK => DT_VRAM_ADDR[8].CLK
CLK => DT_VRAM_ADDR[9].CLK
CLK => DT_VRAM_ADDR[10].CLK
CLK => DT_VRAM_ADDR[11].CLK
CLK => DT_VRAM_ADDR[12].CLK
CLK => DT_VRAM_ADDR[13].CLK
CLK => DT_VRAM_ADDR[14].CLK
CLK => DT_VRAM_ADDR[15].CLK
CLK => DT_VRAM_ADDR[16].CLK
CLK => DT_VRAM_RNW.CLK
CLK => DT_WR_DATA[0].CLK
CLK => DT_WR_DATA[1].CLK
CLK => DT_WR_DATA[2].CLK
CLK => DT_WR_DATA[3].CLK
CLK => DT_WR_DATA[4].CLK
CLK => DT_WR_DATA[5].CLK
CLK => DT_WR_DATA[6].CLK
CLK => DT_WR_DATA[7].CLK
CLK => DT_WR_DATA[8].CLK
CLK => DT_WR_DATA[9].CLK
CLK => DT_WR_DATA[10].CLK
CLK => DT_WR_DATA[11].CLK
CLK => DT_WR_DATA[12].CLK
CLK => DT_WR_DATA[13].CLK
CLK => DT_WR_DATA[14].CLK
CLK => DT_WR_DATA[15].CLK
CLK => DT_WR_ADDR[0].CLK
CLK => DT_WR_ADDR[1].CLK
CLK => DT_WR_ADDR[2].CLK
CLK => DT_WR_ADDR[3].CLK
CLK => DT_WR_ADDR[4].CLK
CLK => DT_WR_ADDR[5].CLK
CLK => DT_WR_ADDR[6].CLK
CLK => DT_WR_ADDR[7].CLK
CLK => DT_WR_ADDR[8].CLK
CLK => DT_WR_ADDR[9].CLK
CLK => DT_WR_ADDR[10].CLK
CLK => DT_WR_ADDR[11].CLK
CLK => DT_WR_ADDR[12].CLK
CLK => DT_WR_ADDR[13].CLK
CLK => DT_WR_ADDR[14].CLK
CLK => DT_WR_ADDR[15].CLK
CLK => DT_WR_ADDR[16].CLK
CLK => DT_RD_CODE[0].CLK
CLK => DT_RD_CODE[1].CLK
CLK => DT_RD_CODE[2].CLK
CLK => DT_RD_CODE[3].CLK
CLK => FIFO_CODE[3][0].CLK
CLK => FIFO_CODE[3][1].CLK
CLK => FIFO_CODE[3][2].CLK
CLK => FIFO_CODE[3][3].CLK
CLK => FIFO_CODE[2][0].CLK
CLK => FIFO_CODE[2][1].CLK
CLK => FIFO_CODE[2][2].CLK
CLK => FIFO_CODE[2][3].CLK
CLK => FIFO_CODE[1][0].CLK
CLK => FIFO_CODE[1][1].CLK
CLK => FIFO_CODE[1][2].CLK
CLK => FIFO_CODE[1][3].CLK
CLK => FIFO_CODE[0][0].CLK
CLK => FIFO_CODE[0][1].CLK
CLK => FIFO_CODE[0][2].CLK
CLK => FIFO_CODE[0][3].CLK
CLK => FIFO_DATA[3][0].CLK
CLK => FIFO_DATA[3][1].CLK
CLK => FIFO_DATA[3][2].CLK
CLK => FIFO_DATA[3][3].CLK
CLK => FIFO_DATA[3][4].CLK
CLK => FIFO_DATA[3][5].CLK
CLK => FIFO_DATA[3][6].CLK
CLK => FIFO_DATA[3][7].CLK
CLK => FIFO_DATA[3][8].CLK
CLK => FIFO_DATA[3][9].CLK
CLK => FIFO_DATA[3][10].CLK
CLK => FIFO_DATA[3][11].CLK
CLK => FIFO_DATA[3][12].CLK
CLK => FIFO_DATA[3][13].CLK
CLK => FIFO_DATA[3][14].CLK
CLK => FIFO_DATA[3][15].CLK
CLK => FIFO_DATA[2][0].CLK
CLK => FIFO_DATA[2][1].CLK
CLK => FIFO_DATA[2][2].CLK
CLK => FIFO_DATA[2][3].CLK
CLK => FIFO_DATA[2][4].CLK
CLK => FIFO_DATA[2][5].CLK
CLK => FIFO_DATA[2][6].CLK
CLK => FIFO_DATA[2][7].CLK
CLK => FIFO_DATA[2][8].CLK
CLK => FIFO_DATA[2][9].CLK
CLK => FIFO_DATA[2][10].CLK
CLK => FIFO_DATA[2][11].CLK
CLK => FIFO_DATA[2][12].CLK
CLK => FIFO_DATA[2][13].CLK
CLK => FIFO_DATA[2][14].CLK
CLK => FIFO_DATA[2][15].CLK
CLK => FIFO_DATA[1][0].CLK
CLK => FIFO_DATA[1][1].CLK
CLK => FIFO_DATA[1][2].CLK
CLK => FIFO_DATA[1][3].CLK
CLK => FIFO_DATA[1][4].CLK
CLK => FIFO_DATA[1][5].CLK
CLK => FIFO_DATA[1][6].CLK
CLK => FIFO_DATA[1][7].CLK
CLK => FIFO_DATA[1][8].CLK
CLK => FIFO_DATA[1][9].CLK
CLK => FIFO_DATA[1][10].CLK
CLK => FIFO_DATA[1][11].CLK
CLK => FIFO_DATA[1][12].CLK
CLK => FIFO_DATA[1][13].CLK
CLK => FIFO_DATA[1][14].CLK
CLK => FIFO_DATA[1][15].CLK
CLK => FIFO_DATA[0][0].CLK
CLK => FIFO_DATA[0][1].CLK
CLK => FIFO_DATA[0][2].CLK
CLK => FIFO_DATA[0][3].CLK
CLK => FIFO_DATA[0][4].CLK
CLK => FIFO_DATA[0][5].CLK
CLK => FIFO_DATA[0][6].CLK
CLK => FIFO_DATA[0][7].CLK
CLK => FIFO_DATA[0][8].CLK
CLK => FIFO_DATA[0][9].CLK
CLK => FIFO_DATA[0][10].CLK
CLK => FIFO_DATA[0][11].CLK
CLK => FIFO_DATA[0][12].CLK
CLK => FIFO_DATA[0][13].CLK
CLK => FIFO_DATA[0][14].CLK
CLK => FIFO_DATA[0][15].CLK
CLK => FIFO_ADDR[3][0].CLK
CLK => FIFO_ADDR[3][1].CLK
CLK => FIFO_ADDR[3][2].CLK
CLK => FIFO_ADDR[3][3].CLK
CLK => FIFO_ADDR[3][4].CLK
CLK => FIFO_ADDR[3][5].CLK
CLK => FIFO_ADDR[3][6].CLK
CLK => FIFO_ADDR[3][7].CLK
CLK => FIFO_ADDR[3][8].CLK
CLK => FIFO_ADDR[3][9].CLK
CLK => FIFO_ADDR[3][10].CLK
CLK => FIFO_ADDR[3][11].CLK
CLK => FIFO_ADDR[3][12].CLK
CLK => FIFO_ADDR[3][13].CLK
CLK => FIFO_ADDR[3][14].CLK
CLK => FIFO_ADDR[3][15].CLK
CLK => FIFO_ADDR[3][16].CLK
CLK => FIFO_ADDR[2][0].CLK
CLK => FIFO_ADDR[2][1].CLK
CLK => FIFO_ADDR[2][2].CLK
CLK => FIFO_ADDR[2][3].CLK
CLK => FIFO_ADDR[2][4].CLK
CLK => FIFO_ADDR[2][5].CLK
CLK => FIFO_ADDR[2][6].CLK
CLK => FIFO_ADDR[2][7].CLK
CLK => FIFO_ADDR[2][8].CLK
CLK => FIFO_ADDR[2][9].CLK
CLK => FIFO_ADDR[2][10].CLK
CLK => FIFO_ADDR[2][11].CLK
CLK => FIFO_ADDR[2][12].CLK
CLK => FIFO_ADDR[2][13].CLK
CLK => FIFO_ADDR[2][14].CLK
CLK => FIFO_ADDR[2][15].CLK
CLK => FIFO_ADDR[2][16].CLK
CLK => FIFO_ADDR[1][0].CLK
CLK => FIFO_ADDR[1][1].CLK
CLK => FIFO_ADDR[1][2].CLK
CLK => FIFO_ADDR[1][3].CLK
CLK => FIFO_ADDR[1][4].CLK
CLK => FIFO_ADDR[1][5].CLK
CLK => FIFO_ADDR[1][6].CLK
CLK => FIFO_ADDR[1][7].CLK
CLK => FIFO_ADDR[1][8].CLK
CLK => FIFO_ADDR[1][9].CLK
CLK => FIFO_ADDR[1][10].CLK
CLK => FIFO_ADDR[1][11].CLK
CLK => FIFO_ADDR[1][12].CLK
CLK => FIFO_ADDR[1][13].CLK
CLK => FIFO_ADDR[1][14].CLK
CLK => FIFO_ADDR[1][15].CLK
CLK => FIFO_ADDR[1][16].CLK
CLK => FIFO_ADDR[0][0].CLK
CLK => FIFO_ADDR[0][1].CLK
CLK => FIFO_ADDR[0][2].CLK
CLK => FIFO_ADDR[0][3].CLK
CLK => FIFO_ADDR[0][4].CLK
CLK => FIFO_ADDR[0][5].CLK
CLK => FIFO_ADDR[0][6].CLK
CLK => FIFO_ADDR[0][7].CLK
CLK => FIFO_ADDR[0][8].CLK
CLK => FIFO_ADDR[0][9].CLK
CLK => FIFO_ADDR[0][10].CLK
CLK => FIFO_ADDR[0][11].CLK
CLK => FIFO_ADDR[0][12].CLK
CLK => FIFO_ADDR[0][13].CLK
CLK => FIFO_ADDR[0][14].CLK
CLK => FIFO_ADDR[0][15].CLK
CLK => FIFO_ADDR[0][16].CLK
CLK => CRAM_WE_A.CLK
CLK => FIFO_DELAY[3][0].CLK
CLK => FIFO_DELAY[3][1].CLK
CLK => FIFO_DELAY[2][0].CLK
CLK => FIFO_DELAY[2][1].CLK
CLK => FIFO_DELAY[1][0].CLK
CLK => FIFO_DELAY[1][1].CLK
CLK => FIFO_DELAY[0][0].CLK
CLK => FIFO_DELAY[0][1].CLK
CLK => BGACK_N_REG.CLK
CLK => BR_N~reg0.CLK
CLK => DMA_LENGTH[0].CLK
CLK => DMA_LENGTH[1].CLK
CLK => DMA_LENGTH[2].CLK
CLK => DMA_LENGTH[3].CLK
CLK => DMA_LENGTH[4].CLK
CLK => DMA_LENGTH[5].CLK
CLK => DMA_LENGTH[6].CLK
CLK => DMA_LENGTH[7].CLK
CLK => DMA_LENGTH[8].CLK
CLK => DMA_LENGTH[9].CLK
CLK => DMA_LENGTH[10].CLK
CLK => DMA_LENGTH[11].CLK
CLK => DMA_LENGTH[12].CLK
CLK => DMA_LENGTH[13].CLK
CLK => DMA_LENGTH[14].CLK
CLK => DMA_LENGTH[15].CLK
CLK => DMA_SOURCE[0].CLK
CLK => DMA_SOURCE[1].CLK
CLK => DMA_SOURCE[2].CLK
CLK => DMA_SOURCE[3].CLK
CLK => DMA_SOURCE[4].CLK
CLK => DMA_SOURCE[5].CLK
CLK => DMA_SOURCE[6].CLK
CLK => DMA_SOURCE[7].CLK
CLK => DMA_SOURCE[8].CLK
CLK => DMA_SOURCE[9].CLK
CLK => DMA_SOURCE[10].CLK
CLK => DMA_SOURCE[11].CLK
CLK => DMA_SOURCE[12].CLK
CLK => DMA_SOURCE[13].CLK
CLK => DMA_SOURCE[14].CLK
CLK => DMA_SOURCE[15].CLK
CLK => DMA_VBUS.CLK
CLK => DMA_COPY.CLK
CLK => DMAF_SET_REQ.CLK
CLK => DMA_FILL.CLK
CLK => FF_VBUS_SEL.CLK
CLK => FF_VBUS_ADDR[1].CLK
CLK => FF_VBUS_ADDR[2].CLK
CLK => FF_VBUS_ADDR[3].CLK
CLK => FF_VBUS_ADDR[4].CLK
CLK => FF_VBUS_ADDR[5].CLK
CLK => FF_VBUS_ADDR[6].CLK
CLK => FF_VBUS_ADDR[7].CLK
CLK => FF_VBUS_ADDR[8].CLK
CLK => FF_VBUS_ADDR[9].CLK
CLK => FF_VBUS_ADDR[10].CLK
CLK => FF_VBUS_ADDR[11].CLK
CLK => FF_VBUS_ADDR[12].CLK
CLK => FF_VBUS_ADDR[13].CLK
CLK => FF_VBUS_ADDR[14].CLK
CLK => FF_VBUS_ADDR[15].CLK
CLK => FF_VBUS_ADDR[16].CLK
CLK => FF_VBUS_ADDR[17].CLK
CLK => FF_VBUS_ADDR[18].CLK
CLK => FF_VBUS_ADDR[19].CLK
CLK => FF_VBUS_ADDR[20].CLK
CLK => FF_VBUS_ADDR[21].CLK
CLK => FF_VBUS_ADDR[22].CLK
CLK => FF_VBUS_ADDR[23].CLK
CLK => REFRESH_FLAG.CLK
CLK => FIFO_PARTIAL.CLK
CLK => FIFO_QUEUE[0].CLK
CLK => FIFO_QUEUE[1].CLK
CLK => FIFO_QUEUE[2].CLK
CLK => FIFO_WR_POS[0].CLK
CLK => FIFO_WR_POS[1].CLK
CLK => FIFO_RD_POS[0].CLK
CLK => FIFO_RD_POS[1].CLK
CLK => DT_VRAM_SEL.CLK
CLK => ADDR[0].CLK
CLK => ADDR[1].CLK
CLK => ADDR[2].CLK
CLK => ADDR[3].CLK
CLK => ADDR[4].CLK
CLK => ADDR[5].CLK
CLK => ADDR[6].CLK
CLK => ADDR[7].CLK
CLK => ADDR[8].CLK
CLK => ADDR[9].CLK
CLK => ADDR[10].CLK
CLK => ADDR[11].CLK
CLK => ADDR[12].CLK
CLK => ADDR[13].CLK
CLK => ADDR[14].CLK
CLK => ADDR[15].CLK
CLK => ADDR[16].CLK
CLK => REG[23][0].CLK
CLK => REG[23][1].CLK
CLK => REG[23][2].CLK
CLK => REG[23][3].CLK
CLK => REG[23][4].CLK
CLK => REG[23][5].CLK
CLK => REG[23][6].CLK
CLK => REG[23][7].CLK
CLK => REG[22][0].CLK
CLK => REG[22][1].CLK
CLK => REG[22][2].CLK
CLK => REG[22][3].CLK
CLK => REG[22][4].CLK
CLK => REG[22][5].CLK
CLK => REG[22][6].CLK
CLK => REG[22][7].CLK
CLK => REG[21][0].CLK
CLK => REG[21][1].CLK
CLK => REG[21][2].CLK
CLK => REG[21][3].CLK
CLK => REG[21][4].CLK
CLK => REG[21][5].CLK
CLK => REG[21][6].CLK
CLK => REG[21][7].CLK
CLK => REG[20][0].CLK
CLK => REG[20][1].CLK
CLK => REG[20][2].CLK
CLK => REG[20][3].CLK
CLK => REG[20][4].CLK
CLK => REG[20][5].CLK
CLK => REG[20][6].CLK
CLK => REG[20][7].CLK
CLK => REG[19][0].CLK
CLK => REG[19][1].CLK
CLK => REG[19][2].CLK
CLK => REG[19][3].CLK
CLK => REG[19][4].CLK
CLK => REG[19][5].CLK
CLK => REG[19][6].CLK
CLK => REG[19][7].CLK
CLK => REG[18][0].CLK
CLK => REG[18][1].CLK
CLK => REG[18][2].CLK
CLK => REG[18][3].CLK
CLK => REG[18][4].CLK
CLK => REG[18][7].CLK
CLK => REG[17][0].CLK
CLK => REG[17][1].CLK
CLK => REG[17][2].CLK
CLK => REG[17][3].CLK
CLK => REG[17][4].CLK
CLK => REG[17][7].CLK
CLK => REG[16][0].CLK
CLK => REG[16][1].CLK
CLK => REG[16][4].CLK
CLK => REG[16][5].CLK
CLK => REG[15][0].CLK
CLK => REG[15][1].CLK
CLK => REG[15][2].CLK
CLK => REG[15][3].CLK
CLK => REG[15][4].CLK
CLK => REG[15][5].CLK
CLK => REG[15][6].CLK
CLK => REG[15][7].CLK
CLK => REG[13][0].CLK
CLK => REG[13][1].CLK
CLK => REG[13][2].CLK
CLK => REG[13][3].CLK
CLK => REG[13][4].CLK
CLK => REG[13][5].CLK
CLK => REG[12][0].CLK
CLK => REG[12][1].CLK
CLK => REG[12][2].CLK
CLK => REG[12][3].CLK
CLK => REG[12][7].CLK
CLK => REG[11][0].CLK
CLK => REG[11][1].CLK
CLK => REG[11][2].CLK
CLK => REG[10][0].CLK
CLK => REG[10][1].CLK
CLK => REG[10][2].CLK
CLK => REG[10][3].CLK
CLK => REG[10][4].CLK
CLK => REG[10][5].CLK
CLK => REG[10][6].CLK
CLK => REG[10][7].CLK
CLK => REG[7][0].CLK
CLK => REG[7][1].CLK
CLK => REG[7][2].CLK
CLK => REG[7][3].CLK
CLK => REG[7][4].CLK
CLK => REG[7][5].CLK
CLK => REG[5][0].CLK
CLK => REG[5][1].CLK
CLK => REG[5][2].CLK
CLK => REG[5][3].CLK
CLK => REG[5][4].CLK
CLK => REG[5][5].CLK
CLK => REG[5][6].CLK
CLK => REG[5][7].CLK
CLK => REG[4][0].CLK
CLK => REG[4][1].CLK
CLK => REG[4][2].CLK
CLK => REG[3][1].CLK
CLK => REG[3][2].CLK
CLK => REG[3][3].CLK
CLK => REG[3][4].CLK
CLK => REG[3][5].CLK
CLK => REG[2][3].CLK
CLK => REG[2][4].CLK
CLK => REG[2][5].CLK
CLK => REG[1][2].CLK
CLK => REG[1][3].CLK
CLK => REG[1][4].CLK
CLK => REG[1][5].CLK
CLK => REG[1][6].CLK
CLK => REG[1][7].CLK
CLK => REG[0][1].CLK
CLK => REG[0][4].CLK
CLK => DBG[6].CLK
CLK => DBG[7].CLK
CLK => DBG[8].CLK
CLK => SCOL_CLR.CLK
CLK => SOVR_CLR.CLK
CLK => DT_RD_DTACK_N.CLK
CLK => DT_RD_SEL.CLK
CLK => CODE[0].CLK
CLK => CODE[1].CLK
CLK => CODE[2].CLK
CLK => CODE[3].CLK
CLK => CODE[4].CLK
CLK => CODE[5].CLK
CLK => PENDING.CLK
CLK => FF_DO[0].CLK
CLK => FF_DO[1].CLK
CLK => FF_DO[2].CLK
CLK => FF_DO[3].CLK
CLK => FF_DO[4].CLK
CLK => FF_DO[5].CLK
CLK => FF_DO[6].CLK
CLK => FF_DO[7].CLK
CLK => FF_DO[8].CLK
CLK => FF_DO[9].CLK
CLK => FF_DO[10].CLK
CLK => FF_DO[11].CLK
CLK => FF_DO[12].CLK
CLK => FF_DO[13].CLK
CLK => FF_DO[14].CLK
CLK => FF_DO[15].CLK
CLK => FF_DTACK_N.CLK
CLK => VBL~reg0.CLK
CLK => HBL~reg0.CLK
CLK => V30_R.CLK
CLK => FIELD_OUT~reg0.CLK
CLK => CE_PIX~reg0.CLK
CLK => V30prev.CLK
CLK => VS~reg0.CLK
CLK => VS_END_DELAY[0].CLK
CLK => VS_END_DELAY[1].CLK
CLK => VS_END_DELAY[2].CLK
CLK => VS_END_DELAY[3].CLK
CLK => VS_END_DELAY[4].CLK
CLK => VS_END_DELAY[5].CLK
CLK => VS_END_DELAY[6].CLK
CLK => VS_END_DELAY[7].CLK
CLK => VS_END_DELAY[8].CLK
CLK => VS_END_DELAY[9].CLK
CLK => VS_END_DELAY[10].CLK
CLK => VS_DELAY_ACTIVE.CLK
CLK => VS_START_DELAY[0].CLK
CLK => VS_START_DELAY[1].CLK
CLK => VS_START_DELAY[2].CLK
CLK => VS_START_DELAY[3].CLK
CLK => VS_START_DELAY[4].CLK
CLK => VS_START_DELAY[5].CLK
CLK => VS_START_DELAY[6].CLK
CLK => VS_START_DELAY[7].CLK
CLK => VS_START_DELAY[8].CLK
CLK => VS_START_DELAY[9].CLK
CLK => VS_START_DELAY[10].CLK
CLK => FF_HS.CLK
CLK => FF_VS.CLK
CLK => CRAM_ADDR_B[0].CLK
CLK => CRAM_ADDR_B[1].CLK
CLK => CRAM_ADDR_B[2].CLK
CLK => CRAM_ADDR_B[3].CLK
CLK => CRAM_ADDR_B[4].CLK
CLK => CRAM_ADDR_B[5].CLK
CLK => OBJ_COLINFO2_ADDR_RD[0].CLK
CLK => OBJ_COLINFO2_ADDR_RD[1].CLK
CLK => OBJ_COLINFO2_ADDR_RD[2].CLK
CLK => OBJ_COLINFO2_ADDR_RD[3].CLK
CLK => OBJ_COLINFO2_ADDR_RD[4].CLK
CLK => OBJ_COLINFO2_ADDR_RD[5].CLK
CLK => OBJ_COLINFO2_ADDR_RD[6].CLK
CLK => OBJ_COLINFO2_ADDR_RD[7].CLK
CLK => OBJ_COLINFO2_ADDR_RD[8].CLK
CLK => FF_B[0].CLK
CLK => FF_B[1].CLK
CLK => FF_B[2].CLK
CLK => FF_B[3].CLK
CLK => FF_G[0].CLK
CLK => FF_G[1].CLK
CLK => FF_G[2].CLK
CLK => FF_G[3].CLK
CLK => FF_R[0].CLK
CLK => FF_R[1].CLK
CLK => FF_R[2].CLK
CLK => FF_R[3].CLK
CLK => BGA_COLINFO_ADDR_B[0].CLK
CLK => BGA_COLINFO_ADDR_B[1].CLK
CLK => BGA_COLINFO_ADDR_B[2].CLK
CLK => BGA_COLINFO_ADDR_B[3].CLK
CLK => BGA_COLINFO_ADDR_B[4].CLK
CLK => BGA_COLINFO_ADDR_B[5].CLK
CLK => BGA_COLINFO_ADDR_B[6].CLK
CLK => BGA_COLINFO_ADDR_B[7].CLK
CLK => BGA_COLINFO_ADDR_B[8].CLK
CLK => BGB_COLINFO_ADDR_B[0].CLK
CLK => BGB_COLINFO_ADDR_B[1].CLK
CLK => BGB_COLINFO_ADDR_B[2].CLK
CLK => BGB_COLINFO_ADDR_B[3].CLK
CLK => BGB_COLINFO_ADDR_B[4].CLK
CLK => BGB_COLINFO_ADDR_B[5].CLK
CLK => BGB_COLINFO_ADDR_B[6].CLK
CLK => BGB_COLINFO_ADDR_B[7].CLK
CLK => BGB_COLINFO_ADDR_B[8].CLK
CLK => \process_10:x[0].CLK
CLK => \process_10:x[1].CLK
CLK => \process_10:x[2].CLK
CLK => \process_10:x[3].CLK
CLK => \process_10:x[4].CLK
CLK => \process_10:x[5].CLK
CLK => \process_10:x[6].CLK
CLK => \process_10:x[7].CLK
CLK => \process_10:x[8].CLK
CLK => OBJ_COLINFO2_D[0].CLK
CLK => OBJ_COLINFO2_D[1].CLK
CLK => OBJ_COLINFO2_D[2].CLK
CLK => OBJ_COLINFO2_D[3].CLK
CLK => OBJ_COLINFO2_D[4].CLK
CLK => OBJ_COLINFO2_D[5].CLK
CLK => OBJ_COLINFO2_D[6].CLK
CLK => OBJ_COLINFO2_WE.CLK
CLK => OBJ_COLINFO_WE_REND.CLK
CLK => OBJ_COLINFO2_ADDR_WR[0].CLK
CLK => OBJ_COLINFO2_ADDR_WR[1].CLK
CLK => OBJ_COLINFO2_ADDR_WR[2].CLK
CLK => OBJ_COLINFO2_ADDR_WR[3].CLK
CLK => OBJ_COLINFO2_ADDR_WR[4].CLK
CLK => OBJ_COLINFO2_ADDR_WR[5].CLK
CLK => OBJ_COLINFO2_ADDR_WR[6].CLK
CLK => OBJ_COLINFO2_ADDR_WR[7].CLK
CLK => OBJ_COLINFO2_ADDR_WR[8].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[0].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[1].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[2].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[3].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[4].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[5].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[6].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[7].CLK
CLK => OBJ_COLINFO_ADDR_WR_REND[8].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[0].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[1].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[2].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[3].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[4].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[5].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[6].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[7].CLK
CLK => OBJ_COLINFO_ADDR_RD_REND[8].CLK
CLK => HINT_COUNT[0].CLK
CLK => HINT_COUNT[1].CLK
CLK => HINT_COUNT[2].CLK
CLK => HINT_COUNT[3].CLK
CLK => HINT_COUNT[4].CLK
CLK => HINT_COUNT[5].CLK
CLK => HINT_COUNT[6].CLK
CLK => HINT_COUNT[7].CLK
CLK => FIELD_LATCH.CLK
CLK => HV[0].CLK
CLK => HV[1].CLK
CLK => HV[2].CLK
CLK => HV[3].CLK
CLK => HV[4].CLK
CLK => HV[5].CLK
CLK => HV[6].CLK
CLK => HV[7].CLK
CLK => HV[8].CLK
CLK => HV[9].CLK
CLK => HV[10].CLK
CLK => HV[11].CLK
CLK => HV[12].CLK
CLK => HV[13].CLK
CLK => HV[14].CLK
CLK => HV[15].CLK
CLK => HSCROLL_READ_EN.CLK
CLK => BGB_PATTERN_EN.CLK
CLK => BGB_MAPPING_EN.CLK
CLK => BGA_PATTERN_EN.CLK
CLK => BGA_MAPPING_EN.CLK
CLK => SP3_EN.CLK
CLK => SP2_EN.CLK
CLK => SP1_EN.CLK
CLK => REFRESH_EN.CLK
CLK => SLOT_EN.CLK
CLK => FIFO_EN.CLK
CLK => VBL_AREA.CLK
CLK => IN_VBL.CLK
CLK => IN_HBL.CLK
CLK => M_HBL.CLK
CLK => VINT_T80_CLR.CLK
CLK => VINT_T80_SET.CLK
CLK => VINT_TG68_PENDING_SET.CLK
CLK => HINT_PENDING_SET.CLK
CLK => HINT_EN.CLK
CLK => V_ACTIVE_DISP.CLK
CLK => V_ACTIVE.CLK
CLK => PRE_V_ACTIVE.CLK
CLK => HV_VCNT[0].CLK
CLK => HV_VCNT[1].CLK
CLK => HV_VCNT[2].CLK
CLK => HV_VCNT[3].CLK
CLK => HV_VCNT[4].CLK
CLK => HV_VCNT[5].CLK
CLK => HV_VCNT[6].CLK
CLK => HV_VCNT[7].CLK
CLK => HV_VCNT[8].CLK
CLK => HV_HCNT[0].CLK
CLK => HV_HCNT[1].CLK
CLK => HV_HCNT[2].CLK
CLK => HV_HCNT[3].CLK
CLK => HV_HCNT[4].CLK
CLK => HV_HCNT[5].CLK
CLK => HV_HCNT[6].CLK
CLK => HV_HCNT[7].CLK
CLK => HV_HCNT[8].CLK
CLK => HV_PIXDIV[0].CLK
CLK => HV_PIXDIV[1].CLK
CLK => HV_PIXDIV[2].CLK
CLK => HV_PIXDIV[3].CLK
CLK => FIELD.CLK
CLK => OBJ_COLINFO_D_SP3[0].CLK
CLK => OBJ_COLINFO_D_SP3[1].CLK
CLK => OBJ_COLINFO_D_SP3[2].CLK
CLK => OBJ_COLINFO_D_SP3[3].CLK
CLK => OBJ_COLINFO_D_SP3[4].CLK
CLK => OBJ_COLINFO_D_SP3[5].CLK
CLK => OBJ_COLINFO_D_SP3[6].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[0].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[1].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[2].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[3].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[4].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[5].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[6].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[7].CLK
CLK => OBJ_COLINFO_ADDR_WR_SP3[8].CLK
CLK => SP3_VRAM_ADDR[1].CLK
CLK => SP3_VRAM_ADDR[2].CLK
CLK => SP3_VRAM_ADDR[3].CLK
CLK => SP3_VRAM_ADDR[4].CLK
CLK => SP3_VRAM_ADDR[5].CLK
CLK => SP3_VRAM_ADDR[6].CLK
CLK => SP3_VRAM_ADDR[7].CLK
CLK => SP3_VRAM_ADDR[8].CLK
CLK => SP3_VRAM_ADDR[9].CLK
CLK => SP3_VRAM_ADDR[10].CLK
CLK => SP3_VRAM_ADDR[11].CLK
CLK => SP3_VRAM_ADDR[12].CLK
CLK => SP3_VRAM_ADDR[13].CLK
CLK => SP3_VRAM_ADDR[14].CLK
CLK => SP3_VRAM_ADDR[15].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[0].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[1].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[2].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[3].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[4].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[5].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[6].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[7].CLK
CLK => OBJ_COLINFO_ADDR_RD_SP3[8].CLK
CLK => OBJ_POS[0].CLK
CLK => OBJ_POS[1].CLK
CLK => OBJ_POS[2].CLK
CLK => OBJ_POS[3].CLK
CLK => OBJ_POS[4].CLK
CLK => OBJ_POS[5].CLK
CLK => OBJ_POS[6].CLK
CLK => OBJ_POS[7].CLK
CLK => OBJ_POS[8].CLK
CLK => OBJ_ADDR_INC[0].CLK
CLK => OBJ_ADDR_INC[1].CLK
CLK => OBJ_ADDR_INC[2].CLK
CLK => OBJ_ADDR_INC[3].CLK
CLK => OBJ_ADDR_INC[4].CLK
CLK => OBJ_ADDR_INC[5].CLK
CLK => OBJ_ADDR_INC[6].CLK
CLK => OBJ_ADDR_INC[7].CLK
CLK => OBJ_X_OFS[0].CLK
CLK => OBJ_X_OFS[1].CLK
CLK => OBJ_X_OFS[2].CLK
CLK => OBJ_X_OFS[3].CLK
CLK => OBJ_X_OFS[4].CLK
CLK => OBJ_PRI.CLK
CLK => OBJ_PAL[0].CLK
CLK => OBJ_PAL[1].CLK
CLK => OBJ_HF.CLK
CLK => OBJ_HS[0].CLK
CLK => OBJ_HS[1].CLK
CLK => OBJ_COLINFO_WE_SP3.CLK
CLK => SP3_WAIT_EN.CLK
CLK => SP3_EN_LATE.CLK
CLK => OBJ_VALID_X.CLK
CLK => OBJ_MASKED.CLK
CLK => OBJ_TILE_NO[0].CLK
CLK => OBJ_TILE_NO[1].CLK
CLK => OBJ_TILE_NO[2].CLK
CLK => OBJ_TILE_NO[3].CLK
CLK => OBJ_TILE_NO[4].CLK
CLK => OBJ_TILE_NO[5].CLK
CLK => OBJ_SPINFO_ADDR_RD[0].CLK
CLK => OBJ_SPINFO_ADDR_RD[1].CLK
CLK => OBJ_SPINFO_ADDR_RD[2].CLK
CLK => OBJ_SPINFO_ADDR_RD[3].CLK
CLK => OBJ_SPINFO_ADDR_RD[4].CLK
CLK => OBJ_NO[0].CLK
CLK => OBJ_NO[1].CLK
CLK => OBJ_NO[2].CLK
CLK => OBJ_NO[3].CLK
CLK => OBJ_NO[4].CLK
CLK => SOVR_SET.CLK
CLK => SCOL_SET.CLK
CLK => OBJ_DOT_OVERFLOW.CLK
CLK => SP3_SEL.CLK
CLK => SP2_VRAM_ADDR[1].CLK
CLK => SP2_VRAM_ADDR[2].CLK
CLK => SP2_VRAM_ADDR[3].CLK
CLK => SP2_VRAM_ADDR[4].CLK
CLK => SP2_VRAM_ADDR[5].CLK
CLK => SP2_VRAM_ADDR[6].CLK
CLK => SP2_VRAM_ADDR[7].CLK
CLK => SP2_VRAM_ADDR[8].CLK
CLK => SP2_VRAM_ADDR[9].CLK
CLK => SP2_VRAM_ADDR[10].CLK
CLK => SP2_VRAM_ADDR[11].CLK
CLK => SP2_VRAM_ADDR[12].CLK
CLK => SP2_VRAM_ADDR[13].CLK
CLK => SP2_VRAM_ADDR[14].CLK
CLK => SP2_VRAM_ADDR[15].CLK
CLK => OBJ_SPINFO_D[0].CLK
CLK => OBJ_SPINFO_D[1].CLK
CLK => OBJ_SPINFO_D[2].CLK
CLK => OBJ_SPINFO_D[3].CLK
CLK => OBJ_SPINFO_D[4].CLK
CLK => OBJ_SPINFO_D[5].CLK
CLK => OBJ_SPINFO_D[6].CLK
CLK => OBJ_SPINFO_D[7].CLK
CLK => OBJ_SPINFO_D[8].CLK
CLK => OBJ_SPINFO_D[9].CLK
CLK => OBJ_SPINFO_D[10].CLK
CLK => OBJ_SPINFO_D[11].CLK
CLK => OBJ_SPINFO_D[12].CLK
CLK => OBJ_SPINFO_D[13].CLK
CLK => OBJ_SPINFO_D[14].CLK
CLK => OBJ_SPINFO_D[15].CLK
CLK => OBJ_SPINFO_D[16].CLK
CLK => OBJ_SPINFO_D[17].CLK
CLK => OBJ_SPINFO_D[18].CLK
CLK => OBJ_SPINFO_D[19].CLK
CLK => OBJ_SPINFO_D[20].CLK
CLK => OBJ_SPINFO_D[21].CLK
CLK => OBJ_SPINFO_D[22].CLK
CLK => OBJ_SPINFO_D[23].CLK
CLK => OBJ_SPINFO_D[24].CLK
CLK => OBJ_SPINFO_D[25].CLK
CLK => OBJ_SPINFO_D[26].CLK
CLK => OBJ_SPINFO_D[27].CLK
CLK => OBJ_SPINFO_D[28].CLK
CLK => OBJ_SPINFO_D[29].CLK
CLK => OBJ_SPINFO_D[30].CLK
CLK => OBJ_SPINFO_D[31].CLK
CLK => OBJ_SPINFO_D[32].CLK
CLK => OBJ_SPINFO_D[33].CLK
CLK => OBJ_SPINFO_D[34].CLK
CLK => OBJ_VISINFO_ADDR_RD[0].CLK
CLK => OBJ_VISINFO_ADDR_RD[1].CLK
CLK => OBJ_VISINFO_ADDR_RD[2].CLK
CLK => OBJ_VISINFO_ADDR_RD[3].CLK
CLK => OBJ_VISINFO_ADDR_RD[4].CLK
CLK => OBJ_IDX[0].CLK
CLK => OBJ_IDX[1].CLK
CLK => OBJ_IDX[2].CLK
CLK => OBJ_IDX[3].CLK
CLK => OBJ_IDX[4].CLK
CLK => SP2_Y[0].CLK
CLK => SP2_Y[1].CLK
CLK => SP2_Y[2].CLK
CLK => SP2_Y[3].CLK
CLK => SP2_Y[4].CLK
CLK => SP2_Y[5].CLK
CLK => SP2_Y[6].CLK
CLK => SP2_Y[7].CLK
CLK => SP2_Y[8].CLK
CLK => OBJ_SPINFO_WE.CLK
CLK => OBJ_SPINFO_ADDR_WR[0].CLK
CLK => OBJ_SPINFO_ADDR_WR[1].CLK
CLK => OBJ_SPINFO_ADDR_WR[2].CLK
CLK => OBJ_SPINFO_ADDR_WR[3].CLK
CLK => OBJ_SPINFO_ADDR_WR[4].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[0].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[1].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[2].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[3].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[4].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[5].CLK
CLK => OBJ_CACHE_ADDR_RD_SP2[6].CLK
CLK => SP2_SEL.CLK
CLK => OBJ_VISINFO_D[0].CLK
CLK => OBJ_VISINFO_D[1].CLK
CLK => OBJ_VISINFO_D[2].CLK
CLK => OBJ_VISINFO_D[3].CLK
CLK => OBJ_VISINFO_D[4].CLK
CLK => OBJ_VISINFO_D[5].CLK
CLK => OBJ_VISINFO_D[6].CLK
CLK => OBJ_LINK[0].CLK
CLK => OBJ_LINK[1].CLK
CLK => OBJ_LINK[2].CLK
CLK => OBJ_LINK[3].CLK
CLK => OBJ_LINK[4].CLK
CLK => OBJ_LINK[5].CLK
CLK => OBJ_LINK[6].CLK
CLK => OBJ_VS1[0].CLK
CLK => OBJ_VS1[1].CLK
CLK => OBJ_Y_OFS[3].CLK
CLK => OBJ_Y_OFS[4].CLK
CLK => OBJ_Y_OFS[5].CLK
CLK => OBJ_Y_OFS[6].CLK
CLK => OBJ_Y_OFS[7].CLK
CLK => OBJ_Y_OFS[8].CLK
CLK => SP1_STEPS[0].CLK
CLK => SP1_STEPS[1].CLK
CLK => SP1_STEPS[2].CLK
CLK => SP1_STEPS[3].CLK
CLK => SP1_STEPS[4].CLK
CLK => SP1_STEPS[5].CLK
CLK => SP1_STEPS[6].CLK
CLK => OBJ_VISINFO_WE.CLK
CLK => OBJ_NB[0].CLK
CLK => OBJ_NB[1].CLK
CLK => OBJ_NB[2].CLK
CLK => OBJ_NB[3].CLK
CLK => OBJ_NB[4].CLK
CLK => OBJ_NEXT[0].CLK
CLK => OBJ_NEXT[1].CLK
CLK => OBJ_NEXT[2].CLK
CLK => OBJ_NEXT[3].CLK
CLK => OBJ_NEXT[4].CLK
CLK => OBJ_NEXT[5].CLK
CLK => OBJ_NEXT[6].CLK
CLK => OBJ_TOT[0].CLK
CLK => OBJ_TOT[1].CLK
CLK => OBJ_TOT[2].CLK
CLK => OBJ_TOT[3].CLK
CLK => OBJ_TOT[4].CLK
CLK => OBJ_TOT[5].CLK
CLK => OBJ_TOT[6].CLK
CLK => SP1_Y[0].CLK
CLK => SP1_Y[1].CLK
CLK => SP1_Y[2].CLK
CLK => SP1_Y[3].CLK
CLK => SP1_Y[4].CLK
CLK => SP1_Y[5].CLK
CLK => SP1_Y[6].CLK
CLK => SP1_Y[7].CLK
CLK => SP1_Y[8].CLK
CLK => OBJ_VISINFO_ADDR_WR[0].CLK
CLK => OBJ_VISINFO_ADDR_WR[1].CLK
CLK => OBJ_VISINFO_ADDR_WR[2].CLK
CLK => OBJ_VISINFO_ADDR_WR[3].CLK
CLK => OBJ_VISINFO_ADDR_WR[4].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[0].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[1].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[2].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[3].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[4].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[5].CLK
CLK => OBJ_CACHE_ADDR_RD_SP1[6].CLK
CLK => OBJ_CACHE_BE[0].CLK
CLK => OBJ_CACHE_BE[1].CLK
CLK => OBJ_CACHE_BE[2].CLK
CLK => OBJ_CACHE_BE[3].CLK
CLK => OBJ_CACHE_D[0].CLK
CLK => OBJ_CACHE_D[1].CLK
CLK => OBJ_CACHE_D[2].CLK
CLK => OBJ_CACHE_D[3].CLK
CLK => OBJ_CACHE_D[4].CLK
CLK => OBJ_CACHE_D[5].CLK
CLK => OBJ_CACHE_D[6].CLK
CLK => OBJ_CACHE_D[7].CLK
CLK => OBJ_CACHE_D[8].CLK
CLK => OBJ_CACHE_D[9].CLK
CLK => OBJ_CACHE_D[10].CLK
CLK => OBJ_CACHE_D[11].CLK
CLK => OBJ_CACHE_D[12].CLK
CLK => OBJ_CACHE_D[13].CLK
CLK => OBJ_CACHE_D[14].CLK
CLK => OBJ_CACHE_D[15].CLK
CLK => OBJ_CACHE_D[16].CLK
CLK => OBJ_CACHE_D[17].CLK
CLK => OBJ_CACHE_D[18].CLK
CLK => OBJ_CACHE_D[19].CLK
CLK => OBJ_CACHE_D[20].CLK
CLK => OBJ_CACHE_D[21].CLK
CLK => OBJ_CACHE_D[22].CLK
CLK => OBJ_CACHE_D[23].CLK
CLK => OBJ_CACHE_D[24].CLK
CLK => OBJ_CACHE_D[25].CLK
CLK => OBJ_CACHE_D[26].CLK
CLK => OBJ_CACHE_D[27].CLK
CLK => OBJ_CACHE_D[28].CLK
CLK => OBJ_CACHE_D[29].CLK
CLK => OBJ_CACHE_D[30].CLK
CLK => OBJ_CACHE_D[31].CLK
CLK => DT_VRAM_SEL_D.CLK
CLK => OBJ_CACHE_WE[0].CLK
CLK => OBJ_CACHE_WE[1].CLK
CLK => OBJ_CACHE_ADDR_WR[0].CLK
CLK => OBJ_CACHE_ADDR_WR[1].CLK
CLK => OBJ_CACHE_ADDR_WR[2].CLK
CLK => OBJ_CACHE_ADDR_WR[3].CLK
CLK => OBJ_CACHE_ADDR_WR[4].CLK
CLK => OBJ_CACHE_ADDR_WR[5].CLK
CLK => OBJ_CACHE_ADDR_WR[6].CLK
CLK => BGA_COLINFO_D_A[0].CLK
CLK => BGA_COLINFO_D_A[1].CLK
CLK => BGA_COLINFO_D_A[2].CLK
CLK => BGA_COLINFO_D_A[3].CLK
CLK => BGA_COLINFO_D_A[4].CLK
CLK => BGA_COLINFO_D_A[5].CLK
CLK => BGA_COLINFO_D_A[6].CLK
CLK => BGA_HF.CLK
CLK => T_BGA_PAL[0].CLK
CLK => T_BGA_PAL[1].CLK
CLK => T_BGA_PRI.CLK
CLK => BGA_NAMETABLE_ITEMS[0].CLK
CLK => BGA_NAMETABLE_ITEMS[1].CLK
CLK => BGA_NAMETABLE_ITEMS[2].CLK
CLK => BGA_NAMETABLE_ITEMS[3].CLK
CLK => BGA_NAMETABLE_ITEMS[4].CLK
CLK => BGA_NAMETABLE_ITEMS[5].CLK
CLK => BGA_NAMETABLE_ITEMS[6].CLK
CLK => BGA_NAMETABLE_ITEMS[7].CLK
CLK => BGA_NAMETABLE_ITEMS[8].CLK
CLK => BGA_NAMETABLE_ITEMS[9].CLK
CLK => BGA_NAMETABLE_ITEMS[10].CLK
CLK => BGA_NAMETABLE_ITEMS[11].CLK
CLK => BGA_NAMETABLE_ITEMS[12].CLK
CLK => BGA_NAMETABLE_ITEMS[13].CLK
CLK => BGA_NAMETABLE_ITEMS[14].CLK
CLK => BGA_NAMETABLE_ITEMS[15].CLK
CLK => BGA_NAMETABLE_ITEMS[16].CLK
CLK => BGA_NAMETABLE_ITEMS[17].CLK
CLK => BGA_NAMETABLE_ITEMS[18].CLK
CLK => BGA_NAMETABLE_ITEMS[19].CLK
CLK => BGA_NAMETABLE_ITEMS[20].CLK
CLK => BGA_NAMETABLE_ITEMS[21].CLK
CLK => BGA_NAMETABLE_ITEMS[22].CLK
CLK => BGA_NAMETABLE_ITEMS[23].CLK
CLK => BGA_NAMETABLE_ITEMS[24].CLK
CLK => BGA_NAMETABLE_ITEMS[25].CLK
CLK => BGA_NAMETABLE_ITEMS[26].CLK
CLK => BGA_NAMETABLE_ITEMS[27].CLK
CLK => BGA_NAMETABLE_ITEMS[28].CLK
CLK => BGA_NAMETABLE_ITEMS[29].CLK
CLK => BGA_NAMETABLE_ITEMS[30].CLK
CLK => BGA_NAMETABLE_ITEMS[31].CLK
CLK => BGA_VRAM_ADDR[1].CLK
CLK => BGA_VRAM_ADDR[2].CLK
CLK => BGA_VRAM_ADDR[3].CLK
CLK => BGA_VRAM_ADDR[4].CLK
CLK => BGA_VRAM_ADDR[5].CLK
CLK => BGA_VRAM_ADDR[6].CLK
CLK => BGA_VRAM_ADDR[7].CLK
CLK => BGA_VRAM_ADDR[8].CLK
CLK => BGA_VRAM_ADDR[9].CLK
CLK => BGA_VRAM_ADDR[10].CLK
CLK => BGA_VRAM_ADDR[11].CLK
CLK => BGA_VRAM_ADDR[12].CLK
CLK => BGA_VRAM_ADDR[13].CLK
CLK => BGA_VRAM_ADDR[14].CLK
CLK => BGA_VRAM_ADDR[15].CLK
CLK => BGA_Y[0].CLK
CLK => BGA_Y[1].CLK
CLK => BGA_Y[2].CLK
CLK => BGA_Y[3].CLK
CLK => BGA_Y[4].CLK
CLK => BGA_Y[5].CLK
CLK => BGA_Y[6].CLK
CLK => BGA_Y[7].CLK
CLK => BGA_Y[8].CLK
CLK => BGA_Y[9].CLK
CLK => BGA_Y[10].CLK
CLK => BGA_X[0].CLK
CLK => BGA_X[1].CLK
CLK => BGA_X[2].CLK
CLK => BGA_X[3].CLK
CLK => BGA_X[4].CLK
CLK => BGA_X[5].CLK
CLK => BGA_X[6].CLK
CLK => BGA_X[7].CLK
CLK => BGA_X[8].CLK
CLK => BGA_X[9].CLK
CLK => WIN_H.CLK
CLK => WIN_V.CLK
CLK => BGA_COL[0].CLK
CLK => BGA_COL[1].CLK
CLK => BGA_COL[2].CLK
CLK => BGA_COL[3].CLK
CLK => BGA_COL[4].CLK
CLK => BGA_COL[5].CLK
CLK => BGA_COL[6].CLK
CLK => BGA_POS[0].CLK
CLK => BGA_POS[1].CLK
CLK => BGA_POS[2].CLK
CLK => BGA_POS[3].CLK
CLK => BGA_POS[4].CLK
CLK => BGA_POS[5].CLK
CLK => BGA_POS[6].CLK
CLK => BGA_POS[7].CLK
CLK => BGA_POS[8].CLK
CLK => BGA_POS[9].CLK
CLK => BGA_RIGHT_BORDER.CLK
CLK => BGA_LEFT_BORDER.CLK
CLK => BGA_COLINFO_WE_A.CLK
CLK => BGA_COLINFO_ADDR_A[0].CLK
CLK => BGA_COLINFO_ADDR_A[1].CLK
CLK => BGA_COLINFO_ADDR_A[2].CLK
CLK => BGA_COLINFO_ADDR_A[3].CLK
CLK => BGA_COLINFO_ADDR_A[4].CLK
CLK => BGA_COLINFO_ADDR_A[5].CLK
CLK => BGA_COLINFO_ADDR_A[6].CLK
CLK => BGA_COLINFO_ADDR_A[7].CLK
CLK => BGA_COLINFO_ADDR_A[8].CLK
CLK => BGA_PATTERN_EN_LATE.CLK
CLK => BGA_VSRAM0_LAST_READ[0].CLK
CLK => BGA_VSRAM0_LAST_READ[1].CLK
CLK => BGA_VSRAM0_LAST_READ[2].CLK
CLK => BGA_VSRAM0_LAST_READ[3].CLK
CLK => BGA_VSRAM0_LAST_READ[4].CLK
CLK => BGA_VSRAM0_LAST_READ[5].CLK
CLK => BGA_VSRAM0_LAST_READ[6].CLK
CLK => BGA_VSRAM0_LAST_READ[7].CLK
CLK => BGA_VSRAM0_LAST_READ[8].CLK
CLK => BGA_VSRAM0_LAST_READ[9].CLK
CLK => BGA_VSRAM0_LAST_READ[10].CLK
CLK => BGA_VSRAM0_LATCH[0].CLK
CLK => BGA_VSRAM0_LATCH[1].CLK
CLK => BGA_VSRAM0_LATCH[2].CLK
CLK => BGA_VSRAM0_LATCH[3].CLK
CLK => BGA_VSRAM0_LATCH[4].CLK
CLK => BGA_VSRAM0_LATCH[5].CLK
CLK => BGA_VSRAM0_LATCH[6].CLK
CLK => BGA_VSRAM0_LATCH[7].CLK
CLK => BGA_VSRAM0_LATCH[8].CLK
CLK => BGA_VSRAM0_LATCH[9].CLK
CLK => BGA_VSRAM0_LATCH[10].CLK
CLK => VSRAM0_ADDR_B[0].CLK
CLK => VSRAM0_ADDR_B[1].CLK
CLK => VSRAM0_ADDR_B[2].CLK
CLK => VSRAM0_ADDR_B[3].CLK
CLK => VSRAM0_ADDR_B[4].CLK
CLK => BGA_ENABLE.CLK
CLK => BGA_SEL.CLK
CLK => \process_3:vscroll_mask[0].CLK
CLK => \process_3:vscroll_mask[1].CLK
CLK => \process_3:vscroll_mask[2].CLK
CLK => \process_3:vscroll_mask[3].CLK
CLK => \process_3:vscroll_mask[4].CLK
CLK => \process_3:vscroll_mask[5].CLK
CLK => \process_3:vscroll_mask[6].CLK
CLK => \process_3:vscroll_mask[7].CLK
CLK => \process_3:vscroll_mask[8].CLK
CLK => \process_3:vscroll_mask[9].CLK
CLK => \process_3:vscroll_mask[10].CLK
CLK => \process_3:hscroll_mask[0].CLK
CLK => \process_3:hscroll_mask[1].CLK
CLK => \process_3:hscroll_mask[2].CLK
CLK => \process_3:hscroll_mask[3].CLK
CLK => \process_3:hscroll_mask[4].CLK
CLK => \process_3:hscroll_mask[5].CLK
CLK => \process_3:hscroll_mask[6].CLK
CLK => \process_3:hscroll_mask[7].CLK
CLK => \process_3:hscroll_mask[8].CLK
CLK => \process_3:hscroll_mask[9].CLK
CLK => BGB_COLINFO_D_A[0].CLK
CLK => BGB_COLINFO_D_A[1].CLK
CLK => BGB_COLINFO_D_A[2].CLK
CLK => BGB_COLINFO_D_A[3].CLK
CLK => BGB_COLINFO_D_A[4].CLK
CLK => BGB_COLINFO_D_A[5].CLK
CLK => BGB_COLINFO_D_A[6].CLK
CLK => BGB_HF.CLK
CLK => T_BGB_PAL[0].CLK
CLK => T_BGB_PAL[1].CLK
CLK => T_BGB_PRI.CLK
CLK => BGB_NAMETABLE_ITEMS[0].CLK
CLK => BGB_NAMETABLE_ITEMS[1].CLK
CLK => BGB_NAMETABLE_ITEMS[2].CLK
CLK => BGB_NAMETABLE_ITEMS[3].CLK
CLK => BGB_NAMETABLE_ITEMS[4].CLK
CLK => BGB_NAMETABLE_ITEMS[5].CLK
CLK => BGB_NAMETABLE_ITEMS[6].CLK
CLK => BGB_NAMETABLE_ITEMS[7].CLK
CLK => BGB_NAMETABLE_ITEMS[8].CLK
CLK => BGB_NAMETABLE_ITEMS[9].CLK
CLK => BGB_NAMETABLE_ITEMS[10].CLK
CLK => BGB_NAMETABLE_ITEMS[11].CLK
CLK => BGB_NAMETABLE_ITEMS[12].CLK
CLK => BGB_NAMETABLE_ITEMS[13].CLK
CLK => BGB_NAMETABLE_ITEMS[14].CLK
CLK => BGB_NAMETABLE_ITEMS[15].CLK
CLK => BGB_NAMETABLE_ITEMS[16].CLK
CLK => BGB_NAMETABLE_ITEMS[17].CLK
CLK => BGB_NAMETABLE_ITEMS[18].CLK
CLK => BGB_NAMETABLE_ITEMS[19].CLK
CLK => BGB_NAMETABLE_ITEMS[20].CLK
CLK => BGB_NAMETABLE_ITEMS[21].CLK
CLK => BGB_NAMETABLE_ITEMS[22].CLK
CLK => BGB_NAMETABLE_ITEMS[23].CLK
CLK => BGB_NAMETABLE_ITEMS[24].CLK
CLK => BGB_NAMETABLE_ITEMS[25].CLK
CLK => BGB_NAMETABLE_ITEMS[26].CLK
CLK => BGB_NAMETABLE_ITEMS[27].CLK
CLK => BGB_NAMETABLE_ITEMS[28].CLK
CLK => BGB_NAMETABLE_ITEMS[29].CLK
CLK => BGB_NAMETABLE_ITEMS[30].CLK
CLK => BGB_NAMETABLE_ITEMS[31].CLK
CLK => BGB_VRAM_ADDR[1].CLK
CLK => BGB_VRAM_ADDR[2].CLK
CLK => BGB_VRAM_ADDR[3].CLK
CLK => BGB_VRAM_ADDR[4].CLK
CLK => BGB_VRAM_ADDR[5].CLK
CLK => BGB_VRAM_ADDR[6].CLK
CLK => BGB_VRAM_ADDR[7].CLK
CLK => BGB_VRAM_ADDR[8].CLK
CLK => BGB_VRAM_ADDR[9].CLK
CLK => BGB_VRAM_ADDR[10].CLK
CLK => BGB_VRAM_ADDR[11].CLK
CLK => BGB_VRAM_ADDR[12].CLK
CLK => BGB_VRAM_ADDR[13].CLK
CLK => BGB_VRAM_ADDR[14].CLK
CLK => BGB_VRAM_ADDR[15].CLK
CLK => BGB_Y[0].CLK
CLK => BGB_Y[1].CLK
CLK => BGB_Y[2].CLK
CLK => BGB_Y[3].CLK
CLK => BGB_Y[4].CLK
CLK => BGB_Y[5].CLK
CLK => BGB_Y[6].CLK
CLK => BGB_Y[7].CLK
CLK => BGB_Y[8].CLK
CLK => BGB_Y[9].CLK
CLK => BGB_Y[10].CLK
CLK => BGB_X[0].CLK
CLK => BGB_X[1].CLK
CLK => BGB_X[2].CLK
CLK => BGB_X[3].CLK
CLK => BGB_X[4].CLK
CLK => BGB_X[5].CLK
CLK => BGB_X[6].CLK
CLK => BGB_X[7].CLK
CLK => BGB_X[8].CLK
CLK => BGB_X[9].CLK
CLK => BGB_PATTERN_EN_LATE.CLK
CLK => BGB_COL[0].CLK
CLK => BGB_COL[1].CLK
CLK => BGB_COL[2].CLK
CLK => BGB_COL[3].CLK
CLK => BGB_COL[4].CLK
CLK => BGB_COL[5].CLK
CLK => BGB_COL[6].CLK
CLK => BGB_POS[0].CLK
CLK => BGB_POS[1].CLK
CLK => BGB_POS[2].CLK
CLK => BGB_POS[3].CLK
CLK => BGB_POS[4].CLK
CLK => BGB_POS[5].CLK
CLK => BGB_POS[6].CLK
CLK => BGB_POS[7].CLK
CLK => BGB_POS[8].CLK
CLK => BGB_POS[9].CLK
CLK => BGB_RIGHT_BORDER.CLK
CLK => BGB_LEFT_BORDER.CLK
CLK => BGB_COLINFO_ADDR_A[0].CLK
CLK => BGB_COLINFO_ADDR_A[1].CLK
CLK => BGB_COLINFO_ADDR_A[2].CLK
CLK => BGB_COLINFO_ADDR_A[3].CLK
CLK => BGB_COLINFO_ADDR_A[4].CLK
CLK => BGB_COLINFO_ADDR_A[5].CLK
CLK => BGB_COLINFO_ADDR_A[6].CLK
CLK => BGB_COLINFO_ADDR_A[7].CLK
CLK => BGB_COLINFO_ADDR_A[8].CLK
CLK => BGB_COLINFO_WE_A.CLK
CLK => BGB_VSRAM1_LAST_READ[0].CLK
CLK => BGB_VSRAM1_LAST_READ[1].CLK
CLK => BGB_VSRAM1_LAST_READ[2].CLK
CLK => BGB_VSRAM1_LAST_READ[3].CLK
CLK => BGB_VSRAM1_LAST_READ[4].CLK
CLK => BGB_VSRAM1_LAST_READ[5].CLK
CLK => BGB_VSRAM1_LAST_READ[6].CLK
CLK => BGB_VSRAM1_LAST_READ[7].CLK
CLK => BGB_VSRAM1_LAST_READ[8].CLK
CLK => BGB_VSRAM1_LAST_READ[9].CLK
CLK => BGB_VSRAM1_LAST_READ[10].CLK
CLK => BGB_VSRAM1_LATCH[0].CLK
CLK => BGB_VSRAM1_LATCH[1].CLK
CLK => BGB_VSRAM1_LATCH[2].CLK
CLK => BGB_VSRAM1_LATCH[3].CLK
CLK => BGB_VSRAM1_LATCH[4].CLK
CLK => BGB_VSRAM1_LATCH[5].CLK
CLK => BGB_VSRAM1_LATCH[6].CLK
CLK => BGB_VSRAM1_LATCH[7].CLK
CLK => BGB_VSRAM1_LATCH[8].CLK
CLK => BGB_VSRAM1_LATCH[9].CLK
CLK => BGB_VSRAM1_LATCH[10].CLK
CLK => VSRAM1_ADDR_B[0].CLK
CLK => VSRAM1_ADDR_B[1].CLK
CLK => VSRAM1_ADDR_B[2].CLK
CLK => VSRAM1_ADDR_B[3].CLK
CLK => VSRAM1_ADDR_B[4].CLK
CLK => BGB_ENABLE.CLK
CLK => BGB_SEL.CLK
CLK => vscroll_mask[0].CLK
CLK => vscroll_mask[1].CLK
CLK => vscroll_mask[2].CLK
CLK => vscroll_mask[3].CLK
CLK => vscroll_mask[4].CLK
CLK => vscroll_mask[5].CLK
CLK => vscroll_mask[6].CLK
CLK => vscroll_mask[7].CLK
CLK => vscroll_mask[8].CLK
CLK => vscroll_mask[9].CLK
CLK => vscroll_mask[10].CLK
CLK => hscroll_mask[0].CLK
CLK => hscroll_mask[1].CLK
CLK => hscroll_mask[2].CLK
CLK => hscroll_mask[3].CLK
CLK => hscroll_mask[4].CLK
CLK => hscroll_mask[5].CLK
CLK => hscroll_mask[6].CLK
CLK => hscroll_mask[7].CLK
CLK => hscroll_mask[8].CLK
CLK => hscroll_mask[9].CLK
CLK => HSC_VRAM_ADDR[1].CLK
CLK => HSC_VRAM_ADDR[2].CLK
CLK => HSC_VRAM_ADDR[3].CLK
CLK => HSC_VRAM_ADDR[4].CLK
CLK => HSC_VRAM_ADDR[5].CLK
CLK => HSC_VRAM_ADDR[6].CLK
CLK => HSC_VRAM_ADDR[7].CLK
CLK => HSC_VRAM_ADDR[8].CLK
CLK => HSC_VRAM_ADDR[9].CLK
CLK => HSC_VRAM_ADDR[10].CLK
CLK => HSC_VRAM_ADDR[11].CLK
CLK => HSC_VRAM_ADDR[12].CLK
CLK => HSC_VRAM_ADDR[13].CLK
CLK => HSC_VRAM_ADDR[14].CLK
CLK => HSC_VRAM_ADDR[15].CLK
CLK => HSC_SEL.CLK
CLK => BGA_VRAM32_DO_REG[0].CLK
CLK => BGA_VRAM32_DO_REG[1].CLK
CLK => BGA_VRAM32_DO_REG[2].CLK
CLK => BGA_VRAM32_DO_REG[3].CLK
CLK => BGA_VRAM32_DO_REG[4].CLK
CLK => BGA_VRAM32_DO_REG[5].CLK
CLK => BGA_VRAM32_DO_REG[6].CLK
CLK => BGA_VRAM32_DO_REG[7].CLK
CLK => BGA_VRAM32_DO_REG[8].CLK
CLK => BGA_VRAM32_DO_REG[9].CLK
CLK => BGA_VRAM32_DO_REG[10].CLK
CLK => BGA_VRAM32_DO_REG[11].CLK
CLK => BGA_VRAM32_DO_REG[12].CLK
CLK => BGA_VRAM32_DO_REG[13].CLK
CLK => BGA_VRAM32_DO_REG[14].CLK
CLK => BGA_VRAM32_DO_REG[15].CLK
CLK => BGA_VRAM32_DO_REG[16].CLK
CLK => BGA_VRAM32_DO_REG[17].CLK
CLK => BGA_VRAM32_DO_REG[18].CLK
CLK => BGA_VRAM32_DO_REG[19].CLK
CLK => BGA_VRAM32_DO_REG[20].CLK
CLK => BGA_VRAM32_DO_REG[21].CLK
CLK => BGA_VRAM32_DO_REG[22].CLK
CLK => BGA_VRAM32_DO_REG[23].CLK
CLK => BGA_VRAM32_DO_REG[24].CLK
CLK => BGA_VRAM32_DO_REG[25].CLK
CLK => BGA_VRAM32_DO_REG[26].CLK
CLK => BGA_VRAM32_DO_REG[27].CLK
CLK => BGA_VRAM32_DO_REG[28].CLK
CLK => BGA_VRAM32_DO_REG[29].CLK
CLK => BGA_VRAM32_DO_REG[30].CLK
CLK => BGA_VRAM32_DO_REG[31].CLK
CLK => BGB_VRAM32_DO_REG[0].CLK
CLK => BGB_VRAM32_DO_REG[1].CLK
CLK => BGB_VRAM32_DO_REG[2].CLK
CLK => BGB_VRAM32_DO_REG[3].CLK
CLK => BGB_VRAM32_DO_REG[4].CLK
CLK => BGB_VRAM32_DO_REG[5].CLK
CLK => BGB_VRAM32_DO_REG[6].CLK
CLK => BGB_VRAM32_DO_REG[7].CLK
CLK => BGB_VRAM32_DO_REG[8].CLK
CLK => BGB_VRAM32_DO_REG[9].CLK
CLK => BGB_VRAM32_DO_REG[10].CLK
CLK => BGB_VRAM32_DO_REG[11].CLK
CLK => BGB_VRAM32_DO_REG[12].CLK
CLK => BGB_VRAM32_DO_REG[13].CLK
CLK => BGB_VRAM32_DO_REG[14].CLK
CLK => BGB_VRAM32_DO_REG[15].CLK
CLK => BGB_VRAM32_DO_REG[16].CLK
CLK => BGB_VRAM32_DO_REG[17].CLK
CLK => BGB_VRAM32_DO_REG[18].CLK
CLK => BGB_VRAM32_DO_REG[19].CLK
CLK => BGB_VRAM32_DO_REG[20].CLK
CLK => BGB_VRAM32_DO_REG[21].CLK
CLK => BGB_VRAM32_DO_REG[22].CLK
CLK => BGB_VRAM32_DO_REG[23].CLK
CLK => BGB_VRAM32_DO_REG[24].CLK
CLK => BGB_VRAM32_DO_REG[25].CLK
CLK => BGB_VRAM32_DO_REG[26].CLK
CLK => BGB_VRAM32_DO_REG[27].CLK
CLK => BGB_VRAM32_DO_REG[28].CLK
CLK => BGB_VRAM32_DO_REG[29].CLK
CLK => BGB_VRAM32_DO_REG[30].CLK
CLK => BGB_VRAM32_DO_REG[31].CLK
CLK => HSC_VRAM32_DO_REG[0].CLK
CLK => HSC_VRAM32_DO_REG[1].CLK
CLK => HSC_VRAM32_DO_REG[2].CLK
CLK => HSC_VRAM32_DO_REG[3].CLK
CLK => HSC_VRAM32_DO_REG[4].CLK
CLK => HSC_VRAM32_DO_REG[5].CLK
CLK => HSC_VRAM32_DO_REG[6].CLK
CLK => HSC_VRAM32_DO_REG[7].CLK
CLK => HSC_VRAM32_DO_REG[8].CLK
CLK => HSC_VRAM32_DO_REG[9].CLK
CLK => HSC_VRAM32_DO_REG[10].CLK
CLK => HSC_VRAM32_DO_REG[11].CLK
CLK => HSC_VRAM32_DO_REG[12].CLK
CLK => HSC_VRAM32_DO_REG[13].CLK
CLK => HSC_VRAM32_DO_REG[14].CLK
CLK => HSC_VRAM32_DO_REG[15].CLK
CLK => HSC_VRAM32_DO_REG[16].CLK
CLK => HSC_VRAM32_DO_REG[17].CLK
CLK => HSC_VRAM32_DO_REG[18].CLK
CLK => HSC_VRAM32_DO_REG[19].CLK
CLK => HSC_VRAM32_DO_REG[20].CLK
CLK => HSC_VRAM32_DO_REG[21].CLK
CLK => HSC_VRAM32_DO_REG[22].CLK
CLK => HSC_VRAM32_DO_REG[23].CLK
CLK => HSC_VRAM32_DO_REG[24].CLK
CLK => HSC_VRAM32_DO_REG[25].CLK
CLK => HSC_VRAM32_DO_REG[26].CLK
CLK => HSC_VRAM32_DO_REG[27].CLK
CLK => HSC_VRAM32_DO_REG[28].CLK
CLK => HSC_VRAM32_DO_REG[29].CLK
CLK => HSC_VRAM32_DO_REG[30].CLK
CLK => HSC_VRAM32_DO_REG[31].CLK
CLK => SP3_VRAM32_DO_REG[0].CLK
CLK => SP3_VRAM32_DO_REG[1].CLK
CLK => SP3_VRAM32_DO_REG[2].CLK
CLK => SP3_VRAM32_DO_REG[3].CLK
CLK => SP3_VRAM32_DO_REG[4].CLK
CLK => SP3_VRAM32_DO_REG[5].CLK
CLK => SP3_VRAM32_DO_REG[6].CLK
CLK => SP3_VRAM32_DO_REG[7].CLK
CLK => SP3_VRAM32_DO_REG[8].CLK
CLK => SP3_VRAM32_DO_REG[9].CLK
CLK => SP3_VRAM32_DO_REG[10].CLK
CLK => SP3_VRAM32_DO_REG[11].CLK
CLK => SP3_VRAM32_DO_REG[12].CLK
CLK => SP3_VRAM32_DO_REG[13].CLK
CLK => SP3_VRAM32_DO_REG[14].CLK
CLK => SP3_VRAM32_DO_REG[15].CLK
CLK => SP3_VRAM32_DO_REG[16].CLK
CLK => SP3_VRAM32_DO_REG[17].CLK
CLK => SP3_VRAM32_DO_REG[18].CLK
CLK => SP3_VRAM32_DO_REG[19].CLK
CLK => SP3_VRAM32_DO_REG[20].CLK
CLK => SP3_VRAM32_DO_REG[21].CLK
CLK => SP3_VRAM32_DO_REG[22].CLK
CLK => SP3_VRAM32_DO_REG[23].CLK
CLK => SP3_VRAM32_DO_REG[24].CLK
CLK => SP3_VRAM32_DO_REG[25].CLK
CLK => SP3_VRAM32_DO_REG[26].CLK
CLK => SP3_VRAM32_DO_REG[27].CLK
CLK => SP3_VRAM32_DO_REG[28].CLK
CLK => SP3_VRAM32_DO_REG[29].CLK
CLK => SP3_VRAM32_DO_REG[30].CLK
CLK => SP3_VRAM32_DO_REG[31].CLK
CLK => SP2_VRAM32_DO_REG[0].CLK
CLK => SP2_VRAM32_DO_REG[1].CLK
CLK => SP2_VRAM32_DO_REG[2].CLK
CLK => SP2_VRAM32_DO_REG[3].CLK
CLK => SP2_VRAM32_DO_REG[4].CLK
CLK => SP2_VRAM32_DO_REG[5].CLK
CLK => SP2_VRAM32_DO_REG[6].CLK
CLK => SP2_VRAM32_DO_REG[7].CLK
CLK => SP2_VRAM32_DO_REG[8].CLK
CLK => SP2_VRAM32_DO_REG[9].CLK
CLK => SP2_VRAM32_DO_REG[10].CLK
CLK => SP2_VRAM32_DO_REG[11].CLK
CLK => SP2_VRAM32_DO_REG[12].CLK
CLK => SP2_VRAM32_DO_REG[13].CLK
CLK => SP2_VRAM32_DO_REG[14].CLK
CLK => SP2_VRAM32_DO_REG[15].CLK
CLK => SP2_VRAM32_DO_REG[16].CLK
CLK => SP2_VRAM32_DO_REG[17].CLK
CLK => SP2_VRAM32_DO_REG[18].CLK
CLK => SP2_VRAM32_DO_REG[19].CLK
CLK => SP2_VRAM32_DO_REG[20].CLK
CLK => SP2_VRAM32_DO_REG[21].CLK
CLK => SP2_VRAM32_DO_REG[22].CLK
CLK => SP2_VRAM32_DO_REG[23].CLK
CLK => SP2_VRAM32_DO_REG[24].CLK
CLK => vram32_a_reg[1].CLK
CLK => vram32_a_reg[2].CLK
CLK => vram32_a_reg[3].CLK
CLK => vram32_a_reg[4].CLK
CLK => vram32_a_reg[5].CLK
CLK => vram32_a_reg[6].CLK
CLK => vram32_a_reg[7].CLK
CLK => vram32_a_reg[8].CLK
CLK => vram32_a_reg[9].CLK
CLK => vram32_a_reg[10].CLK
CLK => vram32_a_reg[11].CLK
CLK => vram32_a_reg[12].CLK
CLK => vram32_a_reg[13].CLK
CLK => vram32_a_reg[14].CLK
CLK => vram32_a_reg[15].CLK
CLK => BGB_VRAM32_ACK_REG.CLK
CLK => BGA_VRAM32_ACK_REG.CLK
CLK => SP3_VRAM32_ACK_REG.CLK
CLK => RAM_REQ_PROGRESS.CLK
CLK => vram32_req_reg.CLK
CLK => dualportram:bga_ci.clock
CLK => dualportram:obj_ci2.clock
CLK => obj_cache:obj_cache.clock
CLK => dualportram:obj_visinfo.clock
CLK => dualportram:obj_spinfo.clock
CLK => dualportram:cram.clock
CLK => dualportram:vsram0.clock
CLK => dualportram:vsram1.clock
CLK => DMAC~21.DATAIN
CLK => DTC~16.DATAIN
CLK => PIX_MODE~4.DATAIN
CLK => SP3C~6.DATAIN
CLK => SP2C~9.DATAIN
CLK => SP1C~9.DATAIN
CLK => BGAC_VSRAM~4.DATAIN
CLK => BGAC~13.DATAIN
CLK => BGBC_VSRAM~4.DATAIN
CLK => BGBC~13.DATAIN
CLK => VMC32~2.DATAIN
CLK => dualportram:obj_ci.clock
SEL => process_14.IN1
SEL => FF_DTACK_N.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_ADDR.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_DATA.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_CODE.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_DELAY.OUTPUTSELECT
SEL => FIFO_WR_POS.OUTPUTSELECT
SEL => FIFO_WR_POS.OUTPUTSELECT
SEL => FIFO_QUEUE.OUTPUTSELECT
SEL => FIFO_QUEUE.OUTPUTSELECT
SEL => FIFO_QUEUE.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => ADDR.OUTPUTSELECT
SEL => DMA_VBUS.OUTPUTSELECT
SEL => BR_N.OUTPUTSELECT
SEL => DMA_FILL.OUTPUTSELECT
SEL => DMA_COPY.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => REG.OUTPUTSELECT
SEL => DT_RD_CODE.OUTPUTSELECT
SEL => DT_RD_CODE.OUTPUTSELECT
SEL => DT_RD_CODE.OUTPUTSELECT
SEL => DT_RD_CODE.OUTPUTSELECT
SEL => SOVR_CLR.OUTPUTSELECT
SEL => FF_DO[15].ENA
SEL => FF_DO[14].ENA
SEL => FF_DO[13].ENA
SEL => FF_DO[12].ENA
SEL => FF_DO[11].ENA
SEL => FF_DO[10].ENA
SEL => FF_DO[9].ENA
SEL => FF_DO[8].ENA
SEL => FF_DO[7].ENA
SEL => FF_DO[6].ENA
SEL => FF_DO[5].ENA
SEL => FF_DO[4].ENA
SEL => FF_DO[3].ENA
SEL => FF_DO[2].ENA
SEL => FF_DO[1].ENA
SEL => FF_DO[0].ENA
SEL => PENDING.ENA
SEL => CODE[5].ENA
SEL => CODE[4].ENA
SEL => CODE[3].ENA
SEL => CODE[2].ENA
SEL => CODE[1].ENA
SEL => CODE[0].ENA
SEL => DT_RD_SEL.ENA
SEL => DBG[8].ENA
SEL => DBG[7].ENA
SEL => DBG[6].ENA
SEL => REG[0][4].ENA
SEL => REG[0][1].ENA
SEL => REG[1][7].ENA
SEL => REG[1][6].ENA
SEL => REG[1][5].ENA
SEL => REG[1][4].ENA
SEL => REG[1][3].ENA
SEL => REG[1][2].ENA
SEL => REG[2][5].ENA
SEL => REG[2][4].ENA
SEL => REG[2][3].ENA
SEL => REG[3][5].ENA
SEL => REG[3][4].ENA
SEL => REG[3][3].ENA
SEL => REG[3][2].ENA
SEL => REG[3][1].ENA
SEL => REG[4][2].ENA
SEL => REG[4][1].ENA
SEL => REG[4][0].ENA
SEL => REG[5][7].ENA
SEL => REG[5][6].ENA
SEL => REG[5][5].ENA
SEL => REG[5][4].ENA
SEL => REG[5][3].ENA
SEL => REG[5][2].ENA
SEL => REG[5][1].ENA
SEL => REG[5][0].ENA
SEL => REG[7][5].ENA
SEL => REG[7][4].ENA
SEL => REG[7][3].ENA
SEL => REG[7][2].ENA
SEL => REG[7][1].ENA
SEL => REG[7][0].ENA
SEL => REG[10][7].ENA
SEL => REG[10][6].ENA
SEL => REG[10][5].ENA
SEL => REG[10][4].ENA
SEL => REG[10][3].ENA
SEL => REG[10][2].ENA
SEL => REG[10][1].ENA
SEL => REG[10][0].ENA
SEL => REG[11][2].ENA
SEL => REG[11][1].ENA
SEL => REG[11][0].ENA
SEL => REG[12][7].ENA
SEL => REG[12][3].ENA
SEL => REG[12][2].ENA
SEL => REG[12][1].ENA
SEL => REG[12][0].ENA
SEL => REG[13][5].ENA
SEL => REG[13][4].ENA
SEL => REG[13][3].ENA
SEL => REG[13][2].ENA
SEL => REG[13][1].ENA
SEL => REG[13][0].ENA
SEL => REG[15][7].ENA
SEL => REG[15][6].ENA
SEL => REG[15][5].ENA
SEL => REG[15][4].ENA
SEL => REG[15][3].ENA
SEL => REG[15][2].ENA
SEL => REG[15][1].ENA
SEL => REG[15][0].ENA
SEL => REG[16][5].ENA
SEL => REG[16][4].ENA
SEL => REG[16][1].ENA
SEL => REG[16][0].ENA
SEL => REG[17][7].ENA
SEL => REG[17][4].ENA
SEL => REG[17][3].ENA
SEL => REG[17][2].ENA
SEL => REG[17][1].ENA
SEL => REG[17][0].ENA
SEL => REG[18][7].ENA
SEL => REG[18][4].ENA
SEL => REG[18][3].ENA
SEL => REG[18][2].ENA
SEL => REG[18][1].ENA
SEL => REG[18][0].ENA
SEL => REG[23][7].ENA
SEL => REG[23][6].ENA
SEL => REG[23][5].ENA
SEL => REG[23][4].ENA
SEL => REG[23][3].ENA
SEL => REG[23][2].ENA
SEL => REG[23][1].ENA
SEL => REG[23][0].ENA
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => Equal123.IN5
A[2] => Equal124.IN5
A[2] => Equal129.IN5
A[3] => Equal123.IN4
A[3] => Equal124.IN4
A[3] => Equal129.IN4
A[3] => Equal130.IN3
A[4] => Equal123.IN3
A[4] => Equal124.IN3
A[4] => Equal129.IN3
A[4] => Equal130.IN2
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DO.OUTPUTSELECT
A[4] => FF_DTACK_N.OUTPUTSELECT
RNW => PENDING.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_ADDR.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_DATA.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_CODE.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_DELAY.OUTPUTSELECT
RNW => FIFO_WR_POS.OUTPUTSELECT
RNW => FIFO_WR_POS.OUTPUTSELECT
RNW => FIFO_QUEUE.OUTPUTSELECT
RNW => FIFO_QUEUE.OUTPUTSELECT
RNW => FIFO_QUEUE.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => ADDR.OUTPUTSELECT
RNW => FF_DTACK_N.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => CODE.OUTPUTSELECT
RNW => DMA_VBUS.OUTPUTSELECT
RNW => BR_N.OUTPUTSELECT
RNW => DMA_FILL.OUTPUTSELECT
RNW => DMA_COPY.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => REG.OUTPUTSELECT
RNW => DBG.OUTPUTSELECT
RNW => DBG.OUTPUTSELECT
RNW => DBG.OUTPUTSELECT
RNW => DT_RD_SEL.OUTPUTSELECT
RNW => DT_RD_CODE.OUTPUTSELECT
RNW => DT_RD_CODE.OUTPUTSELECT
RNW => DT_RD_CODE.OUTPUTSELECT
RNW => DT_RD_CODE.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => FF_DO.OUTPUTSELECT
RNW => SOVR_CLR.OUTPUTSELECT
DI[0] => FIFO_DATA.DATAB
DI[0] => FIFO_DATA.DATAB
DI[0] => FIFO_DATA.DATAB
DI[0] => FIFO_DATA.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => REG.DATAB
DI[0] => ADDR.DATAA
DI[0] => ADDR.DATAB
DI[1] => FIFO_DATA.DATAB
DI[1] => FIFO_DATA.DATAB
DI[1] => FIFO_DATA.DATAB
DI[1] => FIFO_DATA.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => REG.DATAB
DI[1] => ADDR.DATAA
DI[1] => ADDR.DATAB
DI[2] => FIFO_DATA.DATAB
DI[2] => FIFO_DATA.DATAB
DI[2] => FIFO_DATA.DATAB
DI[2] => FIFO_DATA.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => REG.DATAB
DI[2] => ADDR.DATAA
DI[2] => ADDR.DATAB
DI[3] => FIFO_DATA.DATAB
DI[3] => FIFO_DATA.DATAB
DI[3] => FIFO_DATA.DATAB
DI[3] => FIFO_DATA.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => REG.DATAB
DI[3] => ADDR.DATAA
DI[4] => FIFO_DATA.DATAB
DI[4] => FIFO_DATA.DATAB
DI[4] => FIFO_DATA.DATAB
DI[4] => FIFO_DATA.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => REG.DATAB
DI[4] => ADDR.DATAA
DI[4] => CODE.DATAB
DI[5] => FIFO_DATA.DATAB
DI[5] => FIFO_DATA.DATAB
DI[5] => FIFO_DATA.DATAB
DI[5] => FIFO_DATA.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => REG.DATAB
DI[5] => ADDR.DATAA
DI[5] => CODE.DATAB
DI[6] => FIFO_DATA.DATAB
DI[6] => FIFO_DATA.DATAB
DI[6] => FIFO_DATA.DATAB
DI[6] => FIFO_DATA.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => REG.DATAB
DI[6] => ADDR.DATAA
DI[6] => CODE.DATAB
DI[6] => DBG.DATAB
DI[7] => FIFO_DATA.DATAB
DI[7] => FIFO_DATA.DATAB
DI[7] => FIFO_DATA.DATAB
DI[7] => FIFO_DATA.DATAB
DI[7] => DMA_VBUS.OUTPUTSELECT
DI[7] => BR_N.OUTPUTSELECT
DI[7] => DMA_FILL.OUTPUTSELECT
DI[7] => DMA_COPY.OUTPUTSELECT
DI[7] => CODE.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => REG.DATAB
DI[7] => ADDR.DATAA
DI[7] => DBG.DATAB
DI[8] => FIFO_DATA.DATAB
DI[8] => FIFO_DATA.DATAB
DI[8] => FIFO_DATA.DATAB
DI[8] => FIFO_DATA.DATAB
DI[8] => LessThan14.IN10
DI[8] => Decoder1.IN4
DI[8] => ADDR.DATAA
DI[8] => DBG.DATAB
DI[9] => FIFO_DATA.DATAB
DI[9] => FIFO_DATA.DATAB
DI[9] => FIFO_DATA.DATAB
DI[9] => FIFO_DATA.DATAB
DI[9] => LessThan14.IN9
DI[9] => Decoder1.IN3
DI[9] => ADDR.DATAA
DI[10] => FIFO_DATA.DATAB
DI[10] => FIFO_DATA.DATAB
DI[10] => FIFO_DATA.DATAB
DI[10] => FIFO_DATA.DATAB
DI[10] => LessThan14.IN8
DI[10] => Decoder1.IN2
DI[10] => ADDR.DATAA
DI[11] => FIFO_DATA.DATAB
DI[11] => FIFO_DATA.DATAB
DI[11] => FIFO_DATA.DATAB
DI[11] => FIFO_DATA.DATAB
DI[11] => LessThan14.IN7
DI[11] => Decoder1.IN1
DI[11] => ADDR.DATAA
DI[12] => FIFO_DATA.DATAB
DI[12] => FIFO_DATA.DATAB
DI[12] => FIFO_DATA.DATAB
DI[12] => FIFO_DATA.DATAB
DI[12] => LessThan14.IN6
DI[12] => Decoder1.IN0
DI[12] => ADDR.DATAA
DI[13] => FIFO_DATA.DATAB
DI[13] => FIFO_DATA.DATAB
DI[13] => FIFO_DATA.DATAB
DI[13] => FIFO_DATA.DATAB
DI[13] => ADDR.DATAA
DI[14] => FIFO_DATA.DATAB
DI[14] => FIFO_DATA.DATAB
DI[14] => FIFO_DATA.DATAB
DI[14] => FIFO_DATA.DATAB
DI[14] => Equal122.IN3
DI[14] => CODE.DATAA
DI[15] => FIFO_DATA.DATAB
DI[15] => FIFO_DATA.DATAB
DI[15] => FIFO_DATA.DATAB
DI[15] => FIFO_DATA.DATAB
DI[15] => Equal122.IN2
DI[15] => CODE.DATAA
DO[0] <= FF_DO[0].DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= FF_DO[1].DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= FF_DO[2].DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= FF_DO[3].DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= FF_DO[4].DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= FF_DO[5].DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= FF_DO[6].DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= FF_DO[7].DB_MAX_OUTPUT_PORT_TYPE
DO[8] <= FF_DO[8].DB_MAX_OUTPUT_PORT_TYPE
DO[9] <= FF_DO[9].DB_MAX_OUTPUT_PORT_TYPE
DO[10] <= FF_DO[10].DB_MAX_OUTPUT_PORT_TYPE
DO[11] <= FF_DO[11].DB_MAX_OUTPUT_PORT_TYPE
DO[12] <= FF_DO[12].DB_MAX_OUTPUT_PORT_TYPE
DO[13] <= FF_DO[13].DB_MAX_OUTPUT_PORT_TYPE
DO[14] <= FF_DO[14].DB_MAX_OUTPUT_PORT_TYPE
DO[15] <= FF_DO[15].DB_MAX_OUTPUT_PORT_TYPE
DTACK_N <= FF_DTACK_N.DB_MAX_OUTPUT_PORT_TYPE
vram_req <= DT_VRAM_SEL.DB_MAX_OUTPUT_PORT_TYPE
vram_ack => early_ack_dt.IN1
vram_we <= DT_VRAM_RNW.DB_MAX_OUTPUT_PORT_TYPE
vram_a[1] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[2] <= DT_VRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
vram_a[3] <= DT_VRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
vram_a[4] <= DT_VRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
vram_a[5] <= DT_VRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
vram_a[6] <= DT_VRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
vram_a[7] <= DT_VRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
vram_a[8] <= DT_VRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
vram_a[9] <= DT_VRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
vram_a[10] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[11] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[12] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[13] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[14] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[15] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_d[0] <= DT_VRAM_DI[0].DB_MAX_OUTPUT_PORT_TYPE
vram_d[1] <= DT_VRAM_DI[1].DB_MAX_OUTPUT_PORT_TYPE
vram_d[2] <= DT_VRAM_DI[2].DB_MAX_OUTPUT_PORT_TYPE
vram_d[3] <= DT_VRAM_DI[3].DB_MAX_OUTPUT_PORT_TYPE
vram_d[4] <= DT_VRAM_DI[4].DB_MAX_OUTPUT_PORT_TYPE
vram_d[5] <= DT_VRAM_DI[5].DB_MAX_OUTPUT_PORT_TYPE
vram_d[6] <= DT_VRAM_DI[6].DB_MAX_OUTPUT_PORT_TYPE
vram_d[7] <= DT_VRAM_DI[7].DB_MAX_OUTPUT_PORT_TYPE
vram_d[8] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[9] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[10] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[11] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[12] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[13] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[14] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_d[15] <= vram_d.DB_MAX_OUTPUT_PORT_TYPE
vram_q[0] => DT_RD_DATA.DATAB
vram_q[0] => DT_RD_DATA.DATAA
vram_q[0] => DT_VRAM_DI.DATAB
vram_q[1] => DT_RD_DATA.DATAB
vram_q[1] => DT_RD_DATA.DATAA
vram_q[1] => DT_VRAM_DI.DATAB
vram_q[2] => DT_RD_DATA.DATAB
vram_q[2] => DT_RD_DATA.DATAA
vram_q[2] => DT_VRAM_DI.DATAB
vram_q[3] => DT_RD_DATA.DATAB
vram_q[3] => DT_RD_DATA.DATAA
vram_q[3] => DT_VRAM_DI.DATAB
vram_q[4] => DT_RD_DATA.DATAB
vram_q[4] => DT_RD_DATA.DATAA
vram_q[4] => DT_VRAM_DI.DATAB
vram_q[5] => DT_RD_DATA.DATAB
vram_q[5] => DT_RD_DATA.DATAA
vram_q[5] => DT_VRAM_DI.DATAB
vram_q[6] => DT_RD_DATA.DATAB
vram_q[6] => DT_RD_DATA.DATAA
vram_q[6] => DT_VRAM_DI.DATAB
vram_q[7] => DT_RD_DATA.DATAB
vram_q[7] => DT_RD_DATA.DATAA
vram_q[7] => DT_VRAM_DI.DATAB
vram_q[8] => DT_RD_DATA.DATAA
vram_q[8] => DT_RD_DATA.DATAA
vram_q[8] => DT_VRAM_DI.DATAA
vram_q[9] => DT_RD_DATA.DATAA
vram_q[9] => DT_RD_DATA.DATAA
vram_q[9] => DT_VRAM_DI.DATAA
vram_q[10] => DT_RD_DATA.DATAA
vram_q[10] => DT_RD_DATA.DATAA
vram_q[10] => DT_VRAM_DI.DATAA
vram_q[11] => DT_RD_DATA.DATAA
vram_q[11] => DT_RD_DATA.DATAA
vram_q[11] => DT_VRAM_DI.DATAA
vram_q[12] => DT_RD_DATA.DATAA
vram_q[12] => DT_RD_DATA.DATAA
vram_q[12] => DT_VRAM_DI.DATAA
vram_q[13] => DT_RD_DATA.DATAA
vram_q[13] => DT_RD_DATA.DATAA
vram_q[13] => DT_VRAM_DI.DATAA
vram_q[14] => DT_RD_DATA.DATAA
vram_q[14] => DT_RD_DATA.DATAA
vram_q[14] => DT_VRAM_DI.DATAA
vram_q[15] => DT_RD_DATA.DATAA
vram_q[15] => DT_RD_DATA.DATAA
vram_q[15] => DT_VRAM_DI.DATAA
vram_u_n <= vram_u_n.DB_MAX_OUTPUT_PORT_TYPE
vram_l_n <= vram_l_n.DB_MAX_OUTPUT_PORT_TYPE
vram32_req <= vram32_req.DB_MAX_OUTPUT_PORT_TYPE
vram32_ack => vram32_req.IN1
vram32_a[1] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[2] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[3] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[4] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[5] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[6] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[7] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[8] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[9] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[10] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[11] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[12] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[13] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[14] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_a[15] <= vram32_a.DB_MAX_OUTPUT_PORT_TYPE
vram32_q[0] => SP2_VRAM32_DO[0].DATAB
vram32_q[0] => SP3_VRAM32_DO[0].DATAB
vram32_q[0] => HSC_VRAM32_DO[0].DATAB
vram32_q[0] => BGB_VRAM32_DO[0].DATAB
vram32_q[0] => BGA_VRAM32_DO[0].DATAB
vram32_q[1] => SP2_VRAM32_DO[1].DATAB
vram32_q[1] => SP3_VRAM32_DO[1].DATAB
vram32_q[1] => HSC_VRAM32_DO[1].DATAB
vram32_q[1] => BGB_VRAM32_DO[1].DATAB
vram32_q[1] => BGA_VRAM32_DO[1].DATAB
vram32_q[2] => SP2_VRAM32_DO[2].DATAB
vram32_q[2] => SP3_VRAM32_DO[2].DATAB
vram32_q[2] => HSC_VRAM32_DO[2].DATAB
vram32_q[2] => BGB_VRAM32_DO[2].DATAB
vram32_q[2] => BGA_VRAM32_DO[2].DATAB
vram32_q[3] => SP2_VRAM32_DO[3].DATAB
vram32_q[3] => SP3_VRAM32_DO[3].DATAB
vram32_q[3] => HSC_VRAM32_DO[3].DATAB
vram32_q[3] => BGB_VRAM32_DO[3].DATAB
vram32_q[3] => BGA_VRAM32_DO[3].DATAB
vram32_q[4] => SP2_VRAM32_DO[4].DATAB
vram32_q[4] => SP3_VRAM32_DO[4].DATAB
vram32_q[4] => HSC_VRAM32_DO[4].DATAB
vram32_q[4] => BGB_VRAM32_DO[4].DATAB
vram32_q[4] => BGA_VRAM32_DO[4].DATAB
vram32_q[5] => SP2_VRAM32_DO[5].DATAB
vram32_q[5] => SP3_VRAM32_DO[5].DATAB
vram32_q[5] => HSC_VRAM32_DO[5].DATAB
vram32_q[5] => BGB_VRAM32_DO[5].DATAB
vram32_q[5] => BGA_VRAM32_DO[5].DATAB
vram32_q[6] => SP2_VRAM32_DO[6].DATAB
vram32_q[6] => SP3_VRAM32_DO[6].DATAB
vram32_q[6] => HSC_VRAM32_DO[6].DATAB
vram32_q[6] => BGB_VRAM32_DO[6].DATAB
vram32_q[6] => BGA_VRAM32_DO[6].DATAB
vram32_q[7] => SP2_VRAM32_DO[7].DATAB
vram32_q[7] => SP3_VRAM32_DO[7].DATAB
vram32_q[7] => HSC_VRAM32_DO[7].DATAB
vram32_q[7] => BGB_VRAM32_DO[7].DATAB
vram32_q[7] => BGA_VRAM32_DO[7].DATAB
vram32_q[8] => SP2_VRAM32_DO[8].DATAB
vram32_q[8] => SP3_VRAM32_DO[8].DATAB
vram32_q[8] => HSC_VRAM32_DO[8].DATAB
vram32_q[8] => BGB_VRAM32_DO[8].DATAB
vram32_q[8] => BGA_VRAM32_DO[8].DATAB
vram32_q[9] => SP2_VRAM32_DO[9].DATAB
vram32_q[9] => SP3_VRAM32_DO[9].DATAB
vram32_q[9] => HSC_VRAM32_DO[9].DATAB
vram32_q[9] => BGB_VRAM32_DO[9].DATAB
vram32_q[9] => BGA_VRAM32_DO[9].DATAB
vram32_q[10] => SP2_VRAM32_DO[10].DATAB
vram32_q[10] => SP3_VRAM32_DO[10].DATAB
vram32_q[10] => HSC_VRAM32_DO[10].DATAB
vram32_q[10] => BGB_VRAM32_DO[10].DATAB
vram32_q[10] => BGA_VRAM32_DO[10].DATAB
vram32_q[11] => SP2_VRAM32_DO[11].DATAB
vram32_q[11] => SP3_VRAM32_DO[11].DATAB
vram32_q[11] => HSC_VRAM32_DO[11].DATAB
vram32_q[11] => BGB_VRAM32_DO[11].DATAB
vram32_q[11] => BGA_VRAM32_DO[11].DATAB
vram32_q[12] => SP2_VRAM32_DO[12].DATAB
vram32_q[12] => SP3_VRAM32_DO[12].DATAB
vram32_q[12] => HSC_VRAM32_DO[12].DATAB
vram32_q[12] => BGB_VRAM32_DO[12].DATAB
vram32_q[12] => BGA_VRAM32_DO[12].DATAB
vram32_q[13] => SP2_VRAM32_DO[13].DATAB
vram32_q[13] => SP3_VRAM32_DO[13].DATAB
vram32_q[13] => HSC_VRAM32_DO[13].DATAB
vram32_q[13] => BGB_VRAM32_DO[13].DATAB
vram32_q[13] => BGA_VRAM32_DO[13].DATAB
vram32_q[14] => SP2_VRAM32_DO[14].DATAB
vram32_q[14] => SP3_VRAM32_DO[14].DATAB
vram32_q[14] => HSC_VRAM32_DO[14].DATAB
vram32_q[14] => BGB_VRAM32_DO[14].DATAB
vram32_q[14] => BGA_VRAM32_DO[14].DATAB
vram32_q[15] => SP2_VRAM32_DO[15].DATAB
vram32_q[15] => SP3_VRAM32_DO[15].DATAB
vram32_q[15] => HSC_VRAM32_DO[15].DATAB
vram32_q[15] => BGB_VRAM32_DO[15].DATAB
vram32_q[15] => BGA_VRAM32_DO[15].DATAB
vram32_q[16] => SP2_VRAM32_DO[16].DATAB
vram32_q[16] => SP3_VRAM32_DO[16].DATAB
vram32_q[16] => HSC_VRAM32_DO[16].DATAB
vram32_q[16] => BGB_VRAM32_DO[16].DATAB
vram32_q[16] => BGA_VRAM32_DO[16].DATAB
vram32_q[17] => SP2_VRAM32_DO[17].DATAB
vram32_q[17] => SP3_VRAM32_DO[17].DATAB
vram32_q[17] => HSC_VRAM32_DO[17].DATAB
vram32_q[17] => BGB_VRAM32_DO[17].DATAB
vram32_q[17] => BGA_VRAM32_DO[17].DATAB
vram32_q[18] => SP2_VRAM32_DO[18].DATAB
vram32_q[18] => SP3_VRAM32_DO[18].DATAB
vram32_q[18] => HSC_VRAM32_DO[18].DATAB
vram32_q[18] => BGB_VRAM32_DO[18].DATAB
vram32_q[18] => BGA_VRAM32_DO[18].DATAB
vram32_q[19] => SP2_VRAM32_DO[19].DATAB
vram32_q[19] => SP3_VRAM32_DO[19].DATAB
vram32_q[19] => HSC_VRAM32_DO[19].DATAB
vram32_q[19] => BGB_VRAM32_DO[19].DATAB
vram32_q[19] => BGA_VRAM32_DO[19].DATAB
vram32_q[20] => SP2_VRAM32_DO[20].DATAB
vram32_q[20] => SP3_VRAM32_DO[20].DATAB
vram32_q[20] => HSC_VRAM32_DO[20].DATAB
vram32_q[20] => BGB_VRAM32_DO[20].DATAB
vram32_q[20] => BGA_VRAM32_DO[20].DATAB
vram32_q[21] => SP2_VRAM32_DO[21].DATAB
vram32_q[21] => SP3_VRAM32_DO[21].DATAB
vram32_q[21] => HSC_VRAM32_DO[21].DATAB
vram32_q[21] => BGB_VRAM32_DO[21].DATAB
vram32_q[21] => BGA_VRAM32_DO[21].DATAB
vram32_q[22] => SP2_VRAM32_DO[22].DATAB
vram32_q[22] => SP3_VRAM32_DO[22].DATAB
vram32_q[22] => HSC_VRAM32_DO[22].DATAB
vram32_q[22] => BGB_VRAM32_DO[22].DATAB
vram32_q[22] => BGA_VRAM32_DO[22].DATAB
vram32_q[23] => SP2_VRAM32_DO[23].DATAB
vram32_q[23] => SP3_VRAM32_DO[23].DATAB
vram32_q[23] => HSC_VRAM32_DO[23].DATAB
vram32_q[23] => BGB_VRAM32_DO[23].DATAB
vram32_q[23] => BGA_VRAM32_DO[23].DATAB
vram32_q[24] => SP2_VRAM32_DO[24].DATAB
vram32_q[24] => SP3_VRAM32_DO[24].DATAB
vram32_q[24] => HSC_VRAM32_DO[24].DATAB
vram32_q[24] => BGB_VRAM32_DO[24].DATAB
vram32_q[24] => BGA_VRAM32_DO[24].DATAB
vram32_q[25] => SP3_VRAM32_DO[25].DATAB
vram32_q[25] => HSC_VRAM32_DO[25].DATAB
vram32_q[25] => BGB_VRAM32_DO[25].DATAB
vram32_q[25] => BGA_VRAM32_DO[25].DATAB
vram32_q[26] => SP3_VRAM32_DO[26].DATAB
vram32_q[26] => HSC_VRAM32_DO[26].DATAB
vram32_q[26] => BGB_VRAM32_DO[26].DATAB
vram32_q[26] => BGA_VRAM32_DO[26].DATAB
vram32_q[27] => SP3_VRAM32_DO[27].DATAB
vram32_q[27] => HSC_VRAM32_DO[27].DATAB
vram32_q[27] => BGB_VRAM32_DO[27].DATAB
vram32_q[27] => BGA_VRAM32_DO[27].DATAB
vram32_q[28] => SP3_VRAM32_DO[28].DATAB
vram32_q[28] => HSC_VRAM32_DO[28].DATAB
vram32_q[28] => BGB_VRAM32_DO[28].DATAB
vram32_q[28] => BGA_VRAM32_DO[28].DATAB
vram32_q[29] => SP3_VRAM32_DO[29].DATAB
vram32_q[29] => HSC_VRAM32_DO[29].DATAB
vram32_q[29] => BGB_VRAM32_DO[29].DATAB
vram32_q[29] => BGA_VRAM32_DO[29].DATAB
vram32_q[30] => SP3_VRAM32_DO[30].DATAB
vram32_q[30] => HSC_VRAM32_DO[30].DATAB
vram32_q[30] => BGB_VRAM32_DO[30].DATAB
vram32_q[30] => BGA_VRAM32_DO[30].DATAB
vram32_q[31] => SP3_VRAM32_DO[31].DATAB
vram32_q[31] => HSC_VRAM32_DO[31].DATAB
vram32_q[31] => BGB_VRAM32_DO[31].DATAB
vram32_q[31] => BGA_VRAM32_DO[31].DATAB
HINT <= HINT_FF.DB_MAX_OUTPUT_PORT_TYPE
VINT_TG68 <= VINT_TG68_FF.DB_MAX_OUTPUT_PORT_TYPE
VINT_T80 <= VINT_T80_FF.DB_MAX_OUTPUT_PORT_TYPE
INTACK => process_15.IN1
INTACK => INTACK_D.DATAIN
BR_N <= BR_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
BG_N => BGACK_N_REG.OUTPUTSELECT
BG_N => BR_N.OUTPUTSELECT
BGACK_N <= BGACK_N_REG.DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[1] <= FF_VBUS_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[2] <= FF_VBUS_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[3] <= FF_VBUS_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[4] <= FF_VBUS_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[5] <= FF_VBUS_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[6] <= FF_VBUS_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[7] <= FF_VBUS_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[8] <= FF_VBUS_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[9] <= FF_VBUS_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[10] <= FF_VBUS_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[11] <= FF_VBUS_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[12] <= FF_VBUS_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[13] <= FF_VBUS_ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[14] <= FF_VBUS_ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[15] <= FF_VBUS_ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[16] <= FF_VBUS_ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[17] <= FF_VBUS_ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[18] <= FF_VBUS_ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[19] <= FF_VBUS_ADDR[19].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[20] <= FF_VBUS_ADDR[20].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[21] <= FF_VBUS_ADDR[21].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[22] <= FF_VBUS_ADDR[22].DB_MAX_OUTPUT_PORT_TYPE
VBUS_ADDR[23] <= FF_VBUS_ADDR[23].DB_MAX_OUTPUT_PORT_TYPE
VBUS_DATA[0] => DT_DMAV_DATA.DATAB
VBUS_DATA[0] => FIFO_DATA.DATAB
VBUS_DATA[0] => FIFO_DATA.DATAB
VBUS_DATA[0] => FIFO_DATA.DATAB
VBUS_DATA[0] => FIFO_DATA.DATAB
VBUS_DATA[1] => DT_DMAV_DATA.DATAB
VBUS_DATA[1] => FIFO_DATA.DATAB
VBUS_DATA[1] => FIFO_DATA.DATAB
VBUS_DATA[1] => FIFO_DATA.DATAB
VBUS_DATA[1] => FIFO_DATA.DATAB
VBUS_DATA[2] => DT_DMAV_DATA.DATAB
VBUS_DATA[2] => FIFO_DATA.DATAB
VBUS_DATA[2] => FIFO_DATA.DATAB
VBUS_DATA[2] => FIFO_DATA.DATAB
VBUS_DATA[2] => FIFO_DATA.DATAB
VBUS_DATA[3] => DT_DMAV_DATA.DATAB
VBUS_DATA[3] => FIFO_DATA.DATAB
VBUS_DATA[3] => FIFO_DATA.DATAB
VBUS_DATA[3] => FIFO_DATA.DATAB
VBUS_DATA[3] => FIFO_DATA.DATAB
VBUS_DATA[4] => DT_DMAV_DATA.DATAB
VBUS_DATA[4] => FIFO_DATA.DATAB
VBUS_DATA[4] => FIFO_DATA.DATAB
VBUS_DATA[4] => FIFO_DATA.DATAB
VBUS_DATA[4] => FIFO_DATA.DATAB
VBUS_DATA[5] => DT_DMAV_DATA.DATAB
VBUS_DATA[5] => FIFO_DATA.DATAB
VBUS_DATA[5] => FIFO_DATA.DATAB
VBUS_DATA[5] => FIFO_DATA.DATAB
VBUS_DATA[5] => FIFO_DATA.DATAB
VBUS_DATA[6] => DT_DMAV_DATA.DATAB
VBUS_DATA[6] => FIFO_DATA.DATAB
VBUS_DATA[6] => FIFO_DATA.DATAB
VBUS_DATA[6] => FIFO_DATA.DATAB
VBUS_DATA[6] => FIFO_DATA.DATAB
VBUS_DATA[7] => DT_DMAV_DATA.DATAB
VBUS_DATA[7] => FIFO_DATA.DATAB
VBUS_DATA[7] => FIFO_DATA.DATAB
VBUS_DATA[7] => FIFO_DATA.DATAB
VBUS_DATA[7] => FIFO_DATA.DATAB
VBUS_DATA[8] => DT_DMAV_DATA.DATAB
VBUS_DATA[8] => FIFO_DATA.DATAB
VBUS_DATA[8] => FIFO_DATA.DATAB
VBUS_DATA[8] => FIFO_DATA.DATAB
VBUS_DATA[8] => FIFO_DATA.DATAB
VBUS_DATA[9] => DT_DMAV_DATA.DATAB
VBUS_DATA[9] => FIFO_DATA.DATAB
VBUS_DATA[9] => FIFO_DATA.DATAB
VBUS_DATA[9] => FIFO_DATA.DATAB
VBUS_DATA[9] => FIFO_DATA.DATAB
VBUS_DATA[10] => DT_DMAV_DATA.DATAB
VBUS_DATA[10] => FIFO_DATA.DATAB
VBUS_DATA[10] => FIFO_DATA.DATAB
VBUS_DATA[10] => FIFO_DATA.DATAB
VBUS_DATA[10] => FIFO_DATA.DATAB
VBUS_DATA[11] => DT_DMAV_DATA.DATAB
VBUS_DATA[11] => FIFO_DATA.DATAB
VBUS_DATA[11] => FIFO_DATA.DATAB
VBUS_DATA[11] => FIFO_DATA.DATAB
VBUS_DATA[11] => FIFO_DATA.DATAB
VBUS_DATA[12] => DT_DMAV_DATA.DATAB
VBUS_DATA[12] => FIFO_DATA.DATAB
VBUS_DATA[12] => FIFO_DATA.DATAB
VBUS_DATA[12] => FIFO_DATA.DATAB
VBUS_DATA[12] => FIFO_DATA.DATAB
VBUS_DATA[13] => DT_DMAV_DATA.DATAB
VBUS_DATA[13] => FIFO_DATA.DATAB
VBUS_DATA[13] => FIFO_DATA.DATAB
VBUS_DATA[13] => FIFO_DATA.DATAB
VBUS_DATA[13] => FIFO_DATA.DATAB
VBUS_DATA[14] => DT_DMAV_DATA.DATAB
VBUS_DATA[14] => FIFO_DATA.DATAB
VBUS_DATA[14] => FIFO_DATA.DATAB
VBUS_DATA[14] => FIFO_DATA.DATAB
VBUS_DATA[14] => FIFO_DATA.DATAB
VBUS_DATA[15] => DT_DMAV_DATA.DATAB
VBUS_DATA[15] => FIFO_DATA.DATAB
VBUS_DATA[15] => FIFO_DATA.DATAB
VBUS_DATA[15] => FIFO_DATA.DATAB
VBUS_DATA[15] => FIFO_DATA.DATAB
VBUS_SEL <= FF_VBUS_SEL.DB_MAX_OUTPUT_PORT_TYPE
VBUS_DTACK_N => process_14.IN1
PAL => VSYNC_START.IN1
PAL => VBORDER_START[1].IN1
PAL => V_DISP_START[3].DATAA
PAL => V_DISP_START[1].DATAA
PAL => FF_DO.DATAB
PAL => Add55.IN7
PAL => Add55.IN8
PAL => Add55.IN9
PAL => Add55.IN10
PAL => Add55.IN17
PAL => VSYNC_START.IN1
PAL => V_DISP_START[5].DATAA
PAL => V_DISP_START[2].DATAA
PAL => V_DISP_START[0].DATAA
PAL => Add55.IN18
PAL => VBORDER_START.IN1
CE_PIX <= CE_PIX~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIELD_OUT <= FIELD_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
INTERLACE <= FIELD_OUT.DB_MAX_OUTPUT_PORT_TYPE
RESOLUTION[0] <= REG[12][0].DB_MAX_OUTPUT_PORT_TYPE
RESOLUTION[1] <= REG[1][3].DB_MAX_OUTPUT_PORT_TYPE
HBL <= HBL~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBL <= VBL~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[0] <= FF_R[0].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= FF_R[1].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= FF_R[2].DB_MAX_OUTPUT_PORT_TYPE
R[3] <= FF_R[3].DB_MAX_OUTPUT_PORT_TYPE
G[0] <= FF_G[0].DB_MAX_OUTPUT_PORT_TYPE
G[1] <= FF_G[1].DB_MAX_OUTPUT_PORT_TYPE
G[2] <= FF_G[2].DB_MAX_OUTPUT_PORT_TYPE
G[3] <= FF_G[3].DB_MAX_OUTPUT_PORT_TYPE
B[0] <= FF_B[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= FF_B[1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= FF_B[2].DB_MAX_OUTPUT_PORT_TYPE
B[3] <= FF_B[3].DB_MAX_OUTPUT_PORT_TYPE
HS <= FF_HS.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VRAM_SPEED => process_14.IN1
VRAM_SPEED => process_14.IN1
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGB_VSRAM1_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
VSCROLL_BUG => BGA_VSRAM0_LATCH.OUTPUTSELECT
BORDER_EN => HBL.OUTPUTSELECT
BORDER_EN => VBL.OUTPUTSELECT
BORDER_EN => process_10.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:bgb_ci
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~25.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~24.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~23.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~22.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~21.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~20.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~19.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~18.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~17.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:bga_ci
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~25.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~24.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~23.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~22.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~21.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~20.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~19.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~18.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~17.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:obj_ci
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~25.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~24.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~23.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~22.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~21.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~20.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~19.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~18.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~17.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:obj_ci2
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~25.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~24.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~23.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~22.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~21.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~20.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~19.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~18.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~17.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|obj_cache:obj_cache
byteena_a[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena_a[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena_a[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena_a[3] => altsyncram:altsyncram_component.byteena_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|obj_cache:obj_cache|altsyncram:altsyncram_component
wren_a => altsyncram_ujp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujp3:auto_generated.data_a[0]
data_a[1] => altsyncram_ujp3:auto_generated.data_a[1]
data_a[2] => altsyncram_ujp3:auto_generated.data_a[2]
data_a[3] => altsyncram_ujp3:auto_generated.data_a[3]
data_a[4] => altsyncram_ujp3:auto_generated.data_a[4]
data_a[5] => altsyncram_ujp3:auto_generated.data_a[5]
data_a[6] => altsyncram_ujp3:auto_generated.data_a[6]
data_a[7] => altsyncram_ujp3:auto_generated.data_a[7]
data_a[8] => altsyncram_ujp3:auto_generated.data_a[8]
data_a[9] => altsyncram_ujp3:auto_generated.data_a[9]
data_a[10] => altsyncram_ujp3:auto_generated.data_a[10]
data_a[11] => altsyncram_ujp3:auto_generated.data_a[11]
data_a[12] => altsyncram_ujp3:auto_generated.data_a[12]
data_a[13] => altsyncram_ujp3:auto_generated.data_a[13]
data_a[14] => altsyncram_ujp3:auto_generated.data_a[14]
data_a[15] => altsyncram_ujp3:auto_generated.data_a[15]
data_a[16] => altsyncram_ujp3:auto_generated.data_a[16]
data_a[17] => altsyncram_ujp3:auto_generated.data_a[17]
data_a[18] => altsyncram_ujp3:auto_generated.data_a[18]
data_a[19] => altsyncram_ujp3:auto_generated.data_a[19]
data_a[20] => altsyncram_ujp3:auto_generated.data_a[20]
data_a[21] => altsyncram_ujp3:auto_generated.data_a[21]
data_a[22] => altsyncram_ujp3:auto_generated.data_a[22]
data_a[23] => altsyncram_ujp3:auto_generated.data_a[23]
data_a[24] => altsyncram_ujp3:auto_generated.data_a[24]
data_a[25] => altsyncram_ujp3:auto_generated.data_a[25]
data_a[26] => altsyncram_ujp3:auto_generated.data_a[26]
data_a[27] => altsyncram_ujp3:auto_generated.data_a[27]
data_a[28] => altsyncram_ujp3:auto_generated.data_a[28]
data_a[29] => altsyncram_ujp3:auto_generated.data_a[29]
data_a[30] => altsyncram_ujp3:auto_generated.data_a[30]
data_a[31] => altsyncram_ujp3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ujp3:auto_generated.address_a[0]
address_a[1] => altsyncram_ujp3:auto_generated.address_a[1]
address_a[2] => altsyncram_ujp3:auto_generated.address_a[2]
address_a[3] => altsyncram_ujp3:auto_generated.address_a[3]
address_a[4] => altsyncram_ujp3:auto_generated.address_a[4]
address_a[5] => altsyncram_ujp3:auto_generated.address_a[5]
address_a[6] => altsyncram_ujp3:auto_generated.address_a[6]
address_b[0] => altsyncram_ujp3:auto_generated.address_b[0]
address_b[1] => altsyncram_ujp3:auto_generated.address_b[1]
address_b[2] => altsyncram_ujp3:auto_generated.address_b[2]
address_b[3] => altsyncram_ujp3:auto_generated.address_b[3]
address_b[4] => altsyncram_ujp3:auto_generated.address_b[4]
address_b[5] => altsyncram_ujp3:auto_generated.address_b[5]
address_b[6] => altsyncram_ujp3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ujp3:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ujp3:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ujp3:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ujp3:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_ujp3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ujp3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ujp3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ujp3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ujp3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ujp3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ujp3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ujp3:auto_generated.q_b[7]
q_b[8] <= altsyncram_ujp3:auto_generated.q_b[8]
q_b[9] <= altsyncram_ujp3:auto_generated.q_b[9]
q_b[10] <= altsyncram_ujp3:auto_generated.q_b[10]
q_b[11] <= altsyncram_ujp3:auto_generated.q_b[11]
q_b[12] <= altsyncram_ujp3:auto_generated.q_b[12]
q_b[13] <= altsyncram_ujp3:auto_generated.q_b[13]
q_b[14] <= altsyncram_ujp3:auto_generated.q_b[14]
q_b[15] <= altsyncram_ujp3:auto_generated.q_b[15]
q_b[16] <= altsyncram_ujp3:auto_generated.q_b[16]
q_b[17] <= altsyncram_ujp3:auto_generated.q_b[17]
q_b[18] <= altsyncram_ujp3:auto_generated.q_b[18]
q_b[19] <= altsyncram_ujp3:auto_generated.q_b[19]
q_b[20] <= altsyncram_ujp3:auto_generated.q_b[20]
q_b[21] <= altsyncram_ujp3:auto_generated.q_b[21]
q_b[22] <= altsyncram_ujp3:auto_generated.q_b[22]
q_b[23] <= altsyncram_ujp3:auto_generated.q_b[23]
q_b[24] <= altsyncram_ujp3:auto_generated.q_b[24]
q_b[25] <= altsyncram_ujp3:auto_generated.q_b[25]
q_b[26] <= altsyncram_ujp3:auto_generated.q_b[26]
q_b[27] <= altsyncram_ujp3:auto_generated.q_b[27]
q_b[28] <= altsyncram_ujp3:auto_generated.q_b[28]
q_b[29] <= altsyncram_ujp3:auto_generated.q_b[29]
q_b[30] <= altsyncram_ujp3:auto_generated.q_b[30]
q_b[31] <= altsyncram_ujp3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|obj_cache:obj_cache|altsyncram:altsyncram_component|altsyncram_ujp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:obj_visinfo
address_a[0] => ram~4.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~3.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~2.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~1.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~0.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_b[0] => ram~17.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~16.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~15.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~14.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~13.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
clock => ram~25.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~11.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~10.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~9.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~8.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~7.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~6.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~5.DATAIN
data_a[6] => ram.DATAIN6
data_b[0] => ram~24.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~23.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~22.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~21.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~20.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~19.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~18.DATAIN
data_b[6] => ram.PORTBDATAIN6
wren_a => ram~25.DATAIN
wren_a => ram.WE
wren_b => ram~12.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:obj_spinfo
address_a[0] => ram~4.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~3.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~2.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~1.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~0.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_b[0] => ram~45.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~44.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~43.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~42.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~41.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
clock => ram~81.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => ram~40.CLK
clock => ram~41.CLK
clock => ram~42.CLK
clock => ram~43.CLK
clock => ram~44.CLK
clock => ram~45.CLK
clock => ram~46.CLK
clock => ram~47.CLK
clock => ram~48.CLK
clock => ram~49.CLK
clock => ram~50.CLK
clock => ram~51.CLK
clock => ram~52.CLK
clock => ram~53.CLK
clock => ram~54.CLK
clock => ram~55.CLK
clock => ram~56.CLK
clock => ram~57.CLK
clock => ram~58.CLK
clock => ram~59.CLK
clock => ram~60.CLK
clock => ram~61.CLK
clock => ram~62.CLK
clock => ram~63.CLK
clock => ram~64.CLK
clock => ram~65.CLK
clock => ram~66.CLK
clock => ram~67.CLK
clock => ram~68.CLK
clock => ram~69.CLK
clock => ram~70.CLK
clock => ram~71.CLK
clock => ram~72.CLK
clock => ram~73.CLK
clock => ram~74.CLK
clock => ram~75.CLK
clock => ram~76.CLK
clock => ram~77.CLK
clock => ram~78.CLK
clock => ram~79.CLK
clock => ram~80.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_b[11]~reg0.CLK
clock => q_b[12]~reg0.CLK
clock => q_b[13]~reg0.CLK
clock => q_b[14]~reg0.CLK
clock => q_b[15]~reg0.CLK
clock => q_b[16]~reg0.CLK
clock => q_b[17]~reg0.CLK
clock => q_b[18]~reg0.CLK
clock => q_b[19]~reg0.CLK
clock => q_b[20]~reg0.CLK
clock => q_b[21]~reg0.CLK
clock => q_b[22]~reg0.CLK
clock => q_b[23]~reg0.CLK
clock => q_b[24]~reg0.CLK
clock => q_b[25]~reg0.CLK
clock => q_b[26]~reg0.CLK
clock => q_b[27]~reg0.CLK
clock => q_b[28]~reg0.CLK
clock => q_b[29]~reg0.CLK
clock => q_b[30]~reg0.CLK
clock => q_b[31]~reg0.CLK
clock => q_b[32]~reg0.CLK
clock => q_b[33]~reg0.CLK
clock => q_b[34]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => q_a[11]~reg0.CLK
clock => q_a[12]~reg0.CLK
clock => q_a[13]~reg0.CLK
clock => q_a[14]~reg0.CLK
clock => q_a[15]~reg0.CLK
clock => q_a[16]~reg0.CLK
clock => q_a[17]~reg0.CLK
clock => q_a[18]~reg0.CLK
clock => q_a[19]~reg0.CLK
clock => q_a[20]~reg0.CLK
clock => q_a[21]~reg0.CLK
clock => q_a[22]~reg0.CLK
clock => q_a[23]~reg0.CLK
clock => q_a[24]~reg0.CLK
clock => q_a[25]~reg0.CLK
clock => q_a[26]~reg0.CLK
clock => q_a[27]~reg0.CLK
clock => q_a[28]~reg0.CLK
clock => q_a[29]~reg0.CLK
clock => q_a[30]~reg0.CLK
clock => q_a[31]~reg0.CLK
clock => q_a[32]~reg0.CLK
clock => q_a[33]~reg0.CLK
clock => q_a[34]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~39.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~38.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~37.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~36.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~35.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~34.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~33.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~32.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~31.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~30.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~29.DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram~28.DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram~27.DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram~26.DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram~25.DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram~24.DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram~23.DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram~22.DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram~21.DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram~20.DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram~19.DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram~18.DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram~17.DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram~16.DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram~15.DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram~14.DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram~13.DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram~12.DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram~11.DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram~10.DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram~9.DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram~8.DATAIN
data_a[31] => ram.DATAIN31
data_a[32] => ram~7.DATAIN
data_a[32] => ram.DATAIN32
data_a[33] => ram~6.DATAIN
data_a[33] => ram.DATAIN33
data_a[34] => ram~5.DATAIN
data_a[34] => ram.DATAIN34
data_b[0] => ram~80.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~79.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~78.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~77.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~76.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~75.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~74.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~73.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~72.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~71.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~70.DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram~69.DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram~68.DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram~67.DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram~66.DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram~65.DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram~64.DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram~63.DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram~62.DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram~61.DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram~60.DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram~59.DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram~58.DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram~57.DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram~56.DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram~55.DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram~54.DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram~53.DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram~52.DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram~51.DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram~50.DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram~49.DATAIN
data_b[31] => ram.PORTBDATAIN31
data_b[32] => ram~48.DATAIN
data_b[32] => ram.PORTBDATAIN32
data_b[33] => ram~47.DATAIN
data_b[33] => ram.PORTBDATAIN33
data_b[34] => ram~46.DATAIN
data_b[34] => ram.PORTBDATAIN34
wren_a => ram~81.DATAIN
wren_a => ram.WE
wren_b => ram~40.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[32] <= q_a[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[33] <= q_a[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[34] <= q_a[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[32] <= q_b[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[33] <= q_b[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[34] <= q_b[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:cram
address_a[0] => ram~5.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~4.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~3.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~2.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~1.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~0.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_b[0] => ram~21.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~20.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~19.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~18.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~17.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~16.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
clock => ram~31.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~14.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~13.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~12.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~11.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~10.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~9.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~8.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~7.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~6.DATAIN
data_a[8] => ram.DATAIN8
data_b[0] => ram~30.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~29.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~28.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~27.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~26.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~25.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~24.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~23.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~22.DATAIN
data_b[8] => ram.PORTBDATAIN8
wren_a => ram~31.DATAIN
wren_a => ram.WE
wren_b => ram~15.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:vsram0
address_a[0] => ram~4.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~3.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~2.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~1.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~0.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_b[0] => ram~21.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~20.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~19.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~18.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~17.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~8.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~7.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~6.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~5.DATAIN
data_a[10] => ram.DATAIN10
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~25.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~24.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~23.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~22.DATAIN
data_b[10] => ram.PORTBDATAIN10
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|DualPortRAM:vsram1
address_a[0] => ram~4.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~3.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~2.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~1.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~0.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_b[0] => ram~21.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~20.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~19.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~18.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~17.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
clock => ram~33.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~15.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~14.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~13.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~12.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~11.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~10.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~9.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~8.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~7.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~6.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~5.DATAIN
data_a[10] => ram.DATAIN10
data_b[0] => ram~32.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~31.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~30.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~29.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~28.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~27.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~26.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~25.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~24.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~23.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~22.DATAIN
data_b[10] => ram.PORTBDATAIN10
wren_a => ram~33.DATAIN
wren_a => ram.WE
wren_b => ram~16.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1
clock => dpram_dif:ram.clock
address_a[0] => dpram_dif:ram.address_a[0]
address_a[1] => dpram_dif:ram.address_a[1]
address_a[2] => dpram_dif:ram.address_a[2]
address_a[3] => dpram_dif:ram.address_a[3]
address_a[4] => dpram_dif:ram.address_a[4]
address_a[5] => dpram_dif:ram.address_a[5]
address_a[6] => dpram_dif:ram.address_a[6]
address_a[7] => dpram_dif:ram.address_a[7]
address_a[8] => dpram_dif:ram.address_a[8]
address_a[9] => dpram_dif:ram.address_a[9]
address_a[10] => dpram_dif:ram.address_a[10]
address_a[11] => dpram_dif:ram.address_a[11]
address_a[12] => dpram_dif:ram.address_a[12]
address_a[13] => dpram_dif:ram.address_a[13]
data_a[0] => dpram_dif:ram.data_a[0]
data_a[1] => dpram_dif:ram.data_a[1]
data_a[2] => dpram_dif:ram.data_a[2]
data_a[3] => dpram_dif:ram.data_a[3]
data_a[4] => dpram_dif:ram.data_a[4]
data_a[5] => dpram_dif:ram.data_a[5]
data_a[6] => dpram_dif:ram.data_a[6]
data_a[7] => dpram_dif:ram.data_a[7]
enable_a => dpram_dif:ram.enable_a
wren_a => dpram_dif:ram.wren_a
q_a[0] <= dpram_dif:ram.q_a[0]
q_a[1] <= dpram_dif:ram.q_a[1]
q_a[2] <= dpram_dif:ram.q_a[2]
q_a[3] <= dpram_dif:ram.q_a[3]
q_a[4] <= dpram_dif:ram.q_a[4]
q_a[5] <= dpram_dif:ram.q_a[5]
q_a[6] <= dpram_dif:ram.q_a[6]
q_a[7] <= dpram_dif:ram.q_a[7]
cs_a => dpram_dif:ram.cs_a
address_b[0] => dpram_dif:ram.address_b[0]
address_b[1] => dpram_dif:ram.address_b[1]
address_b[2] => dpram_dif:ram.address_b[2]
address_b[3] => dpram_dif:ram.address_b[3]
address_b[4] => dpram_dif:ram.address_b[4]
address_b[5] => dpram_dif:ram.address_b[5]
address_b[6] => dpram_dif:ram.address_b[6]
address_b[7] => dpram_dif:ram.address_b[7]
address_b[8] => dpram_dif:ram.address_b[8]
address_b[9] => dpram_dif:ram.address_b[9]
address_b[10] => dpram_dif:ram.address_b[10]
address_b[11] => dpram_dif:ram.address_b[11]
address_b[12] => dpram_dif:ram.address_b[12]
address_b[13] => dpram_dif:ram.address_b[13]
data_b[0] => dpram_dif:ram.data_b[0]
data_b[1] => dpram_dif:ram.data_b[1]
data_b[2] => dpram_dif:ram.data_b[2]
data_b[3] => dpram_dif:ram.data_b[3]
data_b[4] => dpram_dif:ram.data_b[4]
data_b[5] => dpram_dif:ram.data_b[5]
data_b[6] => dpram_dif:ram.data_b[6]
data_b[7] => dpram_dif:ram.data_b[7]
enable_b => dpram_dif:ram.enable_b
wren_b => dpram_dif:ram.wren_b
q_b[0] <= dpram_dif:ram.q_b[0]
q_b[1] <= dpram_dif:ram.q_b[1]
q_b[2] <= dpram_dif:ram.q_b[2]
q_b[3] <= dpram_dif:ram.q_b[3]
q_b[4] <= dpram_dif:ram.q_b[4]
q_b[5] <= dpram_dif:ram.q_b[5]
q_b[6] <= dpram_dif:ram.q_b[6]
q_b[7] <= dpram_dif:ram.q_b[7]
cs_b => dpram_dif:ram.cs_b


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram
clock => altsyncram:altsyncram_component.clock0
clock => altsyncram:altsyncram_component.clock1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
enable_a => altsyncram:altsyncram_component.clocken0
wren_a => comb.IN0
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => comb.IN1
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
enable_b => altsyncram:altsyncram_component.clocken1
wren_b => comb.IN0
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => comb.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component
wren_a => altsyncram_h8t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h8t3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h8t3:auto_generated.data_a[0]
data_a[1] => altsyncram_h8t3:auto_generated.data_a[1]
data_a[2] => altsyncram_h8t3:auto_generated.data_a[2]
data_a[3] => altsyncram_h8t3:auto_generated.data_a[3]
data_a[4] => altsyncram_h8t3:auto_generated.data_a[4]
data_a[5] => altsyncram_h8t3:auto_generated.data_a[5]
data_a[6] => altsyncram_h8t3:auto_generated.data_a[6]
data_a[7] => altsyncram_h8t3:auto_generated.data_a[7]
data_b[0] => altsyncram_h8t3:auto_generated.data_b[0]
data_b[1] => altsyncram_h8t3:auto_generated.data_b[1]
data_b[2] => altsyncram_h8t3:auto_generated.data_b[2]
data_b[3] => altsyncram_h8t3:auto_generated.data_b[3]
data_b[4] => altsyncram_h8t3:auto_generated.data_b[4]
data_b[5] => altsyncram_h8t3:auto_generated.data_b[5]
data_b[6] => altsyncram_h8t3:auto_generated.data_b[6]
data_b[7] => altsyncram_h8t3:auto_generated.data_b[7]
address_a[0] => altsyncram_h8t3:auto_generated.address_a[0]
address_a[1] => altsyncram_h8t3:auto_generated.address_a[1]
address_a[2] => altsyncram_h8t3:auto_generated.address_a[2]
address_a[3] => altsyncram_h8t3:auto_generated.address_a[3]
address_a[4] => altsyncram_h8t3:auto_generated.address_a[4]
address_a[5] => altsyncram_h8t3:auto_generated.address_a[5]
address_a[6] => altsyncram_h8t3:auto_generated.address_a[6]
address_a[7] => altsyncram_h8t3:auto_generated.address_a[7]
address_a[8] => altsyncram_h8t3:auto_generated.address_a[8]
address_a[9] => altsyncram_h8t3:auto_generated.address_a[9]
address_a[10] => altsyncram_h8t3:auto_generated.address_a[10]
address_a[11] => altsyncram_h8t3:auto_generated.address_a[11]
address_a[12] => altsyncram_h8t3:auto_generated.address_a[12]
address_a[13] => altsyncram_h8t3:auto_generated.address_a[13]
address_b[0] => altsyncram_h8t3:auto_generated.address_b[0]
address_b[1] => altsyncram_h8t3:auto_generated.address_b[1]
address_b[2] => altsyncram_h8t3:auto_generated.address_b[2]
address_b[3] => altsyncram_h8t3:auto_generated.address_b[3]
address_b[4] => altsyncram_h8t3:auto_generated.address_b[4]
address_b[5] => altsyncram_h8t3:auto_generated.address_b[5]
address_b[6] => altsyncram_h8t3:auto_generated.address_b[6]
address_b[7] => altsyncram_h8t3:auto_generated.address_b[7]
address_b[8] => altsyncram_h8t3:auto_generated.address_b[8]
address_b[9] => altsyncram_h8t3:auto_generated.address_b[9]
address_b[10] => altsyncram_h8t3:auto_generated.address_b[10]
address_b[11] => altsyncram_h8t3:auto_generated.address_b[11]
address_b[12] => altsyncram_h8t3:auto_generated.address_b[12]
address_b[13] => altsyncram_h8t3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8t3:auto_generated.clock0
clock1 => altsyncram_h8t3:auto_generated.clock1
clocken0 => altsyncram_h8t3:auto_generated.clocken0
clocken1 => altsyncram_h8t3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_h8t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_h8t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_h8t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_h8t3:auto_generated.q_a[7]
q_b[0] <= altsyncram_h8t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_h8t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_h8t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_h8t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_h8t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_h8t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_h8t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_h8t3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_3nb:mux4.result[0]
q_a[1] <= mux_3nb:mux4.result[1]
q_a[2] <= mux_3nb:mux4.result[2]
q_a[3] <= mux_3nb:mux4.result[3]
q_a[4] <= mux_3nb:mux4.result[4]
q_a[5] <= mux_3nb:mux4.result[5]
q_a[6] <= mux_3nb:mux4.result[6]
q_a[7] <= mux_3nb:mux4.result[7]
q_b[0] <= mux_3nb:mux5.result[0]
q_b[1] <= mux_3nb:mux5.result[1]
q_b[2] <= mux_3nb:mux5.result[2]
q_b[3] <= mux_3nb:mux5.result[3]
q_b[4] <= mux_3nb:mux5.result[4]
q_b[5] <= mux_3nb:mux5.result[5]
q_b[6] <= mux_3nb:mux5.result[6]
q_b[7] <= mux_3nb:mux5.result[7]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1
clock => dpram_dif:ram.clock
address_a[0] => dpram_dif:ram.address_a[0]
address_a[1] => dpram_dif:ram.address_a[1]
address_a[2] => dpram_dif:ram.address_a[2]
address_a[3] => dpram_dif:ram.address_a[3]
address_a[4] => dpram_dif:ram.address_a[4]
address_a[5] => dpram_dif:ram.address_a[5]
address_a[6] => dpram_dif:ram.address_a[6]
address_a[7] => dpram_dif:ram.address_a[7]
address_a[8] => dpram_dif:ram.address_a[8]
address_a[9] => dpram_dif:ram.address_a[9]
address_a[10] => dpram_dif:ram.address_a[10]
address_a[11] => dpram_dif:ram.address_a[11]
address_a[12] => dpram_dif:ram.address_a[12]
address_a[13] => dpram_dif:ram.address_a[13]
data_a[0] => dpram_dif:ram.data_a[0]
data_a[1] => dpram_dif:ram.data_a[1]
data_a[2] => dpram_dif:ram.data_a[2]
data_a[3] => dpram_dif:ram.data_a[3]
data_a[4] => dpram_dif:ram.data_a[4]
data_a[5] => dpram_dif:ram.data_a[5]
data_a[6] => dpram_dif:ram.data_a[6]
data_a[7] => dpram_dif:ram.data_a[7]
enable_a => dpram_dif:ram.enable_a
wren_a => dpram_dif:ram.wren_a
q_a[0] <= dpram_dif:ram.q_a[0]
q_a[1] <= dpram_dif:ram.q_a[1]
q_a[2] <= dpram_dif:ram.q_a[2]
q_a[3] <= dpram_dif:ram.q_a[3]
q_a[4] <= dpram_dif:ram.q_a[4]
q_a[5] <= dpram_dif:ram.q_a[5]
q_a[6] <= dpram_dif:ram.q_a[6]
q_a[7] <= dpram_dif:ram.q_a[7]
cs_a => dpram_dif:ram.cs_a
address_b[0] => dpram_dif:ram.address_b[0]
address_b[1] => dpram_dif:ram.address_b[1]
address_b[2] => dpram_dif:ram.address_b[2]
address_b[3] => dpram_dif:ram.address_b[3]
address_b[4] => dpram_dif:ram.address_b[4]
address_b[5] => dpram_dif:ram.address_b[5]
address_b[6] => dpram_dif:ram.address_b[6]
address_b[7] => dpram_dif:ram.address_b[7]
address_b[8] => dpram_dif:ram.address_b[8]
address_b[9] => dpram_dif:ram.address_b[9]
address_b[10] => dpram_dif:ram.address_b[10]
address_b[11] => dpram_dif:ram.address_b[11]
address_b[12] => dpram_dif:ram.address_b[12]
address_b[13] => dpram_dif:ram.address_b[13]
data_b[0] => dpram_dif:ram.data_b[0]
data_b[1] => dpram_dif:ram.data_b[1]
data_b[2] => dpram_dif:ram.data_b[2]
data_b[3] => dpram_dif:ram.data_b[3]
data_b[4] => dpram_dif:ram.data_b[4]
data_b[5] => dpram_dif:ram.data_b[5]
data_b[6] => dpram_dif:ram.data_b[6]
data_b[7] => dpram_dif:ram.data_b[7]
enable_b => dpram_dif:ram.enable_b
wren_b => dpram_dif:ram.wren_b
q_b[0] <= dpram_dif:ram.q_b[0]
q_b[1] <= dpram_dif:ram.q_b[1]
q_b[2] <= dpram_dif:ram.q_b[2]
q_b[3] <= dpram_dif:ram.q_b[3]
q_b[4] <= dpram_dif:ram.q_b[4]
q_b[5] <= dpram_dif:ram.q_b[5]
q_b[6] <= dpram_dif:ram.q_b[6]
q_b[7] <= dpram_dif:ram.q_b[7]
cs_b => dpram_dif:ram.cs_b


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram
clock => altsyncram:altsyncram_component.clock0
clock => altsyncram:altsyncram_component.clock1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
enable_a => altsyncram:altsyncram_component.clocken0
wren_a => comb.IN0
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => comb.IN1
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
enable_b => altsyncram:altsyncram_component.clocken1
wren_b => comb.IN0
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => comb.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component
wren_a => altsyncram_h8t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h8t3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h8t3:auto_generated.data_a[0]
data_a[1] => altsyncram_h8t3:auto_generated.data_a[1]
data_a[2] => altsyncram_h8t3:auto_generated.data_a[2]
data_a[3] => altsyncram_h8t3:auto_generated.data_a[3]
data_a[4] => altsyncram_h8t3:auto_generated.data_a[4]
data_a[5] => altsyncram_h8t3:auto_generated.data_a[5]
data_a[6] => altsyncram_h8t3:auto_generated.data_a[6]
data_a[7] => altsyncram_h8t3:auto_generated.data_a[7]
data_b[0] => altsyncram_h8t3:auto_generated.data_b[0]
data_b[1] => altsyncram_h8t3:auto_generated.data_b[1]
data_b[2] => altsyncram_h8t3:auto_generated.data_b[2]
data_b[3] => altsyncram_h8t3:auto_generated.data_b[3]
data_b[4] => altsyncram_h8t3:auto_generated.data_b[4]
data_b[5] => altsyncram_h8t3:auto_generated.data_b[5]
data_b[6] => altsyncram_h8t3:auto_generated.data_b[6]
data_b[7] => altsyncram_h8t3:auto_generated.data_b[7]
address_a[0] => altsyncram_h8t3:auto_generated.address_a[0]
address_a[1] => altsyncram_h8t3:auto_generated.address_a[1]
address_a[2] => altsyncram_h8t3:auto_generated.address_a[2]
address_a[3] => altsyncram_h8t3:auto_generated.address_a[3]
address_a[4] => altsyncram_h8t3:auto_generated.address_a[4]
address_a[5] => altsyncram_h8t3:auto_generated.address_a[5]
address_a[6] => altsyncram_h8t3:auto_generated.address_a[6]
address_a[7] => altsyncram_h8t3:auto_generated.address_a[7]
address_a[8] => altsyncram_h8t3:auto_generated.address_a[8]
address_a[9] => altsyncram_h8t3:auto_generated.address_a[9]
address_a[10] => altsyncram_h8t3:auto_generated.address_a[10]
address_a[11] => altsyncram_h8t3:auto_generated.address_a[11]
address_a[12] => altsyncram_h8t3:auto_generated.address_a[12]
address_a[13] => altsyncram_h8t3:auto_generated.address_a[13]
address_b[0] => altsyncram_h8t3:auto_generated.address_b[0]
address_b[1] => altsyncram_h8t3:auto_generated.address_b[1]
address_b[2] => altsyncram_h8t3:auto_generated.address_b[2]
address_b[3] => altsyncram_h8t3:auto_generated.address_b[3]
address_b[4] => altsyncram_h8t3:auto_generated.address_b[4]
address_b[5] => altsyncram_h8t3:auto_generated.address_b[5]
address_b[6] => altsyncram_h8t3:auto_generated.address_b[6]
address_b[7] => altsyncram_h8t3:auto_generated.address_b[7]
address_b[8] => altsyncram_h8t3:auto_generated.address_b[8]
address_b[9] => altsyncram_h8t3:auto_generated.address_b[9]
address_b[10] => altsyncram_h8t3:auto_generated.address_b[10]
address_b[11] => altsyncram_h8t3:auto_generated.address_b[11]
address_b[12] => altsyncram_h8t3:auto_generated.address_b[12]
address_b[13] => altsyncram_h8t3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8t3:auto_generated.clock0
clock1 => altsyncram_h8t3:auto_generated.clock1
clocken0 => altsyncram_h8t3:auto_generated.clocken0
clocken1 => altsyncram_h8t3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_h8t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_h8t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_h8t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_h8t3:auto_generated.q_a[7]
q_b[0] <= altsyncram_h8t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_h8t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_h8t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_h8t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_h8t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_h8t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_h8t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_h8t3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_3nb:mux4.result[0]
q_a[1] <= mux_3nb:mux4.result[1]
q_a[2] <= mux_3nb:mux4.result[2]
q_a[3] <= mux_3nb:mux4.result[3]
q_a[4] <= mux_3nb:mux4.result[4]
q_a[5] <= mux_3nb:mux4.result[5]
q_a[6] <= mux_3nb:mux4.result[6]
q_a[7] <= mux_3nb:mux4.result[7]
q_b[0] <= mux_3nb:mux5.result[0]
q_b[1] <= mux_3nb:mux5.result[1]
q_b[2] <= mux_3nb:mux5.result[2]
q_b[3] <= mux_3nb:mux5.result[3]
q_b[4] <= mux_3nb:mux5.result[4]
q_b[5] <= mux_3nb:mux5.result[5]
q_b[6] <= mux_3nb:mux5.result[6]
q_b[7] <= mux_3nb:mux5.result[7]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u1|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2
clock => dpram_dif:ram.clock
address_a[0] => dpram_dif:ram.address_a[0]
address_a[1] => dpram_dif:ram.address_a[1]
address_a[2] => dpram_dif:ram.address_a[2]
address_a[3] => dpram_dif:ram.address_a[3]
address_a[4] => dpram_dif:ram.address_a[4]
address_a[5] => dpram_dif:ram.address_a[5]
address_a[6] => dpram_dif:ram.address_a[6]
address_a[7] => dpram_dif:ram.address_a[7]
address_a[8] => dpram_dif:ram.address_a[8]
address_a[9] => dpram_dif:ram.address_a[9]
address_a[10] => dpram_dif:ram.address_a[10]
address_a[11] => dpram_dif:ram.address_a[11]
address_a[12] => dpram_dif:ram.address_a[12]
address_a[13] => dpram_dif:ram.address_a[13]
data_a[0] => dpram_dif:ram.data_a[0]
data_a[1] => dpram_dif:ram.data_a[1]
data_a[2] => dpram_dif:ram.data_a[2]
data_a[3] => dpram_dif:ram.data_a[3]
data_a[4] => dpram_dif:ram.data_a[4]
data_a[5] => dpram_dif:ram.data_a[5]
data_a[6] => dpram_dif:ram.data_a[6]
data_a[7] => dpram_dif:ram.data_a[7]
enable_a => dpram_dif:ram.enable_a
wren_a => dpram_dif:ram.wren_a
q_a[0] <= dpram_dif:ram.q_a[0]
q_a[1] <= dpram_dif:ram.q_a[1]
q_a[2] <= dpram_dif:ram.q_a[2]
q_a[3] <= dpram_dif:ram.q_a[3]
q_a[4] <= dpram_dif:ram.q_a[4]
q_a[5] <= dpram_dif:ram.q_a[5]
q_a[6] <= dpram_dif:ram.q_a[6]
q_a[7] <= dpram_dif:ram.q_a[7]
cs_a => dpram_dif:ram.cs_a
address_b[0] => dpram_dif:ram.address_b[0]
address_b[1] => dpram_dif:ram.address_b[1]
address_b[2] => dpram_dif:ram.address_b[2]
address_b[3] => dpram_dif:ram.address_b[3]
address_b[4] => dpram_dif:ram.address_b[4]
address_b[5] => dpram_dif:ram.address_b[5]
address_b[6] => dpram_dif:ram.address_b[6]
address_b[7] => dpram_dif:ram.address_b[7]
address_b[8] => dpram_dif:ram.address_b[8]
address_b[9] => dpram_dif:ram.address_b[9]
address_b[10] => dpram_dif:ram.address_b[10]
address_b[11] => dpram_dif:ram.address_b[11]
address_b[12] => dpram_dif:ram.address_b[12]
address_b[13] => dpram_dif:ram.address_b[13]
data_b[0] => dpram_dif:ram.data_b[0]
data_b[1] => dpram_dif:ram.data_b[1]
data_b[2] => dpram_dif:ram.data_b[2]
data_b[3] => dpram_dif:ram.data_b[3]
data_b[4] => dpram_dif:ram.data_b[4]
data_b[5] => dpram_dif:ram.data_b[5]
data_b[6] => dpram_dif:ram.data_b[6]
data_b[7] => dpram_dif:ram.data_b[7]
enable_b => dpram_dif:ram.enable_b
wren_b => dpram_dif:ram.wren_b
q_b[0] <= dpram_dif:ram.q_b[0]
q_b[1] <= dpram_dif:ram.q_b[1]
q_b[2] <= dpram_dif:ram.q_b[2]
q_b[3] <= dpram_dif:ram.q_b[3]
q_b[4] <= dpram_dif:ram.q_b[4]
q_b[5] <= dpram_dif:ram.q_b[5]
q_b[6] <= dpram_dif:ram.q_b[6]
q_b[7] <= dpram_dif:ram.q_b[7]
cs_b => dpram_dif:ram.cs_b


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram
clock => altsyncram:altsyncram_component.clock0
clock => altsyncram:altsyncram_component.clock1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
enable_a => altsyncram:altsyncram_component.clocken0
wren_a => comb.IN0
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => comb.IN1
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
enable_b => altsyncram:altsyncram_component.clocken1
wren_b => comb.IN0
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => comb.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component
wren_a => altsyncram_h8t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h8t3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h8t3:auto_generated.data_a[0]
data_a[1] => altsyncram_h8t3:auto_generated.data_a[1]
data_a[2] => altsyncram_h8t3:auto_generated.data_a[2]
data_a[3] => altsyncram_h8t3:auto_generated.data_a[3]
data_a[4] => altsyncram_h8t3:auto_generated.data_a[4]
data_a[5] => altsyncram_h8t3:auto_generated.data_a[5]
data_a[6] => altsyncram_h8t3:auto_generated.data_a[6]
data_a[7] => altsyncram_h8t3:auto_generated.data_a[7]
data_b[0] => altsyncram_h8t3:auto_generated.data_b[0]
data_b[1] => altsyncram_h8t3:auto_generated.data_b[1]
data_b[2] => altsyncram_h8t3:auto_generated.data_b[2]
data_b[3] => altsyncram_h8t3:auto_generated.data_b[3]
data_b[4] => altsyncram_h8t3:auto_generated.data_b[4]
data_b[5] => altsyncram_h8t3:auto_generated.data_b[5]
data_b[6] => altsyncram_h8t3:auto_generated.data_b[6]
data_b[7] => altsyncram_h8t3:auto_generated.data_b[7]
address_a[0] => altsyncram_h8t3:auto_generated.address_a[0]
address_a[1] => altsyncram_h8t3:auto_generated.address_a[1]
address_a[2] => altsyncram_h8t3:auto_generated.address_a[2]
address_a[3] => altsyncram_h8t3:auto_generated.address_a[3]
address_a[4] => altsyncram_h8t3:auto_generated.address_a[4]
address_a[5] => altsyncram_h8t3:auto_generated.address_a[5]
address_a[6] => altsyncram_h8t3:auto_generated.address_a[6]
address_a[7] => altsyncram_h8t3:auto_generated.address_a[7]
address_a[8] => altsyncram_h8t3:auto_generated.address_a[8]
address_a[9] => altsyncram_h8t3:auto_generated.address_a[9]
address_a[10] => altsyncram_h8t3:auto_generated.address_a[10]
address_a[11] => altsyncram_h8t3:auto_generated.address_a[11]
address_a[12] => altsyncram_h8t3:auto_generated.address_a[12]
address_a[13] => altsyncram_h8t3:auto_generated.address_a[13]
address_b[0] => altsyncram_h8t3:auto_generated.address_b[0]
address_b[1] => altsyncram_h8t3:auto_generated.address_b[1]
address_b[2] => altsyncram_h8t3:auto_generated.address_b[2]
address_b[3] => altsyncram_h8t3:auto_generated.address_b[3]
address_b[4] => altsyncram_h8t3:auto_generated.address_b[4]
address_b[5] => altsyncram_h8t3:auto_generated.address_b[5]
address_b[6] => altsyncram_h8t3:auto_generated.address_b[6]
address_b[7] => altsyncram_h8t3:auto_generated.address_b[7]
address_b[8] => altsyncram_h8t3:auto_generated.address_b[8]
address_b[9] => altsyncram_h8t3:auto_generated.address_b[9]
address_b[10] => altsyncram_h8t3:auto_generated.address_b[10]
address_b[11] => altsyncram_h8t3:auto_generated.address_b[11]
address_b[12] => altsyncram_h8t3:auto_generated.address_b[12]
address_b[13] => altsyncram_h8t3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8t3:auto_generated.clock0
clock1 => altsyncram_h8t3:auto_generated.clock1
clocken0 => altsyncram_h8t3:auto_generated.clocken0
clocken1 => altsyncram_h8t3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_h8t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_h8t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_h8t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_h8t3:auto_generated.q_a[7]
q_b[0] <= altsyncram_h8t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_h8t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_h8t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_h8t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_h8t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_h8t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_h8t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_h8t3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_3nb:mux4.result[0]
q_a[1] <= mux_3nb:mux4.result[1]
q_a[2] <= mux_3nb:mux4.result[2]
q_a[3] <= mux_3nb:mux4.result[3]
q_a[4] <= mux_3nb:mux4.result[4]
q_a[5] <= mux_3nb:mux4.result[5]
q_a[6] <= mux_3nb:mux4.result[6]
q_a[7] <= mux_3nb:mux4.result[7]
q_b[0] <= mux_3nb:mux5.result[0]
q_b[1] <= mux_3nb:mux5.result[1]
q_b[2] <= mux_3nb:mux5.result[2]
q_b[3] <= mux_3nb:mux5.result[3]
q_b[4] <= mux_3nb:mux5.result[4]
q_b[5] <= mux_3nb:mux5.result[5]
q_b[6] <= mux_3nb:mux5.result[6]
q_b[7] <= mux_3nb:mux5.result[7]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_l2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2
clock => dpram_dif:ram.clock
address_a[0] => dpram_dif:ram.address_a[0]
address_a[1] => dpram_dif:ram.address_a[1]
address_a[2] => dpram_dif:ram.address_a[2]
address_a[3] => dpram_dif:ram.address_a[3]
address_a[4] => dpram_dif:ram.address_a[4]
address_a[5] => dpram_dif:ram.address_a[5]
address_a[6] => dpram_dif:ram.address_a[6]
address_a[7] => dpram_dif:ram.address_a[7]
address_a[8] => dpram_dif:ram.address_a[8]
address_a[9] => dpram_dif:ram.address_a[9]
address_a[10] => dpram_dif:ram.address_a[10]
address_a[11] => dpram_dif:ram.address_a[11]
address_a[12] => dpram_dif:ram.address_a[12]
address_a[13] => dpram_dif:ram.address_a[13]
data_a[0] => dpram_dif:ram.data_a[0]
data_a[1] => dpram_dif:ram.data_a[1]
data_a[2] => dpram_dif:ram.data_a[2]
data_a[3] => dpram_dif:ram.data_a[3]
data_a[4] => dpram_dif:ram.data_a[4]
data_a[5] => dpram_dif:ram.data_a[5]
data_a[6] => dpram_dif:ram.data_a[6]
data_a[7] => dpram_dif:ram.data_a[7]
enable_a => dpram_dif:ram.enable_a
wren_a => dpram_dif:ram.wren_a
q_a[0] <= dpram_dif:ram.q_a[0]
q_a[1] <= dpram_dif:ram.q_a[1]
q_a[2] <= dpram_dif:ram.q_a[2]
q_a[3] <= dpram_dif:ram.q_a[3]
q_a[4] <= dpram_dif:ram.q_a[4]
q_a[5] <= dpram_dif:ram.q_a[5]
q_a[6] <= dpram_dif:ram.q_a[6]
q_a[7] <= dpram_dif:ram.q_a[7]
cs_a => dpram_dif:ram.cs_a
address_b[0] => dpram_dif:ram.address_b[0]
address_b[1] => dpram_dif:ram.address_b[1]
address_b[2] => dpram_dif:ram.address_b[2]
address_b[3] => dpram_dif:ram.address_b[3]
address_b[4] => dpram_dif:ram.address_b[4]
address_b[5] => dpram_dif:ram.address_b[5]
address_b[6] => dpram_dif:ram.address_b[6]
address_b[7] => dpram_dif:ram.address_b[7]
address_b[8] => dpram_dif:ram.address_b[8]
address_b[9] => dpram_dif:ram.address_b[9]
address_b[10] => dpram_dif:ram.address_b[10]
address_b[11] => dpram_dif:ram.address_b[11]
address_b[12] => dpram_dif:ram.address_b[12]
address_b[13] => dpram_dif:ram.address_b[13]
data_b[0] => dpram_dif:ram.data_b[0]
data_b[1] => dpram_dif:ram.data_b[1]
data_b[2] => dpram_dif:ram.data_b[2]
data_b[3] => dpram_dif:ram.data_b[3]
data_b[4] => dpram_dif:ram.data_b[4]
data_b[5] => dpram_dif:ram.data_b[5]
data_b[6] => dpram_dif:ram.data_b[6]
data_b[7] => dpram_dif:ram.data_b[7]
enable_b => dpram_dif:ram.enable_b
wren_b => dpram_dif:ram.wren_b
q_b[0] <= dpram_dif:ram.q_b[0]
q_b[1] <= dpram_dif:ram.q_b[1]
q_b[2] <= dpram_dif:ram.q_b[2]
q_b[3] <= dpram_dif:ram.q_b[3]
q_b[4] <= dpram_dif:ram.q_b[4]
q_b[5] <= dpram_dif:ram.q_b[5]
q_b[6] <= dpram_dif:ram.q_b[6]
q_b[7] <= dpram_dif:ram.q_b[7]
cs_b => dpram_dif:ram.cs_b


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram
clock => altsyncram:altsyncram_component.clock0
clock => altsyncram:altsyncram_component.clock1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_a[13] => altsyncram:altsyncram_component.address_a[13]
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
enable_a => altsyncram:altsyncram_component.clocken0
wren_a => comb.IN0
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => q_a.OUTPUTSELECT
cs_a => comb.IN1
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
address_b[13] => altsyncram:altsyncram_component.address_b[13]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
enable_b => altsyncram:altsyncram_component.clocken1
wren_b => comb.IN0
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => q_b.OUTPUTSELECT
cs_b => comb.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component
wren_a => altsyncram_h8t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h8t3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h8t3:auto_generated.data_a[0]
data_a[1] => altsyncram_h8t3:auto_generated.data_a[1]
data_a[2] => altsyncram_h8t3:auto_generated.data_a[2]
data_a[3] => altsyncram_h8t3:auto_generated.data_a[3]
data_a[4] => altsyncram_h8t3:auto_generated.data_a[4]
data_a[5] => altsyncram_h8t3:auto_generated.data_a[5]
data_a[6] => altsyncram_h8t3:auto_generated.data_a[6]
data_a[7] => altsyncram_h8t3:auto_generated.data_a[7]
data_b[0] => altsyncram_h8t3:auto_generated.data_b[0]
data_b[1] => altsyncram_h8t3:auto_generated.data_b[1]
data_b[2] => altsyncram_h8t3:auto_generated.data_b[2]
data_b[3] => altsyncram_h8t3:auto_generated.data_b[3]
data_b[4] => altsyncram_h8t3:auto_generated.data_b[4]
data_b[5] => altsyncram_h8t3:auto_generated.data_b[5]
data_b[6] => altsyncram_h8t3:auto_generated.data_b[6]
data_b[7] => altsyncram_h8t3:auto_generated.data_b[7]
address_a[0] => altsyncram_h8t3:auto_generated.address_a[0]
address_a[1] => altsyncram_h8t3:auto_generated.address_a[1]
address_a[2] => altsyncram_h8t3:auto_generated.address_a[2]
address_a[3] => altsyncram_h8t3:auto_generated.address_a[3]
address_a[4] => altsyncram_h8t3:auto_generated.address_a[4]
address_a[5] => altsyncram_h8t3:auto_generated.address_a[5]
address_a[6] => altsyncram_h8t3:auto_generated.address_a[6]
address_a[7] => altsyncram_h8t3:auto_generated.address_a[7]
address_a[8] => altsyncram_h8t3:auto_generated.address_a[8]
address_a[9] => altsyncram_h8t3:auto_generated.address_a[9]
address_a[10] => altsyncram_h8t3:auto_generated.address_a[10]
address_a[11] => altsyncram_h8t3:auto_generated.address_a[11]
address_a[12] => altsyncram_h8t3:auto_generated.address_a[12]
address_a[13] => altsyncram_h8t3:auto_generated.address_a[13]
address_b[0] => altsyncram_h8t3:auto_generated.address_b[0]
address_b[1] => altsyncram_h8t3:auto_generated.address_b[1]
address_b[2] => altsyncram_h8t3:auto_generated.address_b[2]
address_b[3] => altsyncram_h8t3:auto_generated.address_b[3]
address_b[4] => altsyncram_h8t3:auto_generated.address_b[4]
address_b[5] => altsyncram_h8t3:auto_generated.address_b[5]
address_b[6] => altsyncram_h8t3:auto_generated.address_b[6]
address_b[7] => altsyncram_h8t3:auto_generated.address_b[7]
address_b[8] => altsyncram_h8t3:auto_generated.address_b[8]
address_b[9] => altsyncram_h8t3:auto_generated.address_b[9]
address_b[10] => altsyncram_h8t3:auto_generated.address_b[10]
address_b[11] => altsyncram_h8t3:auto_generated.address_b[11]
address_b[12] => altsyncram_h8t3:auto_generated.address_b[12]
address_b[13] => altsyncram_h8t3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8t3:auto_generated.clock0
clock1 => altsyncram_h8t3:auto_generated.clock1
clocken0 => altsyncram_h8t3:auto_generated.clocken0
clocken1 => altsyncram_h8t3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_h8t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_h8t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_h8t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_h8t3:auto_generated.q_a[7]
q_b[0] <= altsyncram_h8t3:auto_generated.q_b[0]
q_b[1] <= altsyncram_h8t3:auto_generated.q_b[1]
q_b[2] <= altsyncram_h8t3:auto_generated.q_b[2]
q_b[3] <= altsyncram_h8t3:auto_generated.q_b[3]
q_b[4] <= altsyncram_h8t3:auto_generated.q_b[4]
q_b[5] <= altsyncram_h8t3:auto_generated.q_b[5]
q_b[6] <= altsyncram_h8t3:auto_generated.q_b[6]
q_b[7] <= altsyncram_h8t3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
q_a[0] <= mux_3nb:mux4.result[0]
q_a[1] <= mux_3nb:mux4.result[1]
q_a[2] <= mux_3nb:mux4.result[2]
q_a[3] <= mux_3nb:mux4.result[3]
q_a[4] <= mux_3nb:mux4.result[4]
q_a[5] <= mux_3nb:mux4.result[5]
q_a[6] <= mux_3nb:mux4.result[6]
q_a[7] <= mux_3nb:mux4.result[7]
q_b[0] <= mux_3nb:mux5.result[0]
q_b[1] <= mux_3nb:mux5.result[1]
q_b[2] <= mux_3nb:mux5.result[2]
q_b[3] <= mux_3nb:mux5.result[3]
q_b[4] <= mux_3nb:mux5.result[4]
q_b[5] <= mux_3nb:mux5.result[5]
q_b[6] <= mux_3nb:mux5.result[6]
q_b[7] <= mux_3nb:mux5.result[7]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|dpram:vram_u2|dpram_dif:ram|altsyncram:altsyncram_component|altsyncram_h8t3:auto_generated|mux_3nb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg
clk => clk.IN5
clk_en => clk_en~buf0.DATAIN
rst => rst.IN5
wr_n => always2.IN1
wr_n => last_wr.DATAIN
din[0] => tone0.DATAA
din[0] => tone0.DATAB
din[0] => tone1.DATAA
din[0] => tone1.DATAB
din[0] => tone2.DATAA
din[0] => tone2.DATAB
din[0] => ctrl3.DATAB
din[0] => vol3.DATAB
din[0] => vol2.DATAB
din[0] => vol1.DATAB
din[0] => vol0.DATAB
din[1] => tone0.DATAA
din[1] => tone0.DATAB
din[1] => tone1.DATAA
din[1] => tone1.DATAB
din[1] => tone2.DATAA
din[1] => tone2.DATAB
din[1] => ctrl3.DATAB
din[1] => vol3.DATAB
din[1] => vol2.DATAB
din[1] => vol1.DATAB
din[1] => vol0.DATAB
din[2] => tone0.DATAA
din[2] => tone0.DATAB
din[2] => tone1.DATAA
din[2] => tone1.DATAB
din[2] => tone2.DATAA
din[2] => tone2.DATAB
din[2] => ctrl3.DATAB
din[2] => vol3.DATAB
din[2] => vol2.DATAB
din[2] => vol1.DATAB
din[2] => vol0.DATAB
din[3] => tone0.DATAA
din[3] => tone0.DATAB
din[3] => tone1.DATAA
din[3] => tone1.DATAB
din[3] => tone2.DATAA
din[3] => tone2.DATAB
din[3] => vol3.DATAB
din[3] => vol2.DATAB
din[3] => vol1.DATAB
din[3] => vol0.DATAB
din[4] => reg_sel[0].DATAB
din[4] => tone0.DATAA
din[4] => tone1.DATAA
din[4] => tone2.DATAA
din[4] => Equal0.IN0
din[5] => reg_sel[1].DATAB
din[5] => tone0.DATAA
din[5] => tone1.DATAA
din[5] => tone2.DATAA
din[5] => Equal0.IN3
din[6] => reg_sel[2].DATAB
din[6] => Equal0.IN2
din[7] => reg_sel[2].OUTPUTSELECT
din[7] => reg_sel[1].OUTPUTSELECT
din[7] => reg_sel[0].OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone0.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone1.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => tone2.OUTPUTSELECT
din[7] => ctrl3.OUTPUTSELECT
din[7] => ctrl3.OUTPUTSELECT
din[7] => ctrl3.OUTPUTSELECT
din[7] => Equal0.IN1
sound[0] <= jt89_mixer:mix.sound
sound[1] <= jt89_mixer:mix.sound
sound[2] <= jt89_mixer:mix.sound
sound[3] <= jt89_mixer:mix.sound
sound[4] <= jt89_mixer:mix.sound
sound[5] <= jt89_mixer:mix.sound
sound[6] <= jt89_mixer:mix.sound
sound[7] <= jt89_mixer:mix.sound
sound[8] <= jt89_mixer:mix.sound
sound[9] <= jt89_mixer:mix.sound
sound[10] <= jt89_mixer:mix.sound
ready <= <VCC>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_mixer:mix
rst => ~NO_FANOUT~
clk => sound[0]~reg0.CLK
clk => sound[1]~reg0.CLK
clk => sound[2]~reg0.CLK
clk => sound[3]~reg0.CLK
clk => sound[4]~reg0.CLK
clk => sound[5]~reg0.CLK
clk => sound[6]~reg0.CLK
clk => sound[7]~reg0.CLK
clk => sound[8]~reg0.CLK
clk => sound[9]~reg0.CLK
clk => sound[10]~reg0.CLK
clk_en => ~NO_FANOUT~
cen_16 => ~NO_FANOUT~
ch0[0] => Add0.IN11
ch0[1] => Add0.IN10
ch0[2] => Add0.IN9
ch0[3] => Add0.IN8
ch0[4] => Add0.IN7
ch0[5] => Add0.IN6
ch0[6] => Add0.IN5
ch0[7] => Add0.IN4
ch0[8] => Add0.IN1
ch0[8] => Add0.IN2
ch0[8] => Add0.IN3
ch1[0] => Add0.IN22
ch1[1] => Add0.IN21
ch1[2] => Add0.IN20
ch1[3] => Add0.IN19
ch1[4] => Add0.IN18
ch1[5] => Add0.IN17
ch1[6] => Add0.IN16
ch1[7] => Add0.IN15
ch1[8] => Add0.IN12
ch1[8] => Add0.IN13
ch1[8] => Add0.IN14
ch2[0] => Add1.IN22
ch2[1] => Add1.IN21
ch2[2] => Add1.IN20
ch2[3] => Add1.IN19
ch2[4] => Add1.IN18
ch2[5] => Add1.IN17
ch2[6] => Add1.IN16
ch2[7] => Add1.IN15
ch2[8] => Add1.IN12
ch2[8] => Add1.IN13
ch2[8] => Add1.IN14
noise[0] => Add2.IN22
noise[1] => Add2.IN21
noise[2] => Add2.IN20
noise[3] => Add2.IN19
noise[4] => Add2.IN18
noise[5] => Add2.IN17
noise[6] => Add2.IN16
noise[7] => Add2.IN15
noise[8] => Add2.IN12
noise[8] => Add2.IN13
noise[8] => Add2.IN14
sound[0] <= sound[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sound[10] <= sound[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone0
clk => clk.IN1
clk_en => clk_en~buf0.DATAIN
rst => rst.IN1
tone[0] => cnt.DATAB
tone[0] => Equal0.IN9
tone[0] => Equal1.IN0
tone[1] => cnt.DATAB
tone[1] => Equal0.IN8
tone[1] => Equal1.IN9
tone[2] => cnt.DATAB
tone[2] => Equal0.IN7
tone[2] => Equal1.IN8
tone[3] => cnt.DATAB
tone[3] => Equal0.IN6
tone[3] => Equal1.IN7
tone[4] => cnt.DATAB
tone[4] => Equal0.IN5
tone[4] => Equal1.IN6
tone[5] => cnt.DATAB
tone[5] => Equal0.IN4
tone[5] => Equal1.IN5
tone[6] => cnt.DATAB
tone[6] => Equal0.IN3
tone[6] => Equal1.IN4
tone[7] => cnt.DATAB
tone[7] => Equal0.IN2
tone[7] => Equal1.IN3
tone[8] => cnt.DATAB
tone[8] => Equal0.IN1
tone[8] => Equal1.IN2
tone[9] => cnt.DATAB
tone[9] => Equal0.IN0
tone[9] => Equal1.IN1
vol[0] => vol[0].IN1
vol[1] => vol[1].IN1
vol[2] => vol[2].IN1
vol[3] => vol[3].IN1
snd[0] <= jt89_vol:u_vol.snd
snd[1] <= jt89_vol:u_vol.snd
snd[2] <= jt89_vol:u_vol.snd
snd[3] <= jt89_vol:u_vol.snd
snd[4] <= jt89_vol:u_vol.snd
snd[5] <= jt89_vol:u_vol.snd
snd[6] <= jt89_vol:u_vol.snd
snd[7] <= jt89_vol:u_vol.snd
snd[8] <= jt89_vol:u_vol.snd
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone0|jt89_vol:u_vol
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
vol[0] => Decoder1.IN3
vol[1] => Decoder1.IN2
vol[2] => Decoder0.IN1
vol[2] => Decoder1.IN1
vol[3] => Decoder0.IN0
vol[3] => Decoder1.IN0
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone1
clk => clk.IN1
clk_en => clk_en~buf0.DATAIN
rst => rst.IN1
tone[0] => cnt.DATAB
tone[0] => Equal0.IN9
tone[0] => Equal1.IN0
tone[1] => cnt.DATAB
tone[1] => Equal0.IN8
tone[1] => Equal1.IN9
tone[2] => cnt.DATAB
tone[2] => Equal0.IN7
tone[2] => Equal1.IN8
tone[3] => cnt.DATAB
tone[3] => Equal0.IN6
tone[3] => Equal1.IN7
tone[4] => cnt.DATAB
tone[4] => Equal0.IN5
tone[4] => Equal1.IN6
tone[5] => cnt.DATAB
tone[5] => Equal0.IN4
tone[5] => Equal1.IN5
tone[6] => cnt.DATAB
tone[6] => Equal0.IN3
tone[6] => Equal1.IN4
tone[7] => cnt.DATAB
tone[7] => Equal0.IN2
tone[7] => Equal1.IN3
tone[8] => cnt.DATAB
tone[8] => Equal0.IN1
tone[8] => Equal1.IN2
tone[9] => cnt.DATAB
tone[9] => Equal0.IN0
tone[9] => Equal1.IN1
vol[0] => vol[0].IN1
vol[1] => vol[1].IN1
vol[2] => vol[2].IN1
vol[3] => vol[3].IN1
snd[0] <= jt89_vol:u_vol.snd
snd[1] <= jt89_vol:u_vol.snd
snd[2] <= jt89_vol:u_vol.snd
snd[3] <= jt89_vol:u_vol.snd
snd[4] <= jt89_vol:u_vol.snd
snd[5] <= jt89_vol:u_vol.snd
snd[6] <= jt89_vol:u_vol.snd
snd[7] <= jt89_vol:u_vol.snd
snd[8] <= jt89_vol:u_vol.snd
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone1|jt89_vol:u_vol
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
vol[0] => Decoder1.IN3
vol[1] => Decoder1.IN2
vol[2] => Decoder0.IN1
vol[2] => Decoder1.IN1
vol[3] => Decoder0.IN0
vol[3] => Decoder1.IN0
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone2
clk => clk.IN1
clk_en => clk_en~buf0.DATAIN
rst => rst.IN1
tone[0] => cnt.DATAB
tone[0] => Equal0.IN9
tone[0] => Equal1.IN0
tone[1] => cnt.DATAB
tone[1] => Equal0.IN8
tone[1] => Equal1.IN9
tone[2] => cnt.DATAB
tone[2] => Equal0.IN7
tone[2] => Equal1.IN8
tone[3] => cnt.DATAB
tone[3] => Equal0.IN6
tone[3] => Equal1.IN7
tone[4] => cnt.DATAB
tone[4] => Equal0.IN5
tone[4] => Equal1.IN6
tone[5] => cnt.DATAB
tone[5] => Equal0.IN4
tone[5] => Equal1.IN5
tone[6] => cnt.DATAB
tone[6] => Equal0.IN3
tone[6] => Equal1.IN4
tone[7] => cnt.DATAB
tone[7] => Equal0.IN2
tone[7] => Equal1.IN3
tone[8] => cnt.DATAB
tone[8] => Equal0.IN1
tone[8] => Equal1.IN2
tone[9] => cnt.DATAB
tone[9] => Equal0.IN0
tone[9] => Equal1.IN1
vol[0] => vol[0].IN1
vol[1] => vol[1].IN1
vol[2] => vol[2].IN1
vol[3] => vol[3].IN1
snd[0] <= jt89_vol:u_vol.snd
snd[1] <= jt89_vol:u_vol.snd
snd[2] <= jt89_vol:u_vol.snd
snd[3] <= jt89_vol:u_vol.snd
snd[4] <= jt89_vol:u_vol.snd
snd[5] <= jt89_vol:u_vol.snd
snd[6] <= jt89_vol:u_vol.snd
snd[7] <= jt89_vol:u_vol.snd
snd[8] <= jt89_vol:u_vol.snd
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_tone:u_tone2|jt89_vol:u_vol
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
vol[0] => Decoder1.IN3
vol[1] => Decoder1.IN2
vol[2] => Decoder0.IN1
vol[2] => Decoder1.IN1
vol[3] => Decoder0.IN0
vol[3] => Decoder1.IN0
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_noise:u_noise
clk => clk.IN1
clk_en => clk_en~buf0.DATAIN
rst => rst.IN1
clr => always1.IN0
ctrl3[0] => Mux0.IN4
ctrl3[0] => Mux1.IN4
ctrl3[0] => Mux2.IN4
ctrl3[0] => Decoder0.IN1
ctrl3[1] => Mux0.IN3
ctrl3[1] => Mux1.IN3
ctrl3[1] => Mux2.IN3
ctrl3[1] => Decoder0.IN0
ctrl3[2] => fb.OUTPUTSELECT
vol[0] => vol[0].IN1
vol[1] => vol[1].IN1
vol[2] => vol[2].IN1
vol[3] => vol[3].IN1
tone2[0] => cnt.DATAB
tone2[1] => cnt.DATAB
tone2[2] => cnt.DATAB
tone2[3] => cnt.DATAB
tone2[4] => Mux2.IN5
tone2[5] => Mux1.IN5
tone2[6] => Mux0.IN5
tone2[7] => cnt.DATAB
tone2[8] => cnt.DATAB
tone2[9] => cnt.DATAB
snd[0] <= jt89_vol:u_vol.snd
snd[1] <= jt89_vol:u_vol.snd
snd[2] <= jt89_vol:u_vol.snd
snd[3] <= jt89_vol:u_vol.snd
snd[4] <= jt89_vol:u_vol.snd
snd[5] <= jt89_vol:u_vol.snd
snd[6] <= jt89_vol:u_vol.snd
snd[7] <= jt89_vol:u_vol.snd
snd[8] <= jt89_vol:u_vol.snd


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt89:u_psg|jt89_noise:u_noise|jt89_vol:u_vol
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
clk_en => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
rst => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
din => snd.OUTPUTSELECT
vol[0] => Decoder1.IN3
vol[1] => Decoder1.IN2
vol[2] => Decoder0.IN1
vol[2] => Decoder1.IN1
vol[3] => Decoder0.IN0
vol[3] => Decoder1.IN0
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm
rst => rst.IN1
clk => clk.IN1
cen => cen.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
cs_n => cs_n.IN1
wr_n => wr_n.IN1
dout[0] <= jt12_top:u_jt12.dout
dout[1] <= jt12_top:u_jt12.dout
dout[2] <= jt12_top:u_jt12.dout
dout[3] <= jt12_top:u_jt12.dout
dout[4] <= jt12_top:u_jt12.dout
dout[5] <= jt12_top:u_jt12.dout
dout[6] <= jt12_top:u_jt12.dout
dout[7] <= jt12_top:u_jt12.dout
irq_n <= jt12_top:u_jt12.irq_n
en_hifi_pcm => en_hifi_pcm.IN1
snd_right[0] <= jt12_top:u_jt12.snd_right
snd_right[1] <= jt12_top:u_jt12.snd_right
snd_right[2] <= jt12_top:u_jt12.snd_right
snd_right[3] <= jt12_top:u_jt12.snd_right
snd_right[4] <= jt12_top:u_jt12.snd_right
snd_right[5] <= jt12_top:u_jt12.snd_right
snd_right[6] <= jt12_top:u_jt12.snd_right
snd_right[7] <= jt12_top:u_jt12.snd_right
snd_right[8] <= jt12_top:u_jt12.snd_right
snd_right[9] <= jt12_top:u_jt12.snd_right
snd_right[10] <= jt12_top:u_jt12.snd_right
snd_right[11] <= jt12_top:u_jt12.snd_right
snd_right[12] <= jt12_top:u_jt12.snd_right
snd_right[13] <= jt12_top:u_jt12.snd_right
snd_right[14] <= jt12_top:u_jt12.snd_right
snd_right[15] <= jt12_top:u_jt12.snd_right
snd_left[0] <= jt12_top:u_jt12.snd_left
snd_left[1] <= jt12_top:u_jt12.snd_left
snd_left[2] <= jt12_top:u_jt12.snd_left
snd_left[3] <= jt12_top:u_jt12.snd_left
snd_left[4] <= jt12_top:u_jt12.snd_left
snd_left[5] <= jt12_top:u_jt12.snd_left
snd_left[6] <= jt12_top:u_jt12.snd_left
snd_left[7] <= jt12_top:u_jt12.snd_left
snd_left[8] <= jt12_top:u_jt12.snd_left
snd_left[9] <= jt12_top:u_jt12.snd_left
snd_left[10] <= jt12_top:u_jt12.snd_left
snd_left[11] <= jt12_top:u_jt12.snd_left
snd_left[12] <= jt12_top:u_jt12.snd_left
snd_left[13] <= jt12_top:u_jt12.snd_left
snd_left[14] <= jt12_top:u_jt12.snd_left
snd_left[15] <= jt12_top:u_jt12.snd_left
snd_sample <= jt12_top:u_jt12.snd_sample


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12
rst => rst.IN8
clk => clk.IN11
cen => cen.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
addr[0] => addr[0].IN2
addr[1] => addr[1].IN2
cs_n => comb.IN0
wr_n => comb.IN1
dout[0] <= jt12_dout:u_dout.dout
dout[1] <= jt12_dout:u_dout.dout
dout[2] <= jt12_dout:u_dout.dout
dout[3] <= jt12_dout:u_dout.dout
dout[4] <= jt12_dout:u_dout.dout
dout[5] <= jt12_dout:u_dout.dout
dout[6] <= jt12_dout:u_dout.dout
dout[7] <= jt12_dout:u_dout.dout
irq_n <= jt12_timers:u_timers.irq_n
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
en_hifi_pcm => pcm2.OUTPUTSELECT
adpcma_addr[0] <= <GND>
adpcma_addr[1] <= <GND>
adpcma_addr[2] <= <GND>
adpcma_addr[3] <= <GND>
adpcma_addr[4] <= <GND>
adpcma_addr[5] <= <GND>
adpcma_addr[6] <= <GND>
adpcma_addr[7] <= <GND>
adpcma_addr[8] <= <GND>
adpcma_addr[9] <= <GND>
adpcma_addr[10] <= <GND>
adpcma_addr[11] <= <GND>
adpcma_addr[12] <= <GND>
adpcma_addr[13] <= <GND>
adpcma_addr[14] <= <GND>
adpcma_addr[15] <= <GND>
adpcma_addr[16] <= <GND>
adpcma_addr[17] <= <GND>
adpcma_addr[18] <= <GND>
adpcma_addr[19] <= <GND>
adpcma_bank[0] <= <GND>
adpcma_bank[1] <= <GND>
adpcma_bank[2] <= <GND>
adpcma_bank[3] <= <GND>
adpcma_roe_n <= <VCC>
adpcma_data[0] => ~NO_FANOUT~
adpcma_data[1] => ~NO_FANOUT~
adpcma_data[2] => ~NO_FANOUT~
adpcma_data[3] => ~NO_FANOUT~
adpcma_data[4] => ~NO_FANOUT~
adpcma_data[5] => ~NO_FANOUT~
adpcma_data[6] => ~NO_FANOUT~
adpcma_data[7] => ~NO_FANOUT~
adpcmb_addr[0] <= <GND>
adpcmb_addr[1] <= <GND>
adpcmb_addr[2] <= <GND>
adpcmb_addr[3] <= <GND>
adpcmb_addr[4] <= <GND>
adpcmb_addr[5] <= <GND>
adpcmb_addr[6] <= <GND>
adpcmb_addr[7] <= <GND>
adpcmb_addr[8] <= <GND>
adpcmb_addr[9] <= <GND>
adpcmb_addr[10] <= <GND>
adpcmb_addr[11] <= <GND>
adpcmb_addr[12] <= <GND>
adpcmb_addr[13] <= <GND>
adpcmb_addr[14] <= <GND>
adpcmb_addr[15] <= <GND>
adpcmb_addr[16] <= <GND>
adpcmb_addr[17] <= <GND>
adpcmb_addr[18] <= <GND>
adpcmb_addr[19] <= <GND>
adpcmb_addr[20] <= <GND>
adpcmb_addr[21] <= <GND>
adpcmb_addr[22] <= <GND>
adpcmb_addr[23] <= <GND>
adpcmb_data[0] => ~NO_FANOUT~
adpcmb_data[1] => ~NO_FANOUT~
adpcmb_data[2] => ~NO_FANOUT~
adpcmb_data[3] => ~NO_FANOUT~
adpcmb_data[4] => ~NO_FANOUT~
adpcmb_data[5] => ~NO_FANOUT~
adpcmb_data[6] => ~NO_FANOUT~
adpcmb_data[7] => ~NO_FANOUT~
adpcmb_roe_n <= <VCC>
psg_A[0] <= <GND>
psg_A[1] <= <GND>
psg_A[2] <= <GND>
psg_A[3] <= <GND>
psg_A[4] <= <GND>
psg_A[5] <= <GND>
psg_A[6] <= <GND>
psg_A[7] <= <GND>
psg_B[0] <= <GND>
psg_B[1] <= <GND>
psg_B[2] <= <GND>
psg_B[3] <= <GND>
psg_B[4] <= <GND>
psg_B[5] <= <GND>
psg_B[6] <= <GND>
psg_B[7] <= <GND>
psg_C[0] <= <GND>
psg_C[1] <= <GND>
psg_C[2] <= <GND>
psg_C[3] <= <GND>
psg_C[4] <= <GND>
psg_C[5] <= <GND>
psg_C[6] <= <GND>
psg_C[7] <= <GND>
fm_snd_left[0] <= <GND>
fm_snd_left[1] <= <GND>
fm_snd_left[2] <= <GND>
fm_snd_left[3] <= <GND>
fm_snd_left[4] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[5] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[6] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[7] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[8] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[9] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[10] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[11] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[12] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[13] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[14] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_left[15] <= jt12_acc:gen_pcm_acc.u_acc.left
fm_snd_right[0] <= <GND>
fm_snd_right[1] <= <GND>
fm_snd_right[2] <= <GND>
fm_snd_right[3] <= <GND>
fm_snd_right[4] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[5] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[6] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[7] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[8] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[9] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[10] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[11] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[12] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[13] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[14] <= jt12_acc:gen_pcm_acc.u_acc.right
fm_snd_right[15] <= jt12_acc:gen_pcm_acc.u_acc.right
adpcmA_l[0] <= <GND>
adpcmA_l[1] <= <GND>
adpcmA_l[2] <= <GND>
adpcmA_l[3] <= <GND>
adpcmA_l[4] <= <GND>
adpcmA_l[5] <= <GND>
adpcmA_l[6] <= <GND>
adpcmA_l[7] <= <GND>
adpcmA_l[8] <= <GND>
adpcmA_l[9] <= <GND>
adpcmA_l[10] <= <GND>
adpcmA_l[11] <= <GND>
adpcmA_l[12] <= <GND>
adpcmA_l[13] <= <GND>
adpcmA_l[14] <= <GND>
adpcmA_l[15] <= <GND>
adpcmA_r[0] <= <GND>
adpcmA_r[1] <= <GND>
adpcmA_r[2] <= <GND>
adpcmA_r[3] <= <GND>
adpcmA_r[4] <= <GND>
adpcmA_r[5] <= <GND>
adpcmA_r[6] <= <GND>
adpcmA_r[7] <= <GND>
adpcmA_r[8] <= <GND>
adpcmA_r[9] <= <GND>
adpcmA_r[10] <= <GND>
adpcmA_r[11] <= <GND>
adpcmA_r[12] <= <GND>
adpcmA_r[13] <= <GND>
adpcmA_r[14] <= <GND>
adpcmA_r[15] <= <GND>
adpcmB_l[0] <= <GND>
adpcmB_l[1] <= <GND>
adpcmB_l[2] <= <GND>
adpcmB_l[3] <= <GND>
adpcmB_l[4] <= <GND>
adpcmB_l[5] <= <GND>
adpcmB_l[6] <= <GND>
adpcmB_l[7] <= <GND>
adpcmB_l[8] <= <GND>
adpcmB_l[9] <= <GND>
adpcmB_l[10] <= <GND>
adpcmB_l[11] <= <GND>
adpcmB_l[12] <= <GND>
adpcmB_l[13] <= <GND>
adpcmB_l[14] <= <GND>
adpcmB_l[15] <= <GND>
adpcmB_r[0] <= <GND>
adpcmB_r[1] <= <GND>
adpcmB_r[2] <= <GND>
adpcmB_r[3] <= <GND>
adpcmB_r[4] <= <GND>
adpcmB_r[5] <= <GND>
adpcmB_r[6] <= <GND>
adpcmB_r[7] <= <GND>
adpcmB_r[8] <= <GND>
adpcmB_r[9] <= <GND>
adpcmB_r[10] <= <GND>
adpcmB_r[11] <= <GND>
adpcmB_r[12] <= <GND>
adpcmB_r[13] <= <GND>
adpcmB_r[14] <= <GND>
adpcmB_r[15] <= <GND>
psg_snd[0] <= <GND>
psg_snd[1] <= <GND>
psg_snd[2] <= <GND>
psg_snd[3] <= <GND>
psg_snd[4] <= <GND>
psg_snd[5] <= <GND>
psg_snd[6] <= <GND>
psg_snd[7] <= <GND>
psg_snd[8] <= <GND>
psg_snd[9] <= <GND>
snd_right[0] <= <GND>
snd_right[1] <= <GND>
snd_right[2] <= <GND>
snd_right[3] <= <GND>
snd_right[4] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[5] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[6] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[7] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[8] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[9] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[10] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[11] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[12] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[13] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[14] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_right[15] <= jt12_acc:gen_pcm_acc.u_acc.right
snd_left[0] <= <GND>
snd_left[1] <= <GND>
snd_left[2] <= <GND>
snd_left[3] <= <GND>
snd_left[4] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[5] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[6] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[7] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[8] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[9] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[10] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[11] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[12] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[13] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[14] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_left[15] <= jt12_acc:gen_pcm_acc.u_acc.left
snd_sample <= zero.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_dout:u_dout
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
flag_A => dout[0]~reg0.DATAIN
flag_B => dout[1]~reg0.DATAIN
busy => dout[7]~reg0.DATAIN
adpcma_flags[0] => ~NO_FANOUT~
adpcma_flags[1] => ~NO_FANOUT~
adpcma_flags[2] => ~NO_FANOUT~
adpcma_flags[3] => ~NO_FANOUT~
adpcma_flags[4] => ~NO_FANOUT~
adpcma_flags[5] => ~NO_FANOUT~
adpcmb_flag => ~NO_FANOUT~
psg_dout[0] => ~NO_FANOUT~
psg_dout[1] => ~NO_FANOUT~
psg_dout[2] => ~NO_FANOUT~
psg_dout[3] => ~NO_FANOUT~
psg_dout[4] => ~NO_FANOUT~
psg_dout[5] => ~NO_FANOUT~
psg_dout[6] => ~NO_FANOUT~
psg_dout[7] => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr
rst => rst.IN2
clk => clk.IN2
cen => cen.IN1
clk_en <= clk_en.DB_MAX_OUTPUT_PORT_TYPE
clk_en_ssg <= jt12_div:u_div.clk_en_ssg
clk_en_666 <= jt12_div:u_div.clk_en_666
clk_en_111 <= jt12_div:u_div.clk_en_111
clk_en_55 <= jt12_div:u_div.clk_en_55
din[0] => load_A.DATAB
din[0] => value_B.DATAB
din[0] => value_A.DATAB
din[0] => value_A.DATAB
din[0] => lfo_freq.DATAB
din[0] => latch_fnum.DATAB
din[0] => fnum_ch3op2.DATAB
din[0] => fnum_ch3op1.DATAB
din[0] => fnum_ch3op3.DATAB
din[0] => pcm.DATAB
din[0] => selected_register.DATAB
din[0] => din_copy.DATAA
din[1] => load_B.DATAB
din[1] => value_B.DATAB
din[1] => value_A.DATAB
din[1] => value_A.DATAB
din[1] => lfo_freq.DATAB
din[1] => latch_fnum.DATAB
din[1] => fnum_ch3op2.DATAB
din[1] => fnum_ch3op1.DATAB
din[1] => fnum_ch3op3.DATAB
din[1] => pcm.DATAB
din[1] => selected_register.DATAB
din[1] => din_copy.DATAA
din[2] => enable_irq_A.DATAB
din[2] => value_B.DATAB
din[2] => value_A.DATAB
din[2] => lfo_freq.DATAB
din[2] => fast_timers.DATAB
din[2] => latch_fnum.DATAB
din[2] => fnum_ch3op2.DATAB
din[2] => fnum_ch3op1.DATAB
din[2] => fnum_ch3op3.DATAB
din[2] => pcm.DATAB
din[2] => selected_register.DATAB
din[2] => din_copy.DATAA
din[3] => enable_irq_B.DATAB
din[3] => value_B.DATAB
din[3] => value_A.DATAB
din[3] => lfo_en.DATAB
din[3] => pg_stop.DATAB
din[3] => latch_fnum.DATAB
din[3] => fnum_ch3op2.DATAB
din[3] => fnum_ch3op1.DATAB
din[3] => fnum_ch3op3.DATAB
din[3] => pcm.DATAB
din[3] => Selector2.IN4
din[3] => selected_register.DATAB
din[3] => din_copy.DATAA
din[4] => clr_flag_A.DATAB
din[4] => value_B.DATAB
din[4] => value_A.DATAB
din[4] => latch_fnum.DATAB
din[4] => fnum_ch3op2.DATAB
din[4] => fnum_ch3op1.DATAB
din[4] => fnum_ch3op3.DATAB
din[4] => pcm.DATAB
din[4] => selected_register.DATAB
din[4] => din_copy.DATAA
din[5] => clr_flag_B.DATAB
din[5] => value_B.DATAB
din[5] => value_A.DATAB
din[5] => eg_stop.DATAB
din[5] => latch_fnum.DATAB
din[5] => fnum_ch3op2.DATAB
din[5] => fnum_ch3op1.DATAB
din[5] => fnum_ch3op3.DATAB
din[5] => pcm.DATAB
din[5] => selected_register.DATAB
din[5] => din_copy.DATAA
din[6] => WideOr0.IN0
din[6] => value_B.DATAB
din[6] => value_A.DATAB
din[6] => fnum_ch3op2.DATAB
din[6] => fnum_ch3op1.DATAB
din[6] => fnum_ch3op3.DATAB
din[6] => pcm.DATAB
din[6] => selected_register.DATAB
din[6] => din_copy.DATAA
din[6] => Equal1.IN1
din[7] => WideOr0.IN1
din[7] => value_B.DATAB
din[7] => value_A.DATAB
din[7] => fnum_ch3op2.DATAB
din[7] => fnum_ch3op1.DATAB
din[7] => fnum_ch3op3.DATAB
din[7] => pcm_en.DATAB
din[7] => selected_register.DATAB
din[7] => din_copy.DATAA
din[7] => Equal1.IN0
din[7] => pcm.DATAB
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => selected_register.OUTPUTSELECT
write => part.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => din_copy.OUTPUTSELECT
write => up_keyon.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_ch.OUTPUTSELECT
write => up_op.OUTPUTSELECT
write => up_op.OUTPUTSELECT
write => div_setting.OUTPUTSELECT
write => div_setting.OUTPUTSELECT
write => effect.OUTPUTSELECT
write => csm.OUTPUTSELECT
write => clr_flag_B.OUTPUTSELECT
write => clr_flag_A.OUTPUTSELECT
write => enable_irq_B.OUTPUTSELECT
write => enable_irq_A.OUTPUTSELECT
write => load_B.OUTPUTSELECT
write => load_A.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_B.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => value_A.OUTPUTSELECT
write => lfo_en.OUTPUTSELECT
write => lfo_freq.OUTPUTSELECT
write => lfo_freq.OUTPUTSELECT
write => lfo_freq.OUTPUTSELECT
write => eg_stop.OUTPUTSELECT
write => pg_stop.OUTPUTSELECT
write => fast_timers.OUTPUTSELECT
write => psg_wr_n.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => latch_fnum.OUTPUTSELECT
write => block_ch3op2.OUTPUTSELECT
write => block_ch3op2.OUTPUTSELECT
write => block_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => fnum_ch3op2.OUTPUTSELECT
write => block_ch3op1.OUTPUTSELECT
write => block_ch3op1.OUTPUTSELECT
write => block_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => fnum_ch3op1.OUTPUTSELECT
write => block_ch3op3.OUTPUTSELECT
write => block_ch3op3.OUTPUTSELECT
write => block_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => fnum_ch3op3.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm.OUTPUTSELECT
write => pcm_en.OUTPUTSELECT
write => pcm_wr.OUTPUTSELECT
write => up_chreg.OUTPUTSELECT
write => up_chreg.OUTPUTSELECT
write => up_chreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => up_opreg.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => flag_ctl.OUTPUTSELECT
write => up_aon.OUTPUTSELECT
write => always2.IN1
write => old_write.DATAIN
addr[0] => always2.IN1
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => selected_register.OUTPUTSELECT
addr[0] => part.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => din_copy.OUTPUTSELECT
addr[0] => up_keyon.OUTPUTSELECT
addr[0] => up_ch.OUTPUTSELECT
addr[0] => up_ch.OUTPUTSELECT
addr[0] => up_ch.OUTPUTSELECT
addr[0] => up_op.OUTPUTSELECT
addr[0] => up_op.OUTPUTSELECT
addr[0] => div_setting.OUTPUTSELECT
addr[0] => div_setting.OUTPUTSELECT
addr[0] => effect.OUTPUTSELECT
addr[0] => csm.OUTPUTSELECT
addr[0] => clr_flag_B.OUTPUTSELECT
addr[0] => clr_flag_A.OUTPUTSELECT
addr[0] => enable_irq_B.OUTPUTSELECT
addr[0] => enable_irq_A.OUTPUTSELECT
addr[0] => load_B.OUTPUTSELECT
addr[0] => load_A.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_B.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => value_A.OUTPUTSELECT
addr[0] => lfo_en.OUTPUTSELECT
addr[0] => lfo_freq.OUTPUTSELECT
addr[0] => lfo_freq.OUTPUTSELECT
addr[0] => lfo_freq.OUTPUTSELECT
addr[0] => eg_stop.OUTPUTSELECT
addr[0] => pg_stop.OUTPUTSELECT
addr[0] => fast_timers.OUTPUTSELECT
addr[0] => psg_wr_n.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => latch_fnum.OUTPUTSELECT
addr[0] => block_ch3op2.OUTPUTSELECT
addr[0] => block_ch3op2.OUTPUTSELECT
addr[0] => block_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => fnum_ch3op2.OUTPUTSELECT
addr[0] => block_ch3op1.OUTPUTSELECT
addr[0] => block_ch3op1.OUTPUTSELECT
addr[0] => block_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => fnum_ch3op1.OUTPUTSELECT
addr[0] => block_ch3op3.OUTPUTSELECT
addr[0] => block_ch3op3.OUTPUTSELECT
addr[0] => block_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => fnum_ch3op3.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm.OUTPUTSELECT
addr[0] => pcm_en.OUTPUTSELECT
addr[0] => pcm_wr.OUTPUTSELECT
addr[0] => up_chreg.OUTPUTSELECT
addr[0] => up_chreg.OUTPUTSELECT
addr[0] => up_chreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[0] => up_opreg.OUTPUTSELECT
addr[1] => part.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch6op <= jt12_reg:u_reg.ch6op
cur_ch[0] <= jt12_reg:u_reg.cur_ch
cur_ch[1] <= jt12_reg:u_reg.cur_ch
cur_ch[2] <= jt12_reg:u_reg.cur_ch
cur_op[0] <= jt12_reg:u_reg.cur_op
cur_op[1] <= jt12_reg:u_reg.cur_op
lfo_freq[0] <= lfo_freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[1] <= lfo_freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_freq[2] <= lfo_freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_en <= lfo_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[0] <= value_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[1] <= value_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[2] <= value_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[3] <= value_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[4] <= value_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[5] <= value_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[6] <= value_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[7] <= value_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[8] <= value_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_A[9] <= value_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[0] <= value_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[1] <= value_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[2] <= value_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[3] <= value_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[4] <= value_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[5] <= value_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[6] <= value_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value_B[7] <= value_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_A <= load_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_B <= load_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_A <= enable_irq_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_irq_B <= enable_irq_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_A <= clr_flag_A~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_flag_B <= clr_flag_B~reg0.DB_MAX_OUTPUT_PORT_TYPE
fast_timers <= fast_timers~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_A => flag_A.IN1
overflow_A => overflow_A.IN1
pcm[0] <= pcm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[1] <= pcm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[2] <= pcm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[3] <= pcm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[4] <= pcm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[5] <= pcm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[6] <= pcm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[7] <= pcm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm[8] <= pcm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_en <= pcm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_wr <= pcm_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[0] <= aon_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[1] <= aon_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[2] <= aon_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[3] <= aon_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[4] <= aon_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[5] <= aon_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[6] <= aon_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aon_a[7] <= aon_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[0] <= atl_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[1] <= atl_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[2] <= atl_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[3] <= atl_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[4] <= atl_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atl_a[5] <= atl_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[3] <= addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[4] <= addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[5] <= addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[6] <= addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[7] <= addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[8] <= addr_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[9] <= addr_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[10] <= addr_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[11] <= addr_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[12] <= addr_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[13] <= addr_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[14] <= addr_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_a[15] <= addr_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[0] <= lracl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[1] <= lracl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[2] <= lracl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[3] <= lracl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[4] <= lracl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[5] <= lracl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[6] <= lracl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lracl[7] <= lracl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_start <= up_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_end <= up_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_addr[0] <= up_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_addr[1] <= up_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_addr[2] <= up_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_lracl[0] <= up_lracl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_lracl[1] <= up_lracl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_lracl[2] <= up_lracl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_aon <= up_aon~reg0.DB_MAX_OUTPUT_PORT_TYPE
acmd_on_b <= acmd_on_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
acmd_rep_b <= acmd_rep_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
acmd_rst_b <= acmd_rst_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
alr_b[0] <= alr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alr_b[1] <= alr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[0] <= astart_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[1] <= astart_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[2] <= astart_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[3] <= astart_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[4] <= astart_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[5] <= astart_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[6] <= astart_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[7] <= astart_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[8] <= astart_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[9] <= astart_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[10] <= astart_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[11] <= astart_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[12] <= astart_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[13] <= astart_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[14] <= astart_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
astart_b[15] <= astart_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[0] <= aend_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[1] <= aend_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[2] <= aend_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[3] <= aend_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[4] <= aend_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[5] <= aend_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[6] <= aend_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[7] <= aend_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[8] <= aend_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[9] <= aend_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[10] <= aend_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[11] <= aend_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[12] <= aend_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[13] <= aend_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[14] <= aend_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aend_b[15] <= aend_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[0] <= adeltan_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[1] <= adeltan_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[2] <= adeltan_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[3] <= adeltan_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[4] <= adeltan_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[5] <= adeltan_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[6] <= adeltan_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[7] <= adeltan_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[8] <= adeltan_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[9] <= adeltan_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[10] <= adeltan_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[11] <= adeltan_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[12] <= adeltan_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[13] <= adeltan_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[14] <= adeltan_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adeltan_b[15] <= adeltan_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[0] <= aeg_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[1] <= aeg_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[2] <= aeg_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[3] <= aeg_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[4] <= aeg_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[5] <= aeg_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[6] <= aeg_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aeg_b[7] <= aeg_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[0] <= flag_ctl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[1] <= flag_ctl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[2] <= flag_ctl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[3] <= flag_ctl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[4] <= flag_ctl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[5] <= flag_ctl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_ctl[6] <= flag_ctl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xuse_prevprev1 <= jt12_reg:u_reg.xuse_prevprev1
xuse_internal <= jt12_reg:u_reg.xuse_internal
yuse_internal <= jt12_reg:u_reg.yuse_internal
xuse_prev2 <= jt12_reg:u_reg.xuse_prev2
yuse_prev1 <= jt12_reg:u_reg.yuse_prev1
yuse_prev2 <= jt12_reg:u_reg.yuse_prev2
fnum_I[0] <= jt12_reg:u_reg.fnum_I
fnum_I[1] <= jt12_reg:u_reg.fnum_I
fnum_I[2] <= jt12_reg:u_reg.fnum_I
fnum_I[3] <= jt12_reg:u_reg.fnum_I
fnum_I[4] <= jt12_reg:u_reg.fnum_I
fnum_I[5] <= jt12_reg:u_reg.fnum_I
fnum_I[6] <= jt12_reg:u_reg.fnum_I
fnum_I[7] <= jt12_reg:u_reg.fnum_I
fnum_I[8] <= jt12_reg:u_reg.fnum_I
fnum_I[9] <= jt12_reg:u_reg.fnum_I
fnum_I[10] <= jt12_reg:u_reg.fnum_I
block_I[0] <= jt12_reg:u_reg.block_I
block_I[1] <= jt12_reg:u_reg.block_I
block_I[2] <= jt12_reg:u_reg.block_I
pg_stop <= pg_stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rl[0] <= jt12_reg:u_reg.rl
rl[1] <= jt12_reg:u_reg.rl
fb_II[0] <= jt12_reg:u_reg.fb_II
fb_II[1] <= jt12_reg:u_reg.fb_II
fb_II[2] <= jt12_reg:u_reg.fb_II
alg_I[0] <= jt12_reg:u_reg.alg_I
alg_I[1] <= jt12_reg:u_reg.alg_I
alg_I[2] <= jt12_reg:u_reg.alg_I
pms_I[0] <= jt12_reg:u_reg.pms_I
pms_I[1] <= jt12_reg:u_reg.pms_I
pms_I[2] <= jt12_reg:u_reg.pms_I
ams_IV[0] <= jt12_reg:u_reg.ams_IV
ams_IV[1] <= jt12_reg:u_reg.ams_IV
amsen_IV <= jt12_reg:u_reg.amsen_IV
dt1_I[0] <= jt12_reg:u_reg.dt1_I
dt1_I[1] <= jt12_reg:u_reg.dt1_I
dt1_I[2] <= jt12_reg:u_reg.dt1_I
mul_II[0] <= jt12_reg:u_reg.mul_II
mul_II[1] <= jt12_reg:u_reg.mul_II
mul_II[2] <= jt12_reg:u_reg.mul_II
mul_II[3] <= jt12_reg:u_reg.mul_II
tl_IV[0] <= jt12_reg:u_reg.tl_IV
tl_IV[1] <= jt12_reg:u_reg.tl_IV
tl_IV[2] <= jt12_reg:u_reg.tl_IV
tl_IV[3] <= jt12_reg:u_reg.tl_IV
tl_IV[4] <= jt12_reg:u_reg.tl_IV
tl_IV[5] <= jt12_reg:u_reg.tl_IV
tl_IV[6] <= jt12_reg:u_reg.tl_IV
eg_stop <= eg_stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar_I[0] <= jt12_reg:u_reg.ar_I
ar_I[1] <= jt12_reg:u_reg.ar_I
ar_I[2] <= jt12_reg:u_reg.ar_I
ar_I[3] <= jt12_reg:u_reg.ar_I
ar_I[4] <= jt12_reg:u_reg.ar_I
d1r_I[0] <= jt12_reg:u_reg.d1r_I
d1r_I[1] <= jt12_reg:u_reg.d1r_I
d1r_I[2] <= jt12_reg:u_reg.d1r_I
d1r_I[3] <= jt12_reg:u_reg.d1r_I
d1r_I[4] <= jt12_reg:u_reg.d1r_I
d2r_I[0] <= jt12_reg:u_reg.d2r_I
d2r_I[1] <= jt12_reg:u_reg.d2r_I
d2r_I[2] <= jt12_reg:u_reg.d2r_I
d2r_I[3] <= jt12_reg:u_reg.d2r_I
d2r_I[4] <= jt12_reg:u_reg.d2r_I
rr_I[0] <= jt12_reg:u_reg.rr_I
rr_I[1] <= jt12_reg:u_reg.rr_I
rr_I[2] <= jt12_reg:u_reg.rr_I
rr_I[3] <= jt12_reg:u_reg.rr_I
sl_I[0] <= jt12_reg:u_reg.sl_I
sl_I[1] <= jt12_reg:u_reg.sl_I
sl_I[2] <= jt12_reg:u_reg.sl_I
sl_I[3] <= jt12_reg:u_reg.sl_I
ks_II[0] <= jt12_reg:u_reg.ks_II
ks_II[1] <= jt12_reg:u_reg.ks_II
ssg_en_I <= jt12_reg:u_reg.ssg_en_I
ssg_eg_I[0] <= jt12_reg:u_reg.ssg_eg_I
ssg_eg_I[1] <= jt12_reg:u_reg.ssg_eg_I
ssg_eg_I[2] <= jt12_reg:u_reg.ssg_eg_I
keyon_I <= jt12_reg:u_reg.keyon_I
zero <= jt12_reg:u_reg.zero
s1_enters <= jt12_reg:u_reg.s1_enters
s2_enters <= jt12_reg:u_reg.s2_enters
s3_enters <= jt12_reg:u_reg.s3_enters
s4_enters <= jt12_reg:u_reg.s4_enters
psg_addr[0] <= <GND>
psg_addr[1] <= <GND>
psg_addr[2] <= <GND>
psg_addr[3] <= <GND>
psg_data[0] <= <GND>
psg_data[1] <= <GND>
psg_data[2] <= <GND>
psg_data[3] <= <GND>
psg_data[4] <= <GND>
psg_data[5] <= <GND>
psg_data[6] <= <GND>
psg_data[7] <= <GND>
psg_wr_n <= psg_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_div:u_div
rst => ~NO_FANOUT~
clk => adpcm_cnt55[0].CLK
clk => adpcm_cnt55[1].CLK
clk => adpcm_cnt55[2].CLK
clk => adpcm_cnt111[0].CLK
clk => adpcm_cnt111[1].CLK
clk => adpcm_cnt111[2].CLK
clk => adpcm_cnt666[0].CLK
clk => adpcm_cnt666[1].CLK
clk => adpcm_cnt666[2].CLK
clk => adpcm_cnt666[3].CLK
clk => adpcm_cnt666[4].CLK
clk => opn_cnt[0].CLK
clk => opn_cnt[1].CLK
clk => opn_cnt[2].CLK
clk => opn_cnt[3].CLK
clk => clk_en_55~reg0.CLK
clk => clk_en_111~reg0.CLK
clk => clk_en_666~reg0.CLK
clk => clk_en_ssg~reg0.CLK
clk => clk_en~reg0.CLK
clk => cen_55_int.CLK
clk => cen_adpcm3_int.CLK
clk => cen_adpcm_int.CLK
clk => cen_int.CLK
cen => clk_en.IN1
cen => clk_en_666.IN1
cen => adpcm_cnt111[1].ENA
cen => adpcm_cnt111[0].ENA
cen => adpcm_cnt55[2].ENA
cen => adpcm_cnt55[1].ENA
cen => adpcm_cnt55[0].ENA
cen => opn_cnt[0].ENA
cen => adpcm_cnt111[2].ENA
cen => adpcm_cnt666[0].ENA
cen => adpcm_cnt666[1].ENA
cen => adpcm_cnt666[2].ENA
cen => adpcm_cnt666[3].ENA
cen => adpcm_cnt666[4].ENA
cen => opn_cnt[1].ENA
cen => opn_cnt[2].ENA
cen => opn_cnt[3].ENA
div_setting[0] => ~NO_FANOUT~
div_setting[1] => ~NO_FANOUT~
clk_en <= clk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_en_ssg <= clk_en_ssg~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_en_666 <= clk_en_666~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_en_111 <= clk_en_111~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_en_55 <= clk_en_55~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg
rst => rst.IN5
clk => clk.IN5
clk_en => clk_en.IN5
din[0] => din[0].IN3
din[1] => din[1].IN3
din[2] => din[2].IN3
din[3] => din[3].IN2
din[4] => din[4].IN3
din[5] => din[5].IN3
din[6] => din[6].IN3
din[7] => din[7].IN3
ch[0] => req_opch_I[0].IN1
ch[1] => req_opch_I[1].IN1
ch[2] => req_opch_I[2].IN1
op[0] => req_opch_I[3].IN1
op[1] => req_opch_I[4].IN1
csm => csm.IN1
flag_A => ~NO_FANOUT~
overflow_A => overflow_A.IN1
up_keyon => up_keyon.IN1
up_alg => up_alg_ch.IN1
up_fnumlo => up_fnumlo_ch.IN1
up_pms => up_pms_ch.IN1
up_pms => up_ams_ch.IN1
up_dt1 => up_dt1.IN2
up_tl => up_tl.IN2
up_ks_ar => up_ks_ar.IN2
up_amen_dr => up_amen_dr.IN2
up_sr => up_sr.IN2
up_sl_rr => up_sl_rr.IN2
up_ssgeg => up_ssgeg.IN2
ch6op <= ch6op~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_ch[0] <= cur_ch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_ch[1] <= cur_ch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_ch[2] <= cur_ch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_op[0] <= cur_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_op[1] <= cur_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
effect => effect_on.IN1
fnum_ch3op2[0] => fnum_I.IN1
fnum_ch3op2[1] => fnum_I.IN1
fnum_ch3op2[2] => fnum_I.IN1
fnum_ch3op2[3] => fnum_I.IN1
fnum_ch3op2[4] => fnum_I.IN1
fnum_ch3op2[5] => fnum_I.IN1
fnum_ch3op2[6] => fnum_I.IN1
fnum_ch3op2[7] => fnum_I.IN1
fnum_ch3op2[8] => fnum_I.IN1
fnum_ch3op2[9] => fnum_I.IN1
fnum_ch3op2[10] => fnum_I.IN1
fnum_ch3op3[0] => fnum_I.IN1
fnum_ch3op3[1] => fnum_I.IN1
fnum_ch3op3[2] => fnum_I.IN1
fnum_ch3op3[3] => fnum_I.IN1
fnum_ch3op3[4] => fnum_I.IN1
fnum_ch3op3[5] => fnum_I.IN1
fnum_ch3op3[6] => fnum_I.IN1
fnum_ch3op3[7] => fnum_I.IN1
fnum_ch3op3[8] => fnum_I.IN1
fnum_ch3op3[9] => fnum_I.IN1
fnum_ch3op3[10] => fnum_I.IN1
fnum_ch3op1[0] => fnum_I.IN1
fnum_ch3op1[1] => fnum_I.IN1
fnum_ch3op1[2] => fnum_I.IN1
fnum_ch3op1[3] => fnum_I.IN1
fnum_ch3op1[4] => fnum_I.IN1
fnum_ch3op1[5] => fnum_I.IN1
fnum_ch3op1[6] => fnum_I.IN1
fnum_ch3op1[7] => fnum_I.IN1
fnum_ch3op1[8] => fnum_I.IN1
fnum_ch3op1[9] => fnum_I.IN1
fnum_ch3op1[10] => fnum_I.IN1
block_ch3op2[0] => block_I.IN1
block_ch3op2[1] => block_I.IN1
block_ch3op2[2] => block_I.IN1
block_ch3op3[0] => block_I.IN1
block_ch3op3[1] => block_I.IN1
block_ch3op3[2] => block_I.IN1
block_ch3op1[0] => block_I.IN1
block_ch3op1[1] => block_I.IN1
block_ch3op1[2] => block_I.IN1
latch_fnum[0] => comb.DATAB
latch_fnum[1] => comb.DATAB
latch_fnum[2] => comb.DATAB
latch_fnum[3] => comb.DATAB
latch_fnum[4] => comb.DATAB
latch_fnum[5] => comb.DATAB
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_enters <= s1_enters.DB_MAX_OUTPUT_PORT_TYPE
s2_enters <= s2_enters.DB_MAX_OUTPUT_PORT_TYPE
s3_enters <= s3_enters.DB_MAX_OUTPUT_PORT_TYPE
s4_enters <= s4_enters.DB_MAX_OUTPUT_PORT_TYPE
xuse_prevprev1 <= jt12_mod:u_mod.xuse_prevprev1
xuse_internal <= jt12_mod:u_mod.xuse_internal
yuse_internal <= jt12_mod:u_mod.yuse_internal
xuse_prev2 <= jt12_mod:u_mod.xuse_prev2
yuse_prev1 <= jt12_mod:u_mod.yuse_prev1
yuse_prev2 <= jt12_mod:u_mod.yuse_prev2
fnum_I[0] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[1] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[2] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[3] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[4] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[5] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[6] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[7] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[8] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[9] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
fnum_I[10] <= fnum_I.DB_MAX_OUTPUT_PORT_TYPE
block_I[0] <= block_I.DB_MAX_OUTPUT_PORT_TYPE
block_I[1] <= block_I.DB_MAX_OUTPUT_PORT_TYPE
block_I[2] <= block_I.DB_MAX_OUTPUT_PORT_TYPE
rl[0] <= jt12_sh_rst:u_regch_rl.drop
rl[1] <= jt12_sh_rst:u_regch_rl.drop
fb_II[0] <= fb_II[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_II[1] <= fb_II[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_II[2] <= fb_II[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alg_I[0] <= alg_I[0].DB_MAX_OUTPUT_PORT_TYPE
alg_I[1] <= alg_I[1].DB_MAX_OUTPUT_PORT_TYPE
alg_I[2] <= alg_I[2].DB_MAX_OUTPUT_PORT_TYPE
mul_II[0] <= shift_out[30].DB_MAX_OUTPUT_PORT_TYPE
mul_II[1] <= shift_out[31].DB_MAX_OUTPUT_PORT_TYPE
mul_II[2] <= shift_out[32].DB_MAX_OUTPUT_PORT_TYPE
mul_II[3] <= shift_out[33].DB_MAX_OUTPUT_PORT_TYPE
dt1_I[0] <= shift_out[34].DB_MAX_OUTPUT_PORT_TYPE
dt1_I[1] <= shift_out[35].DB_MAX_OUTPUT_PORT_TYPE
dt1_I[2] <= shift_out[36].DB_MAX_OUTPUT_PORT_TYPE
ar_I[0] <= shift_out[23].DB_MAX_OUTPUT_PORT_TYPE
ar_I[1] <= shift_out[24].DB_MAX_OUTPUT_PORT_TYPE
ar_I[2] <= shift_out[25].DB_MAX_OUTPUT_PORT_TYPE
ar_I[3] <= shift_out[26].DB_MAX_OUTPUT_PORT_TYPE
ar_I[4] <= shift_out[27].DB_MAX_OUTPUT_PORT_TYPE
d1r_I[0] <= shift_out[17].DB_MAX_OUTPUT_PORT_TYPE
d1r_I[1] <= shift_out[18].DB_MAX_OUTPUT_PORT_TYPE
d1r_I[2] <= shift_out[19].DB_MAX_OUTPUT_PORT_TYPE
d1r_I[3] <= shift_out[20].DB_MAX_OUTPUT_PORT_TYPE
d1r_I[4] <= shift_out[21].DB_MAX_OUTPUT_PORT_TYPE
d2r_I[0] <= shift_out[12].DB_MAX_OUTPUT_PORT_TYPE
d2r_I[1] <= shift_out[13].DB_MAX_OUTPUT_PORT_TYPE
d2r_I[2] <= shift_out[14].DB_MAX_OUTPUT_PORT_TYPE
d2r_I[3] <= shift_out[15].DB_MAX_OUTPUT_PORT_TYPE
d2r_I[4] <= shift_out[16].DB_MAX_OUTPUT_PORT_TYPE
rr_I[0] <= shift_out[4].DB_MAX_OUTPUT_PORT_TYPE
rr_I[1] <= shift_out[5].DB_MAX_OUTPUT_PORT_TYPE
rr_I[2] <= shift_out[6].DB_MAX_OUTPUT_PORT_TYPE
rr_I[3] <= shift_out[7].DB_MAX_OUTPUT_PORT_TYPE
sl_I[0] <= shift_out[8].DB_MAX_OUTPUT_PORT_TYPE
sl_I[1] <= shift_out[9].DB_MAX_OUTPUT_PORT_TYPE
sl_I[2] <= shift_out[10].DB_MAX_OUTPUT_PORT_TYPE
sl_I[3] <= shift_out[11].DB_MAX_OUTPUT_PORT_TYPE
ks_II[0] <= shift_out[28].DB_MAX_OUTPUT_PORT_TYPE
ks_II[1] <= shift_out[29].DB_MAX_OUTPUT_PORT_TYPE
ssg_en_I <= shift_out[3].DB_MAX_OUTPUT_PORT_TYPE
ssg_eg_I[0] <= shift_out[0].DB_MAX_OUTPUT_PORT_TYPE
ssg_eg_I[1] <= shift_out[1].DB_MAX_OUTPUT_PORT_TYPE
ssg_eg_I[2] <= shift_out[2].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[0] <= shift_out[37].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[1] <= shift_out[38].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[2] <= shift_out[39].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[3] <= shift_out[40].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[4] <= shift_out[41].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[5] <= shift_out[42].DB_MAX_OUTPUT_PORT_TYPE
tl_IV[6] <= shift_out[43].DB_MAX_OUTPUT_PORT_TYPE
pms_I[0] <= jt12_sh_rst:u_regch.drop
pms_I[1] <= jt12_sh_rst:u_regch.drop
pms_I[2] <= jt12_sh_rst:u_regch.drop
ams_IV[0] <= jt12_sh_rst:u_regch.drop
ams_IV[1] <= jt12_sh_rst:u_regch.drop
amsen_IV <= shift_out[22].DB_MAX_OUTPUT_PORT_TYPE
keyon_I <= jt12_kon:u_kon.keyon_I


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sumch:u_opch_II
chin[0] => Add0.IN6
chin[0] => Equal1.IN2
chin[1] => Add0.IN5
chin[1] => Equal1.IN1
chin[2] => Add0.IN4
chin[2] => Equal1.IN0
chin[3] => Add2.IN4
chin[3] => chout.DATAA
chin[4] => Add2.IN3
chin[4] => chout.DATAA
chout[0] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[1] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[2] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[3] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[4] <= chout.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sumch:u_opch_III
chin[0] => Add0.IN6
chin[0] => Equal1.IN2
chin[1] => Add0.IN5
chin[1] => Equal1.IN1
chin[2] => Add0.IN4
chin[2] => Equal1.IN0
chin[3] => Add2.IN4
chin[3] => chout.DATAA
chin[4] => Add2.IN3
chin[4] => chout.DATAA
chout[0] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[1] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[2] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[3] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[4] <= chout.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sumch:u_opch_IV
chin[0] => Add0.IN6
chin[0] => Equal1.IN2
chin[1] => Add0.IN5
chin[1] => Equal1.IN1
chin[2] => Add0.IN4
chin[2] => Equal1.IN0
chin[3] => Add2.IN4
chin[3] => chout.DATAA
chin[4] => Add2.IN3
chin[4] => chout.DATAA
chout[0] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[1] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[2] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[3] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[4] <= chout.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sumch:u_opch_V
chin[0] => Add0.IN6
chin[0] => Equal1.IN2
chin[1] => Add0.IN5
chin[1] => Equal1.IN1
chin[2] => Add0.IN4
chin[2] => Equal1.IN0
chin[3] => Add2.IN4
chin[3] => chout.DATAA
chin[4] => Add2.IN3
chin[4] => chout.DATAA
chout[0] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[1] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[2] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[3] <= chout.DB_MAX_OUTPUT_PORT_TYPE
chout[4] <= chout.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon
rst => rst.IN1
clk => clk.IN1
clk_en => clk_en.IN1
keyon_op[0] => tkeyon_op.DATAB
keyon_op[1] => tkeyon_op.DATAB
keyon_op[2] => tkeyon_op.DATAB
keyon_op[3] => tkeyon_op.DATAB
keyon_ch[0] => tkeyon_ch.DATAB
keyon_ch[1] => tkeyon_ch.DATAB
keyon_ch[2] => tkeyon_ch.DATAB
next_op[0] => Decoder0.IN1
next_op[0] => Decoder1.IN1
next_op[0] => Decoder2.IN1
next_op[0] => Decoder3.IN1
next_op[0] => Equal1.IN1
next_op[0] => overflow_cycle.DATAB
next_op[0] => Equal4.IN1
next_op[1] => Decoder0.IN0
next_op[1] => Decoder1.IN0
next_op[1] => Decoder2.IN0
next_op[1] => Decoder3.IN0
next_op[1] => Equal1.IN0
next_op[1] => overflow_cycle.DATAB
next_op[1] => Equal4.IN0
next_ch[0] => Equal0.IN2
next_ch[0] => Equal1.IN4
next_ch[0] => overflow_cycle.DATAB
next_ch[0] => Equal2.IN2
next_ch[0] => Equal3.IN2
next_ch[1] => Equal0.IN1
next_ch[1] => Equal1.IN3
next_ch[1] => overflow_cycle.DATAB
next_ch[1] => Equal2.IN0
next_ch[1] => Equal3.IN1
next_ch[2] => Equal0.IN0
next_ch[2] => Equal1.IN2
next_ch[2] => overflow_cycle.DATAB
next_ch[2] => Equal2.IN1
next_ch[2] => Equal3.IN0
up_keyon => tkeyon_op.OUTPUTSELECT
up_keyon => tkeyon_op.OUTPUTSELECT
up_keyon => tkeyon_op.OUTPUTSELECT
up_keyon => tkeyon_op.OUTPUTSELECT
up_keyon => tkeyon_ch.OUTPUTSELECT
up_keyon => tkeyon_ch.OUTPUTSELECT
up_keyon => tkeyon_ch.OUTPUTSELECT
csm => keyon_I.IN1
overflow_A => overflow2.OUTPUTSELECT
overflow_A => overflow_cycle.OUTPUTSELECT
overflow_A => overflow_cycle.OUTPUTSELECT
overflow_A => overflow_cycle.OUTPUTSELECT
overflow_A => overflow_cycle.OUTPUTSELECT
overflow_A => overflow_cycle.OUTPUTSELECT
keyon_I <= keyon_I~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|jt12_sh_rst:u_konch0
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
drop[0] <= bits[0][23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_mod:u_mod
s1_enters => xuse_prevprev1.IN1
s1_enters => yuse_prev1.IN1
s2_enters => yuse_prev1.IN1
s3_enters => xuse_prevprev1.IN1
s3_enters => xuse_prev2.IN1
s3_enters => yuse_prev1.IN1
s4_enters => xuse_prev2.IN1
s4_enters => xuse_internal.IN1
s4_enters => yuse_internal.IN1
s4_enters => yuse_prev1.IN1
alg_I[0] => Decoder0.IN2
alg_I[1] => Decoder0.IN1
alg_I[2] => Decoder0.IN0
xuse_prevprev1 <= xuse_prevprev1.DB_MAX_OUTPUT_PORT_TYPE
xuse_internal <= xuse_internal.DB_MAX_OUTPUT_PORT_TYPE
yuse_internal <= yuse_internal.DB_MAX_OUTPUT_PORT_TYPE
xuse_prev2 <= xuse_prev2.DB_MAX_OUTPUT_PORT_TYPE
yuse_prev1 <= yuse_prev1.DB_MAX_OUTPUT_PORT_TYPE
yuse_prev2 <= <GND>


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr0
rst => rst.IN1
clk => clk.IN1
clk_en => clk_en.IN1
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[5] => regop_in.DATAB
din[5] => regop_in.DATAB
din[5] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[7] => regop_in.DATAB
din[7] => regop_in.DATAB
din[7] => regop_in.DATAB
shift_in[0] => regop_in.DATAA
shift_in[1] => regop_in.DATAA
shift_in[2] => regop_in.DATAA
shift_in[3] => regop_in.DATAA
shift_in[4] => regop_in.DATAA
shift_in[5] => regop_in.DATAA
shift_in[6] => regop_in.DATAA
shift_in[7] => regop_in.DATAA
shift_in[8] => regop_in.DATAA
shift_in[9] => regop_in.DATAA
shift_in[10] => regop_in.DATAA
shift_in[11] => regop_in.DATAA
shift_in[12] => regop_in.DATAA
shift_in[13] => regop_in.DATAA
shift_in[14] => regop_in.DATAA
shift_in[15] => regop_in.DATAA
shift_in[16] => regop_in.DATAA
shift_in[17] => regop_in.DATAA
shift_in[18] => regop_in.DATAA
shift_in[19] => regop_in.DATAA
shift_in[20] => regop_in.DATAA
shift_in[21] => regop_in.DATAA
shift_in[22] => regop_in.DATAA
shift_in[23] => regop_in.DATAA
shift_in[24] => regop_in.DATAA
shift_in[25] => regop_in.DATAA
shift_in[26] => regop_in.DATAA
shift_in[27] => regop_in.DATAA
shift_in[28] => regop_in.DATAA
shift_in[29] => regop_in.DATAA
shift_in[30] => regop_in.DATAA
shift_in[31] => regop_in.DATAA
shift_in[32] => regop_in.DATAA
shift_in[33] => regop_in.DATAA
shift_in[34] => regop_in.DATAA
shift_in[35] => regop_in.DATAA
shift_in[36] => regop_in.DATAA
shift_in[37] => regop_in.DATAA
shift_in[38] => regop_in.DATAA
shift_in[39] => regop_in.DATAA
shift_in[40] => regop_in.DATAA
shift_in[41] => regop_in.DATAA
shift_in[42] => regop_in.DATAA
shift_in[43] => regop_in.DATAA
shift_out[0] <= jt12_sh_rst:u_regch.drop
shift_out[1] <= jt12_sh_rst:u_regch.drop
shift_out[2] <= jt12_sh_rst:u_regch.drop
shift_out[3] <= jt12_sh_rst:u_regch.drop
shift_out[4] <= jt12_sh_rst:u_regch.drop
shift_out[5] <= jt12_sh_rst:u_regch.drop
shift_out[6] <= jt12_sh_rst:u_regch.drop
shift_out[7] <= jt12_sh_rst:u_regch.drop
shift_out[8] <= jt12_sh_rst:u_regch.drop
shift_out[9] <= jt12_sh_rst:u_regch.drop
shift_out[10] <= jt12_sh_rst:u_regch.drop
shift_out[11] <= jt12_sh_rst:u_regch.drop
shift_out[12] <= jt12_sh_rst:u_regch.drop
shift_out[13] <= jt12_sh_rst:u_regch.drop
shift_out[14] <= jt12_sh_rst:u_regch.drop
shift_out[15] <= jt12_sh_rst:u_regch.drop
shift_out[16] <= jt12_sh_rst:u_regch.drop
shift_out[17] <= jt12_sh_rst:u_regch.drop
shift_out[18] <= jt12_sh_rst:u_regch.drop
shift_out[19] <= jt12_sh_rst:u_regch.drop
shift_out[20] <= jt12_sh_rst:u_regch.drop
shift_out[21] <= jt12_sh_rst:u_regch.drop
shift_out[22] <= jt12_sh_rst:u_regch.drop
shift_out[23] <= jt12_sh_rst:u_regch.drop
shift_out[24] <= jt12_sh_rst:u_regch.drop
shift_out[25] <= jt12_sh_rst:u_regch.drop
shift_out[26] <= jt12_sh_rst:u_regch.drop
shift_out[27] <= jt12_sh_rst:u_regch.drop
shift_out[28] <= jt12_sh_rst:u_regch.drop
shift_out[29] <= jt12_sh_rst:u_regch.drop
shift_out[30] <= jt12_sh_rst:u_regch.drop
shift_out[31] <= jt12_sh_rst:u_regch.drop
shift_out[32] <= jt12_sh_rst:u_regch.drop
shift_out[33] <= jt12_sh_rst:u_regch.drop
shift_out[34] <= jt12_sh_rst:u_regch.drop
shift_out[35] <= jt12_sh_rst:u_regch.drop
shift_out[36] <= jt12_sh_rst:u_regch.drop
shift_out[37] <= jt12_sh_rst:u_regch.drop
shift_out[38] <= jt12_sh_rst:u_regch.drop
shift_out[39] <= jt12_sh_rst:u_regch.drop
shift_out[40] <= jt12_sh_rst:u_regch.drop
shift_out[41] <= jt12_sh_rst:u_regch.drop
shift_out[42] <= jt12_sh_rst:u_regch.drop
shift_out[43] <= jt12_sh_rst:u_regch.drop
up_tl => up_tl_op.IN0
up_dt1 => up_dt1_op.IN0
up_dt1 => up_mul_op.IN0
up_ks_ar => up_ks_op.IN0
up_ks_ar => up_ar_op.IN0
up_amen_dr => up_amen_op.IN0
up_amen_dr => up_dr_op.IN0
up_sr => up_sr_op.IN0
up_sl_rr => up_sl_op.IN0
up_sl_rr => up_rr_op.IN0
up_ssgeg => up_ssg_op.IN0
update_op_I => up_dt1_op.IN1
update_op_I => up_ar_op.IN1
update_op_I => up_dr_op.IN1
update_op_I => up_sr_op.IN1
update_op_I => up_sl_op.IN1
update_op_I => up_rr_op.IN1
update_op_I => up_ssg_op.IN1
update_op_II => up_mul_op.IN1
update_op_II => up_ks_op.IN1
update_op_IV => up_tl_op.IN1
update_op_IV => up_amen_op.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr0|jt12_sh_rst:u_regch
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[43][0].CLK
clk => bits[43][1].CLK
clk => bits[43][2].CLK
clk => bits[43][3].CLK
clk => bits[43][4].CLK
clk => bits[43][5].CLK
clk => bits[43][6].CLK
clk => bits[43][7].CLK
clk => bits[43][8].CLK
clk => bits[43][9].CLK
clk => bits[43][10].CLK
clk => bits[43][11].CLK
clk => bits[42][0].CLK
clk => bits[42][1].CLK
clk => bits[42][2].CLK
clk => bits[42][3].CLK
clk => bits[42][4].CLK
clk => bits[42][5].CLK
clk => bits[42][6].CLK
clk => bits[42][7].CLK
clk => bits[42][8].CLK
clk => bits[42][9].CLK
clk => bits[42][10].CLK
clk => bits[42][11].CLK
clk => bits[41][0].CLK
clk => bits[41][1].CLK
clk => bits[41][2].CLK
clk => bits[41][3].CLK
clk => bits[41][4].CLK
clk => bits[41][5].CLK
clk => bits[41][6].CLK
clk => bits[41][7].CLK
clk => bits[41][8].CLK
clk => bits[41][9].CLK
clk => bits[41][10].CLK
clk => bits[41][11].CLK
clk => bits[40][0].CLK
clk => bits[40][1].CLK
clk => bits[40][2].CLK
clk => bits[40][3].CLK
clk => bits[40][4].CLK
clk => bits[40][5].CLK
clk => bits[40][6].CLK
clk => bits[40][7].CLK
clk => bits[40][8].CLK
clk => bits[40][9].CLK
clk => bits[40][10].CLK
clk => bits[40][11].CLK
clk => bits[39][0].CLK
clk => bits[39][1].CLK
clk => bits[39][2].CLK
clk => bits[39][3].CLK
clk => bits[39][4].CLK
clk => bits[39][5].CLK
clk => bits[39][6].CLK
clk => bits[39][7].CLK
clk => bits[39][8].CLK
clk => bits[39][9].CLK
clk => bits[39][10].CLK
clk => bits[39][11].CLK
clk => bits[38][0].CLK
clk => bits[38][1].CLK
clk => bits[38][2].CLK
clk => bits[38][3].CLK
clk => bits[38][4].CLK
clk => bits[38][5].CLK
clk => bits[38][6].CLK
clk => bits[38][7].CLK
clk => bits[38][8].CLK
clk => bits[38][9].CLK
clk => bits[38][10].CLK
clk => bits[38][11].CLK
clk => bits[37][0].CLK
clk => bits[37][1].CLK
clk => bits[37][2].CLK
clk => bits[37][3].CLK
clk => bits[37][4].CLK
clk => bits[37][5].CLK
clk => bits[37][6].CLK
clk => bits[37][7].CLK
clk => bits[37][8].CLK
clk => bits[37][9].CLK
clk => bits[37][10].CLK
clk => bits[37][11].CLK
clk => bits[36][0].CLK
clk => bits[36][1].CLK
clk => bits[36][2].CLK
clk => bits[36][3].CLK
clk => bits[36][4].CLK
clk => bits[36][5].CLK
clk => bits[36][6].CLK
clk => bits[36][7].CLK
clk => bits[36][8].CLK
clk => bits[36][9].CLK
clk => bits[36][10].CLK
clk => bits[36][11].CLK
clk => bits[35][0].CLK
clk => bits[35][1].CLK
clk => bits[35][2].CLK
clk => bits[35][3].CLK
clk => bits[35][4].CLK
clk => bits[35][5].CLK
clk => bits[35][6].CLK
clk => bits[35][7].CLK
clk => bits[35][8].CLK
clk => bits[35][9].CLK
clk => bits[35][10].CLK
clk => bits[35][11].CLK
clk => bits[34][0].CLK
clk => bits[34][1].CLK
clk => bits[34][2].CLK
clk => bits[34][3].CLK
clk => bits[34][4].CLK
clk => bits[34][5].CLK
clk => bits[34][6].CLK
clk => bits[34][7].CLK
clk => bits[34][8].CLK
clk => bits[34][9].CLK
clk => bits[34][10].CLK
clk => bits[34][11].CLK
clk => bits[33][0].CLK
clk => bits[33][1].CLK
clk => bits[33][2].CLK
clk => bits[33][3].CLK
clk => bits[33][4].CLK
clk => bits[33][5].CLK
clk => bits[33][6].CLK
clk => bits[33][7].CLK
clk => bits[33][8].CLK
clk => bits[33][9].CLK
clk => bits[33][10].CLK
clk => bits[33][11].CLK
clk => bits[32][0].CLK
clk => bits[32][1].CLK
clk => bits[32][2].CLK
clk => bits[32][3].CLK
clk => bits[32][4].CLK
clk => bits[32][5].CLK
clk => bits[32][6].CLK
clk => bits[32][7].CLK
clk => bits[32][8].CLK
clk => bits[32][9].CLK
clk => bits[32][10].CLK
clk => bits[32][11].CLK
clk => bits[31][0].CLK
clk => bits[31][1].CLK
clk => bits[31][2].CLK
clk => bits[31][3].CLK
clk => bits[31][4].CLK
clk => bits[31][5].CLK
clk => bits[31][6].CLK
clk => bits[31][7].CLK
clk => bits[31][8].CLK
clk => bits[31][9].CLK
clk => bits[31][10].CLK
clk => bits[31][11].CLK
clk => bits[30][0].CLK
clk => bits[30][1].CLK
clk => bits[30][2].CLK
clk => bits[30][3].CLK
clk => bits[30][4].CLK
clk => bits[30][5].CLK
clk => bits[30][6].CLK
clk => bits[30][7].CLK
clk => bits[30][8].CLK
clk => bits[30][9].CLK
clk => bits[30][10].CLK
clk => bits[30][11].CLK
clk => bits[29][0].CLK
clk => bits[29][1].CLK
clk => bits[29][2].CLK
clk => bits[29][3].CLK
clk => bits[29][4].CLK
clk => bits[29][5].CLK
clk => bits[29][6].CLK
clk => bits[29][7].CLK
clk => bits[29][8].CLK
clk => bits[29][9].CLK
clk => bits[29][10].CLK
clk => bits[29][11].CLK
clk => bits[28][0].CLK
clk => bits[28][1].CLK
clk => bits[28][2].CLK
clk => bits[28][3].CLK
clk => bits[28][4].CLK
clk => bits[28][5].CLK
clk => bits[28][6].CLK
clk => bits[28][7].CLK
clk => bits[28][8].CLK
clk => bits[28][9].CLK
clk => bits[28][10].CLK
clk => bits[28][11].CLK
clk => bits[27][0].CLK
clk => bits[27][1].CLK
clk => bits[27][2].CLK
clk => bits[27][3].CLK
clk => bits[27][4].CLK
clk => bits[27][5].CLK
clk => bits[27][6].CLK
clk => bits[27][7].CLK
clk => bits[27][8].CLK
clk => bits[27][9].CLK
clk => bits[27][10].CLK
clk => bits[27][11].CLK
clk => bits[26][0].CLK
clk => bits[26][1].CLK
clk => bits[26][2].CLK
clk => bits[26][3].CLK
clk => bits[26][4].CLK
clk => bits[26][5].CLK
clk => bits[26][6].CLK
clk => bits[26][7].CLK
clk => bits[26][8].CLK
clk => bits[26][9].CLK
clk => bits[26][10].CLK
clk => bits[26][11].CLK
clk => bits[25][0].CLK
clk => bits[25][1].CLK
clk => bits[25][2].CLK
clk => bits[25][3].CLK
clk => bits[25][4].CLK
clk => bits[25][5].CLK
clk => bits[25][6].CLK
clk => bits[25][7].CLK
clk => bits[25][8].CLK
clk => bits[25][9].CLK
clk => bits[25][10].CLK
clk => bits[25][11].CLK
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[24][4].CLK
clk => bits[24][5].CLK
clk => bits[24][6].CLK
clk => bits[24][7].CLK
clk => bits[24][8].CLK
clk => bits[24][9].CLK
clk => bits[24][10].CLK
clk => bits[24][11].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[23][4].CLK
clk => bits[23][5].CLK
clk => bits[23][6].CLK
clk => bits[23][7].CLK
clk => bits[23][8].CLK
clk => bits[23][9].CLK
clk => bits[23][10].CLK
clk => bits[23][11].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[22][4].CLK
clk => bits[22][5].CLK
clk => bits[22][6].CLK
clk => bits[22][7].CLK
clk => bits[22][8].CLK
clk => bits[22][9].CLK
clk => bits[22][10].CLK
clk => bits[22][11].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[21][4].CLK
clk => bits[21][5].CLK
clk => bits[21][6].CLK
clk => bits[21][7].CLK
clk => bits[21][8].CLK
clk => bits[21][9].CLK
clk => bits[21][10].CLK
clk => bits[21][11].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[20][4].CLK
clk => bits[20][5].CLK
clk => bits[20][6].CLK
clk => bits[20][7].CLK
clk => bits[20][8].CLK
clk => bits[20][9].CLK
clk => bits[20][10].CLK
clk => bits[20][11].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
din[10] => bits.DATAB
din[11] => bits.DATAB
din[12] => bits.DATAB
din[13] => bits.DATAB
din[14] => bits.DATAB
din[15] => bits.DATAB
din[16] => bits.DATAB
din[17] => bits.DATAB
din[18] => bits.DATAB
din[19] => bits.DATAB
din[20] => bits.DATAB
din[21] => bits.DATAB
din[22] => bits.DATAB
din[23] => bits.DATAB
din[24] => bits.DATAB
din[25] => bits.DATAB
din[26] => bits.DATAB
din[27] => bits.DATAB
din[28] => bits.DATAB
din[29] => bits.DATAB
din[30] => bits.DATAB
din[31] => bits.DATAB
din[32] => bits.DATAB
din[33] => bits.DATAB
din[34] => bits.DATAB
din[35] => bits.DATAB
din[36] => bits.DATAB
din[37] => bits.DATAB
din[38] => bits.DATAB
din[39] => bits.DATAB
din[40] => bits.DATAB
din[41] => bits.DATAB
din[42] => bits.DATAB
din[43] => bits.DATAB
drop[0] <= bits[0][11].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][11].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][11].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][11].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][11].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][11].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][11].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][11].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][11].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][11].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][11].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][11].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][11].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][11].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][11].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][11].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][11].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][11].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][11].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][11].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][11].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][11].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][11].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][11].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][11].DB_MAX_OUTPUT_PORT_TYPE
drop[25] <= bits[25][11].DB_MAX_OUTPUT_PORT_TYPE
drop[26] <= bits[26][11].DB_MAX_OUTPUT_PORT_TYPE
drop[27] <= bits[27][11].DB_MAX_OUTPUT_PORT_TYPE
drop[28] <= bits[28][11].DB_MAX_OUTPUT_PORT_TYPE
drop[29] <= bits[29][11].DB_MAX_OUTPUT_PORT_TYPE
drop[30] <= bits[30][11].DB_MAX_OUTPUT_PORT_TYPE
drop[31] <= bits[31][11].DB_MAX_OUTPUT_PORT_TYPE
drop[32] <= bits[32][11].DB_MAX_OUTPUT_PORT_TYPE
drop[33] <= bits[33][11].DB_MAX_OUTPUT_PORT_TYPE
drop[34] <= bits[34][11].DB_MAX_OUTPUT_PORT_TYPE
drop[35] <= bits[35][11].DB_MAX_OUTPUT_PORT_TYPE
drop[36] <= bits[36][11].DB_MAX_OUTPUT_PORT_TYPE
drop[37] <= bits[37][11].DB_MAX_OUTPUT_PORT_TYPE
drop[38] <= bits[38][11].DB_MAX_OUTPUT_PORT_TYPE
drop[39] <= bits[39][11].DB_MAX_OUTPUT_PORT_TYPE
drop[40] <= bits[40][11].DB_MAX_OUTPUT_PORT_TYPE
drop[41] <= bits[41][11].DB_MAX_OUTPUT_PORT_TYPE
drop[42] <= bits[42][11].DB_MAX_OUTPUT_PORT_TYPE
drop[43] <= bits[43][11].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1
rst => rst.IN1
clk => clk.IN1
clk_en => clk_en.IN1
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[0] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[1] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[2] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[3] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[4] => regop_in.DATAB
din[5] => regop_in.DATAB
din[5] => regop_in.DATAB
din[5] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[6] => regop_in.DATAB
din[7] => regop_in.DATAB
din[7] => regop_in.DATAB
din[7] => regop_in.DATAB
shift_in[0] => regop_in.DATAA
shift_in[1] => regop_in.DATAA
shift_in[2] => regop_in.DATAA
shift_in[3] => regop_in.DATAA
shift_in[4] => regop_in.DATAA
shift_in[5] => regop_in.DATAA
shift_in[6] => regop_in.DATAA
shift_in[7] => regop_in.DATAA
shift_in[8] => regop_in.DATAA
shift_in[9] => regop_in.DATAA
shift_in[10] => regop_in.DATAA
shift_in[11] => regop_in.DATAA
shift_in[12] => regop_in.DATAA
shift_in[13] => regop_in.DATAA
shift_in[14] => regop_in.DATAA
shift_in[15] => regop_in.DATAA
shift_in[16] => regop_in.DATAA
shift_in[17] => regop_in.DATAA
shift_in[18] => regop_in.DATAA
shift_in[19] => regop_in.DATAA
shift_in[20] => regop_in.DATAA
shift_in[21] => regop_in.DATAA
shift_in[22] => regop_in.DATAA
shift_in[23] => regop_in.DATAA
shift_in[24] => regop_in.DATAA
shift_in[25] => regop_in.DATAA
shift_in[26] => regop_in.DATAA
shift_in[27] => regop_in.DATAA
shift_in[28] => regop_in.DATAA
shift_in[29] => regop_in.DATAA
shift_in[30] => regop_in.DATAA
shift_in[31] => regop_in.DATAA
shift_in[32] => regop_in.DATAA
shift_in[33] => regop_in.DATAA
shift_in[34] => regop_in.DATAA
shift_in[35] => regop_in.DATAA
shift_in[36] => regop_in.DATAA
shift_in[37] => regop_in.DATAA
shift_in[38] => regop_in.DATAA
shift_in[39] => regop_in.DATAA
shift_in[40] => regop_in.DATAA
shift_in[41] => regop_in.DATAA
shift_in[42] => regop_in.DATAA
shift_in[43] => regop_in.DATAA
shift_out[0] <= jt12_sh_rst:u_regch.drop
shift_out[1] <= jt12_sh_rst:u_regch.drop
shift_out[2] <= jt12_sh_rst:u_regch.drop
shift_out[3] <= jt12_sh_rst:u_regch.drop
shift_out[4] <= jt12_sh_rst:u_regch.drop
shift_out[5] <= jt12_sh_rst:u_regch.drop
shift_out[6] <= jt12_sh_rst:u_regch.drop
shift_out[7] <= jt12_sh_rst:u_regch.drop
shift_out[8] <= jt12_sh_rst:u_regch.drop
shift_out[9] <= jt12_sh_rst:u_regch.drop
shift_out[10] <= jt12_sh_rst:u_regch.drop
shift_out[11] <= jt12_sh_rst:u_regch.drop
shift_out[12] <= jt12_sh_rst:u_regch.drop
shift_out[13] <= jt12_sh_rst:u_regch.drop
shift_out[14] <= jt12_sh_rst:u_regch.drop
shift_out[15] <= jt12_sh_rst:u_regch.drop
shift_out[16] <= jt12_sh_rst:u_regch.drop
shift_out[17] <= jt12_sh_rst:u_regch.drop
shift_out[18] <= jt12_sh_rst:u_regch.drop
shift_out[19] <= jt12_sh_rst:u_regch.drop
shift_out[20] <= jt12_sh_rst:u_regch.drop
shift_out[21] <= jt12_sh_rst:u_regch.drop
shift_out[22] <= jt12_sh_rst:u_regch.drop
shift_out[23] <= jt12_sh_rst:u_regch.drop
shift_out[24] <= jt12_sh_rst:u_regch.drop
shift_out[25] <= jt12_sh_rst:u_regch.drop
shift_out[26] <= jt12_sh_rst:u_regch.drop
shift_out[27] <= jt12_sh_rst:u_regch.drop
shift_out[28] <= jt12_sh_rst:u_regch.drop
shift_out[29] <= jt12_sh_rst:u_regch.drop
shift_out[30] <= jt12_sh_rst:u_regch.drop
shift_out[31] <= jt12_sh_rst:u_regch.drop
shift_out[32] <= jt12_sh_rst:u_regch.drop
shift_out[33] <= jt12_sh_rst:u_regch.drop
shift_out[34] <= jt12_sh_rst:u_regch.drop
shift_out[35] <= jt12_sh_rst:u_regch.drop
shift_out[36] <= jt12_sh_rst:u_regch.drop
shift_out[37] <= jt12_sh_rst:u_regch.drop
shift_out[38] <= jt12_sh_rst:u_regch.drop
shift_out[39] <= jt12_sh_rst:u_regch.drop
shift_out[40] <= jt12_sh_rst:u_regch.drop
shift_out[41] <= jt12_sh_rst:u_regch.drop
shift_out[42] <= jt12_sh_rst:u_regch.drop
shift_out[43] <= jt12_sh_rst:u_regch.drop
up_tl => up_tl_op.IN0
up_dt1 => up_dt1_op.IN0
up_dt1 => up_mul_op.IN0
up_ks_ar => up_ks_op.IN0
up_ks_ar => up_ar_op.IN0
up_amen_dr => up_amen_op.IN0
up_amen_dr => up_dr_op.IN0
up_sr => up_sr_op.IN0
up_sl_rr => up_sl_op.IN0
up_sl_rr => up_rr_op.IN0
up_ssgeg => up_ssg_op.IN0
update_op_I => up_dt1_op.IN1
update_op_I => up_ar_op.IN1
update_op_I => up_dr_op.IN1
update_op_I => up_sr_op.IN1
update_op_I => up_sl_op.IN1
update_op_I => up_rr_op.IN1
update_op_I => up_ssg_op.IN1
update_op_II => up_mul_op.IN1
update_op_II => up_ks_op.IN1
update_op_IV => up_tl_op.IN1
update_op_IV => up_amen_op.IN1


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_csr:u_csr1|jt12_sh_rst:u_regch
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[43][0].CLK
clk => bits[43][1].CLK
clk => bits[43][2].CLK
clk => bits[43][3].CLK
clk => bits[43][4].CLK
clk => bits[43][5].CLK
clk => bits[43][6].CLK
clk => bits[43][7].CLK
clk => bits[43][8].CLK
clk => bits[43][9].CLK
clk => bits[43][10].CLK
clk => bits[43][11].CLK
clk => bits[42][0].CLK
clk => bits[42][1].CLK
clk => bits[42][2].CLK
clk => bits[42][3].CLK
clk => bits[42][4].CLK
clk => bits[42][5].CLK
clk => bits[42][6].CLK
clk => bits[42][7].CLK
clk => bits[42][8].CLK
clk => bits[42][9].CLK
clk => bits[42][10].CLK
clk => bits[42][11].CLK
clk => bits[41][0].CLK
clk => bits[41][1].CLK
clk => bits[41][2].CLK
clk => bits[41][3].CLK
clk => bits[41][4].CLK
clk => bits[41][5].CLK
clk => bits[41][6].CLK
clk => bits[41][7].CLK
clk => bits[41][8].CLK
clk => bits[41][9].CLK
clk => bits[41][10].CLK
clk => bits[41][11].CLK
clk => bits[40][0].CLK
clk => bits[40][1].CLK
clk => bits[40][2].CLK
clk => bits[40][3].CLK
clk => bits[40][4].CLK
clk => bits[40][5].CLK
clk => bits[40][6].CLK
clk => bits[40][7].CLK
clk => bits[40][8].CLK
clk => bits[40][9].CLK
clk => bits[40][10].CLK
clk => bits[40][11].CLK
clk => bits[39][0].CLK
clk => bits[39][1].CLK
clk => bits[39][2].CLK
clk => bits[39][3].CLK
clk => bits[39][4].CLK
clk => bits[39][5].CLK
clk => bits[39][6].CLK
clk => bits[39][7].CLK
clk => bits[39][8].CLK
clk => bits[39][9].CLK
clk => bits[39][10].CLK
clk => bits[39][11].CLK
clk => bits[38][0].CLK
clk => bits[38][1].CLK
clk => bits[38][2].CLK
clk => bits[38][3].CLK
clk => bits[38][4].CLK
clk => bits[38][5].CLK
clk => bits[38][6].CLK
clk => bits[38][7].CLK
clk => bits[38][8].CLK
clk => bits[38][9].CLK
clk => bits[38][10].CLK
clk => bits[38][11].CLK
clk => bits[37][0].CLK
clk => bits[37][1].CLK
clk => bits[37][2].CLK
clk => bits[37][3].CLK
clk => bits[37][4].CLK
clk => bits[37][5].CLK
clk => bits[37][6].CLK
clk => bits[37][7].CLK
clk => bits[37][8].CLK
clk => bits[37][9].CLK
clk => bits[37][10].CLK
clk => bits[37][11].CLK
clk => bits[36][0].CLK
clk => bits[36][1].CLK
clk => bits[36][2].CLK
clk => bits[36][3].CLK
clk => bits[36][4].CLK
clk => bits[36][5].CLK
clk => bits[36][6].CLK
clk => bits[36][7].CLK
clk => bits[36][8].CLK
clk => bits[36][9].CLK
clk => bits[36][10].CLK
clk => bits[36][11].CLK
clk => bits[35][0].CLK
clk => bits[35][1].CLK
clk => bits[35][2].CLK
clk => bits[35][3].CLK
clk => bits[35][4].CLK
clk => bits[35][5].CLK
clk => bits[35][6].CLK
clk => bits[35][7].CLK
clk => bits[35][8].CLK
clk => bits[35][9].CLK
clk => bits[35][10].CLK
clk => bits[35][11].CLK
clk => bits[34][0].CLK
clk => bits[34][1].CLK
clk => bits[34][2].CLK
clk => bits[34][3].CLK
clk => bits[34][4].CLK
clk => bits[34][5].CLK
clk => bits[34][6].CLK
clk => bits[34][7].CLK
clk => bits[34][8].CLK
clk => bits[34][9].CLK
clk => bits[34][10].CLK
clk => bits[34][11].CLK
clk => bits[33][0].CLK
clk => bits[33][1].CLK
clk => bits[33][2].CLK
clk => bits[33][3].CLK
clk => bits[33][4].CLK
clk => bits[33][5].CLK
clk => bits[33][6].CLK
clk => bits[33][7].CLK
clk => bits[33][8].CLK
clk => bits[33][9].CLK
clk => bits[33][10].CLK
clk => bits[33][11].CLK
clk => bits[32][0].CLK
clk => bits[32][1].CLK
clk => bits[32][2].CLK
clk => bits[32][3].CLK
clk => bits[32][4].CLK
clk => bits[32][5].CLK
clk => bits[32][6].CLK
clk => bits[32][7].CLK
clk => bits[32][8].CLK
clk => bits[32][9].CLK
clk => bits[32][10].CLK
clk => bits[32][11].CLK
clk => bits[31][0].CLK
clk => bits[31][1].CLK
clk => bits[31][2].CLK
clk => bits[31][3].CLK
clk => bits[31][4].CLK
clk => bits[31][5].CLK
clk => bits[31][6].CLK
clk => bits[31][7].CLK
clk => bits[31][8].CLK
clk => bits[31][9].CLK
clk => bits[31][10].CLK
clk => bits[31][11].CLK
clk => bits[30][0].CLK
clk => bits[30][1].CLK
clk => bits[30][2].CLK
clk => bits[30][3].CLK
clk => bits[30][4].CLK
clk => bits[30][5].CLK
clk => bits[30][6].CLK
clk => bits[30][7].CLK
clk => bits[30][8].CLK
clk => bits[30][9].CLK
clk => bits[30][10].CLK
clk => bits[30][11].CLK
clk => bits[29][0].CLK
clk => bits[29][1].CLK
clk => bits[29][2].CLK
clk => bits[29][3].CLK
clk => bits[29][4].CLK
clk => bits[29][5].CLK
clk => bits[29][6].CLK
clk => bits[29][7].CLK
clk => bits[29][8].CLK
clk => bits[29][9].CLK
clk => bits[29][10].CLK
clk => bits[29][11].CLK
clk => bits[28][0].CLK
clk => bits[28][1].CLK
clk => bits[28][2].CLK
clk => bits[28][3].CLK
clk => bits[28][4].CLK
clk => bits[28][5].CLK
clk => bits[28][6].CLK
clk => bits[28][7].CLK
clk => bits[28][8].CLK
clk => bits[28][9].CLK
clk => bits[28][10].CLK
clk => bits[28][11].CLK
clk => bits[27][0].CLK
clk => bits[27][1].CLK
clk => bits[27][2].CLK
clk => bits[27][3].CLK
clk => bits[27][4].CLK
clk => bits[27][5].CLK
clk => bits[27][6].CLK
clk => bits[27][7].CLK
clk => bits[27][8].CLK
clk => bits[27][9].CLK
clk => bits[27][10].CLK
clk => bits[27][11].CLK
clk => bits[26][0].CLK
clk => bits[26][1].CLK
clk => bits[26][2].CLK
clk => bits[26][3].CLK
clk => bits[26][4].CLK
clk => bits[26][5].CLK
clk => bits[26][6].CLK
clk => bits[26][7].CLK
clk => bits[26][8].CLK
clk => bits[26][9].CLK
clk => bits[26][10].CLK
clk => bits[26][11].CLK
clk => bits[25][0].CLK
clk => bits[25][1].CLK
clk => bits[25][2].CLK
clk => bits[25][3].CLK
clk => bits[25][4].CLK
clk => bits[25][5].CLK
clk => bits[25][6].CLK
clk => bits[25][7].CLK
clk => bits[25][8].CLK
clk => bits[25][9].CLK
clk => bits[25][10].CLK
clk => bits[25][11].CLK
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[24][4].CLK
clk => bits[24][5].CLK
clk => bits[24][6].CLK
clk => bits[24][7].CLK
clk => bits[24][8].CLK
clk => bits[24][9].CLK
clk => bits[24][10].CLK
clk => bits[24][11].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[23][4].CLK
clk => bits[23][5].CLK
clk => bits[23][6].CLK
clk => bits[23][7].CLK
clk => bits[23][8].CLK
clk => bits[23][9].CLK
clk => bits[23][10].CLK
clk => bits[23][11].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[22][4].CLK
clk => bits[22][5].CLK
clk => bits[22][6].CLK
clk => bits[22][7].CLK
clk => bits[22][8].CLK
clk => bits[22][9].CLK
clk => bits[22][10].CLK
clk => bits[22][11].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[21][4].CLK
clk => bits[21][5].CLK
clk => bits[21][6].CLK
clk => bits[21][7].CLK
clk => bits[21][8].CLK
clk => bits[21][9].CLK
clk => bits[21][10].CLK
clk => bits[21][11].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[20][4].CLK
clk => bits[20][5].CLK
clk => bits[20][6].CLK
clk => bits[20][7].CLK
clk => bits[20][8].CLK
clk => bits[20][9].CLK
clk => bits[20][10].CLK
clk => bits[20][11].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
din[10] => bits.DATAB
din[11] => bits.DATAB
din[12] => bits.DATAB
din[13] => bits.DATAB
din[14] => bits.DATAB
din[15] => bits.DATAB
din[16] => bits.DATAB
din[17] => bits.DATAB
din[18] => bits.DATAB
din[19] => bits.DATAB
din[20] => bits.DATAB
din[21] => bits.DATAB
din[22] => bits.DATAB
din[23] => bits.DATAB
din[24] => bits.DATAB
din[25] => bits.DATAB
din[26] => bits.DATAB
din[27] => bits.DATAB
din[28] => bits.DATAB
din[29] => bits.DATAB
din[30] => bits.DATAB
din[31] => bits.DATAB
din[32] => bits.DATAB
din[33] => bits.DATAB
din[34] => bits.DATAB
din[35] => bits.DATAB
din[36] => bits.DATAB
din[37] => bits.DATAB
din[38] => bits.DATAB
din[39] => bits.DATAB
din[40] => bits.DATAB
din[41] => bits.DATAB
din[42] => bits.DATAB
din[43] => bits.DATAB
drop[0] <= bits[0][11].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][11].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][11].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][11].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][11].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][11].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][11].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][11].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][11].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][11].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][11].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][11].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][11].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][11].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][11].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][11].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][11].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][11].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][11].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][11].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][11].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][11].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][11].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][11].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][11].DB_MAX_OUTPUT_PORT_TYPE
drop[25] <= bits[25][11].DB_MAX_OUTPUT_PORT_TYPE
drop[26] <= bits[26][11].DB_MAX_OUTPUT_PORT_TYPE
drop[27] <= bits[27][11].DB_MAX_OUTPUT_PORT_TYPE
drop[28] <= bits[28][11].DB_MAX_OUTPUT_PORT_TYPE
drop[29] <= bits[29][11].DB_MAX_OUTPUT_PORT_TYPE
drop[30] <= bits[30][11].DB_MAX_OUTPUT_PORT_TYPE
drop[31] <= bits[31][11].DB_MAX_OUTPUT_PORT_TYPE
drop[32] <= bits[32][11].DB_MAX_OUTPUT_PORT_TYPE
drop[33] <= bits[33][11].DB_MAX_OUTPUT_PORT_TYPE
drop[34] <= bits[34][11].DB_MAX_OUTPUT_PORT_TYPE
drop[35] <= bits[35][11].DB_MAX_OUTPUT_PORT_TYPE
drop[36] <= bits[36][11].DB_MAX_OUTPUT_PORT_TYPE
drop[37] <= bits[37][11].DB_MAX_OUTPUT_PORT_TYPE
drop[38] <= bits[38][11].DB_MAX_OUTPUT_PORT_TYPE
drop[39] <= bits[39][11].DB_MAX_OUTPUT_PORT_TYPE
drop[40] <= bits[40][11].DB_MAX_OUTPUT_PORT_TYPE
drop[41] <= bits[41][11].DB_MAX_OUTPUT_PORT_TYPE
drop[42] <= bits[42][11].DB_MAX_OUTPUT_PORT_TYPE
drop[43] <= bits[43][11].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[24][0].CLK
clk => bits[24][1].CLK
clk => bits[24][2].CLK
clk => bits[24][3].CLK
clk => bits[24][4].CLK
clk => bits[24][5].CLK
clk => bits[23][0].CLK
clk => bits[23][1].CLK
clk => bits[23][2].CLK
clk => bits[23][3].CLK
clk => bits[23][4].CLK
clk => bits[23][5].CLK
clk => bits[22][0].CLK
clk => bits[22][1].CLK
clk => bits[22][2].CLK
clk => bits[22][3].CLK
clk => bits[22][4].CLK
clk => bits[22][5].CLK
clk => bits[21][0].CLK
clk => bits[21][1].CLK
clk => bits[21][2].CLK
clk => bits[21][3].CLK
clk => bits[21][4].CLK
clk => bits[21][5].CLK
clk => bits[20][0].CLK
clk => bits[20][1].CLK
clk => bits[20][2].CLK
clk => bits[20][3].CLK
clk => bits[20][4].CLK
clk => bits[20][5].CLK
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
din[10] => bits.DATAB
din[11] => bits.DATAB
din[12] => bits.DATAB
din[13] => bits.DATAB
din[14] => bits.DATAB
din[15] => bits.DATAB
din[16] => bits.DATAB
din[17] => bits.DATAB
din[18] => bits.DATAB
din[19] => bits.DATAB
din[20] => bits.DATAB
din[21] => bits.DATAB
din[22] => bits.DATAB
din[23] => bits.DATAB
din[24] => bits.DATAB
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][5].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][5].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][5].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][5].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][5].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][5].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][5].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][5].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][5].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][5].DB_MAX_OUTPUT_PORT_TYPE
drop[20] <= bits[20][5].DB_MAX_OUTPUT_PORT_TYPE
drop[21] <= bits[21][5].DB_MAX_OUTPUT_PORT_TYPE
drop[22] <= bits[22][5].DB_MAX_OUTPUT_PORT_TYPE
drop[23] <= bits[23][5].DB_MAX_OUTPUT_PORT_TYPE
drop[24] <= bits[24][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh_rst:u_regch_rl
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_timers:u_timers
clk => clk.IN2
rst => rst.IN2
clk_en => clk_en.IN2
value_A[0] => value_A[0].IN1
value_A[1] => value_A[1].IN1
value_A[2] => value_A[2].IN1
value_A[3] => value_A[3].IN1
value_A[4] => value_A[4].IN1
value_A[5] => value_A[5].IN1
value_A[6] => value_A[6].IN1
value_A[7] => value_A[7].IN1
value_A[8] => value_A[8].IN1
value_A[9] => value_A[9].IN1
value_B[0] => value_B[0].IN1
value_B[1] => value_B[1].IN1
value_B[2] => value_B[2].IN1
value_B[3] => value_B[3].IN1
value_B[4] => value_B[4].IN1
value_B[5] => value_B[5].IN1
value_B[6] => value_B[6].IN1
value_B[7] => value_B[7].IN1
load_A => load_A.IN1
load_B => load_B.IN1
clr_flag_A => clr_flag_A.IN1
clr_flag_B => clr_flag_B.IN1
enable_irq_A => irq_n.IN1
enable_irq_B => irq_n.IN1
flag_A <= jt12_timer:timer_A.flag
flag_B <= jt12_timer:timer_B.flag
overflow_A <= jt12_timer:timer_A.overflow
irq_n <= irq_n.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_A
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => mult[0].CLK
clk => mult[1].CLK
clk => mult[2].CLK
clk => mult[3].CLK
clk => mult[4].CLK
clk => flag~reg0.CLK
rst => always0.IN0
rst => always2.IN0
clk_en => clk_en~buf0.DATAIN
start_value[0] => concat.DATAB
start_value[0] => cnt.DATAB
start_value[1] => concat.DATAB
start_value[1] => cnt.DATAB
start_value[2] => concat.DATAB
start_value[2] => cnt.DATAB
start_value[3] => concat.DATAB
start_value[3] => cnt.DATAB
start_value[4] => concat.DATAB
start_value[4] => cnt.DATAB
start_value[5] => concat.DATAB
start_value[5] => cnt.DATAB
start_value[6] => concat.DATAB
start_value[6] => cnt.DATAB
start_value[7] => concat.DATAB
start_value[7] => cnt.DATAB
start_value[8] => concat.DATAB
start_value[8] => cnt.DATAB
start_value[9] => concat.DATAB
start_value[9] => cnt.DATAB
load => always2.IN1
clr_flag => always0.IN1
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_timers:u_timers|jt12_timer:timer_B
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => mult[0].CLK
clk => mult[1].CLK
clk => mult[2].CLK
clk => mult[3].CLK
clk => mult[4].CLK
clk => mult[5].CLK
clk => mult[6].CLK
clk => mult[7].CLK
clk => mult[8].CLK
clk => flag~reg0.CLK
rst => always0.IN0
rst => always2.IN0
clk_en => clk_en~buf0.DATAIN
start_value[0] => concat.DATAB
start_value[0] => cnt.DATAB
start_value[1] => concat.DATAB
start_value[1] => cnt.DATAB
start_value[2] => concat.DATAB
start_value[2] => cnt.DATAB
start_value[3] => concat.DATAB
start_value[3] => cnt.DATAB
start_value[4] => concat.DATAB
start_value[4] => cnt.DATAB
start_value[5] => concat.DATAB
start_value[5] => cnt.DATAB
start_value[6] => concat.DATAB
start_value[6] => cnt.DATAB
start_value[7] => concat.DATAB
start_value[7] => cnt.DATAB
load => always2.IN1
clr_flag => always0.IN1
flag <= flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_lfo:gen_lfo.u_lfo
rst => always1.IN0
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => lfo_mod[0]~reg0.CLK
clk => lfo_mod[1]~reg0.CLK
clk => lfo_mod[2]~reg0.CLK
clk => lfo_mod[3]~reg0.CLK
clk => lfo_mod[4]~reg0.CLK
clk => lfo_mod[5]~reg0.CLK
clk => lfo_mod[6]~reg0.CLK
clk_en => always1.IN0
zero => always1.IN1
lfo_rst => ~NO_FANOUT~
lfo_en => always1.IN1
lfo_freq[0] => Decoder0.IN2
lfo_freq[1] => Decoder0.IN1
lfo_freq[2] => Decoder0.IN0
lfo_freq[2] => Equal0.IN7
lfo_mod[0] <= lfo_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[1] <= lfo_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[2] <= lfo_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[3] <= lfo_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[4] <= lfo_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[5] <= lfo_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfo_mod[6] <= lfo_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg
clk => clk.IN2
clk_en => clk_en.IN2
rst => rst.IN2
fnum_I[0] => fnum_I[0].IN1
fnum_I[1] => fnum_I[1].IN1
fnum_I[2] => fnum_I[2].IN1
fnum_I[3] => fnum_I[3].IN1
fnum_I[4] => fnum_I[4].IN1
fnum_I[5] => fnum_I[5].IN1
fnum_I[6] => fnum_I[6].IN1
fnum_I[7] => fnum_I[7].IN1
fnum_I[8] => fnum_I[8].IN1
fnum_I[9] => fnum_I[9].IN1
fnum_I[10] => fnum_I[10].IN1
block_I[0] => block_I[0].IN1
block_I[1] => block_I[1].IN1
block_I[2] => block_I[2].IN1
mul_II[0] => mul_II[0].IN1
mul_II[1] => mul_II[1].IN1
mul_II[2] => mul_II[2].IN1
mul_II[3] => mul_II[3].IN1
dt1_I[0] => dt1_I[0].IN1
dt1_I[1] => dt1_I[1].IN1
dt1_I[2] => dt1_I[2].IN1
lfo_mod[0] => ~NO_FANOUT~
lfo_mod[1] => ~NO_FANOUT~
lfo_mod[2] => lfo_mod[2].IN1
lfo_mod[3] => lfo_mod[3].IN1
lfo_mod[4] => lfo_mod[4].IN1
lfo_mod[5] => lfo_mod[5].IN1
lfo_mod[6] => lfo_mod[6].IN1
pms_I[0] => pms_I[0].IN1
pms_I[1] => pms_I[1].IN1
pms_I[2] => pms_I[2].IN1
pg_rst_II => pg_rst_II.IN1
pg_stop => ~NO_FANOUT~
keycode_II[0] <= keycode_II[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_II[1] <= keycode_II[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_II[2] <= keycode_II[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_II[3] <= keycode_II[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_II[4] <= keycode_II[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_VIII[0] <= jt12_sh_rst:u_pad.drop
phase_VIII[1] <= jt12_sh_rst:u_pad.drop
phase_VIII[2] <= jt12_sh_rst:u_pad.drop
phase_VIII[3] <= jt12_sh_rst:u_pad.drop
phase_VIII[4] <= jt12_sh_rst:u_pad.drop
phase_VIII[5] <= jt12_sh_rst:u_pad.drop
phase_VIII[6] <= jt12_sh_rst:u_pad.drop
phase_VIII[7] <= jt12_sh_rst:u_pad.drop
phase_VIII[8] <= jt12_sh_rst:u_pad.drop
phase_VIII[9] <= jt12_sh_rst:u_pad.drop


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb
block[0] => block[0].IN2
block[1] => block[1].IN2
block[2] => block[2].IN2
fnum[0] => fnum[0].IN3
fnum[1] => fnum[1].IN3
fnum[2] => fnum[2].IN3
fnum[3] => fnum[3].IN3
fnum[4] => fnum[4].IN3
fnum[5] => fnum[5].IN3
fnum[6] => fnum[6].IN3
fnum[7] => fnum[7].IN3
fnum[8] => fnum[8].IN3
fnum[9] => fnum[9].IN3
fnum[10] => fnum[10].IN3
lfo_mod[0] => lfo_mod[0].IN1
lfo_mod[1] => lfo_mod[1].IN1
lfo_mod[2] => lfo_mod[2].IN1
lfo_mod[3] => lfo_mod[3].IN1
lfo_mod[4] => lfo_mod[4].IN1
pms[0] => pms[0].IN1
pms[1] => pms[1].IN1
pms[2] => pms[2].IN1
detune[0] => detune[0].IN1
detune[1] => detune[1].IN1
detune[2] => detune[2].IN1
keycode[0] <= jt12_pg_dt:u_dt.keycode
keycode[1] <= jt12_pg_dt:u_dt.keycode
keycode[2] <= jt12_pg_dt:u_dt.keycode
keycode[3] <= jt12_pg_dt:u_dt.keycode
keycode[4] <= jt12_pg_dt:u_dt.keycode
detune_out[0] <= jt12_pg_dt:u_dt.detune_signed
detune_out[1] <= jt12_pg_dt:u_dt.detune_signed
detune_out[2] <= jt12_pg_dt:u_dt.detune_signed
detune_out[3] <= jt12_pg_dt:u_dt.detune_signed
detune_out[4] <= jt12_pg_dt:u_dt.detune_signed
detune_out[5] <= jt12_pg_dt:u_dt.detune_signed
phinc_out[0] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[1] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[2] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[3] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[4] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[5] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[6] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[7] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[8] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[9] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[10] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[11] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[12] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[13] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[14] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[15] <= jt12_pg_inc:u_inc.phinc_pure
phinc_out[16] <= jt12_pg_inc:u_inc.phinc_pure
mul[0] => mul[0].IN1
mul[1] => mul[1].IN1
mul[2] => mul[2].IN1
mul[3] => mul[3].IN1
phase_in[0] => phase_in[0].IN1
phase_in[1] => phase_in[1].IN1
phase_in[2] => phase_in[2].IN1
phase_in[3] => phase_in[3].IN1
phase_in[4] => phase_in[4].IN1
phase_in[5] => phase_in[5].IN1
phase_in[6] => phase_in[6].IN1
phase_in[7] => phase_in[7].IN1
phase_in[8] => phase_in[8].IN1
phase_in[9] => phase_in[9].IN1
phase_in[10] => phase_in[10].IN1
phase_in[11] => phase_in[11].IN1
phase_in[12] => phase_in[12].IN1
phase_in[13] => phase_in[13].IN1
phase_in[14] => phase_in[14].IN1
phase_in[15] => phase_in[15].IN1
phase_in[16] => phase_in[16].IN1
phase_in[17] => phase_in[17].IN1
phase_in[18] => phase_in[18].IN1
phase_in[19] => phase_in[19].IN1
pg_rst => pg_rst.IN1
detune_in[0] => detune_in[0].IN1
detune_in[1] => detune_in[1].IN1
detune_in[2] => detune_in[2].IN1
detune_in[3] => detune_in[3].IN1
detune_in[4] => detune_in[4].IN1
detune_in[5] => detune_in[5].IN1
phinc_in[0] => phinc_in[0].IN1
phinc_in[1] => phinc_in[1].IN1
phinc_in[2] => phinc_in[2].IN1
phinc_in[3] => phinc_in[3].IN1
phinc_in[4] => phinc_in[4].IN1
phinc_in[5] => phinc_in[5].IN1
phinc_in[6] => phinc_in[6].IN1
phinc_in[7] => phinc_in[7].IN1
phinc_in[8] => phinc_in[8].IN1
phinc_in[9] => phinc_in[9].IN1
phinc_in[10] => phinc_in[10].IN1
phinc_in[11] => phinc_in[11].IN1
phinc_in[12] => phinc_in[12].IN1
phinc_in[13] => phinc_in[13].IN1
phinc_in[14] => phinc_in[14].IN1
phinc_in[15] => phinc_in[15].IN1
phinc_in[16] => phinc_in[16].IN1
phase_out[0] <= jt12_pg_sum:u_sum.phase_out
phase_out[1] <= jt12_pg_sum:u_sum.phase_out
phase_out[2] <= jt12_pg_sum:u_sum.phase_out
phase_out[3] <= jt12_pg_sum:u_sum.phase_out
phase_out[4] <= jt12_pg_sum:u_sum.phase_out
phase_out[5] <= jt12_pg_sum:u_sum.phase_out
phase_out[6] <= jt12_pg_sum:u_sum.phase_out
phase_out[7] <= jt12_pg_sum:u_sum.phase_out
phase_out[8] <= jt12_pg_sum:u_sum.phase_out
phase_out[9] <= jt12_pg_sum:u_sum.phase_out
phase_out[10] <= jt12_pg_sum:u_sum.phase_out
phase_out[11] <= jt12_pg_sum:u_sum.phase_out
phase_out[12] <= jt12_pg_sum:u_sum.phase_out
phase_out[13] <= jt12_pg_sum:u_sum.phase_out
phase_out[14] <= jt12_pg_sum:u_sum.phase_out
phase_out[15] <= jt12_pg_sum:u_sum.phase_out
phase_out[16] <= jt12_pg_sum:u_sum.phase_out
phase_out[17] <= jt12_pg_sum:u_sum.phase_out
phase_out[18] <= jt12_pg_sum:u_sum.phase_out
phase_out[19] <= jt12_pg_sum:u_sum.phase_out
phase_op[0] <= jt12_pg_sum:u_sum.phase_op
phase_op[1] <= jt12_pg_sum:u_sum.phase_op
phase_op[2] <= jt12_pg_sum:u_sum.phase_op
phase_op[3] <= jt12_pg_sum:u_sum.phase_op
phase_op[4] <= jt12_pg_sum:u_sum.phase_op
phase_op[5] <= jt12_pg_sum:u_sum.phase_op
phase_op[6] <= jt12_pg_sum:u_sum.phase_op
phase_op[7] <= jt12_pg_sum:u_sum.phase_op
phase_op[8] <= jt12_pg_sum:u_sum.phase_op
phase_op[9] <= jt12_pg_sum:u_sum.phase_op


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pm:u_pm
lfo_mod[0] => lfo_sh2_lut.raddr_a[0].DATAA
lfo_mod[0] => lfo_sh2_lut.raddr_a[0].DATAB
lfo_mod[1] => lfo_sh2_lut.raddr_a[1].DATAA
lfo_mod[1] => lfo_sh2_lut.raddr_a[1].DATAB
lfo_mod[2] => lfo_sh2_lut.raddr_a[2].DATAA
lfo_mod[2] => lfo_sh2_lut.raddr_a[2].DATAB
lfo_mod[3] => lfo_sh2_lut.raddr_a[2].OUTPUTSELECT
lfo_mod[3] => lfo_sh2_lut.raddr_a[1].OUTPUTSELECT
lfo_mod[3] => lfo_sh2_lut.raddr_a[0].OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
lfo_mod[4] => pm_offset.OUTPUTSELECT
fnum[0] => ~NO_FANOUT~
fnum[1] => ~NO_FANOUT~
fnum[2] => ~NO_FANOUT~
fnum[3] => ~NO_FANOUT~
fnum[4] => ShiftRight0.IN8
fnum[4] => ShiftRight1.IN8
fnum[5] => ShiftRight0.IN7
fnum[5] => ShiftRight1.IN7
fnum[6] => ShiftRight0.IN6
fnum[6] => ShiftRight1.IN6
fnum[7] => ShiftRight0.IN5
fnum[7] => ShiftRight1.IN5
fnum[8] => ShiftRight0.IN4
fnum[8] => ShiftRight1.IN4
fnum[9] => ShiftRight0.IN3
fnum[9] => ShiftRight1.IN3
fnum[10] => ShiftRight0.IN2
fnum[10] => ShiftRight1.IN2
pms[0] => Equal0.IN5
pms[0] => Equal1.IN5
pms[0] => lfo_sh1_lut.RADDR3
pms[0] => lfo_sh2_lut.RADDR3
pms[1] => Equal0.IN4
pms[1] => Equal1.IN4
pms[1] => lfo_sh1_lut.RADDR4
pms[1] => lfo_sh2_lut.RADDR4
pms[2] => Equal0.IN3
pms[2] => Equal1.IN3
pms[2] => lfo_sh1_lut.RADDR5
pms[2] => lfo_sh2_lut.RADDR5
pm_offset[0] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[1] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[2] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[3] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[4] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[5] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[6] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[7] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE
pm_offset[8] <= pm_offset.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_dt:u_dt
block[0] => Add0.IN6
block[0] => Add1.IN6
block[0] => Mux3.IN2
block[0] => Mux3.IN3
block[0] => keycode[2].DATAIN
block[1] => Add0.IN5
block[1] => Add1.IN5
block[1] => Add2.IN4
block[1] => Mux2.IN3
block[1] => keycode[3].DATAIN
block[2] => Add0.IN4
block[2] => Add1.IN4
block[2] => Add2.IN3
block[2] => Mux1.IN3
block[2] => keycode[4].DATAIN
fnum[0] => ~NO_FANOUT~
fnum[1] => ~NO_FANOUT~
fnum[2] => ~NO_FANOUT~
fnum[3] => ~NO_FANOUT~
fnum[4] => ~NO_FANOUT~
fnum[5] => ~NO_FANOUT~
fnum[6] => ~NO_FANOUT~
fnum[7] => WideOr0.IN0
fnum[7] => WideAnd0.IN0
fnum[8] => WideOr0.IN1
fnum[8] => WideAnd0.IN1
fnum[9] => WideOr0.IN2
fnum[9] => WideAnd0.IN2
fnum[10] => keycode.OUTPUTSELECT
fnum[10] => Decoder0.IN0
fnum[10] => keycode[1].DATAIN
detune[0] => Mux0.IN5
detune[0] => Mux1.IN5
detune[0] => Mux2.IN5
detune[0] => Mux3.IN5
detune[0] => Decoder1.IN1
detune[1] => Mux0.IN4
detune[1] => Mux1.IN4
detune[1] => Mux2.IN4
detune[1] => Mux3.IN4
detune[1] => Decoder1.IN0
detune[1] => LessThan0.IN9
detune[1] => detune_limited[4].DATAB
detune[2] => detune_signed.OUTPUTSELECT
detune[2] => detune_signed.OUTPUTSELECT
detune[2] => detune_signed.OUTPUTSELECT
detune[2] => detune_signed.OUTPUTSELECT
detune[2] => detune_signed.OUTPUTSELECT
detune[2] => detune_signed.OUTPUTSELECT
keycode[0] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= fnum[10].DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= block[0].DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= block[1].DB_MAX_OUTPUT_PORT_TYPE
keycode[4] <= block[2].DB_MAX_OUTPUT_PORT_TYPE
detune_signed[0] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE
detune_signed[1] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE
detune_signed[2] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE
detune_signed[3] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE
detune_signed[4] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE
detune_signed[5] <= detune_signed.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_inc:u_inc
block[0] => Decoder0.IN2
block[0] => Mux0.IN8
block[0] => Mux1.IN7
block[0] => Mux2.IN6
block[0] => Mux3.IN5
block[0] => Mux4.IN4
block[0] => Mux5.IN3
block[0] => Mux6.IN2
block[0] => Mux7.IN2
block[0] => Mux8.IN2
block[0] => Mux9.IN2
block[0] => Mux10.IN2
block[0] => Mux11.IN3
block[0] => Mux12.IN4
block[0] => Mux13.IN5
block[0] => Mux14.IN6
block[0] => Mux15.IN7
block[1] => Decoder0.IN1
block[1] => Mux0.IN7
block[1] => Mux1.IN6
block[1] => Mux2.IN5
block[1] => Mux3.IN4
block[1] => Mux4.IN3
block[1] => Mux5.IN2
block[1] => Mux6.IN1
block[1] => Mux7.IN1
block[1] => Mux8.IN1
block[1] => Mux9.IN1
block[1] => Mux10.IN1
block[1] => Mux11.IN2
block[1] => Mux12.IN3
block[1] => Mux13.IN4
block[1] => Mux14.IN5
block[1] => Mux15.IN6
block[2] => Decoder0.IN0
block[2] => Mux0.IN6
block[2] => Mux1.IN5
block[2] => Mux2.IN4
block[2] => Mux3.IN3
block[2] => Mux4.IN2
block[2] => Mux5.IN1
block[2] => Mux6.IN0
block[2] => Mux7.IN0
block[2] => Mux8.IN0
block[2] => Mux9.IN0
block[2] => Mux10.IN0
block[2] => Mux11.IN1
block[2] => Mux12.IN2
block[2] => Mux13.IN3
block[2] => Mux14.IN4
block[2] => Mux15.IN5
fnum[0] => Add0.IN11
fnum[1] => Add0.IN10
fnum[2] => Add0.IN9
fnum[3] => Add0.IN8
fnum[4] => Add0.IN7
fnum[5] => Add0.IN6
fnum[6] => Add0.IN5
fnum[7] => Add0.IN4
fnum[8] => Add0.IN3
fnum[9] => Add0.IN2
fnum[10] => Add0.IN1
pm_offset[0] => Mux10.IN3
pm_offset[0] => Mux11.IN4
pm_offset[0] => Mux12.IN5
pm_offset[0] => Mux13.IN6
pm_offset[0] => Mux14.IN7
pm_offset[0] => Mux15.IN8
pm_offset[1] => Add0.IN22
pm_offset[2] => Add0.IN21
pm_offset[3] => Add0.IN20
pm_offset[4] => Add0.IN19
pm_offset[5] => Add0.IN18
pm_offset[6] => Add0.IN17
pm_offset[7] => Add0.IN16
pm_offset[8] => Add0.IN12
pm_offset[8] => Add0.IN13
pm_offset[8] => Add0.IN14
pm_offset[8] => Add0.IN15
phinc_pure[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
phinc_pure[16] <= phinc_pure.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_pg_comb:u_comb|jt12_pg_sum:u_sum
mul[0] => Mult0.IN3
mul[0] => Equal0.IN3
mul[1] => Mult0.IN2
mul[1] => Equal0.IN2
mul[2] => Mult0.IN1
mul[2] => Equal0.IN1
mul[3] => Mult0.IN0
mul[3] => Equal0.IN0
phase_in[0] => Add1.IN20
phase_in[1] => Add1.IN19
phase_in[2] => Add1.IN18
phase_in[3] => Add1.IN17
phase_in[4] => Add1.IN16
phase_in[5] => Add1.IN15
phase_in[6] => Add1.IN14
phase_in[7] => Add1.IN13
phase_in[8] => Add1.IN12
phase_in[9] => Add1.IN11
phase_in[10] => Add1.IN10
phase_in[11] => Add1.IN9
phase_in[12] => Add1.IN8
phase_in[13] => Add1.IN7
phase_in[14] => Add1.IN6
phase_in[15] => Add1.IN5
phase_in[16] => Add1.IN4
phase_in[17] => Add1.IN3
phase_in[18] => Add1.IN2
phase_in[19] => Add1.IN1
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
pg_rst => phase_out.OUTPUTSELECT
detune_signed[0] => Add0.IN17
detune_signed[1] => Add0.IN16
detune_signed[2] => Add0.IN15
detune_signed[3] => Add0.IN14
detune_signed[4] => Add0.IN13
detune_signed[5] => Add0.IN1
detune_signed[5] => Add0.IN2
detune_signed[5] => Add0.IN3
detune_signed[5] => Add0.IN4
detune_signed[5] => Add0.IN5
detune_signed[5] => Add0.IN6
detune_signed[5] => Add0.IN7
detune_signed[5] => Add0.IN8
detune_signed[5] => Add0.IN9
detune_signed[5] => Add0.IN10
detune_signed[5] => Add0.IN11
detune_signed[5] => Add0.IN12
phinc_pure[0] => Add0.IN34
phinc_pure[1] => Add0.IN33
phinc_pure[2] => Add0.IN32
phinc_pure[3] => Add0.IN31
phinc_pure[4] => Add0.IN30
phinc_pure[5] => Add0.IN29
phinc_pure[6] => Add0.IN28
phinc_pure[7] => Add0.IN27
phinc_pure[8] => Add0.IN26
phinc_pure[9] => Add0.IN25
phinc_pure[10] => Add0.IN24
phinc_pure[11] => Add0.IN23
phinc_pure[12] => Add0.IN22
phinc_pure[13] => Add0.IN21
phinc_pure[14] => Add0.IN20
phinc_pure[15] => Add0.IN19
phinc_pure[16] => Add0.IN18
phase_out[0] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[10] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[11] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[12] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[13] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[14] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[15] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[16] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[17] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[18] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_out[19] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[0] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[1] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[2] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[3] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[4] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[5] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[6] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[7] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[8] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE
phase_op[9] <= phase_out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_phsh
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[19][0].CLK
clk => bits[19][1].CLK
clk => bits[19][2].CLK
clk => bits[19][3].CLK
clk => bits[19][4].CLK
clk => bits[19][5].CLK
clk => bits[19][6].CLK
clk => bits[19][7].CLK
clk => bits[19][8].CLK
clk => bits[19][9].CLK
clk => bits[19][10].CLK
clk => bits[19][11].CLK
clk => bits[19][12].CLK
clk => bits[19][13].CLK
clk => bits[19][14].CLK
clk => bits[19][15].CLK
clk => bits[19][16].CLK
clk => bits[19][17].CLK
clk => bits[19][18].CLK
clk => bits[19][19].CLK
clk => bits[19][20].CLK
clk => bits[19][21].CLK
clk => bits[19][22].CLK
clk => bits[19][23].CLK
clk => bits[18][0].CLK
clk => bits[18][1].CLK
clk => bits[18][2].CLK
clk => bits[18][3].CLK
clk => bits[18][4].CLK
clk => bits[18][5].CLK
clk => bits[18][6].CLK
clk => bits[18][7].CLK
clk => bits[18][8].CLK
clk => bits[18][9].CLK
clk => bits[18][10].CLK
clk => bits[18][11].CLK
clk => bits[18][12].CLK
clk => bits[18][13].CLK
clk => bits[18][14].CLK
clk => bits[18][15].CLK
clk => bits[18][16].CLK
clk => bits[18][17].CLK
clk => bits[18][18].CLK
clk => bits[18][19].CLK
clk => bits[18][20].CLK
clk => bits[18][21].CLK
clk => bits[18][22].CLK
clk => bits[18][23].CLK
clk => bits[17][0].CLK
clk => bits[17][1].CLK
clk => bits[17][2].CLK
clk => bits[17][3].CLK
clk => bits[17][4].CLK
clk => bits[17][5].CLK
clk => bits[17][6].CLK
clk => bits[17][7].CLK
clk => bits[17][8].CLK
clk => bits[17][9].CLK
clk => bits[17][10].CLK
clk => bits[17][11].CLK
clk => bits[17][12].CLK
clk => bits[17][13].CLK
clk => bits[17][14].CLK
clk => bits[17][15].CLK
clk => bits[17][16].CLK
clk => bits[17][17].CLK
clk => bits[17][18].CLK
clk => bits[17][19].CLK
clk => bits[17][20].CLK
clk => bits[17][21].CLK
clk => bits[17][22].CLK
clk => bits[17][23].CLK
clk => bits[16][0].CLK
clk => bits[16][1].CLK
clk => bits[16][2].CLK
clk => bits[16][3].CLK
clk => bits[16][4].CLK
clk => bits[16][5].CLK
clk => bits[16][6].CLK
clk => bits[16][7].CLK
clk => bits[16][8].CLK
clk => bits[16][9].CLK
clk => bits[16][10].CLK
clk => bits[16][11].CLK
clk => bits[16][12].CLK
clk => bits[16][13].CLK
clk => bits[16][14].CLK
clk => bits[16][15].CLK
clk => bits[16][16].CLK
clk => bits[16][17].CLK
clk => bits[16][18].CLK
clk => bits[16][19].CLK
clk => bits[16][20].CLK
clk => bits[16][21].CLK
clk => bits[16][22].CLK
clk => bits[16][23].CLK
clk => bits[15][0].CLK
clk => bits[15][1].CLK
clk => bits[15][2].CLK
clk => bits[15][3].CLK
clk => bits[15][4].CLK
clk => bits[15][5].CLK
clk => bits[15][6].CLK
clk => bits[15][7].CLK
clk => bits[15][8].CLK
clk => bits[15][9].CLK
clk => bits[15][10].CLK
clk => bits[15][11].CLK
clk => bits[15][12].CLK
clk => bits[15][13].CLK
clk => bits[15][14].CLK
clk => bits[15][15].CLK
clk => bits[15][16].CLK
clk => bits[15][17].CLK
clk => bits[15][18].CLK
clk => bits[15][19].CLK
clk => bits[15][20].CLK
clk => bits[15][21].CLK
clk => bits[15][22].CLK
clk => bits[15][23].CLK
clk => bits[14][0].CLK
clk => bits[14][1].CLK
clk => bits[14][2].CLK
clk => bits[14][3].CLK
clk => bits[14][4].CLK
clk => bits[14][5].CLK
clk => bits[14][6].CLK
clk => bits[14][7].CLK
clk => bits[14][8].CLK
clk => bits[14][9].CLK
clk => bits[14][10].CLK
clk => bits[14][11].CLK
clk => bits[14][12].CLK
clk => bits[14][13].CLK
clk => bits[14][14].CLK
clk => bits[14][15].CLK
clk => bits[14][16].CLK
clk => bits[14][17].CLK
clk => bits[14][18].CLK
clk => bits[14][19].CLK
clk => bits[14][20].CLK
clk => bits[14][21].CLK
clk => bits[14][22].CLK
clk => bits[14][23].CLK
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[13][6].CLK
clk => bits[13][7].CLK
clk => bits[13][8].CLK
clk => bits[13][9].CLK
clk => bits[13][10].CLK
clk => bits[13][11].CLK
clk => bits[13][12].CLK
clk => bits[13][13].CLK
clk => bits[13][14].CLK
clk => bits[13][15].CLK
clk => bits[13][16].CLK
clk => bits[13][17].CLK
clk => bits[13][18].CLK
clk => bits[13][19].CLK
clk => bits[13][20].CLK
clk => bits[13][21].CLK
clk => bits[13][22].CLK
clk => bits[13][23].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[12][6].CLK
clk => bits[12][7].CLK
clk => bits[12][8].CLK
clk => bits[12][9].CLK
clk => bits[12][10].CLK
clk => bits[12][11].CLK
clk => bits[12][12].CLK
clk => bits[12][13].CLK
clk => bits[12][14].CLK
clk => bits[12][15].CLK
clk => bits[12][16].CLK
clk => bits[12][17].CLK
clk => bits[12][18].CLK
clk => bits[12][19].CLK
clk => bits[12][20].CLK
clk => bits[12][21].CLK
clk => bits[12][22].CLK
clk => bits[12][23].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[11][6].CLK
clk => bits[11][7].CLK
clk => bits[11][8].CLK
clk => bits[11][9].CLK
clk => bits[11][10].CLK
clk => bits[11][11].CLK
clk => bits[11][12].CLK
clk => bits[11][13].CLK
clk => bits[11][14].CLK
clk => bits[11][15].CLK
clk => bits[11][16].CLK
clk => bits[11][17].CLK
clk => bits[11][18].CLK
clk => bits[11][19].CLK
clk => bits[11][20].CLK
clk => bits[11][21].CLK
clk => bits[11][22].CLK
clk => bits[11][23].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[10][6].CLK
clk => bits[10][7].CLK
clk => bits[10][8].CLK
clk => bits[10][9].CLK
clk => bits[10][10].CLK
clk => bits[10][11].CLK
clk => bits[10][12].CLK
clk => bits[10][13].CLK
clk => bits[10][14].CLK
clk => bits[10][15].CLK
clk => bits[10][16].CLK
clk => bits[10][17].CLK
clk => bits[10][18].CLK
clk => bits[10][19].CLK
clk => bits[10][20].CLK
clk => bits[10][21].CLK
clk => bits[10][22].CLK
clk => bits[10][23].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[9][21].CLK
clk => bits[9][22].CLK
clk => bits[9][23].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[8][21].CLK
clk => bits[8][22].CLK
clk => bits[8][23].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[7][21].CLK
clk => bits[7][22].CLK
clk => bits[7][23].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[6][21].CLK
clk => bits[6][22].CLK
clk => bits[6][23].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[5][21].CLK
clk => bits[5][22].CLK
clk => bits[5][23].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[4][21].CLK
clk => bits[4][22].CLK
clk => bits[4][23].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[3][21].CLK
clk => bits[3][22].CLK
clk => bits[3][23].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
din[10] => bits.DATAB
din[11] => bits.DATAB
din[12] => bits.DATAB
din[13] => bits.DATAB
din[14] => bits.DATAB
din[15] => bits.DATAB
din[16] => bits.DATAB
din[17] => bits.DATAB
din[18] => bits.DATAB
din[19] => bits.DATAB
drop[0] <= bits[0][23].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][23].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][23].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][23].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][23].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][23].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][23].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][23].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][23].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][23].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][23].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][23].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][23].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][23].DB_MAX_OUTPUT_PORT_TYPE
drop[14] <= bits[14][23].DB_MAX_OUTPUT_PORT_TYPE
drop[15] <= bits[15][23].DB_MAX_OUTPUT_PORT_TYPE
drop[16] <= bits[16][23].DB_MAX_OUTPUT_PORT_TYPE
drop[17] <= bits[17][23].DB_MAX_OUTPUT_PORT_TYPE
drop[18] <= bits[18][23].DB_MAX_OUTPUT_PORT_TYPE
drop[19] <= bits[19][23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pg:u_pg|jt12_sh_rst:u_pad
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg
rst => rst.IN5
clk => clk.IN6
clk_en => clk_en.IN5
zero => zero.IN1
eg_stop => comb.IN0
keycode_II[0] => keycode_II[0].IN1
keycode_II[1] => keycode_II[1].IN1
keycode_II[2] => keycode_II[2].IN1
keycode_II[3] => keycode_II[3].IN1
keycode_II[4] => keycode_II[4].IN1
arate_I[0] => arate_I[0].IN1
arate_I[1] => arate_I[1].IN1
arate_I[2] => arate_I[2].IN1
arate_I[3] => arate_I[3].IN1
arate_I[4] => arate_I[4].IN1
rate1_I[0] => rate1_I[0].IN1
rate1_I[1] => rate1_I[1].IN1
rate1_I[2] => rate1_I[2].IN1
rate1_I[3] => rate1_I[3].IN1
rate1_I[4] => rate1_I[4].IN1
rate2_I[0] => rate2_I[0].IN1
rate2_I[1] => rate2_I[1].IN1
rate2_I[2] => rate2_I[2].IN1
rate2_I[3] => rate2_I[3].IN1
rate2_I[4] => rate2_I[4].IN1
rrate_I[0] => rrate_I[0].IN1
rrate_I[1] => rrate_I[1].IN1
rrate_I[2] => rrate_I[2].IN1
rrate_I[3] => rrate_I[3].IN1
sl_I[0] => sl_I[0].IN1
sl_I[1] => sl_I[1].IN1
sl_I[2] => sl_I[2].IN1
sl_I[3] => sl_I[3].IN1
ks_II[0] => ks_II[0].IN1
ks_II[1] => ks_II[1].IN1
ssg_en_I => ssg_en_I.IN1
ssg_eg_I[0] => ssg_eg_I[0].IN1
ssg_eg_I[1] => ssg_eg_I[1].IN1
ssg_eg_I[2] => ssg_eg_I[2].IN1
keyon_I => keyon_I.IN1
lfo_mod[0] => lfo_mod[0].IN1
lfo_mod[1] => lfo_mod[1].IN1
lfo_mod[2] => lfo_mod[2].IN1
lfo_mod[3] => lfo_mod[3].IN1
lfo_mod[4] => lfo_mod[4].IN1
lfo_mod[5] => lfo_mod[5].IN1
lfo_mod[6] => lfo_mod[6].IN1
amsen_IV => amsen_IV.IN1
ams_IV[0] => ams_IV[0].IN1
ams_IV[1] => ams_IV[1].IN1
tl_IV[0] => tl_IV[0].IN1
tl_IV[1] => tl_IV[1].IN1
tl_IV[2] => tl_IV[2].IN1
tl_IV[3] => tl_IV[3].IN1
tl_IV[4] => tl_IV[4].IN1
tl_IV[5] => tl_IV[5].IN1
tl_IV[6] => tl_IV[6].IN1
eg_V[0] <= eg_V[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[1] <= eg_V[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[2] <= eg_V[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[3] <= eg_V[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[4] <= eg_V[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[5] <= eg_V[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[6] <= eg_V[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[7] <= eg_V[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[8] <= eg_V[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_V[9] <= eg_V[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pg_rst_II <= pg_rst_II~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_cnt:u_egcnt
rst => eg_cnt_base.OUTPUTSELECT
rst => eg_cnt_base.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
rst => eg_cnt.OUTPUTSELECT
clk => eg_cnt[0]~reg0.CLK
clk => eg_cnt[1]~reg0.CLK
clk => eg_cnt[2]~reg0.CLK
clk => eg_cnt[3]~reg0.CLK
clk => eg_cnt[4]~reg0.CLK
clk => eg_cnt[5]~reg0.CLK
clk => eg_cnt[6]~reg0.CLK
clk => eg_cnt[7]~reg0.CLK
clk => eg_cnt[8]~reg0.CLK
clk => eg_cnt[9]~reg0.CLK
clk => eg_cnt[10]~reg0.CLK
clk => eg_cnt[11]~reg0.CLK
clk => eg_cnt[12]~reg0.CLK
clk => eg_cnt[13]~reg0.CLK
clk => eg_cnt[14]~reg0.CLK
clk => eg_cnt_base[0].CLK
clk => eg_cnt_base[1].CLK
clk_en => always0.IN0
zero => always0.IN1
eg_cnt[0] <= eg_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[1] <= eg_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[2] <= eg_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[3] <= eg_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[4] <= eg_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[5] <= eg_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[6] <= eg_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[7] <= eg_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[8] <= eg_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[9] <= eg_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[10] <= eg_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[11] <= eg_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[12] <= eg_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[13] <= eg_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eg_cnt[14] <= eg_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb
keyon_now => keyon_now.IN1
keyoff_now => keyoff_now.IN1
state_in[0] => state_in[0].IN1
state_in[1] => state_in[1].IN1
state_in[2] => state_in[2].IN1
eg_in[0] => eg_in[0].IN1
eg_in[1] => eg_in[1].IN1
eg_in[2] => eg_in[2].IN1
eg_in[3] => eg_in[3].IN1
eg_in[4] => eg_in[4].IN1
eg_in[5] => eg_in[5].IN1
eg_in[6] => eg_in[6].IN1
eg_in[7] => eg_in[7].IN1
eg_in[8] => eg_in[8].IN1
eg_in[9] => eg_in[9].IN1
arate[0] => arate[0].IN1
arate[1] => arate[1].IN1
arate[2] => arate[2].IN1
arate[3] => arate[3].IN1
arate[4] => arate[4].IN1
rate1[0] => rate1[0].IN1
rate1[1] => rate1[1].IN1
rate1[2] => rate1[2].IN1
rate1[3] => rate1[3].IN1
rate1[4] => rate1[4].IN1
rate2[0] => rate2[0].IN1
rate2[1] => rate2[1].IN1
rate2[2] => rate2[2].IN1
rate2[3] => rate2[3].IN1
rate2[4] => rate2[4].IN1
rrate[0] => rrate[0].IN1
rrate[1] => rrate[1].IN1
rrate[2] => rrate[2].IN1
rrate[3] => rrate[3].IN1
sl[0] => sl[0].IN1
sl[1] => sl[1].IN1
sl[2] => sl[2].IN1
sl[3] => sl[3].IN1
ssg_en => ssg_en.IN1
ssg_eg[0] => ssg_eg[0].IN1
ssg_eg[1] => ssg_eg[1].IN1
ssg_eg[2] => ssg_eg[2].IN1
ssg_inv_in => ssg_inv_in.IN1
ssg_inv_out <= jt12_eg_ctrl:u_ctrl.ssg_inv_out
base_rate[0] <= jt12_eg_ctrl:u_ctrl.base_rate
base_rate[1] <= jt12_eg_ctrl:u_ctrl.base_rate
base_rate[2] <= jt12_eg_ctrl:u_ctrl.base_rate
base_rate[3] <= jt12_eg_ctrl:u_ctrl.base_rate
base_rate[4] <= jt12_eg_ctrl:u_ctrl.base_rate
state_next[0] <= jt12_eg_ctrl:u_ctrl.state_next
state_next[1] <= jt12_eg_ctrl:u_ctrl.state_next
state_next[2] <= jt12_eg_ctrl:u_ctrl.state_next
pg_rst <= jt12_eg_ctrl:u_ctrl.pg_rst
step_attack => step_attack.IN1
step_rate_in[0] => step_rate_in[0].IN1
step_rate_in[1] => step_rate_in[1].IN1
step_rate_in[2] => step_rate_in[2].IN1
step_rate_in[3] => step_rate_in[3].IN1
step_rate_in[4] => step_rate_in[4].IN1
keycode[0] => keycode[0].IN1
keycode[1] => keycode[1].IN1
keycode[2] => keycode[2].IN1
keycode[3] => keycode[3].IN1
keycode[4] => keycode[4].IN1
eg_cnt[0] => eg_cnt[0].IN1
eg_cnt[1] => eg_cnt[1].IN1
eg_cnt[2] => eg_cnt[2].IN1
eg_cnt[3] => eg_cnt[3].IN1
eg_cnt[4] => eg_cnt[4].IN1
eg_cnt[5] => eg_cnt[5].IN1
eg_cnt[6] => eg_cnt[6].IN1
eg_cnt[7] => eg_cnt[7].IN1
eg_cnt[8] => eg_cnt[8].IN1
eg_cnt[9] => eg_cnt[9].IN1
eg_cnt[10] => eg_cnt[10].IN1
eg_cnt[11] => eg_cnt[11].IN1
eg_cnt[12] => eg_cnt[12].IN1
eg_cnt[13] => eg_cnt[13].IN1
eg_cnt[14] => eg_cnt[14].IN1
cnt_in => cnt_in.IN1
ks[0] => ks[0].IN1
ks[1] => ks[1].IN1
cnt_lsb <= jt12_eg_step:u_step.cnt_lsb
step <= jt12_eg_step:u_step.step
step_rate_out[0] <= jt12_eg_step:u_step.rate
step_rate_out[1] <= jt12_eg_step:u_step.rate
step_rate_out[2] <= jt12_eg_step:u_step.rate
step_rate_out[3] <= jt12_eg_step:u_step.rate
step_rate_out[4] <= jt12_eg_step:u_step.rate
step_rate_out[5] <= jt12_eg_step:u_step.rate
sum_up_out <= jt12_eg_step:u_step.sum_up
pure_attack => pure_attack.IN1
pure_step => pure_step.IN1
pure_rate[1] => pure_rate[1].IN1
pure_rate[2] => pure_rate[2].IN1
pure_rate[3] => pure_rate[3].IN1
pure_rate[4] => pure_rate[4].IN1
pure_rate[5] => pure_rate[5].IN1
pure_ssg_en => pure_ssg_en.IN1
pure_eg_in[0] => pure_eg_in[0].IN1
pure_eg_in[1] => pure_eg_in[1].IN1
pure_eg_in[2] => pure_eg_in[2].IN1
pure_eg_in[3] => pure_eg_in[3].IN1
pure_eg_in[4] => pure_eg_in[4].IN1
pure_eg_in[5] => pure_eg_in[5].IN1
pure_eg_in[6] => pure_eg_in[6].IN1
pure_eg_in[7] => pure_eg_in[7].IN1
pure_eg_in[8] => pure_eg_in[8].IN1
pure_eg_in[9] => pure_eg_in[9].IN1
pure_eg_out[0] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[1] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[2] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[3] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[4] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[5] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[6] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[7] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[8] <= jt12_eg_pure:u_pure.eg_pure
pure_eg_out[9] <= jt12_eg_pure:u_pure.eg_pure
sum_up_in => sum_up_in.IN1
lfo_mod[0] => lfo_mod[0].IN1
lfo_mod[1] => lfo_mod[1].IN1
lfo_mod[2] => lfo_mod[2].IN1
lfo_mod[3] => lfo_mod[3].IN1
lfo_mod[4] => lfo_mod[4].IN1
lfo_mod[5] => lfo_mod[5].IN1
lfo_mod[6] => lfo_mod[6].IN1
amsen => amsen.IN1
ams[0] => ams[0].IN1
ams[1] => ams[1].IN1
tl[0] => tl[0].IN1
tl[1] => tl[1].IN1
tl[2] => tl[2].IN1
tl[3] => tl[3].IN1
tl[4] => tl[4].IN1
tl[5] => tl[5].IN1
tl[6] => tl[6].IN1
final_eg_in[0] => final_eg_in[0].IN1
final_eg_in[1] => final_eg_in[1].IN1
final_eg_in[2] => final_eg_in[2].IN1
final_eg_in[3] => final_eg_in[3].IN1
final_eg_in[4] => final_eg_in[4].IN1
final_eg_in[5] => final_eg_in[5].IN1
final_eg_in[6] => final_eg_in[6].IN1
final_eg_in[7] => final_eg_in[7].IN1
final_eg_in[8] => final_eg_in[8].IN1
final_eg_in[9] => final_eg_in[9].IN1
final_ssg_inv => final_ssg_inv.IN1
final_eg_out[0] <= jt12_eg_final:u_final.eg_limited
final_eg_out[1] <= jt12_eg_final:u_final.eg_limited
final_eg_out[2] <= jt12_eg_final:u_final.eg_limited
final_eg_out[3] <= jt12_eg_final:u_final.eg_limited
final_eg_out[4] <= jt12_eg_final:u_final.eg_limited
final_eg_out[5] <= jt12_eg_final:u_final.eg_limited
final_eg_out[6] <= jt12_eg_final:u_final.eg_limited
final_eg_out[7] <= jt12_eg_final:u_final.eg_limited
final_eg_out[8] <= jt12_eg_final:u_final.eg_limited
final_eg_out[9] <= jt12_eg_final:u_final.eg_limited


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_ctrl:u_ctrl
keyon_now => pg_rst.IN1
keyon_now => Decoder0.IN0
keyoff_now => Decoder0.IN1
state_in[0] => Decoder0.IN4
state_in[1] => Decoder0.IN3
state_in[2] => Decoder0.IN2
eg[0] => Equal1.IN9
eg[1] => Equal1.IN8
eg[2] => Equal1.IN7
eg[3] => Equal1.IN6
eg[4] => Equal1.IN5
eg[5] => LessThan0.IN5
eg[5] => Equal1.IN4
eg[6] => LessThan0.IN4
eg[6] => Equal1.IN3
eg[7] => LessThan0.IN3
eg[7] => Equal1.IN2
eg[8] => LessThan0.IN2
eg[8] => Equal1.IN1
eg[9] => ssg_over.IN0
eg[9] => LessThan0.IN1
eg[9] => Equal1.IN0
arate[0] => base_rate.DATAA
arate[0] => base_rate.DATAA
arate[0] => Selector4.IN9
arate[1] => base_rate.DATAA
arate[1] => base_rate.DATAA
arate[1] => Selector3.IN8
arate[2] => base_rate.DATAA
arate[2] => base_rate.DATAA
arate[2] => Selector2.IN8
arate[3] => base_rate.DATAA
arate[3] => base_rate.DATAA
arate[3] => Selector1.IN8
arate[4] => base_rate.DATAA
arate[4] => base_rate.DATAA
arate[4] => Selector0.IN8
rate1[0] => base_rate.DATAB
rate1[0] => base_rate.DATAA
rate1[1] => base_rate.DATAB
rate1[1] => base_rate.DATAA
rate1[2] => base_rate.DATAB
rate1[2] => base_rate.DATAA
rate1[3] => base_rate.DATAB
rate1[3] => base_rate.DATAA
rate1[4] => base_rate.DATAB
rate1[4] => base_rate.DATAA
rate2[0] => base_rate.DATAB
rate2[1] => base_rate.DATAB
rate2[2] => base_rate.DATAB
rate2[3] => base_rate.DATAB
rate2[4] => base_rate.DATAB
rrate[0] => Selector3.IN9
rrate[1] => Selector2.IN9
rrate[2] => Selector1.IN9
rrate[3] => Selector0.IN9
sl[0] => sustain[0].DATAA
sl[0] => Equal0.IN3
sl[1] => sustain[1].DATAA
sl[1] => Equal0.IN2
sl[2] => sustain[2].DATAA
sl[2] => Equal0.IN1
sl[3] => sustain[3].DATAA
sl[3] => Equal0.IN0
ssg_en => ssg_hold.IN0
ssg_en => ssg_over.IN1
ssg_en => ssg_inv_out.IN0
ssg_en => ssg_inv_out.IN1
ssg_eg[0] => ssg_hold.IN1
ssg_eg[1] => ssg_pg_rst.IN1
ssg_eg[1] => ssg_inv_out.IN0
ssg_eg[2] => ssg_inv_out.IN1
ssg_inv_in => ssg_inv_out.IN1
ssg_inv_in => ssg_inv_out.DATAA
ssg_inv_in => Selector8.IN7
ssg_inv_out <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
base_rate[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
base_rate[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
base_rate[2] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
base_rate[3] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
base_rate[4] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
state_next[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
state_next[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
state_next[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
pg_rst <= pg_rst.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_step:u_step
attack => mux_sel[4].OUTPUTSELECT
attack => mux_sel[3].OUTPUTSELECT
attack => mux_sel[2].OUTPUTSELECT
attack => mux_sel[1].OUTPUTSELECT
attack => mux_sel[0].OUTPUTSELECT
attack => always4.IN1
attack => always4.IN1
base_rate[0] => Add0.IN10
base_rate[0] => Equal0.IN4
base_rate[1] => Add0.IN9
base_rate[1] => Equal0.IN3
base_rate[2] => Add0.IN8
base_rate[2] => Equal0.IN2
base_rate[3] => Add0.IN7
base_rate[3] => Equal0.IN1
base_rate[4] => Add0.IN6
base_rate[4] => Equal0.IN0
keycode[0] => Mux1.IN3
keycode[1] => Mux1.IN2
keycode[1] => Selector1.IN7
keycode[2] => Mux1.IN1
keycode[2] => Selector0.IN7
keycode[2] => Selector1.IN6
keycode[3] => Mux1.IN0
keycode[3] => Selector2.IN5
keycode[3] => Selector0.IN6
keycode[3] => Selector1.IN5
keycode[4] => comb.DATAB
keycode[4] => Selector2.IN4
keycode[4] => Selector0.IN5
keycode[4] => Selector1.IN4
eg_cnt[0] => Mux4.IN12
eg_cnt[0] => Mux4.IN13
eg_cnt[0] => Mux4.IN14
eg_cnt[0] => Mux4.IN15
eg_cnt[0] => Mux4.IN16
eg_cnt[0] => Mux4.IN17
eg_cnt[0] => Mux4.IN18
eg_cnt[0] => Mux4.IN19
eg_cnt[0] => Mux4.IN20
eg_cnt[0] => Mux4.IN21
eg_cnt[0] => Mux4.IN22
eg_cnt[0] => Mux4.IN23
eg_cnt[0] => Mux4.IN24
eg_cnt[0] => Mux4.IN25
eg_cnt[0] => Mux4.IN26
eg_cnt[0] => Mux4.IN27
eg_cnt[0] => Mux4.IN28
eg_cnt[0] => Mux4.IN29
eg_cnt[0] => Mux4.IN30
eg_cnt[0] => Mux4.IN31
eg_cnt[1] => Mux3.IN12
eg_cnt[1] => Mux3.IN13
eg_cnt[1] => Mux3.IN14
eg_cnt[1] => Mux3.IN15
eg_cnt[1] => Mux3.IN16
eg_cnt[1] => Mux3.IN17
eg_cnt[1] => Mux3.IN18
eg_cnt[1] => Mux3.IN19
eg_cnt[1] => Mux3.IN20
eg_cnt[1] => Mux3.IN21
eg_cnt[1] => Mux3.IN22
eg_cnt[1] => Mux3.IN23
eg_cnt[1] => Mux3.IN24
eg_cnt[1] => Mux3.IN25
eg_cnt[1] => Mux3.IN26
eg_cnt[1] => Mux3.IN27
eg_cnt[1] => Mux3.IN28
eg_cnt[1] => Mux3.IN29
eg_cnt[1] => Mux3.IN30
eg_cnt[1] => Mux3.IN31
eg_cnt[1] => Mux4.IN11
eg_cnt[2] => Mux2.IN12
eg_cnt[2] => Mux2.IN13
eg_cnt[2] => Mux2.IN14
eg_cnt[2] => Mux2.IN15
eg_cnt[2] => Mux2.IN16
eg_cnt[2] => Mux2.IN17
eg_cnt[2] => Mux2.IN18
eg_cnt[2] => Mux2.IN19
eg_cnt[2] => Mux2.IN20
eg_cnt[2] => Mux2.IN21
eg_cnt[2] => Mux2.IN22
eg_cnt[2] => Mux2.IN23
eg_cnt[2] => Mux2.IN24
eg_cnt[2] => Mux2.IN25
eg_cnt[2] => Mux2.IN26
eg_cnt[2] => Mux2.IN27
eg_cnt[2] => Mux2.IN28
eg_cnt[2] => Mux2.IN29
eg_cnt[2] => Mux2.IN30
eg_cnt[2] => Mux2.IN31
eg_cnt[2] => Mux3.IN11
eg_cnt[2] => Mux4.IN10
eg_cnt[3] => Mux2.IN11
eg_cnt[3] => Mux3.IN10
eg_cnt[3] => Mux4.IN9
eg_cnt[4] => Mux2.IN10
eg_cnt[4] => Mux3.IN9
eg_cnt[4] => Mux4.IN8
eg_cnt[5] => Mux2.IN9
eg_cnt[5] => Mux3.IN8
eg_cnt[5] => Mux4.IN7
eg_cnt[6] => Mux2.IN8
eg_cnt[6] => Mux3.IN7
eg_cnt[6] => Mux4.IN6
eg_cnt[7] => Mux2.IN7
eg_cnt[7] => Mux3.IN6
eg_cnt[7] => Mux4.IN5
eg_cnt[8] => Mux2.IN6
eg_cnt[8] => Mux3.IN5
eg_cnt[8] => Mux4.IN4
eg_cnt[9] => Mux2.IN5
eg_cnt[9] => Mux3.IN4
eg_cnt[9] => Mux4.IN3
eg_cnt[10] => Mux2.IN4
eg_cnt[10] => Mux3.IN3
eg_cnt[10] => Mux4.IN2
eg_cnt[11] => Mux2.IN3
eg_cnt[11] => Mux3.IN2
eg_cnt[11] => Mux4.IN1
eg_cnt[12] => Mux2.IN2
eg_cnt[12] => Mux3.IN1
eg_cnt[12] => Mux4.IN0
eg_cnt[13] => Mux2.IN1
eg_cnt[13] => Mux3.IN0
eg_cnt[14] => Mux2.IN0
cnt_in => sum_up.IN1
ks[0] => Mux0.IN5
ks[0] => Mux1.IN5
ks[0] => Decoder1.IN1
ks[1] => Mux0.IN4
ks[1] => Mux1.IN4
ks[1] => Decoder1.IN0
cnt_lsb <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
step <= step.DB_MAX_OUTPUT_PORT_TYPE
rate[0] <= rate.DB_MAX_OUTPUT_PORT_TYPE
rate[1] <= rate.DB_MAX_OUTPUT_PORT_TYPE
rate[2] <= rate.DB_MAX_OUTPUT_PORT_TYPE
rate[3] <= rate.DB_MAX_OUTPUT_PORT_TYPE
rate[4] <= rate.DB_MAX_OUTPUT_PORT_TYPE
rate[5] <= rate.DB_MAX_OUTPUT_PORT_TYPE
sum_up <= sum_up.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_pure:u_pure
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pre_fastar.OUTPUTSELECT
attack => eg_pure.IN1
step => Mux0.IN15
step => Mux1.IN15
step => Mux2.IN3
step => Mux2.IN4
step => Mux2.IN5
step => Mux2.IN6
step => Mux2.IN7
step => Mux2.IN8
step => Mux2.IN9
step => Mux2.IN10
step => Mux2.IN11
step => Mux2.IN12
step => Mux2.IN13
step => Mux2.IN14
step => Mux2.IN15
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => ar_sum.OUTPUTSELECT
step => Mux1.IN14
step => Mux2.IN2
step => dr_sum[0].DATAB
rate[1] => Equal2.IN4
rate[2] => Mux0.IN19
rate[2] => Mux1.IN19
rate[2] => Mux2.IN19
rate[2] => Decoder0.IN3
rate[2] => Equal0.IN7
rate[2] => Equal2.IN3
rate[3] => Mux0.IN18
rate[3] => Mux1.IN18
rate[3] => Mux2.IN18
rate[3] => Decoder0.IN2
rate[3] => Equal0.IN6
rate[3] => WideNor0.IN0
rate[3] => Equal2.IN2
rate[4] => Mux0.IN17
rate[4] => Mux1.IN17
rate[4] => Mux2.IN17
rate[4] => Decoder0.IN1
rate[4] => Equal0.IN5
rate[4] => WideNor0.IN1
rate[4] => Equal1.IN1
rate[4] => Equal2.IN1
rate[5] => Mux0.IN16
rate[5] => Mux1.IN16
rate[5] => Mux2.IN16
rate[5] => Decoder0.IN0
rate[5] => Equal0.IN4
rate[5] => WideNor0.IN2
rate[5] => Equal1.IN0
rate[5] => Equal2.IN0
eg_in[0] => Add0.IN14
eg_in[0] => Add2.IN20
eg_in[0] => eg_pre_fastar[0].DATAA
eg_in[1] => Add0.IN13
eg_in[1] => Add2.IN19
eg_in[1] => eg_pre_fastar[1].DATAA
eg_in[2] => Add0.IN12
eg_in[2] => Selector6.IN5
eg_in[2] => Add2.IN18
eg_in[2] => eg_pre_fastar[2].DATAA
eg_in[3] => Add0.IN11
eg_in[3] => Selector5.IN5
eg_in[3] => Selector6.IN4
eg_in[3] => Add2.IN17
eg_in[3] => eg_pre_fastar[3].DATAA
eg_in[4] => Add0.IN10
eg_in[4] => Selector4.IN5
eg_in[4] => Selector5.IN4
eg_in[4] => Selector6.IN3
eg_in[4] => Add2.IN16
eg_in[4] => eg_pre_fastar[4].DATAA
eg_in[5] => Add0.IN9
eg_in[5] => Selector3.IN5
eg_in[5] => Selector4.IN4
eg_in[5] => Selector5.IN3
eg_in[5] => Add2.IN15
eg_in[5] => eg_pre_fastar[5].DATAA
eg_in[6] => Add0.IN8
eg_in[6] => Selector2.IN5
eg_in[6] => Selector3.IN4
eg_in[6] => Selector4.IN3
eg_in[6] => Add2.IN14
eg_in[6] => eg_pre_fastar[6].DATAA
eg_in[7] => Add0.IN7
eg_in[7] => Selector1.IN5
eg_in[7] => Selector2.IN4
eg_in[7] => Selector3.IN3
eg_in[7] => Add2.IN13
eg_in[7] => eg_pre_fastar[7].DATAA
eg_in[8] => Add0.IN6
eg_in[8] => Selector0.IN5
eg_in[8] => Selector1.IN4
eg_in[8] => Selector2.IN3
eg_in[8] => Add2.IN12
eg_in[8] => eg_pre_fastar[8].DATAA
eg_in[9] => Add0.IN5
eg_in[9] => ar_sum0[7].DATAB
eg_in[9] => Selector0.IN4
eg_in[9] => Selector1.IN3
eg_in[9] => Add2.IN11
eg_in[9] => eg_pre_fastar[9].DATAA
ssg_en => dr_adj[5].OUTPUTSELECT
ssg_en => dr_adj[4].OUTPUTSELECT
ssg_en => dr_adj[3].OUTPUTSELECT
ssg_en => dr_adj[2].OUTPUTSELECT
ssg_en => dr_adj[1].OUTPUTSELECT
ssg_en => dr_adj[0].OUTPUTSELECT
sum_up => eg_pre_fastar[9].OUTPUTSELECT
sum_up => eg_pre_fastar[8].OUTPUTSELECT
sum_up => eg_pre_fastar[7].OUTPUTSELECT
sum_up => eg_pre_fastar[6].OUTPUTSELECT
sum_up => eg_pre_fastar[5].OUTPUTSELECT
sum_up => eg_pre_fastar[4].OUTPUTSELECT
sum_up => eg_pre_fastar[3].OUTPUTSELECT
sum_up => eg_pre_fastar[2].OUTPUTSELECT
sum_up => eg_pre_fastar[1].OUTPUTSELECT
sum_up => eg_pre_fastar[0].OUTPUTSELECT
eg_pure[0] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[1] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[2] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[3] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[4] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[5] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[6] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[7] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[8] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE
eg_pure[9] <= eg_pure.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_eg_comb:u_comb|jt12_eg_final:u_final
lfo_mod[0] => am_inverted[0].DATAA
lfo_mod[0] => am_inverted[0].DATAB
lfo_mod[1] => am_inverted[1].DATAA
lfo_mod[1] => am_inverted[1].DATAB
lfo_mod[2] => am_inverted[2].DATAA
lfo_mod[2] => am_inverted[2].DATAB
lfo_mod[3] => am_inverted[3].DATAA
lfo_mod[3] => am_inverted[3].DATAB
lfo_mod[4] => am_inverted[4].DATAA
lfo_mod[4] => am_inverted[4].DATAB
lfo_mod[5] => am_inverted[5].DATAA
lfo_mod[5] => am_inverted[5].DATAB
lfo_mod[6] => am_inverted[5].OUTPUTSELECT
lfo_mod[6] => am_inverted[4].OUTPUTSELECT
lfo_mod[6] => am_inverted[3].OUTPUTSELECT
lfo_mod[6] => am_inverted[2].OUTPUTSELECT
lfo_mod[6] => am_inverted[1].OUTPUTSELECT
lfo_mod[6] => am_inverted[0].OUTPUTSELECT
amsen => Decoder0.IN0
amsen => Mux0.IN6
amsen => Mux1.IN6
amsen => Mux2.IN5
amsen => Mux3.IN5
amsen => Mux4.IN5
amsen => Mux5.IN6
ams[0] => Decoder0.IN2
ams[0] => Mux0.IN8
ams[0] => Mux1.IN8
ams[0] => Mux2.IN7
ams[0] => Mux3.IN7
ams[0] => Mux4.IN7
ams[0] => Mux5.IN8
ams[1] => Decoder0.IN1
ams[1] => Mux0.IN7
ams[1] => Mux1.IN7
ams[1] => Mux2.IN6
ams[1] => Mux3.IN6
ams[1] => Mux4.IN6
ams[1] => Mux5.IN7
tl[0] => Add1.IN7
tl[1] => Add1.IN6
tl[2] => Add1.IN5
tl[3] => Add1.IN4
tl[4] => Add1.IN3
tl[5] => Add1.IN2
tl[6] => Add1.IN1
eg_pure_in[0] => eg_pream[0].DATAA
eg_pure_in[0] => Add0.IN10
eg_pure_in[1] => eg_pream[1].DATAA
eg_pure_in[1] => Add0.IN9
eg_pure_in[2] => eg_pream[2].DATAA
eg_pure_in[2] => Add0.IN8
eg_pure_in[3] => eg_pream[3].DATAA
eg_pure_in[3] => Add0.IN7
eg_pure_in[4] => eg_pream[4].DATAA
eg_pure_in[4] => Add0.IN6
eg_pure_in[5] => eg_pream[5].DATAA
eg_pure_in[5] => Add0.IN5
eg_pure_in[6] => eg_pream[6].DATAA
eg_pure_in[6] => Add0.IN4
eg_pure_in[7] => eg_pream[7].DATAA
eg_pure_in[7] => Add0.IN3
eg_pure_in[8] => eg_pream[8].DATAA
eg_pure_in[8] => Add0.IN2
eg_pure_in[9] => eg_pream[9].DATAA
eg_pure_in[9] => Add0.IN1
ssg_inv => eg_pream[9].OUTPUTSELECT
ssg_inv => eg_pream[8].OUTPUTSELECT
ssg_inv => eg_pream[7].OUTPUTSELECT
ssg_inv => eg_pream[6].OUTPUTSELECT
ssg_inv => eg_pream[5].OUTPUTSELECT
ssg_inv => eg_pream[4].OUTPUTSELECT
ssg_inv => eg_pream[3].OUTPUTSELECT
ssg_inv => eg_pream[2].OUTPUTSELECT
ssg_inv => eg_pream[1].OUTPUTSELECT
ssg_inv => eg_pream[0].OUTPUTSELECT
eg_limited[0] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[1] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[2] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[3] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[4] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[5] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[6] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[7] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[8] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE
eg_limited[9] <= eg_limited.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh:u_cntsh
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk_en => bits[0][0].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
clk_en => bits[0][6].ENA
clk_en => bits[0][7].ENA
clk_en => bits[0][8].ENA
clk_en => bits[0][9].ENA
clk_en => bits[0][10].ENA
clk_en => bits[0][11].ENA
clk_en => bits[0][12].ENA
clk_en => bits[0][13].ENA
clk_en => bits[0][14].ENA
clk_en => bits[0][15].ENA
clk_en => bits[0][16].ENA
clk_en => bits[0][17].ENA
clk_en => bits[0][18].ENA
clk_en => bits[0][19].ENA
clk_en => bits[0][20].ENA
clk_en => bits[0][21].ENA
clk_en => bits[0][22].ENA
clk_en => bits[0][23].ENA
din[0] => bits[0][0].DATAIN
drop[0] <= bits[0][23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egsh
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[9][6].CLK
clk => bits[9][7].CLK
clk => bits[9][8].CLK
clk => bits[9][9].CLK
clk => bits[9][10].CLK
clk => bits[9][11].CLK
clk => bits[9][12].CLK
clk => bits[9][13].CLK
clk => bits[9][14].CLK
clk => bits[9][15].CLK
clk => bits[9][16].CLK
clk => bits[9][17].CLK
clk => bits[9][18].CLK
clk => bits[9][19].CLK
clk => bits[9][20].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[8][6].CLK
clk => bits[8][7].CLK
clk => bits[8][8].CLK
clk => bits[8][9].CLK
clk => bits[8][10].CLK
clk => bits[8][11].CLK
clk => bits[8][12].CLK
clk => bits[8][13].CLK
clk => bits[8][14].CLK
clk => bits[8][15].CLK
clk => bits[8][16].CLK
clk => bits[8][17].CLK
clk => bits[8][18].CLK
clk => bits[8][19].CLK
clk => bits[8][20].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[7][6].CLK
clk => bits[7][7].CLK
clk => bits[7][8].CLK
clk => bits[7][9].CLK
clk => bits[7][10].CLK
clk => bits[7][11].CLK
clk => bits[7][12].CLK
clk => bits[7][13].CLK
clk => bits[7][14].CLK
clk => bits[7][15].CLK
clk => bits[7][16].CLK
clk => bits[7][17].CLK
clk => bits[7][18].CLK
clk => bits[7][19].CLK
clk => bits[7][20].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[6][6].CLK
clk => bits[6][7].CLK
clk => bits[6][8].CLK
clk => bits[6][9].CLK
clk => bits[6][10].CLK
clk => bits[6][11].CLK
clk => bits[6][12].CLK
clk => bits[6][13].CLK
clk => bits[6][14].CLK
clk => bits[6][15].CLK
clk => bits[6][16].CLK
clk => bits[6][17].CLK
clk => bits[6][18].CLK
clk => bits[6][19].CLK
clk => bits[6][20].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[5][6].CLK
clk => bits[5][7].CLK
clk => bits[5][8].CLK
clk => bits[5][9].CLK
clk => bits[5][10].CLK
clk => bits[5][11].CLK
clk => bits[5][12].CLK
clk => bits[5][13].CLK
clk => bits[5][14].CLK
clk => bits[5][15].CLK
clk => bits[5][16].CLK
clk => bits[5][17].CLK
clk => bits[5][18].CLK
clk => bits[5][19].CLK
clk => bits[5][20].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[4][6].CLK
clk => bits[4][7].CLK
clk => bits[4][8].CLK
clk => bits[4][9].CLK
clk => bits[4][10].CLK
clk => bits[4][11].CLK
clk => bits[4][12].CLK
clk => bits[4][13].CLK
clk => bits[4][14].CLK
clk => bits[4][15].CLK
clk => bits[4][16].CLK
clk => bits[4][17].CLK
clk => bits[4][18].CLK
clk => bits[4][19].CLK
clk => bits[4][20].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[3][6].CLK
clk => bits[3][7].CLK
clk => bits[3][8].CLK
clk => bits[3][9].CLK
clk => bits[3][10].CLK
clk => bits[3][11].CLK
clk => bits[3][12].CLK
clk => bits[3][13].CLK
clk => bits[3][14].CLK
clk => bits[3][15].CLK
clk => bits[3][16].CLK
clk => bits[3][17].CLK
clk => bits[3][18].CLK
clk => bits[3][19].CLK
clk => bits[3][20].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
din[3] => bits.DATAB
din[4] => bits.DATAB
din[5] => bits.DATAB
din[6] => bits.DATAB
din[7] => bits.DATAB
din[8] => bits.DATAB
din[9] => bits.DATAB
drop[0] <= bits[0][20].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][20].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][20].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][20].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][20].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][20].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][20].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][20].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][20].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][20].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_egstate
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[2][6].CLK
clk => bits[2][7].CLK
clk => bits[2][8].CLK
clk => bits[2][9].CLK
clk => bits[2][10].CLK
clk => bits[2][11].CLK
clk => bits[2][12].CLK
clk => bits[2][13].CLK
clk => bits[2][14].CLK
clk => bits[2][15].CLK
clk => bits[2][16].CLK
clk => bits[2][17].CLK
clk => bits[2][18].CLK
clk => bits[2][19].CLK
clk => bits[2][20].CLK
clk => bits[2][21].CLK
clk => bits[2][22].CLK
clk => bits[2][23].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[1][6].CLK
clk => bits[1][7].CLK
clk => bits[1][8].CLK
clk => bits[1][9].CLK
clk => bits[1][10].CLK
clk => bits[1][11].CLK
clk => bits[1][12].CLK
clk => bits[1][13].CLK
clk => bits[1][14].CLK
clk => bits[1][15].CLK
clk => bits[1][16].CLK
clk => bits[1][17].CLK
clk => bits[1][18].CLK
clk => bits[1][19].CLK
clk => bits[1][20].CLK
clk => bits[1][21].CLK
clk => bits[1][22].CLK
clk => bits[1][23].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
din[1] => bits.DATAB
din[2] => bits.DATAB
drop[0] <= bits[0][23].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][23].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_ssg_inv
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
drop[0] <= bits[0][20].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_eg:u_eg|jt12_sh_rst:u_konsh
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
rst => bits.OUTPUTSELECT
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk => bits[0][6].CLK
clk => bits[0][7].CLK
clk => bits[0][8].CLK
clk => bits[0][9].CLK
clk => bits[0][10].CLK
clk => bits[0][11].CLK
clk => bits[0][12].CLK
clk => bits[0][13].CLK
clk => bits[0][14].CLK
clk => bits[0][15].CLK
clk => bits[0][16].CLK
clk => bits[0][17].CLK
clk => bits[0][18].CLK
clk => bits[0][19].CLK
clk => bits[0][20].CLK
clk => bits[0][21].CLK
clk => bits[0][22].CLK
clk => bits[0][23].CLK
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
clk_en => bits.OUTPUTSELECT
din[0] => bits.DATAB
drop[0] <= bits[0][23].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_sh:u_egpad
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk_en => bits[9][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][3].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][3].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][3].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][3].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][3].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][3].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][3].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][3].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][3].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][3].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][3].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][3].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][3].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][3].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][3].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][3].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op
rst => ~NO_FANOUT~
clk => clk.IN6
clk_en => clk_en.IN6
pg_phase_VIII[0] => Add1.IN10
pg_phase_VIII[1] => Add1.IN9
pg_phase_VIII[2] => Add1.IN8
pg_phase_VIII[3] => Add1.IN7
pg_phase_VIII[4] => Add1.IN6
pg_phase_VIII[5] => Add1.IN5
pg_phase_VIII[6] => Add1.IN4
pg_phase_VIII[7] => Add1.IN3
pg_phase_VIII[8] => Add1.IN2
pg_phase_VIII[9] => Add1.IN1
eg_atten_IX[0] => Add2.IN10
eg_atten_IX[1] => Add2.IN9
eg_atten_IX[2] => Add2.IN8
eg_atten_IX[3] => Add2.IN7
eg_atten_IX[4] => Add2.IN6
eg_atten_IX[5] => Add2.IN5
eg_atten_IX[6] => Add2.IN4
eg_atten_IX[7] => Add2.IN3
eg_atten_IX[8] => Add2.IN2
eg_atten_IX[9] => Add2.IN1
fb_II[0] => Mux28.IN3
fb_II[0] => Mux29.IN3
fb_II[0] => Mux30.IN3
fb_II[0] => Mux31.IN3
fb_II[0] => Mux32.IN3
fb_II[0] => Mux33.IN3
fb_II[0] => Mux34.IN3
fb_II[0] => Mux35.IN3
fb_II[0] => Mux36.IN3
fb_II[0] => Mux37.IN3
fb_II[1] => Mux28.IN2
fb_II[1] => Mux29.IN2
fb_II[1] => Mux30.IN2
fb_II[1] => Mux31.IN2
fb_II[1] => Mux32.IN2
fb_II[1] => Mux33.IN2
fb_II[1] => Mux34.IN2
fb_II[1] => Mux35.IN2
fb_II[1] => Mux36.IN2
fb_II[1] => Mux37.IN2
fb_II[2] => Mux28.IN1
fb_II[2] => Mux29.IN1
fb_II[2] => Mux30.IN1
fb_II[2] => Mux31.IN1
fb_II[2] => Mux32.IN1
fb_II[2] => Mux33.IN1
fb_II[2] => Mux34.IN1
fb_II[2] => Mux35.IN1
fb_II[2] => Mux36.IN1
fb_II[2] => Mux37.IN1
xuse_prevprev1 => Mux0.IN1
xuse_prevprev1 => Mux1.IN1
xuse_prevprev1 => Mux2.IN1
xuse_prevprev1 => Mux3.IN1
xuse_prevprev1 => Mux4.IN1
xuse_prevprev1 => Mux5.IN1
xuse_prevprev1 => Mux6.IN1
xuse_prevprev1 => Mux7.IN1
xuse_prevprev1 => Mux8.IN1
xuse_prevprev1 => Mux9.IN1
xuse_prevprev1 => Mux10.IN1
xuse_prevprev1 => Mux11.IN1
xuse_prevprev1 => Mux12.IN1
xuse_prevprev1 => Mux13.IN1
xuse_prev2 => Mux0.IN2
xuse_prev2 => Mux1.IN2
xuse_prev2 => Mux2.IN2
xuse_prev2 => Mux3.IN2
xuse_prev2 => Mux4.IN2
xuse_prev2 => Mux5.IN2
xuse_prev2 => Mux6.IN2
xuse_prev2 => Mux7.IN2
xuse_prev2 => Mux8.IN2
xuse_prev2 => Mux9.IN2
xuse_prev2 => Mux10.IN2
xuse_prev2 => Mux11.IN2
xuse_prev2 => Mux12.IN2
xuse_prev2 => Mux13.IN2
xuse_internal => Mux0.IN3
xuse_internal => Mux1.IN3
xuse_internal => Mux2.IN3
xuse_internal => Mux3.IN3
xuse_internal => Mux4.IN3
xuse_internal => Mux5.IN3
xuse_internal => Mux6.IN3
xuse_internal => Mux7.IN3
xuse_internal => Mux8.IN3
xuse_internal => Mux9.IN3
xuse_internal => Mux10.IN3
xuse_internal => Mux11.IN3
xuse_internal => Mux12.IN3
xuse_internal => Mux13.IN3
yuse_prev1 => Mux14.IN1
yuse_prev1 => Mux15.IN1
yuse_prev1 => Mux16.IN1
yuse_prev1 => Mux17.IN1
yuse_prev1 => Mux18.IN1
yuse_prev1 => Mux19.IN1
yuse_prev1 => Mux20.IN1
yuse_prev1 => Mux21.IN1
yuse_prev1 => Mux22.IN1
yuse_prev1 => Mux23.IN1
yuse_prev1 => Mux24.IN1
yuse_prev1 => Mux25.IN1
yuse_prev1 => Mux26.IN1
yuse_prev1 => Mux27.IN1
yuse_prev2 => Mux14.IN2
yuse_prev2 => Mux15.IN2
yuse_prev2 => Mux16.IN2
yuse_prev2 => Mux17.IN2
yuse_prev2 => Mux18.IN2
yuse_prev2 => Mux19.IN2
yuse_prev2 => Mux20.IN2
yuse_prev2 => Mux21.IN2
yuse_prev2 => Mux22.IN2
yuse_prev2 => Mux23.IN2
yuse_prev2 => Mux24.IN2
yuse_prev2 => Mux25.IN2
yuse_prev2 => Mux26.IN2
yuse_prev2 => Mux27.IN2
yuse_internal => Mux14.IN3
yuse_internal => Mux15.IN3
yuse_internal => Mux16.IN3
yuse_internal => Mux17.IN3
yuse_internal => Mux18.IN3
yuse_internal => Mux19.IN3
yuse_internal => Mux20.IN3
yuse_internal => Mux21.IN3
yuse_internal => Mux22.IN3
yuse_internal => Mux23.IN3
yuse_internal => Mux24.IN3
yuse_internal => Mux25.IN3
yuse_internal => Mux26.IN3
yuse_internal => Mux27.IN3
test_214 => op_XII.IN1
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => prev2_din.OUTPUTSELECT
s1_enters => s1_II.DATAIN
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s2_enters => prevprev1_din.OUTPUTSELECT
s3_enters => ~NO_FANOUT~
s4_enters => ~NO_FANOUT~
zero => ~NO_FANOUT~
op_result[0] <= op_result_internal[5].DB_MAX_OUTPUT_PORT_TYPE
op_result[1] <= op_result_internal[6].DB_MAX_OUTPUT_PORT_TYPE
op_result[2] <= op_result_internal[7].DB_MAX_OUTPUT_PORT_TYPE
op_result[3] <= op_result_internal[8].DB_MAX_OUTPUT_PORT_TYPE
op_result[4] <= op_result_internal[9].DB_MAX_OUTPUT_PORT_TYPE
op_result[5] <= op_result_internal[10].DB_MAX_OUTPUT_PORT_TYPE
op_result[6] <= op_result_internal[11].DB_MAX_OUTPUT_PORT_TYPE
op_result[7] <= op_result_internal[12].DB_MAX_OUTPUT_PORT_TYPE
op_result[8] <= op_result_internal[13].DB_MAX_OUTPUT_PORT_TYPE
full_result[0] <= op_result_internal[0].DB_MAX_OUTPUT_PORT_TYPE
full_result[1] <= op_result_internal[1].DB_MAX_OUTPUT_PORT_TYPE
full_result[2] <= op_result_internal[2].DB_MAX_OUTPUT_PORT_TYPE
full_result[3] <= op_result_internal[3].DB_MAX_OUTPUT_PORT_TYPE
full_result[4] <= op_result_internal[4].DB_MAX_OUTPUT_PORT_TYPE
full_result[5] <= op_result_internal[5].DB_MAX_OUTPUT_PORT_TYPE
full_result[6] <= op_result_internal[6].DB_MAX_OUTPUT_PORT_TYPE
full_result[7] <= op_result_internal[7].DB_MAX_OUTPUT_PORT_TYPE
full_result[8] <= op_result_internal[8].DB_MAX_OUTPUT_PORT_TYPE
full_result[9] <= op_result_internal[9].DB_MAX_OUTPUT_PORT_TYPE
full_result[10] <= op_result_internal[10].DB_MAX_OUTPUT_PORT_TYPE
full_result[11] <= op_result_internal[11].DB_MAX_OUTPUT_PORT_TYPE
full_result[12] <= op_result_internal[12].DB_MAX_OUTPUT_PORT_TYPE
full_result[13] <= op_result_internal[13].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:prev1_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits[13][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][0].ENA
clk_en => bits[10][0].ENA
clk_en => bits[11][0].ENA
clk_en => bits[12][0].ENA
clk_en => bits[13][1].ENA
clk_en => bits[13][2].ENA
clk_en => bits[13][3].ENA
clk_en => bits[13][4].ENA
clk_en => bits[13][5].ENA
clk_en => bits[12][1].ENA
clk_en => bits[12][2].ENA
clk_en => bits[12][3].ENA
clk_en => bits[12][4].ENA
clk_en => bits[12][5].ENA
clk_en => bits[11][1].ENA
clk_en => bits[11][2].ENA
clk_en => bits[11][3].ENA
clk_en => bits[11][4].ENA
clk_en => bits[11][5].ENA
clk_en => bits[10][1].ENA
clk_en => bits[10][2].ENA
clk_en => bits[10][3].ENA
clk_en => bits[10][4].ENA
clk_en => bits[10][5].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][4].ENA
clk_en => bits[9][5].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][4].ENA
clk_en => bits[8][5].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][4].ENA
clk_en => bits[7][5].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][4].ENA
clk_en => bits[6][5].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][4].ENA
clk_en => bits[5][5].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][4].ENA
clk_en => bits[4][5].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][4].ENA
clk_en => bits[3][5].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][4].ENA
clk_en => bits[2][5].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[1][5].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][5].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][5].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][5].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:prevprev1_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits[13][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][0].ENA
clk_en => bits[10][0].ENA
clk_en => bits[11][0].ENA
clk_en => bits[12][0].ENA
clk_en => bits[13][1].ENA
clk_en => bits[13][2].ENA
clk_en => bits[13][3].ENA
clk_en => bits[13][4].ENA
clk_en => bits[13][5].ENA
clk_en => bits[12][1].ENA
clk_en => bits[12][2].ENA
clk_en => bits[12][3].ENA
clk_en => bits[12][4].ENA
clk_en => bits[12][5].ENA
clk_en => bits[11][1].ENA
clk_en => bits[11][2].ENA
clk_en => bits[11][3].ENA
clk_en => bits[11][4].ENA
clk_en => bits[11][5].ENA
clk_en => bits[10][1].ENA
clk_en => bits[10][2].ENA
clk_en => bits[10][3].ENA
clk_en => bits[10][4].ENA
clk_en => bits[10][5].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][4].ENA
clk_en => bits[9][5].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][4].ENA
clk_en => bits[8][5].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][4].ENA
clk_en => bits[7][5].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][4].ENA
clk_en => bits[6][5].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][4].ENA
clk_en => bits[5][5].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][4].ENA
clk_en => bits[4][5].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][4].ENA
clk_en => bits[3][5].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][4].ENA
clk_en => bits[2][5].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[1][5].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][5].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][5].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][5].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:prev2_buffer
clk => bits[13][0].CLK
clk => bits[13][1].CLK
clk => bits[13][2].CLK
clk => bits[13][3].CLK
clk => bits[13][4].CLK
clk => bits[13][5].CLK
clk => bits[12][0].CLK
clk => bits[12][1].CLK
clk => bits[12][2].CLK
clk => bits[12][3].CLK
clk => bits[12][4].CLK
clk => bits[12][5].CLK
clk => bits[11][0].CLK
clk => bits[11][1].CLK
clk => bits[11][2].CLK
clk => bits[11][3].CLK
clk => bits[11][4].CLK
clk => bits[11][5].CLK
clk => bits[10][0].CLK
clk => bits[10][1].CLK
clk => bits[10][2].CLK
clk => bits[10][3].CLK
clk => bits[10][4].CLK
clk => bits[10][5].CLK
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits[13][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][0].ENA
clk_en => bits[10][0].ENA
clk_en => bits[11][0].ENA
clk_en => bits[12][0].ENA
clk_en => bits[13][1].ENA
clk_en => bits[13][2].ENA
clk_en => bits[13][3].ENA
clk_en => bits[13][4].ENA
clk_en => bits[13][5].ENA
clk_en => bits[12][1].ENA
clk_en => bits[12][2].ENA
clk_en => bits[12][3].ENA
clk_en => bits[12][4].ENA
clk_en => bits[12][5].ENA
clk_en => bits[11][1].ENA
clk_en => bits[11][2].ENA
clk_en => bits[11][3].ENA
clk_en => bits[11][4].ENA
clk_en => bits[11][5].ENA
clk_en => bits[10][1].ENA
clk_en => bits[10][2].ENA
clk_en => bits[10][3].ENA
clk_en => bits[10][4].ENA
clk_en => bits[10][5].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][4].ENA
clk_en => bits[9][5].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][4].ENA
clk_en => bits[8][5].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][4].ENA
clk_en => bits[7][5].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][4].ENA
clk_en => bits[6][5].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][4].ENA
clk_en => bits[5][5].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][4].ENA
clk_en => bits[4][5].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][4].ENA
clk_en => bits[3][5].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][4].ENA
clk_en => bits[2][5].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[1][5].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
din[10] => bits[10][0].DATAIN
din[11] => bits[11][0].DATAIN
din[12] => bits[12][0].DATAIN
din[13] => bits[13][0].DATAIN
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE
drop[10] <= bits[10][5].DB_MAX_OUTPUT_PORT_TYPE
drop[11] <= bits[11][5].DB_MAX_OUTPUT_PORT_TYPE
drop[12] <= bits[12][5].DB_MAX_OUTPUT_PORT_TYPE
drop[13] <= bits[13][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_sh:phasemod_sh
clk => bits[9][0].CLK
clk => bits[9][1].CLK
clk => bits[9][2].CLK
clk => bits[9][3].CLK
clk => bits[9][4].CLK
clk => bits[9][5].CLK
clk => bits[8][0].CLK
clk => bits[8][1].CLK
clk => bits[8][2].CLK
clk => bits[8][3].CLK
clk => bits[8][4].CLK
clk => bits[8][5].CLK
clk => bits[7][0].CLK
clk => bits[7][1].CLK
clk => bits[7][2].CLK
clk => bits[7][3].CLK
clk => bits[7][4].CLK
clk => bits[7][5].CLK
clk => bits[6][0].CLK
clk => bits[6][1].CLK
clk => bits[6][2].CLK
clk => bits[6][3].CLK
clk => bits[6][4].CLK
clk => bits[6][5].CLK
clk => bits[5][0].CLK
clk => bits[5][1].CLK
clk => bits[5][2].CLK
clk => bits[5][3].CLK
clk => bits[5][4].CLK
clk => bits[5][5].CLK
clk => bits[4][0].CLK
clk => bits[4][1].CLK
clk => bits[4][2].CLK
clk => bits[4][3].CLK
clk => bits[4][4].CLK
clk => bits[4][5].CLK
clk => bits[3][0].CLK
clk => bits[3][1].CLK
clk => bits[3][2].CLK
clk => bits[3][3].CLK
clk => bits[3][4].CLK
clk => bits[3][5].CLK
clk => bits[2][0].CLK
clk => bits[2][1].CLK
clk => bits[2][2].CLK
clk => bits[2][3].CLK
clk => bits[2][4].CLK
clk => bits[2][5].CLK
clk => bits[1][0].CLK
clk => bits[1][1].CLK
clk => bits[1][2].CLK
clk => bits[1][3].CLK
clk => bits[1][4].CLK
clk => bits[1][5].CLK
clk => bits[0][0].CLK
clk => bits[0][1].CLK
clk => bits[0][2].CLK
clk => bits[0][3].CLK
clk => bits[0][4].CLK
clk => bits[0][5].CLK
clk_en => bits[9][0].ENA
clk_en => bits[0][0].ENA
clk_en => bits[1][0].ENA
clk_en => bits[2][0].ENA
clk_en => bits[3][0].ENA
clk_en => bits[4][0].ENA
clk_en => bits[5][0].ENA
clk_en => bits[6][0].ENA
clk_en => bits[7][0].ENA
clk_en => bits[8][0].ENA
clk_en => bits[9][1].ENA
clk_en => bits[9][2].ENA
clk_en => bits[9][3].ENA
clk_en => bits[9][4].ENA
clk_en => bits[9][5].ENA
clk_en => bits[8][1].ENA
clk_en => bits[8][2].ENA
clk_en => bits[8][3].ENA
clk_en => bits[8][4].ENA
clk_en => bits[8][5].ENA
clk_en => bits[7][1].ENA
clk_en => bits[7][2].ENA
clk_en => bits[7][3].ENA
clk_en => bits[7][4].ENA
clk_en => bits[7][5].ENA
clk_en => bits[6][1].ENA
clk_en => bits[6][2].ENA
clk_en => bits[6][3].ENA
clk_en => bits[6][4].ENA
clk_en => bits[6][5].ENA
clk_en => bits[5][1].ENA
clk_en => bits[5][2].ENA
clk_en => bits[5][3].ENA
clk_en => bits[5][4].ENA
clk_en => bits[5][5].ENA
clk_en => bits[4][1].ENA
clk_en => bits[4][2].ENA
clk_en => bits[4][3].ENA
clk_en => bits[4][4].ENA
clk_en => bits[4][5].ENA
clk_en => bits[3][1].ENA
clk_en => bits[3][2].ENA
clk_en => bits[3][3].ENA
clk_en => bits[3][4].ENA
clk_en => bits[3][5].ENA
clk_en => bits[2][1].ENA
clk_en => bits[2][2].ENA
clk_en => bits[2][3].ENA
clk_en => bits[2][4].ENA
clk_en => bits[2][5].ENA
clk_en => bits[1][1].ENA
clk_en => bits[1][2].ENA
clk_en => bits[1][3].ENA
clk_en => bits[1][4].ENA
clk_en => bits[1][5].ENA
clk_en => bits[0][1].ENA
clk_en => bits[0][2].ENA
clk_en => bits[0][3].ENA
clk_en => bits[0][4].ENA
clk_en => bits[0][5].ENA
din[0] => bits[0][0].DATAIN
din[1] => bits[1][0].DATAIN
din[2] => bits[2][0].DATAIN
din[3] => bits[3][0].DATAIN
din[4] => bits[4][0].DATAIN
din[5] => bits[5][0].DATAIN
din[6] => bits[6][0].DATAIN
din[7] => bits[7][0].DATAIN
din[8] => bits[8][0].DATAIN
din[9] => bits[9][0].DATAIN
drop[0] <= bits[0][5].DB_MAX_OUTPUT_PORT_TYPE
drop[1] <= bits[1][5].DB_MAX_OUTPUT_PORT_TYPE
drop[2] <= bits[2][5].DB_MAX_OUTPUT_PORT_TYPE
drop[3] <= bits[3][5].DB_MAX_OUTPUT_PORT_TYPE
drop[4] <= bits[4][5].DB_MAX_OUTPUT_PORT_TYPE
drop[5] <= bits[5][5].DB_MAX_OUTPUT_PORT_TYPE
drop[6] <= bits[6][5].DB_MAX_OUTPUT_PORT_TYPE
drop[7] <= bits[7][5].DB_MAX_OUTPUT_PORT_TYPE
drop[8] <= bits[8][5].DB_MAX_OUTPUT_PORT_TYPE
drop[9] <= bits[9][5].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_logsin:u_logsin
addr[0] => sinelut.RADDR
addr[1] => sinelut.RADDR1
addr[2] => sinelut.RADDR2
addr[3] => sinelut.RADDR3
addr[4] => sinelut.RADDR4
addr[5] => sinelut.RADDR5
addr[6] => sinelut.RADDR6
addr[7] => sinelut.RADDR7
clk => logsin[0]~reg0.CLK
clk => logsin[1]~reg0.CLK
clk => logsin[2]~reg0.CLK
clk => logsin[3]~reg0.CLK
clk => logsin[4]~reg0.CLK
clk => logsin[5]~reg0.CLK
clk => logsin[6]~reg0.CLK
clk => logsin[7]~reg0.CLK
clk => logsin[8]~reg0.CLK
clk => logsin[9]~reg0.CLK
clk => logsin[10]~reg0.CLK
clk => logsin[11]~reg0.CLK
clk_en => logsin[0]~reg0.ENA
clk_en => logsin[1]~reg0.ENA
clk_en => logsin[2]~reg0.ENA
clk_en => logsin[3]~reg0.ENA
clk_en => logsin[4]~reg0.ENA
clk_en => logsin[5]~reg0.ENA
clk_en => logsin[6]~reg0.ENA
clk_en => logsin[7]~reg0.ENA
clk_en => logsin[8]~reg0.ENA
clk_en => logsin[9]~reg0.ENA
clk_en => logsin[10]~reg0.ENA
clk_en => logsin[11]~reg0.ENA
logsin[0] <= logsin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[1] <= logsin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[2] <= logsin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[3] <= logsin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[4] <= logsin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[5] <= logsin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[6] <= logsin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[7] <= logsin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[8] <= logsin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[9] <= logsin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[10] <= logsin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logsin[11] <= logsin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_op:u_op|jt12_exprom:u_exprom
addr[0] => explut_jt51.RADDR
addr[1] => explut_jt51.RADDR1
addr[2] => explut_jt51.RADDR2
addr[3] => explut_jt51.RADDR3
addr[4] => explut_jt51.RADDR4
addr[5] => explut_jt51.RADDR5
addr[6] => explut_jt51.RADDR6
addr[7] => explut_jt51.RADDR7
clk => exp[0]~reg0.CLK
clk => exp[1]~reg0.CLK
clk => exp[2]~reg0.CLK
clk => exp[3]~reg0.CLK
clk => exp[4]~reg0.CLK
clk => exp[5]~reg0.CLK
clk => exp[6]~reg0.CLK
clk => exp[7]~reg0.CLK
clk => exp[8]~reg0.CLK
clk => exp[9]~reg0.CLK
clk_en => exp[0]~reg0.ENA
clk_en => exp[1]~reg0.ENA
clk_en => exp[2]~reg0.ENA
clk_en => exp[3]~reg0.ENA
clk_en => exp[4]~reg0.ENA
clk_en => exp[5]~reg0.ENA
clk_en => exp[6]~reg0.ENA
clk_en => exp[7]~reg0.ENA
clk_en => exp[8]~reg0.ENA
clk_en => exp[9]~reg0.ENA
exp[0] <= exp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= exp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= exp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= exp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= exp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= exp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= exp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= exp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= exp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= exp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_rst:gen_pcm_acc.u_rst_pcm
rst => rst_n.OUTPUTSELECT
rst => r.DATAIN
clk => rst_n~reg0.CLK
clk => r.CLK
rst_n <= rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pcm_interpol:gen_pcm_acc.u_pcm
rst_n => rst_n.IN1
clk => clk.IN1
cen => ~NO_FANOUT~
cen55 => always0.IN0
cen55 => always1.IN1
cen55 => pcmout[10]~reg0.ENA
cen55 => pcmout[9]~reg0.ENA
cen55 => pcmout[8]~reg0.ENA
cen55 => pcmout[7]~reg0.ENA
cen55 => pcmout[6]~reg0.ENA
cen55 => pcmout[5]~reg0.ENA
cen55 => pcmout[4]~reg0.ENA
cen55 => pcmout[3]~reg0.ENA
cen55 => pcmout[2]~reg0.ENA
cen55 => pcmout[1]~reg0.ENA
cen55 => pcmout[0]~reg0.ENA
pcm_wr => posedge_pcmwr.IN1
pcm_wr => last_pcm_wr.DATAIN
pcm_wr => always1.IN1
pcm_wr => negedge_pcmwr.IN1
pcm_wr => always0.IN1
pcmin[0] => Add0.IN24
pcmin[0] => pcmnew[0].DATAIN
pcmin[1] => Add0.IN23
pcmin[1] => pcmnew[1].DATAIN
pcmin[2] => Add0.IN22
pcmin[2] => pcmnew[2].DATAIN
pcmin[3] => Add0.IN21
pcmin[3] => pcmnew[3].DATAIN
pcmin[4] => Add0.IN20
pcmin[4] => pcmnew[4].DATAIN
pcmin[5] => Add0.IN19
pcmin[5] => pcmnew[5].DATAIN
pcmin[6] => Add0.IN18
pcmin[6] => pcmnew[6].DATAIN
pcmin[7] => Add0.IN17
pcmin[7] => pcmnew[7].DATAIN
pcmin[8] => Add0.IN16
pcmin[8] => pcmnew[8].DATAIN
pcmin[9] => Add0.IN15
pcmin[9] => pcmnew[9].DATAIN
pcmin[10] => Add0.IN13
pcmin[10] => Add0.IN14
pcmin[10] => pcmnew[10].DATAIN
pcmout[0] <= pcmout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[1] <= pcmout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[2] <= pcmout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[3] <= pcmout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[4] <= pcmout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[5] <= pcmout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[6] <= pcmout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[7] <= pcmout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[8] <= pcmout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[9] <= pcmout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcmout[10] <= pcmout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_pcm_interpol:gen_pcm_acc.u_pcm|jt10_adpcm_div:u_div
rst_n => cycle[0].ACLR
rst_n => cycle[1].ACLR
rst_n => cycle[2].ACLR
rst_n => cycle[3].ACLR
rst_n => cycle[4].ACLR
rst_n => cycle[5].ACLR
rst_n => cycle[6].ACLR
rst_n => cycle[7].ACLR
rst_n => cycle[8].ACLR
rst_n => cycle[9].ACLR
rst_n => cycle[10].ACLR
rst_n => d[0]~reg0.ENA
rst_n => r[10]~reg0.ENA
rst_n => r[9]~reg0.ENA
rst_n => r[8]~reg0.ENA
rst_n => r[7]~reg0.ENA
rst_n => r[6]~reg0.ENA
rst_n => r[5]~reg0.ENA
rst_n => r[4]~reg0.ENA
rst_n => r[3]~reg0.ENA
rst_n => r[2]~reg0.ENA
rst_n => r[1]~reg0.ENA
rst_n => r[0]~reg0.ENA
rst_n => d[10]~reg0.ENA
rst_n => d[9]~reg0.ENA
rst_n => d[8]~reg0.ENA
rst_n => d[7]~reg0.ENA
rst_n => d[6]~reg0.ENA
rst_n => d[5]~reg0.ENA
rst_n => d[4]~reg0.ENA
rst_n => d[3]~reg0.ENA
rst_n => d[2]~reg0.ENA
rst_n => d[1]~reg0.ENA
clk => d[0]~reg0.CLK
clk => d[1]~reg0.CLK
clk => d[2]~reg0.CLK
clk => d[3]~reg0.CLK
clk => d[4]~reg0.CLK
clk => d[5]~reg0.CLK
clk => d[6]~reg0.CLK
clk => d[7]~reg0.CLK
clk => d[8]~reg0.CLK
clk => d[9]~reg0.CLK
clk => d[10]~reg0.CLK
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => cycle[0].CLK
clk => cycle[1].CLK
clk => cycle[2].CLK
clk => cycle[3].CLK
clk => cycle[4].CLK
clk => cycle[5].CLK
clk => cycle[6].CLK
clk => cycle[7].CLK
clk => cycle[8].CLK
clk => cycle[9].CLK
clk => cycle[10].CLK
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => r.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => d.OUTPUTSELECT
cen => cycle[10].ENA
cen => cycle[9].ENA
cen => cycle[8].ENA
cen => cycle[7].ENA
cen => cycle[6].ENA
cen => cycle[5].ENA
cen => cycle[4].ENA
cen => cycle[3].ENA
cen => cycle[2].ENA
cen => cycle[1].ENA
cen => cycle[0].ENA
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => cycle.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => r.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
start => d.OUTPUTSELECT
a[0] => d.DATAB
a[1] => d.DATAB
a[2] => d.DATAB
a[3] => d.DATAB
a[4] => d.DATAB
a[5] => d.DATAB
a[6] => d.DATAB
a[7] => d.DATAB
a[8] => d.DATAB
a[9] => d.DATAB
a[10] => d.DATAB
b[0] => Add0.IN11
b[1] => Add0.IN10
b[2] => Add0.IN9
b[3] => Add0.IN8
b[4] => Add0.IN7
b[5] => Add0.IN6
b[6] => Add0.IN5
b[7] => Add0.IN4
b[8] => Add0.IN3
b[9] => Add0.IN2
b[10] => Add0.IN1
d[0] <= d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
working <= cycle[0].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_acc:gen_pcm_acc.u_acc
rst => ~NO_FANOUT~
clk => clk.IN2
clk_en => clk_en.IN2
op_result[0] => comb.DATAA
op_result[1] => comb.DATAA
op_result[2] => comb.DATAA
op_result[3] => comb.DATAA
op_result[4] => comb.DATAA
op_result[5] => comb.DATAA
op_result[6] => comb.DATAA
op_result[7] => comb.DATAA
op_result[8] => comb.DATAA
rl[0] => comb.IN1
rl[1] => comb.IN1
zero => zero.IN2
s1_enters => Mux0.IN2
s1_enters => Mux0.IN3
s2_enters => sum_en.IN0
s3_enters => ~NO_FANOUT~
s4_enters => sum_en.IN1
s4_enters => Mux0.IN4
s4_enters => Mux0.IN5
s4_enters => Mux0.IN6
s4_enters => Mux0.IN7
ch6op => pcm_sum.OUTPUTSELECT
ch6op => use_pcm.IN0
alg[0] => Mux0.IN10
alg[1] => Mux0.IN9
alg[2] => Mux0.IN8
pcm_en => use_pcm.IN1
pcm[0] => pcm_data[0].DATAB
pcm[1] => pcm_data[1].DATAB
pcm[2] => pcm_data[2].DATAB
pcm[3] => pcm_data[3].DATAB
pcm[4] => pcm_data[4].DATAB
pcm[5] => pcm_data[5].DATAB
pcm[6] => pcm_data[6].DATAB
pcm[7] => pcm_data[7].DATAB
pcm[8] => pcm_data[8].DATAB
left[0] <= left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[1] <= left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[2] <= left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[3] <= left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[4] <= left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[5] <= left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[6] <= left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[7] <= left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[8] <= left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[9] <= left[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[10] <= left[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left[11] <= left[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[0] <= right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[1] <= right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[2] <= right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[3] <= right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[4] <= right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[5] <= right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[6] <= right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[7] <= right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[8] <= right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[9] <= right[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[10] <= right[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right[11] <= right[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_acc:gen_pcm_acc.u_acc|jt12_single_acc:u_left
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk => snd[9]~reg0.CLK
clk => snd[10]~reg0.CLK
clk => snd[11]~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk_en => snd[0]~reg0.ENA
clk_en => snd[1]~reg0.ENA
clk_en => snd[2]~reg0.ENA
clk_en => snd[3]~reg0.ENA
clk_en => snd[4]~reg0.ENA
clk_en => snd[5]~reg0.ENA
clk_en => snd[6]~reg0.ENA
clk_en => snd[7]~reg0.ENA
clk_en => snd[8]~reg0.ENA
clk_en => snd[9]~reg0.ENA
clk_en => snd[10]~reg0.ENA
clk_en => snd[11]~reg0.ENA
clk_en => acc[0].ENA
clk_en => acc[1].ENA
clk_en => acc[2].ENA
clk_en => acc[3].ENA
clk_en => acc[4].ENA
clk_en => acc[5].ENA
clk_en => acc[6].ENA
clk_en => acc[7].ENA
clk_en => acc[8].ENA
clk_en => acc[9].ENA
clk_en => acc[10].ENA
clk_en => acc[11].ENA
op_result[0] => current[0].DATAB
op_result[1] => current[1].DATAB
op_result[2] => current[2].DATAB
op_result[3] => current[3].DATAB
op_result[4] => current[4].DATAB
op_result[5] => current[5].DATAB
op_result[6] => current[6].DATAB
op_result[7] => current[7].DATAB
op_result[8] => current[11].DATAB
op_result[8] => current[10].DATAB
op_result[8] => current[9].DATAB
op_result[8] => current[8].DATAB
sum_en => current[11].OUTPUTSELECT
sum_en => current[10].OUTPUTSELECT
sum_en => current[9].OUTPUTSELECT
sum_en => current[8].OUTPUTSELECT
sum_en => current[7].OUTPUTSELECT
sum_en => current[6].OUTPUTSELECT
sum_en => current[5].OUTPUTSELECT
sum_en => current[4].OUTPUTSELECT
sum_en => current[3].OUTPUTSELECT
sum_en => current[2].OUTPUTSELECT
sum_en => current[1].OUTPUTSELECT
sum_en => current[0].OUTPUTSELECT
zero => next[11].OUTPUTSELECT
zero => next[10].OUTPUTSELECT
zero => next[9].OUTPUTSELECT
zero => next[8].OUTPUTSELECT
zero => next[7].OUTPUTSELECT
zero => next[6].OUTPUTSELECT
zero => next[5].OUTPUTSELECT
zero => next[4].OUTPUTSELECT
zero => next[3].OUTPUTSELECT
zero => next[2].OUTPUTSELECT
zero => next[1].OUTPUTSELECT
zero => next[0].OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => overflow.IN1
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[9] <= snd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[10] <= snd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[11] <= snd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_top:u_jt12|jt12_acc:gen_pcm_acc.u_acc|jt12_single_acc:u_right
clk => snd[0]~reg0.CLK
clk => snd[1]~reg0.CLK
clk => snd[2]~reg0.CLK
clk => snd[3]~reg0.CLK
clk => snd[4]~reg0.CLK
clk => snd[5]~reg0.CLK
clk => snd[6]~reg0.CLK
clk => snd[7]~reg0.CLK
clk => snd[8]~reg0.CLK
clk => snd[9]~reg0.CLK
clk => snd[10]~reg0.CLK
clk => snd[11]~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => acc[8].CLK
clk => acc[9].CLK
clk => acc[10].CLK
clk => acc[11].CLK
clk_en => snd[0]~reg0.ENA
clk_en => snd[1]~reg0.ENA
clk_en => snd[2]~reg0.ENA
clk_en => snd[3]~reg0.ENA
clk_en => snd[4]~reg0.ENA
clk_en => snd[5]~reg0.ENA
clk_en => snd[6]~reg0.ENA
clk_en => snd[7]~reg0.ENA
clk_en => snd[8]~reg0.ENA
clk_en => snd[9]~reg0.ENA
clk_en => snd[10]~reg0.ENA
clk_en => snd[11]~reg0.ENA
clk_en => acc[0].ENA
clk_en => acc[1].ENA
clk_en => acc[2].ENA
clk_en => acc[3].ENA
clk_en => acc[4].ENA
clk_en => acc[5].ENA
clk_en => acc[6].ENA
clk_en => acc[7].ENA
clk_en => acc[8].ENA
clk_en => acc[9].ENA
clk_en => acc[10].ENA
clk_en => acc[11].ENA
op_result[0] => current[0].DATAB
op_result[1] => current[1].DATAB
op_result[2] => current[2].DATAB
op_result[3] => current[3].DATAB
op_result[4] => current[4].DATAB
op_result[5] => current[5].DATAB
op_result[6] => current[6].DATAB
op_result[7] => current[7].DATAB
op_result[8] => current[11].DATAB
op_result[8] => current[10].DATAB
op_result[8] => current[9].DATAB
op_result[8] => current[8].DATAB
sum_en => current[11].OUTPUTSELECT
sum_en => current[10].OUTPUTSELECT
sum_en => current[9].OUTPUTSELECT
sum_en => current[8].OUTPUTSELECT
sum_en => current[7].OUTPUTSELECT
sum_en => current[6].OUTPUTSELECT
sum_en => current[5].OUTPUTSELECT
sum_en => current[4].OUTPUTSELECT
sum_en => current[3].OUTPUTSELECT
sum_en => current[2].OUTPUTSELECT
sum_en => current[1].OUTPUTSELECT
sum_en => current[0].OUTPUTSELECT
zero => next[11].OUTPUTSELECT
zero => next[10].OUTPUTSELECT
zero => next[9].OUTPUTSELECT
zero => next[8].OUTPUTSELECT
zero => next[7].OUTPUTSELECT
zero => next[6].OUTPUTSELECT
zero => next[5].OUTPUTSELECT
zero => next[4].OUTPUTSELECT
zero => next[3].OUTPUTSELECT
zero => next[2].OUTPUTSELECT
zero => next[1].OUTPUTSELECT
zero => next[0].OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => snd.OUTPUTSELECT
zero => overflow.IN1
snd[0] <= snd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[1] <= snd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[2] <= snd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[3] <= snd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[4] <= snd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[5] <= snd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[6] <= snd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[7] <= snd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[8] <= snd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[9] <= snd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[10] <= snd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd[11] <= snd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix
rst => rst.IN5
clk => clk.IN5
fm_left[0] => fm_left[0].IN1
fm_left[1] => fm_left[1].IN1
fm_left[2] => fm_left[2].IN1
fm_left[3] => fm_left[3].IN1
fm_left[4] => fm_left[4].IN1
fm_left[5] => fm_left[5].IN1
fm_left[6] => fm_left[6].IN1
fm_left[7] => fm_left[7].IN1
fm_left[8] => fm_left[8].IN1
fm_left[9] => fm_left[9].IN1
fm_left[10] => fm_left[10].IN1
fm_left[11] => fm_left[11].IN1
fm_left[12] => fm_left[12].IN1
fm_left[13] => fm_left[13].IN1
fm_left[14] => fm_left[14].IN1
fm_left[15] => fm_left[15].IN1
fm_right[0] => fm_right[0].IN1
fm_right[1] => fm_right[1].IN1
fm_right[2] => fm_right[2].IN1
fm_right[3] => fm_right[3].IN1
fm_right[4] => fm_right[4].IN1
fm_right[5] => fm_right[5].IN1
fm_right[6] => fm_right[6].IN1
fm_right[7] => fm_right[7].IN1
fm_right[8] => fm_right[8].IN1
fm_right[9] => fm_right[9].IN1
fm_right[10] => fm_right[10].IN1
fm_right[11] => fm_right[11].IN1
fm_right[12] => fm_right[12].IN1
fm_right[13] => fm_right[13].IN1
fm_right[14] => fm_right[14].IN1
fm_right[15] => fm_right[15].IN1
psg_snd[0] => psg0.DATAB
psg_snd[1] => psg0.DATAB
psg_snd[2] => psg0.DATAB
psg_snd[3] => psg0.DATAB
psg_snd[4] => psg0.DATAB
psg_snd[5] => psg0.DATAB
psg_snd[6] => psg0.DATAB
psg_snd[7] => psg0.DATAB
psg_snd[8] => psg0.DATAB
psg_snd[9] => psg0.DATAB
psg_snd[10] => psg0.DATAB
psg_snd[10] => psg0.DATAB
fm_en => fm_en.IN2
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
psg_en => psg0.OUTPUTSELECT
snd_left[0] <= jt12_fm_uprate:u_left.snd
snd_left[1] <= jt12_fm_uprate:u_left.snd
snd_left[2] <= jt12_fm_uprate:u_left.snd
snd_left[3] <= jt12_fm_uprate:u_left.snd
snd_left[4] <= jt12_fm_uprate:u_left.snd
snd_left[5] <= jt12_fm_uprate:u_left.snd
snd_left[6] <= jt12_fm_uprate:u_left.snd
snd_left[7] <= jt12_fm_uprate:u_left.snd
snd_left[8] <= jt12_fm_uprate:u_left.snd
snd_left[9] <= jt12_fm_uprate:u_left.snd
snd_left[10] <= jt12_fm_uprate:u_left.snd
snd_left[11] <= jt12_fm_uprate:u_left.snd
snd_left[12] <= jt12_fm_uprate:u_left.snd
snd_left[13] <= jt12_fm_uprate:u_left.snd
snd_left[14] <= jt12_fm_uprate:u_left.snd
snd_left[15] <= jt12_fm_uprate:u_left.snd
snd_right[0] <= jt12_fm_uprate:u_right.snd
snd_right[1] <= jt12_fm_uprate:u_right.snd
snd_right[2] <= jt12_fm_uprate:u_right.snd
snd_right[3] <= jt12_fm_uprate:u_right.snd
snd_right[4] <= jt12_fm_uprate:u_right.snd
snd_right[5] <= jt12_fm_uprate:u_right.snd
snd_right[6] <= jt12_fm_uprate:u_right.snd
snd_right[7] <= jt12_fm_uprate:u_right.snd
snd_right[8] <= jt12_fm_uprate:u_right.snd
snd_right[9] <= jt12_fm_uprate:u_right.snd
snd_right[10] <= jt12_fm_uprate:u_right.snd
snd_right[11] <= jt12_fm_uprate:u_right.snd
snd_right[12] <= jt12_fm_uprate:u_right.snd
snd_right[13] <= jt12_fm_uprate:u_right.snd
snd_right[14] <= jt12_fm_uprate:u_right.snd
snd_right[15] <= jt12_fm_uprate:u_right.snd


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_interpol:u_psg1
rst => rst.IN2
clk => clk.IN2
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN8
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_interpol:u_psg1|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_interpol:u_psg1|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg2
rst => rst.IN3
clk => clk.IN3
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => Add0.IN19
snd_in[1] => Add0.IN18
snd_in[2] => Add0.IN17
snd_in[3] => Add0.IN16
snd_in[4] => Add0.IN15
snd_in[5] => Add0.IN14
snd_in[6] => Add0.IN13
snd_in[7] => Add0.IN12
snd_in[8] => Add0.IN11
snd_in[9] => Add0.IN10
snd_in[10] => Add0.IN9
snd_in[11] => Add0.IN1
snd_in[11] => Add0.IN2
snd_in[11] => Add0.IN3
snd_in[11] => Add0.IN4
snd_in[11] => Add0.IN5
snd_in[11] => Add0.IN6
snd_in[11] => Add0.IN7
snd_in[11] => Add0.IN8
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg2|jt12_comb:com_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg2|jt12_comb:com_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg2|jt12_comb:com_gen[2].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg3
rst => rst.IN1
clk => clk.IN1
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => Add0.IN15
snd_in[1] => Add0.IN14
snd_in[2] => Add0.IN13
snd_in[3] => Add0.IN12
snd_in[4] => Add0.IN11
snd_in[5] => Add0.IN10
snd_in[6] => Add0.IN9
snd_in[7] => Add0.IN8
snd_in[8] => Add0.IN7
snd_in[9] => Add0.IN6
snd_in[10] => Add0.IN5
snd_in[11] => Add0.IN1
snd_in[11] => Add0.IN2
snd_in[11] => Add0.IN3
snd_in[11] => Add0.IN4
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_decim:u_psg3|jt12_comb:com_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN30
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN29
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN28
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN27
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN26
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN25
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN24
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN23
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN22
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN21
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN20
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN19
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN18
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN17
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN16
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left
rst => rst.IN4
clk => clk.IN4
fm_snd[0] => mixed.DATAB
fm_snd[1] => mixed.DATAB
fm_snd[2] => mixed.DATAB
fm_snd[3] => mixed.DATAB
fm_snd[4] => mixed.DATAB
fm_snd[5] => mixed.DATAB
fm_snd[6] => mixed.DATAB
fm_snd[7] => mixed.DATAB
fm_snd[8] => mixed.DATAB
fm_snd[9] => mixed.DATAB
fm_snd[10] => mixed.DATAB
fm_snd[11] => mixed.DATAB
fm_snd[12] => mixed.DATAB
fm_snd[13] => mixed.DATAB
fm_snd[14] => mixed.DATAB
fm_snd[15] => mixed.DATAB
psg_snd[0] => Add0.IN26
psg_snd[1] => Add0.IN25
psg_snd[2] => Add0.IN24
psg_snd[3] => Add0.IN23
psg_snd[4] => Add0.IN22
psg_snd[5] => Add0.IN21
psg_snd[6] => Add0.IN20
psg_snd[7] => Add0.IN19
psg_snd[8] => Add0.IN18
psg_snd[9] => Add0.IN17
psg_snd[10] => Add0.IN16
psg_snd[11] => Add0.IN14
psg_snd[11] => Add0.IN15
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
cen_1008 => cen_1008.IN1
cen_252 => cen_252.IN2
cen_63 => cen_63.IN2
cen_9 => cen_9.IN2
snd[0] <= jt12_interpol:u_fm5.snd_out
snd[1] <= jt12_interpol:u_fm5.snd_out
snd[2] <= jt12_interpol:u_fm5.snd_out
snd[3] <= jt12_interpol:u_fm5.snd_out
snd[4] <= jt12_interpol:u_fm5.snd_out
snd[5] <= jt12_interpol:u_fm5.snd_out
snd[6] <= jt12_interpol:u_fm5.snd_out
snd[7] <= jt12_interpol:u_fm5.snd_out
snd[8] <= jt12_interpol:u_fm5.snd_out
snd[9] <= jt12_interpol:u_fm5.snd_out
snd[10] <= jt12_interpol:u_fm5.snd_out
snd[11] <= jt12_interpol:u_fm5.snd_out
snd[12] <= jt12_interpol:u_fm5.snd_out
snd[13] <= jt12_interpol:u_fm5.snd_out
snd[14] <= jt12_interpol:u_fm5.snd_out
snd[15] <= jt12_interpol:u_fm5.snd_out


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm2
rst => rst.IN1
clk => clk.IN1
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN2
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm2|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN34
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN33
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN32
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN31
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN30
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN29
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN28
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN27
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN26
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN25
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN24
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN23
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN22
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN21
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN20
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN19
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN18
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm3
rst => rst.IN3
clk => clk.IN3
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN4
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm3|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm3|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm3|jt12_comb:comb_gen[2].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm4
rst => rst.IN2
clk => clk.IN2
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN6
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm4|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm4|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm5
rst => rst.IN2
clk => clk.IN2
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN6
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm5|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_left|jt12_interpol:u_fm5|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right
rst => rst.IN4
clk => clk.IN4
fm_snd[0] => mixed.DATAB
fm_snd[1] => mixed.DATAB
fm_snd[2] => mixed.DATAB
fm_snd[3] => mixed.DATAB
fm_snd[4] => mixed.DATAB
fm_snd[5] => mixed.DATAB
fm_snd[6] => mixed.DATAB
fm_snd[7] => mixed.DATAB
fm_snd[8] => mixed.DATAB
fm_snd[9] => mixed.DATAB
fm_snd[10] => mixed.DATAB
fm_snd[11] => mixed.DATAB
fm_snd[12] => mixed.DATAB
fm_snd[13] => mixed.DATAB
fm_snd[14] => mixed.DATAB
fm_snd[15] => mixed.DATAB
psg_snd[0] => Add0.IN26
psg_snd[1] => Add0.IN25
psg_snd[2] => Add0.IN24
psg_snd[3] => Add0.IN23
psg_snd[4] => Add0.IN22
psg_snd[5] => Add0.IN21
psg_snd[6] => Add0.IN20
psg_snd[7] => Add0.IN19
psg_snd[8] => Add0.IN18
psg_snd[9] => Add0.IN17
psg_snd[10] => Add0.IN16
psg_snd[11] => Add0.IN14
psg_snd[11] => Add0.IN15
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
fm_en => mixed.OUTPUTSELECT
cen_1008 => cen_1008.IN1
cen_252 => cen_252.IN2
cen_63 => cen_63.IN2
cen_9 => cen_9.IN2
snd[0] <= jt12_interpol:u_fm5.snd_out
snd[1] <= jt12_interpol:u_fm5.snd_out
snd[2] <= jt12_interpol:u_fm5.snd_out
snd[3] <= jt12_interpol:u_fm5.snd_out
snd[4] <= jt12_interpol:u_fm5.snd_out
snd[5] <= jt12_interpol:u_fm5.snd_out
snd[6] <= jt12_interpol:u_fm5.snd_out
snd[7] <= jt12_interpol:u_fm5.snd_out
snd[8] <= jt12_interpol:u_fm5.snd_out
snd[9] <= jt12_interpol:u_fm5.snd_out
snd[10] <= jt12_interpol:u_fm5.snd_out
snd[11] <= jt12_interpol:u_fm5.snd_out
snd[12] <= jt12_interpol:u_fm5.snd_out
snd[13] <= jt12_interpol:u_fm5.snd_out
snd[14] <= jt12_interpol:u_fm5.snd_out
snd[15] <= jt12_interpol:u_fm5.snd_out


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm2
rst => rst.IN1
clk => clk.IN1
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN2
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm2|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN34
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN33
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN32
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN31
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN30
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN29
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN28
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN27
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN26
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN25
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN24
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN23
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN22
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN21
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN20
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN19
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN18
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm3
rst => rst.IN3
clk => clk.IN3
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN4
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm3|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm3|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm3|jt12_comb:comb_gen[2].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN38
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN37
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN36
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN35
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN34
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN33
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN32
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN31
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN30
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN29
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN28
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN27
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN26
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN25
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN24
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN23
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN22
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN21
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN20
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm4
rst => rst.IN2
clk => clk.IN2
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN6
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm4|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm4|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm5
rst => rst.IN2
clk => clk.IN2
cen_in => cen_in~buf0.DATAIN
cen_out => cen_out~buf0.DATAIN
snd_in[0] => comb_data[0][0].IN1
snd_in[1] => comb_data[0][1].IN1
snd_in[2] => comb_data[0][2].IN1
snd_in[3] => comb_data[0][3].IN1
snd_in[4] => comb_data[0][4].IN1
snd_in[5] => comb_data[0][5].IN1
snd_in[6] => comb_data[0][6].IN1
snd_in[7] => comb_data[0][7].IN1
snd_in[8] => comb_data[0][8].IN1
snd_in[9] => comb_data[0][9].IN1
snd_in[10] => comb_data[0][10].IN1
snd_in[11] => comb_data[0][11].IN1
snd_in[12] => comb_data[0][12].IN1
snd_in[13] => comb_data[0][13].IN1
snd_in[14] => comb_data[0][14].IN1
snd_in[15] => comb_data[0][15].IN6
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm5|jt12_comb:comb_gen[0].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12_genmix:genmix|jt12_fm_uprate:u_right|jt12_interpol:u_fm5|jt12_comb:comb_gen[1].u_comb
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => mem.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
rst => snd_out.OUTPUTSELECT
clk => snd_out[0]~reg0.CLK
clk => snd_out[1]~reg0.CLK
clk => snd_out[2]~reg0.CLK
clk => snd_out[3]~reg0.CLK
clk => snd_out[4]~reg0.CLK
clk => snd_out[5]~reg0.CLK
clk => snd_out[6]~reg0.CLK
clk => snd_out[7]~reg0.CLK
clk => snd_out[8]~reg0.CLK
clk => snd_out[9]~reg0.CLK
clk => snd_out[10]~reg0.CLK
clk => snd_out[11]~reg0.CLK
clk => snd_out[12]~reg0.CLK
clk => snd_out[13]~reg0.CLK
clk => snd_out[14]~reg0.CLK
clk => snd_out[15]~reg0.CLK
clk => snd_out[16]~reg0.CLK
clk => snd_out[17]~reg0.CLK
clk => snd_out[18]~reg0.CLK
clk => snd_out[19]~reg0.CLK
clk => snd_out[20]~reg0.CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
cen => cen~buf0.DATAIN
snd_in[0] => mem.DATAB
snd_in[0] => Add0.IN42
snd_in[1] => mem.DATAB
snd_in[1] => Add0.IN41
snd_in[2] => mem.DATAB
snd_in[2] => Add0.IN40
snd_in[3] => mem.DATAB
snd_in[3] => Add0.IN39
snd_in[4] => mem.DATAB
snd_in[4] => Add0.IN38
snd_in[5] => mem.DATAB
snd_in[5] => Add0.IN37
snd_in[6] => mem.DATAB
snd_in[6] => Add0.IN36
snd_in[7] => mem.DATAB
snd_in[7] => Add0.IN35
snd_in[8] => mem.DATAB
snd_in[8] => Add0.IN34
snd_in[9] => mem.DATAB
snd_in[9] => Add0.IN33
snd_in[10] => mem.DATAB
snd_in[10] => Add0.IN32
snd_in[11] => mem.DATAB
snd_in[11] => Add0.IN31
snd_in[12] => mem.DATAB
snd_in[12] => Add0.IN30
snd_in[13] => mem.DATAB
snd_in[13] => Add0.IN29
snd_in[14] => mem.DATAB
snd_in[14] => Add0.IN28
snd_in[15] => mem.DATAB
snd_in[15] => Add0.IN27
snd_in[16] => mem.DATAB
snd_in[16] => Add0.IN26
snd_in[17] => mem.DATAB
snd_in[17] => Add0.IN25
snd_in[18] => mem.DATAB
snd_in[18] => Add0.IN24
snd_in[19] => mem.DATAB
snd_in[19] => Add0.IN23
snd_in[20] => mem.DATAB
snd_in[20] => Add0.IN22
snd_out[0] <= snd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[1] <= snd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[2] <= snd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[3] <= snd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[4] <= snd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[5] <= snd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[6] <= snd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[7] <= snd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[8] <= snd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[9] <= snd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[10] <= snd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[11] <= snd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[12] <= snd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[13] <= snd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[14] <= snd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[15] <= snd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[16] <= snd_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[17] <= snd_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[18] <= snd_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[19] <= snd_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snd_out[20] <= snd_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVP:SVP
CLK => ssp160x:SSP160x.CLK
CLK => DRAM_DO[0]~reg0.CLK
CLK => DRAM_DO[1]~reg0.CLK
CLK => DRAM_DO[2]~reg0.CLK
CLK => DRAM_DO[3]~reg0.CLK
CLK => DRAM_DO[4]~reg0.CLK
CLK => DRAM_DO[5]~reg0.CLK
CLK => DRAM_DO[6]~reg0.CLK
CLK => DRAM_DO[7]~reg0.CLK
CLK => DRAM_DO[8]~reg0.CLK
CLK => DRAM_DO[9]~reg0.CLK
CLK => DRAM_DO[10]~reg0.CLK
CLK => DRAM_DO[11]~reg0.CLK
CLK => DRAM_DO[12]~reg0.CLK
CLK => DRAM_DO[13]~reg0.CLK
CLK => DRAM_DO[14]~reg0.CLK
CLK => DRAM_DO[15]~reg0.CLK
CLK => DRAM_WE~reg0.CLK
CLK => DRAM_A[1]~reg0.CLK
CLK => DRAM_A[2]~reg0.CLK
CLK => DRAM_A[3]~reg0.CLK
CLK => DRAM_A[4]~reg0.CLK
CLK => DRAM_A[5]~reg0.CLK
CLK => DRAM_A[6]~reg0.CLK
CLK => DRAM_A[7]~reg0.CLK
CLK => DRAM_A[8]~reg0.CLK
CLK => DRAM_A[9]~reg0.CLK
CLK => DRAM_A[10]~reg0.CLK
CLK => DRAM_A[11]~reg0.CLK
CLK => DRAM_A[12]~reg0.CLK
CLK => DRAM_A[13]~reg0.CLK
CLK => DRAM_A[14]~reg0.CLK
CLK => DRAM_A[15]~reg0.CLK
CLK => DRAM_A[16]~reg0.CLK
CLK => MEM_ADDR[0].CLK
CLK => MEM_ADDR[1].CLK
CLK => MEM_ADDR[2].CLK
CLK => MEM_ADDR[3].CLK
CLK => MEM_ADDR[4].CLK
CLK => MEM_ADDR[5].CLK
CLK => MEM_ADDR[6].CLK
CLK => MEM_ADDR[7].CLK
CLK => MEM_ADDR[8].CLK
CLK => MEM_ADDR[9].CLK
CLK => MEM_ADDR[10].CLK
CLK => MEM_ADDR[11].CLK
CLK => MEM_ADDR[12].CLK
CLK => MEM_ADDR[13].CLK
CLK => MEM_ADDR[14].CLK
CLK => MEM_ADDR[15].CLK
CLK => MEM_ADDR[16].CLK
CLK => MEM_ADDR[17].CLK
CLK => MEM_ADDR[18].CLK
CLK => MEM_ADDR[19].CLK
CLK => MEM_ADDR[20].CLK
CLK => MEM_WAIT.CLK
CLK => PMAR_ACTIVE.CLK
CLK => SSP_ACTIVE.CLK
CLK => ROM_DATA[0].CLK
CLK => ROM_DATA[1].CLK
CLK => ROM_DATA[2].CLK
CLK => ROM_DATA[3].CLK
CLK => ROM_DATA[4].CLK
CLK => ROM_DATA[5].CLK
CLK => ROM_DATA[6].CLK
CLK => ROM_DATA[7].CLK
CLK => ROM_DATA[8].CLK
CLK => ROM_DATA[9].CLK
CLK => ROM_DATA[10].CLK
CLK => ROM_DATA[11].CLK
CLK => ROM_DATA[12].CLK
CLK => ROM_DATA[13].CLK
CLK => ROM_DATA[14].CLK
CLK => ROM_DATA[15].CLK
CLK => DRAM_REQ_REG.CLK
CLK => MA_ROM_REQ.CLK
CLK => PMAR_NUM[0].CLK
CLK => PMAR_NUM[1].CLK
CLK => PMAR_NUM[2].CLK
CLK => PMAR_NUM[3].CLK
CLK => PMAR_SET.CLK
CLK => PMARS[15].CD[0].CLK
CLK => PMARS[15].CD[1].CLK
CLK => PMARS[15].CD[2].CLK
CLK => PMARS[15].CD[3].CLK
CLK => PMARS[15].CD[4].CLK
CLK => PMARS[15].CD[5].CLK
CLK => PMARS[15].CD[6].CLK
CLK => PMARS[15].CD[7].CLK
CLK => PMARS[15].CD[8].CLK
CLK => PMARS[15].CD[9].CLK
CLK => PMARS[15].CD[10].CLK
CLK => PMARS[15].CD[11].CLK
CLK => PMARS[15].CD[12].CLK
CLK => PMARS[15].CD[13].CLK
CLK => PMARS[15].CD[14].CLK
CLK => PMARS[15].CD[15].CLK
CLK => PMARS[15].DATA[0].CLK
CLK => PMARS[15].DATA[1].CLK
CLK => PMARS[15].DATA[2].CLK
CLK => PMARS[15].DATA[3].CLK
CLK => PMARS[15].DATA[4].CLK
CLK => PMARS[15].DATA[5].CLK
CLK => PMARS[15].DATA[6].CLK
CLK => PMARS[15].DATA[7].CLK
CLK => PMARS[15].DATA[8].CLK
CLK => PMARS[15].DATA[9].CLK
CLK => PMARS[15].DATA[10].CLK
CLK => PMARS[15].DATA[11].CLK
CLK => PMARS[15].DATA[12].CLK
CLK => PMARS[15].DATA[13].CLK
CLK => PMARS[15].DATA[14].CLK
CLK => PMARS[15].DATA[15].CLK
CLK => PMARS[15].MA[0].CLK
CLK => PMARS[15].MA[1].CLK
CLK => PMARS[15].MA[2].CLK
CLK => PMARS[15].MA[3].CLK
CLK => PMARS[15].MA[4].CLK
CLK => PMARS[15].MA[5].CLK
CLK => PMARS[15].MA[6].CLK
CLK => PMARS[15].MA[7].CLK
CLK => PMARS[15].MA[8].CLK
CLK => PMARS[15].MA[9].CLK
CLK => PMARS[15].MA[10].CLK
CLK => PMARS[15].MA[11].CLK
CLK => PMARS[15].MA[12].CLK
CLK => PMARS[15].MA[13].CLK
CLK => PMARS[15].MA[14].CLK
CLK => PMARS[15].MA[15].CLK
CLK => PMARS[15].MA[16].CLK
CLK => PMARS[15].MA[17].CLK
CLK => PMARS[15].MA[18].CLK
CLK => PMARS[15].MA[19].CLK
CLK => PMARS[15].MA[20].CLK
CLK => PMARS[15].MA[26].CLK
CLK => PMARS[15].MA[27].CLK
CLK => PMARS[15].MA[28].CLK
CLK => PMARS[15].MA[29].CLK
CLK => PMARS[15].MA[30].CLK
CLK => PMARS[15].MA[31].CLK
CLK => PMARS[14].CD[0].CLK
CLK => PMARS[14].CD[1].CLK
CLK => PMARS[14].CD[2].CLK
CLK => PMARS[14].CD[3].CLK
CLK => PMARS[14].CD[4].CLK
CLK => PMARS[14].CD[5].CLK
CLK => PMARS[14].CD[6].CLK
CLK => PMARS[14].CD[7].CLK
CLK => PMARS[14].CD[8].CLK
CLK => PMARS[14].CD[9].CLK
CLK => PMARS[14].CD[10].CLK
CLK => PMARS[14].CD[11].CLK
CLK => PMARS[14].CD[12].CLK
CLK => PMARS[14].CD[13].CLK
CLK => PMARS[14].CD[14].CLK
CLK => PMARS[14].CD[15].CLK
CLK => PMARS[14].DATA[0].CLK
CLK => PMARS[14].DATA[1].CLK
CLK => PMARS[14].DATA[2].CLK
CLK => PMARS[14].DATA[3].CLK
CLK => PMARS[14].DATA[4].CLK
CLK => PMARS[14].DATA[5].CLK
CLK => PMARS[14].DATA[6].CLK
CLK => PMARS[14].DATA[7].CLK
CLK => PMARS[14].DATA[8].CLK
CLK => PMARS[14].DATA[9].CLK
CLK => PMARS[14].DATA[10].CLK
CLK => PMARS[14].DATA[11].CLK
CLK => PMARS[14].DATA[12].CLK
CLK => PMARS[14].DATA[13].CLK
CLK => PMARS[14].DATA[14].CLK
CLK => PMARS[14].DATA[15].CLK
CLK => PMARS[14].MA[0].CLK
CLK => PMARS[14].MA[1].CLK
CLK => PMARS[14].MA[2].CLK
CLK => PMARS[14].MA[3].CLK
CLK => PMARS[14].MA[4].CLK
CLK => PMARS[14].MA[5].CLK
CLK => PMARS[14].MA[6].CLK
CLK => PMARS[14].MA[7].CLK
CLK => PMARS[14].MA[8].CLK
CLK => PMARS[14].MA[9].CLK
CLK => PMARS[14].MA[10].CLK
CLK => PMARS[14].MA[11].CLK
CLK => PMARS[14].MA[12].CLK
CLK => PMARS[14].MA[13].CLK
CLK => PMARS[14].MA[14].CLK
CLK => PMARS[14].MA[15].CLK
CLK => PMARS[14].MA[16].CLK
CLK => PMARS[14].MA[17].CLK
CLK => PMARS[14].MA[18].CLK
CLK => PMARS[14].MA[19].CLK
CLK => PMARS[14].MA[20].CLK
CLK => PMARS[14].MA[26].CLK
CLK => PMARS[14].MA[27].CLK
CLK => PMARS[14].MA[28].CLK
CLK => PMARS[14].MA[29].CLK
CLK => PMARS[14].MA[30].CLK
CLK => PMARS[14].MA[31].CLK
CLK => PMARS[13].CD[0].CLK
CLK => PMARS[13].CD[1].CLK
CLK => PMARS[13].CD[2].CLK
CLK => PMARS[13].CD[3].CLK
CLK => PMARS[13].CD[4].CLK
CLK => PMARS[13].CD[5].CLK
CLK => PMARS[13].CD[6].CLK
CLK => PMARS[13].CD[7].CLK
CLK => PMARS[13].CD[8].CLK
CLK => PMARS[13].CD[9].CLK
CLK => PMARS[13].CD[10].CLK
CLK => PMARS[13].CD[11].CLK
CLK => PMARS[13].CD[12].CLK
CLK => PMARS[13].CD[13].CLK
CLK => PMARS[13].CD[14].CLK
CLK => PMARS[13].CD[15].CLK
CLK => PMARS[13].DATA[0].CLK
CLK => PMARS[13].DATA[1].CLK
CLK => PMARS[13].DATA[2].CLK
CLK => PMARS[13].DATA[3].CLK
CLK => PMARS[13].DATA[4].CLK
CLK => PMARS[13].DATA[5].CLK
CLK => PMARS[13].DATA[6].CLK
CLK => PMARS[13].DATA[7].CLK
CLK => PMARS[13].DATA[8].CLK
CLK => PMARS[13].DATA[9].CLK
CLK => PMARS[13].DATA[10].CLK
CLK => PMARS[13].DATA[11].CLK
CLK => PMARS[13].DATA[12].CLK
CLK => PMARS[13].DATA[13].CLK
CLK => PMARS[13].DATA[14].CLK
CLK => PMARS[13].DATA[15].CLK
CLK => PMARS[13].MA[0].CLK
CLK => PMARS[13].MA[1].CLK
CLK => PMARS[13].MA[2].CLK
CLK => PMARS[13].MA[3].CLK
CLK => PMARS[13].MA[4].CLK
CLK => PMARS[13].MA[5].CLK
CLK => PMARS[13].MA[6].CLK
CLK => PMARS[13].MA[7].CLK
CLK => PMARS[13].MA[8].CLK
CLK => PMARS[13].MA[9].CLK
CLK => PMARS[13].MA[10].CLK
CLK => PMARS[13].MA[11].CLK
CLK => PMARS[13].MA[12].CLK
CLK => PMARS[13].MA[13].CLK
CLK => PMARS[13].MA[14].CLK
CLK => PMARS[13].MA[15].CLK
CLK => PMARS[13].MA[16].CLK
CLK => PMARS[13].MA[17].CLK
CLK => PMARS[13].MA[18].CLK
CLK => PMARS[13].MA[19].CLK
CLK => PMARS[13].MA[20].CLK
CLK => PMARS[13].MA[26].CLK
CLK => PMARS[13].MA[27].CLK
CLK => PMARS[13].MA[28].CLK
CLK => PMARS[13].MA[29].CLK
CLK => PMARS[13].MA[30].CLK
CLK => PMARS[13].MA[31].CLK
CLK => PMARS[12].CD[0].CLK
CLK => PMARS[12].CD[1].CLK
CLK => PMARS[12].CD[2].CLK
CLK => PMARS[12].CD[3].CLK
CLK => PMARS[12].CD[4].CLK
CLK => PMARS[12].CD[5].CLK
CLK => PMARS[12].CD[6].CLK
CLK => PMARS[12].CD[7].CLK
CLK => PMARS[12].CD[8].CLK
CLK => PMARS[12].CD[9].CLK
CLK => PMARS[12].CD[10].CLK
CLK => PMARS[12].CD[11].CLK
CLK => PMARS[12].CD[12].CLK
CLK => PMARS[12].CD[13].CLK
CLK => PMARS[12].CD[14].CLK
CLK => PMARS[12].CD[15].CLK
CLK => PMARS[12].DATA[0].CLK
CLK => PMARS[12].DATA[1].CLK
CLK => PMARS[12].DATA[2].CLK
CLK => PMARS[12].DATA[3].CLK
CLK => PMARS[12].DATA[4].CLK
CLK => PMARS[12].DATA[5].CLK
CLK => PMARS[12].DATA[6].CLK
CLK => PMARS[12].DATA[7].CLK
CLK => PMARS[12].DATA[8].CLK
CLK => PMARS[12].DATA[9].CLK
CLK => PMARS[12].DATA[10].CLK
CLK => PMARS[12].DATA[11].CLK
CLK => PMARS[12].DATA[12].CLK
CLK => PMARS[12].DATA[13].CLK
CLK => PMARS[12].DATA[14].CLK
CLK => PMARS[12].DATA[15].CLK
CLK => PMARS[12].MA[0].CLK
CLK => PMARS[12].MA[1].CLK
CLK => PMARS[12].MA[2].CLK
CLK => PMARS[12].MA[3].CLK
CLK => PMARS[12].MA[4].CLK
CLK => PMARS[12].MA[5].CLK
CLK => PMARS[12].MA[6].CLK
CLK => PMARS[12].MA[7].CLK
CLK => PMARS[12].MA[8].CLK
CLK => PMARS[12].MA[9].CLK
CLK => PMARS[12].MA[10].CLK
CLK => PMARS[12].MA[11].CLK
CLK => PMARS[12].MA[12].CLK
CLK => PMARS[12].MA[13].CLK
CLK => PMARS[12].MA[14].CLK
CLK => PMARS[12].MA[15].CLK
CLK => PMARS[12].MA[16].CLK
CLK => PMARS[12].MA[17].CLK
CLK => PMARS[12].MA[18].CLK
CLK => PMARS[12].MA[19].CLK
CLK => PMARS[12].MA[20].CLK
CLK => PMARS[12].MA[26].CLK
CLK => PMARS[12].MA[27].CLK
CLK => PMARS[12].MA[28].CLK
CLK => PMARS[12].MA[29].CLK
CLK => PMARS[12].MA[30].CLK
CLK => PMARS[12].MA[31].CLK
CLK => PMARS[11].CD[0].CLK
CLK => PMARS[11].CD[1].CLK
CLK => PMARS[11].CD[2].CLK
CLK => PMARS[11].CD[3].CLK
CLK => PMARS[11].CD[4].CLK
CLK => PMARS[11].CD[5].CLK
CLK => PMARS[11].CD[6].CLK
CLK => PMARS[11].CD[7].CLK
CLK => PMARS[11].CD[8].CLK
CLK => PMARS[11].CD[9].CLK
CLK => PMARS[11].CD[10].CLK
CLK => PMARS[11].CD[11].CLK
CLK => PMARS[11].CD[12].CLK
CLK => PMARS[11].CD[13].CLK
CLK => PMARS[11].CD[14].CLK
CLK => PMARS[11].CD[15].CLK
CLK => PMARS[11].DATA[0].CLK
CLK => PMARS[11].DATA[1].CLK
CLK => PMARS[11].DATA[2].CLK
CLK => PMARS[11].DATA[3].CLK
CLK => PMARS[11].DATA[4].CLK
CLK => PMARS[11].DATA[5].CLK
CLK => PMARS[11].DATA[6].CLK
CLK => PMARS[11].DATA[7].CLK
CLK => PMARS[11].DATA[8].CLK
CLK => PMARS[11].DATA[9].CLK
CLK => PMARS[11].DATA[10].CLK
CLK => PMARS[11].DATA[11].CLK
CLK => PMARS[11].DATA[12].CLK
CLK => PMARS[11].DATA[13].CLK
CLK => PMARS[11].DATA[14].CLK
CLK => PMARS[11].DATA[15].CLK
CLK => PMARS[11].MA[0].CLK
CLK => PMARS[11].MA[1].CLK
CLK => PMARS[11].MA[2].CLK
CLK => PMARS[11].MA[3].CLK
CLK => PMARS[11].MA[4].CLK
CLK => PMARS[11].MA[5].CLK
CLK => PMARS[11].MA[6].CLK
CLK => PMARS[11].MA[7].CLK
CLK => PMARS[11].MA[8].CLK
CLK => PMARS[11].MA[9].CLK
CLK => PMARS[11].MA[10].CLK
CLK => PMARS[11].MA[11].CLK
CLK => PMARS[11].MA[12].CLK
CLK => PMARS[11].MA[13].CLK
CLK => PMARS[11].MA[14].CLK
CLK => PMARS[11].MA[15].CLK
CLK => PMARS[11].MA[16].CLK
CLK => PMARS[11].MA[17].CLK
CLK => PMARS[11].MA[18].CLK
CLK => PMARS[11].MA[19].CLK
CLK => PMARS[11].MA[20].CLK
CLK => PMARS[11].MA[26].CLK
CLK => PMARS[11].MA[27].CLK
CLK => PMARS[11].MA[28].CLK
CLK => PMARS[11].MA[29].CLK
CLK => PMARS[11].MA[30].CLK
CLK => PMARS[11].MA[31].CLK
CLK => PMARS[10].CD[0].CLK
CLK => PMARS[10].CD[1].CLK
CLK => PMARS[10].CD[2].CLK
CLK => PMARS[10].CD[3].CLK
CLK => PMARS[10].CD[4].CLK
CLK => PMARS[10].CD[5].CLK
CLK => PMARS[10].CD[6].CLK
CLK => PMARS[10].CD[7].CLK
CLK => PMARS[10].CD[8].CLK
CLK => PMARS[10].CD[9].CLK
CLK => PMARS[10].CD[10].CLK
CLK => PMARS[10].CD[11].CLK
CLK => PMARS[10].CD[12].CLK
CLK => PMARS[10].CD[13].CLK
CLK => PMARS[10].CD[14].CLK
CLK => PMARS[10].CD[15].CLK
CLK => PMARS[10].DATA[0].CLK
CLK => PMARS[10].DATA[1].CLK
CLK => PMARS[10].DATA[2].CLK
CLK => PMARS[10].DATA[3].CLK
CLK => PMARS[10].DATA[4].CLK
CLK => PMARS[10].DATA[5].CLK
CLK => PMARS[10].DATA[6].CLK
CLK => PMARS[10].DATA[7].CLK
CLK => PMARS[10].DATA[8].CLK
CLK => PMARS[10].DATA[9].CLK
CLK => PMARS[10].DATA[10].CLK
CLK => PMARS[10].DATA[11].CLK
CLK => PMARS[10].DATA[12].CLK
CLK => PMARS[10].DATA[13].CLK
CLK => PMARS[10].DATA[14].CLK
CLK => PMARS[10].DATA[15].CLK
CLK => PMARS[10].MA[0].CLK
CLK => PMARS[10].MA[1].CLK
CLK => PMARS[10].MA[2].CLK
CLK => PMARS[10].MA[3].CLK
CLK => PMARS[10].MA[4].CLK
CLK => PMARS[10].MA[5].CLK
CLK => PMARS[10].MA[6].CLK
CLK => PMARS[10].MA[7].CLK
CLK => PMARS[10].MA[8].CLK
CLK => PMARS[10].MA[9].CLK
CLK => PMARS[10].MA[10].CLK
CLK => PMARS[10].MA[11].CLK
CLK => PMARS[10].MA[12].CLK
CLK => PMARS[10].MA[13].CLK
CLK => PMARS[10].MA[14].CLK
CLK => PMARS[10].MA[15].CLK
CLK => PMARS[10].MA[16].CLK
CLK => PMARS[10].MA[17].CLK
CLK => PMARS[10].MA[18].CLK
CLK => PMARS[10].MA[19].CLK
CLK => PMARS[10].MA[20].CLK
CLK => PMARS[10].MA[26].CLK
CLK => PMARS[10].MA[27].CLK
CLK => PMARS[10].MA[28].CLK
CLK => PMARS[10].MA[29].CLK
CLK => PMARS[10].MA[30].CLK
CLK => PMARS[10].MA[31].CLK
CLK => PMARS[9].CD[0].CLK
CLK => PMARS[9].CD[1].CLK
CLK => PMARS[9].CD[2].CLK
CLK => PMARS[9].CD[3].CLK
CLK => PMARS[9].CD[4].CLK
CLK => PMARS[9].CD[5].CLK
CLK => PMARS[9].CD[6].CLK
CLK => PMARS[9].CD[7].CLK
CLK => PMARS[9].CD[8].CLK
CLK => PMARS[9].CD[9].CLK
CLK => PMARS[9].CD[10].CLK
CLK => PMARS[9].CD[11].CLK
CLK => PMARS[9].CD[12].CLK
CLK => PMARS[9].CD[13].CLK
CLK => PMARS[9].CD[14].CLK
CLK => PMARS[9].CD[15].CLK
CLK => PMARS[9].DATA[0].CLK
CLK => PMARS[9].DATA[1].CLK
CLK => PMARS[9].DATA[2].CLK
CLK => PMARS[9].DATA[3].CLK
CLK => PMARS[9].DATA[4].CLK
CLK => PMARS[9].DATA[5].CLK
CLK => PMARS[9].DATA[6].CLK
CLK => PMARS[9].DATA[7].CLK
CLK => PMARS[9].DATA[8].CLK
CLK => PMARS[9].DATA[9].CLK
CLK => PMARS[9].DATA[10].CLK
CLK => PMARS[9].DATA[11].CLK
CLK => PMARS[9].DATA[12].CLK
CLK => PMARS[9].DATA[13].CLK
CLK => PMARS[9].DATA[14].CLK
CLK => PMARS[9].DATA[15].CLK
CLK => PMARS[9].MA[0].CLK
CLK => PMARS[9].MA[1].CLK
CLK => PMARS[9].MA[2].CLK
CLK => PMARS[9].MA[3].CLK
CLK => PMARS[9].MA[4].CLK
CLK => PMARS[9].MA[5].CLK
CLK => PMARS[9].MA[6].CLK
CLK => PMARS[9].MA[7].CLK
CLK => PMARS[9].MA[8].CLK
CLK => PMARS[9].MA[9].CLK
CLK => PMARS[9].MA[10].CLK
CLK => PMARS[9].MA[11].CLK
CLK => PMARS[9].MA[12].CLK
CLK => PMARS[9].MA[13].CLK
CLK => PMARS[9].MA[14].CLK
CLK => PMARS[9].MA[15].CLK
CLK => PMARS[9].MA[16].CLK
CLK => PMARS[9].MA[17].CLK
CLK => PMARS[9].MA[18].CLK
CLK => PMARS[9].MA[19].CLK
CLK => PMARS[9].MA[20].CLK
CLK => PMARS[9].MA[26].CLK
CLK => PMARS[9].MA[27].CLK
CLK => PMARS[9].MA[28].CLK
CLK => PMARS[9].MA[29].CLK
CLK => PMARS[9].MA[30].CLK
CLK => PMARS[9].MA[31].CLK
CLK => PMARS[8].CD[0].CLK
CLK => PMARS[8].CD[1].CLK
CLK => PMARS[8].CD[2].CLK
CLK => PMARS[8].CD[3].CLK
CLK => PMARS[8].CD[4].CLK
CLK => PMARS[8].CD[5].CLK
CLK => PMARS[8].CD[6].CLK
CLK => PMARS[8].CD[7].CLK
CLK => PMARS[8].CD[8].CLK
CLK => PMARS[8].CD[9].CLK
CLK => PMARS[8].CD[10].CLK
CLK => PMARS[8].CD[11].CLK
CLK => PMARS[8].CD[12].CLK
CLK => PMARS[8].CD[13].CLK
CLK => PMARS[8].CD[14].CLK
CLK => PMARS[8].CD[15].CLK
CLK => PMARS[8].DATA[0].CLK
CLK => PMARS[8].DATA[1].CLK
CLK => PMARS[8].DATA[2].CLK
CLK => PMARS[8].DATA[3].CLK
CLK => PMARS[8].DATA[4].CLK
CLK => PMARS[8].DATA[5].CLK
CLK => PMARS[8].DATA[6].CLK
CLK => PMARS[8].DATA[7].CLK
CLK => PMARS[8].DATA[8].CLK
CLK => PMARS[8].DATA[9].CLK
CLK => PMARS[8].DATA[10].CLK
CLK => PMARS[8].DATA[11].CLK
CLK => PMARS[8].DATA[12].CLK
CLK => PMARS[8].DATA[13].CLK
CLK => PMARS[8].DATA[14].CLK
CLK => PMARS[8].DATA[15].CLK
CLK => PMARS[8].MA[0].CLK
CLK => PMARS[8].MA[1].CLK
CLK => PMARS[8].MA[2].CLK
CLK => PMARS[8].MA[3].CLK
CLK => PMARS[8].MA[4].CLK
CLK => PMARS[8].MA[5].CLK
CLK => PMARS[8].MA[6].CLK
CLK => PMARS[8].MA[7].CLK
CLK => PMARS[8].MA[8].CLK
CLK => PMARS[8].MA[9].CLK
CLK => PMARS[8].MA[10].CLK
CLK => PMARS[8].MA[11].CLK
CLK => PMARS[8].MA[12].CLK
CLK => PMARS[8].MA[13].CLK
CLK => PMARS[8].MA[14].CLK
CLK => PMARS[8].MA[15].CLK
CLK => PMARS[8].MA[16].CLK
CLK => PMARS[8].MA[17].CLK
CLK => PMARS[8].MA[18].CLK
CLK => PMARS[8].MA[19].CLK
CLK => PMARS[8].MA[20].CLK
CLK => PMARS[8].MA[26].CLK
CLK => PMARS[8].MA[27].CLK
CLK => PMARS[8].MA[28].CLK
CLK => PMARS[8].MA[29].CLK
CLK => PMARS[8].MA[30].CLK
CLK => PMARS[8].MA[31].CLK
CLK => PMARS[7].CD[0].CLK
CLK => PMARS[7].CD[1].CLK
CLK => PMARS[7].CD[2].CLK
CLK => PMARS[7].CD[3].CLK
CLK => PMARS[7].CD[4].CLK
CLK => PMARS[7].CD[5].CLK
CLK => PMARS[7].CD[6].CLK
CLK => PMARS[7].CD[7].CLK
CLK => PMARS[7].CD[8].CLK
CLK => PMARS[7].CD[9].CLK
CLK => PMARS[7].CD[10].CLK
CLK => PMARS[7].CD[11].CLK
CLK => PMARS[7].CD[12].CLK
CLK => PMARS[7].CD[13].CLK
CLK => PMARS[7].CD[14].CLK
CLK => PMARS[7].CD[15].CLK
CLK => PMARS[7].DATA[0].CLK
CLK => PMARS[7].DATA[1].CLK
CLK => PMARS[7].DATA[2].CLK
CLK => PMARS[7].DATA[3].CLK
CLK => PMARS[7].DATA[4].CLK
CLK => PMARS[7].DATA[5].CLK
CLK => PMARS[7].DATA[6].CLK
CLK => PMARS[7].DATA[7].CLK
CLK => PMARS[7].DATA[8].CLK
CLK => PMARS[7].DATA[9].CLK
CLK => PMARS[7].DATA[10].CLK
CLK => PMARS[7].DATA[11].CLK
CLK => PMARS[7].DATA[12].CLK
CLK => PMARS[7].DATA[13].CLK
CLK => PMARS[7].DATA[14].CLK
CLK => PMARS[7].DATA[15].CLK
CLK => PMARS[7].MA[0].CLK
CLK => PMARS[7].MA[1].CLK
CLK => PMARS[7].MA[2].CLK
CLK => PMARS[7].MA[3].CLK
CLK => PMARS[7].MA[4].CLK
CLK => PMARS[7].MA[5].CLK
CLK => PMARS[7].MA[6].CLK
CLK => PMARS[7].MA[7].CLK
CLK => PMARS[7].MA[8].CLK
CLK => PMARS[7].MA[9].CLK
CLK => PMARS[7].MA[10].CLK
CLK => PMARS[7].MA[11].CLK
CLK => PMARS[7].MA[12].CLK
CLK => PMARS[7].MA[13].CLK
CLK => PMARS[7].MA[14].CLK
CLK => PMARS[7].MA[15].CLK
CLK => PMARS[7].MA[16].CLK
CLK => PMARS[7].MA[17].CLK
CLK => PMARS[7].MA[18].CLK
CLK => PMARS[7].MA[19].CLK
CLK => PMARS[7].MA[20].CLK
CLK => PMARS[7].MA[26].CLK
CLK => PMARS[7].MA[27].CLK
CLK => PMARS[7].MA[28].CLK
CLK => PMARS[7].MA[29].CLK
CLK => PMARS[7].MA[30].CLK
CLK => PMARS[7].MA[31].CLK
CLK => PMARS[6].CD[0].CLK
CLK => PMARS[6].CD[1].CLK
CLK => PMARS[6].CD[2].CLK
CLK => PMARS[6].CD[3].CLK
CLK => PMARS[6].CD[4].CLK
CLK => PMARS[6].CD[5].CLK
CLK => PMARS[6].CD[6].CLK
CLK => PMARS[6].CD[7].CLK
CLK => PMARS[6].CD[8].CLK
CLK => PMARS[6].CD[9].CLK
CLK => PMARS[6].CD[10].CLK
CLK => PMARS[6].CD[11].CLK
CLK => PMARS[6].CD[12].CLK
CLK => PMARS[6].CD[13].CLK
CLK => PMARS[6].CD[14].CLK
CLK => PMARS[6].CD[15].CLK
CLK => PMARS[6].DATA[0].CLK
CLK => PMARS[6].DATA[1].CLK
CLK => PMARS[6].DATA[2].CLK
CLK => PMARS[6].DATA[3].CLK
CLK => PMARS[6].DATA[4].CLK
CLK => PMARS[6].DATA[5].CLK
CLK => PMARS[6].DATA[6].CLK
CLK => PMARS[6].DATA[7].CLK
CLK => PMARS[6].DATA[8].CLK
CLK => PMARS[6].DATA[9].CLK
CLK => PMARS[6].DATA[10].CLK
CLK => PMARS[6].DATA[11].CLK
CLK => PMARS[6].DATA[12].CLK
CLK => PMARS[6].DATA[13].CLK
CLK => PMARS[6].DATA[14].CLK
CLK => PMARS[6].DATA[15].CLK
CLK => PMARS[6].MA[0].CLK
CLK => PMARS[6].MA[1].CLK
CLK => PMARS[6].MA[2].CLK
CLK => PMARS[6].MA[3].CLK
CLK => PMARS[6].MA[4].CLK
CLK => PMARS[6].MA[5].CLK
CLK => PMARS[6].MA[6].CLK
CLK => PMARS[6].MA[7].CLK
CLK => PMARS[6].MA[8].CLK
CLK => PMARS[6].MA[9].CLK
CLK => PMARS[6].MA[10].CLK
CLK => PMARS[6].MA[11].CLK
CLK => PMARS[6].MA[12].CLK
CLK => PMARS[6].MA[13].CLK
CLK => PMARS[6].MA[14].CLK
CLK => PMARS[6].MA[15].CLK
CLK => PMARS[6].MA[16].CLK
CLK => PMARS[6].MA[17].CLK
CLK => PMARS[6].MA[18].CLK
CLK => PMARS[6].MA[19].CLK
CLK => PMARS[6].MA[20].CLK
CLK => PMARS[6].MA[26].CLK
CLK => PMARS[6].MA[27].CLK
CLK => PMARS[6].MA[28].CLK
CLK => PMARS[6].MA[29].CLK
CLK => PMARS[6].MA[30].CLK
CLK => PMARS[6].MA[31].CLK
CLK => PMARS[5].CD[0].CLK
CLK => PMARS[5].CD[1].CLK
CLK => PMARS[5].CD[2].CLK
CLK => PMARS[5].CD[3].CLK
CLK => PMARS[5].CD[4].CLK
CLK => PMARS[5].CD[5].CLK
CLK => PMARS[5].CD[6].CLK
CLK => PMARS[5].CD[7].CLK
CLK => PMARS[5].CD[8].CLK
CLK => PMARS[5].CD[9].CLK
CLK => PMARS[5].CD[10].CLK
CLK => PMARS[5].CD[11].CLK
CLK => PMARS[5].CD[12].CLK
CLK => PMARS[5].CD[13].CLK
CLK => PMARS[5].CD[14].CLK
CLK => PMARS[5].CD[15].CLK
CLK => PMARS[5].DATA[0].CLK
CLK => PMARS[5].DATA[1].CLK
CLK => PMARS[5].DATA[2].CLK
CLK => PMARS[5].DATA[3].CLK
CLK => PMARS[5].DATA[4].CLK
CLK => PMARS[5].DATA[5].CLK
CLK => PMARS[5].DATA[6].CLK
CLK => PMARS[5].DATA[7].CLK
CLK => PMARS[5].DATA[8].CLK
CLK => PMARS[5].DATA[9].CLK
CLK => PMARS[5].DATA[10].CLK
CLK => PMARS[5].DATA[11].CLK
CLK => PMARS[5].DATA[12].CLK
CLK => PMARS[5].DATA[13].CLK
CLK => PMARS[5].DATA[14].CLK
CLK => PMARS[5].DATA[15].CLK
CLK => PMARS[5].MA[0].CLK
CLK => PMARS[5].MA[1].CLK
CLK => PMARS[5].MA[2].CLK
CLK => PMARS[5].MA[3].CLK
CLK => PMARS[5].MA[4].CLK
CLK => PMARS[5].MA[5].CLK
CLK => PMARS[5].MA[6].CLK
CLK => PMARS[5].MA[7].CLK
CLK => PMARS[5].MA[8].CLK
CLK => PMARS[5].MA[9].CLK
CLK => PMARS[5].MA[10].CLK
CLK => PMARS[5].MA[11].CLK
CLK => PMARS[5].MA[12].CLK
CLK => PMARS[5].MA[13].CLK
CLK => PMARS[5].MA[14].CLK
CLK => PMARS[5].MA[15].CLK
CLK => PMARS[5].MA[16].CLK
CLK => PMARS[5].MA[17].CLK
CLK => PMARS[5].MA[18].CLK
CLK => PMARS[5].MA[19].CLK
CLK => PMARS[5].MA[20].CLK
CLK => PMARS[5].MA[26].CLK
CLK => PMARS[5].MA[27].CLK
CLK => PMARS[5].MA[28].CLK
CLK => PMARS[5].MA[29].CLK
CLK => PMARS[5].MA[30].CLK
CLK => PMARS[5].MA[31].CLK
CLK => PMARS[4].CD[0].CLK
CLK => PMARS[4].CD[1].CLK
CLK => PMARS[4].CD[2].CLK
CLK => PMARS[4].CD[3].CLK
CLK => PMARS[4].CD[4].CLK
CLK => PMARS[4].CD[5].CLK
CLK => PMARS[4].CD[6].CLK
CLK => PMARS[4].CD[7].CLK
CLK => PMARS[4].CD[8].CLK
CLK => PMARS[4].CD[9].CLK
CLK => PMARS[4].CD[10].CLK
CLK => PMARS[4].CD[11].CLK
CLK => PMARS[4].CD[12].CLK
CLK => PMARS[4].CD[13].CLK
CLK => PMARS[4].CD[14].CLK
CLK => PMARS[4].CD[15].CLK
CLK => PMARS[4].DATA[0].CLK
CLK => PMARS[4].DATA[1].CLK
CLK => PMARS[4].DATA[2].CLK
CLK => PMARS[4].DATA[3].CLK
CLK => PMARS[4].DATA[4].CLK
CLK => PMARS[4].DATA[5].CLK
CLK => PMARS[4].DATA[6].CLK
CLK => PMARS[4].DATA[7].CLK
CLK => PMARS[4].DATA[8].CLK
CLK => PMARS[4].DATA[9].CLK
CLK => PMARS[4].DATA[10].CLK
CLK => PMARS[4].DATA[11].CLK
CLK => PMARS[4].DATA[12].CLK
CLK => PMARS[4].DATA[13].CLK
CLK => PMARS[4].DATA[14].CLK
CLK => PMARS[4].DATA[15].CLK
CLK => PMARS[4].MA[0].CLK
CLK => PMARS[4].MA[1].CLK
CLK => PMARS[4].MA[2].CLK
CLK => PMARS[4].MA[3].CLK
CLK => PMARS[4].MA[4].CLK
CLK => PMARS[4].MA[5].CLK
CLK => PMARS[4].MA[6].CLK
CLK => PMARS[4].MA[7].CLK
CLK => PMARS[4].MA[8].CLK
CLK => PMARS[4].MA[9].CLK
CLK => PMARS[4].MA[10].CLK
CLK => PMARS[4].MA[11].CLK
CLK => PMARS[4].MA[12].CLK
CLK => PMARS[4].MA[13].CLK
CLK => PMARS[4].MA[14].CLK
CLK => PMARS[4].MA[15].CLK
CLK => PMARS[4].MA[16].CLK
CLK => PMARS[4].MA[17].CLK
CLK => PMARS[4].MA[18].CLK
CLK => PMARS[4].MA[19].CLK
CLK => PMARS[4].MA[20].CLK
CLK => PMARS[4].MA[26].CLK
CLK => PMARS[4].MA[27].CLK
CLK => PMARS[4].MA[28].CLK
CLK => PMARS[4].MA[29].CLK
CLK => PMARS[4].MA[30].CLK
CLK => PMARS[4].MA[31].CLK
CLK => PMARS[3].CD[0].CLK
CLK => PMARS[3].CD[1].CLK
CLK => PMARS[3].CD[2].CLK
CLK => PMARS[3].CD[3].CLK
CLK => PMARS[3].CD[4].CLK
CLK => PMARS[3].CD[5].CLK
CLK => PMARS[3].CD[6].CLK
CLK => PMARS[3].CD[7].CLK
CLK => PMARS[3].CD[8].CLK
CLK => PMARS[3].CD[9].CLK
CLK => PMARS[3].CD[10].CLK
CLK => PMARS[3].CD[11].CLK
CLK => PMARS[3].CD[12].CLK
CLK => PMARS[3].CD[13].CLK
CLK => PMARS[3].CD[14].CLK
CLK => PMARS[3].CD[15].CLK
CLK => PMARS[3].DATA[0].CLK
CLK => PMARS[3].DATA[1].CLK
CLK => PMARS[3].DATA[2].CLK
CLK => PMARS[3].DATA[3].CLK
CLK => PMARS[3].DATA[4].CLK
CLK => PMARS[3].DATA[5].CLK
CLK => PMARS[3].DATA[6].CLK
CLK => PMARS[3].DATA[7].CLK
CLK => PMARS[3].DATA[8].CLK
CLK => PMARS[3].DATA[9].CLK
CLK => PMARS[3].DATA[10].CLK
CLK => PMARS[3].DATA[11].CLK
CLK => PMARS[3].DATA[12].CLK
CLK => PMARS[3].DATA[13].CLK
CLK => PMARS[3].DATA[14].CLK
CLK => PMARS[3].DATA[15].CLK
CLK => PMARS[3].MA[0].CLK
CLK => PMARS[3].MA[1].CLK
CLK => PMARS[3].MA[2].CLK
CLK => PMARS[3].MA[3].CLK
CLK => PMARS[3].MA[4].CLK
CLK => PMARS[3].MA[5].CLK
CLK => PMARS[3].MA[6].CLK
CLK => PMARS[3].MA[7].CLK
CLK => PMARS[3].MA[8].CLK
CLK => PMARS[3].MA[9].CLK
CLK => PMARS[3].MA[10].CLK
CLK => PMARS[3].MA[11].CLK
CLK => PMARS[3].MA[12].CLK
CLK => PMARS[3].MA[13].CLK
CLK => PMARS[3].MA[14].CLK
CLK => PMARS[3].MA[15].CLK
CLK => PMARS[3].MA[16].CLK
CLK => PMARS[3].MA[17].CLK
CLK => PMARS[3].MA[18].CLK
CLK => PMARS[3].MA[19].CLK
CLK => PMARS[3].MA[20].CLK
CLK => PMARS[3].MA[26].CLK
CLK => PMARS[3].MA[27].CLK
CLK => PMARS[3].MA[28].CLK
CLK => PMARS[3].MA[29].CLK
CLK => PMARS[3].MA[30].CLK
CLK => PMARS[3].MA[31].CLK
CLK => PMARS[2].CD[0].CLK
CLK => PMARS[2].CD[1].CLK
CLK => PMARS[2].CD[2].CLK
CLK => PMARS[2].CD[3].CLK
CLK => PMARS[2].CD[4].CLK
CLK => PMARS[2].CD[5].CLK
CLK => PMARS[2].CD[6].CLK
CLK => PMARS[2].CD[7].CLK
CLK => PMARS[2].CD[8].CLK
CLK => PMARS[2].CD[9].CLK
CLK => PMARS[2].CD[10].CLK
CLK => PMARS[2].CD[11].CLK
CLK => PMARS[2].CD[12].CLK
CLK => PMARS[2].CD[13].CLK
CLK => PMARS[2].CD[14].CLK
CLK => PMARS[2].CD[15].CLK
CLK => PMARS[2].DATA[0].CLK
CLK => PMARS[2].DATA[1].CLK
CLK => PMARS[2].DATA[2].CLK
CLK => PMARS[2].DATA[3].CLK
CLK => PMARS[2].DATA[4].CLK
CLK => PMARS[2].DATA[5].CLK
CLK => PMARS[2].DATA[6].CLK
CLK => PMARS[2].DATA[7].CLK
CLK => PMARS[2].DATA[8].CLK
CLK => PMARS[2].DATA[9].CLK
CLK => PMARS[2].DATA[10].CLK
CLK => PMARS[2].DATA[11].CLK
CLK => PMARS[2].DATA[12].CLK
CLK => PMARS[2].DATA[13].CLK
CLK => PMARS[2].DATA[14].CLK
CLK => PMARS[2].DATA[15].CLK
CLK => PMARS[2].MA[0].CLK
CLK => PMARS[2].MA[1].CLK
CLK => PMARS[2].MA[2].CLK
CLK => PMARS[2].MA[3].CLK
CLK => PMARS[2].MA[4].CLK
CLK => PMARS[2].MA[5].CLK
CLK => PMARS[2].MA[6].CLK
CLK => PMARS[2].MA[7].CLK
CLK => PMARS[2].MA[8].CLK
CLK => PMARS[2].MA[9].CLK
CLK => PMARS[2].MA[10].CLK
CLK => PMARS[2].MA[11].CLK
CLK => PMARS[2].MA[12].CLK
CLK => PMARS[2].MA[13].CLK
CLK => PMARS[2].MA[14].CLK
CLK => PMARS[2].MA[15].CLK
CLK => PMARS[2].MA[16].CLK
CLK => PMARS[2].MA[17].CLK
CLK => PMARS[2].MA[18].CLK
CLK => PMARS[2].MA[19].CLK
CLK => PMARS[2].MA[20].CLK
CLK => PMARS[2].MA[26].CLK
CLK => PMARS[2].MA[27].CLK
CLK => PMARS[2].MA[28].CLK
CLK => PMARS[2].MA[29].CLK
CLK => PMARS[2].MA[30].CLK
CLK => PMARS[2].MA[31].CLK
CLK => PMARS[1].CD[0].CLK
CLK => PMARS[1].CD[1].CLK
CLK => PMARS[1].CD[2].CLK
CLK => PMARS[1].CD[3].CLK
CLK => PMARS[1].CD[4].CLK
CLK => PMARS[1].CD[5].CLK
CLK => PMARS[1].CD[6].CLK
CLK => PMARS[1].CD[7].CLK
CLK => PMARS[1].CD[8].CLK
CLK => PMARS[1].CD[9].CLK
CLK => PMARS[1].CD[10].CLK
CLK => PMARS[1].CD[11].CLK
CLK => PMARS[1].CD[12].CLK
CLK => PMARS[1].CD[13].CLK
CLK => PMARS[1].CD[14].CLK
CLK => PMARS[1].CD[15].CLK
CLK => PMARS[1].DATA[0].CLK
CLK => PMARS[1].DATA[1].CLK
CLK => PMARS[1].DATA[2].CLK
CLK => PMARS[1].DATA[3].CLK
CLK => PMARS[1].DATA[4].CLK
CLK => PMARS[1].DATA[5].CLK
CLK => PMARS[1].DATA[6].CLK
CLK => PMARS[1].DATA[7].CLK
CLK => PMARS[1].DATA[8].CLK
CLK => PMARS[1].DATA[9].CLK
CLK => PMARS[1].DATA[10].CLK
CLK => PMARS[1].DATA[11].CLK
CLK => PMARS[1].DATA[12].CLK
CLK => PMARS[1].DATA[13].CLK
CLK => PMARS[1].DATA[14].CLK
CLK => PMARS[1].DATA[15].CLK
CLK => PMARS[1].MA[0].CLK
CLK => PMARS[1].MA[1].CLK
CLK => PMARS[1].MA[2].CLK
CLK => PMARS[1].MA[3].CLK
CLK => PMARS[1].MA[4].CLK
CLK => PMARS[1].MA[5].CLK
CLK => PMARS[1].MA[6].CLK
CLK => PMARS[1].MA[7].CLK
CLK => PMARS[1].MA[8].CLK
CLK => PMARS[1].MA[9].CLK
CLK => PMARS[1].MA[10].CLK
CLK => PMARS[1].MA[11].CLK
CLK => PMARS[1].MA[12].CLK
CLK => PMARS[1].MA[13].CLK
CLK => PMARS[1].MA[14].CLK
CLK => PMARS[1].MA[15].CLK
CLK => PMARS[1].MA[16].CLK
CLK => PMARS[1].MA[17].CLK
CLK => PMARS[1].MA[18].CLK
CLK => PMARS[1].MA[19].CLK
CLK => PMARS[1].MA[20].CLK
CLK => PMARS[1].MA[26].CLK
CLK => PMARS[1].MA[27].CLK
CLK => PMARS[1].MA[28].CLK
CLK => PMARS[1].MA[29].CLK
CLK => PMARS[1].MA[30].CLK
CLK => PMARS[1].MA[31].CLK
CLK => PMARS[0].CD[0].CLK
CLK => PMARS[0].CD[1].CLK
CLK => PMARS[0].CD[2].CLK
CLK => PMARS[0].CD[3].CLK
CLK => PMARS[0].CD[4].CLK
CLK => PMARS[0].CD[5].CLK
CLK => PMARS[0].CD[6].CLK
CLK => PMARS[0].CD[7].CLK
CLK => PMARS[0].CD[8].CLK
CLK => PMARS[0].CD[9].CLK
CLK => PMARS[0].CD[10].CLK
CLK => PMARS[0].CD[11].CLK
CLK => PMARS[0].CD[12].CLK
CLK => PMARS[0].CD[13].CLK
CLK => PMARS[0].CD[14].CLK
CLK => PMARS[0].CD[15].CLK
CLK => PMARS[0].DATA[0].CLK
CLK => PMARS[0].DATA[1].CLK
CLK => PMARS[0].DATA[2].CLK
CLK => PMARS[0].DATA[3].CLK
CLK => PMARS[0].DATA[4].CLK
CLK => PMARS[0].DATA[5].CLK
CLK => PMARS[0].DATA[6].CLK
CLK => PMARS[0].DATA[7].CLK
CLK => PMARS[0].DATA[8].CLK
CLK => PMARS[0].DATA[9].CLK
CLK => PMARS[0].DATA[10].CLK
CLK => PMARS[0].DATA[11].CLK
CLK => PMARS[0].DATA[12].CLK
CLK => PMARS[0].DATA[13].CLK
CLK => PMARS[0].DATA[14].CLK
CLK => PMARS[0].DATA[15].CLK
CLK => PMARS[0].MA[0].CLK
CLK => PMARS[0].MA[1].CLK
CLK => PMARS[0].MA[2].CLK
CLK => PMARS[0].MA[3].CLK
CLK => PMARS[0].MA[4].CLK
CLK => PMARS[0].MA[5].CLK
CLK => PMARS[0].MA[6].CLK
CLK => PMARS[0].MA[7].CLK
CLK => PMARS[0].MA[8].CLK
CLK => PMARS[0].MA[9].CLK
CLK => PMARS[0].MA[10].CLK
CLK => PMARS[0].MA[11].CLK
CLK => PMARS[0].MA[12].CLK
CLK => PMARS[0].MA[13].CLK
CLK => PMARS[0].MA[14].CLK
CLK => PMARS[0].MA[15].CLK
CLK => PMARS[0].MA[16].CLK
CLK => PMARS[0].MA[17].CLK
CLK => PMARS[0].MA[18].CLK
CLK => PMARS[0].MA[19].CLK
CLK => PMARS[0].MA[20].CLK
CLK => PMARS[0].MA[26].CLK
CLK => PMARS[0].MA[27].CLK
CLK => PMARS[0].MA[28].CLK
CLK => PMARS[0].MA[29].CLK
CLK => PMARS[0].MA[30].CLK
CLK => PMARS[0].MA[31].CLK
CLK => PMC[0].CLK
CLK => PMC[1].CLK
CLK => PMC[2].CLK
CLK => PMC[3].CLK
CLK => PMC[4].CLK
CLK => PMC[5].CLK
CLK => PMC[6].CLK
CLK => PMC[7].CLK
CLK => PMC[8].CLK
CLK => PMC[9].CLK
CLK => PMC[10].CLK
CLK => PMC[11].CLK
CLK => PMC[12].CLK
CLK => PMC[13].CLK
CLK => PMC[14].CLK
CLK => PMC[15].CLK
CLK => PMC[16].CLK
CLK => PMC[17].CLK
CLK => PMC[18].CLK
CLK => PMC[19].CLK
CLK => PMC[20].CLK
CLK => PMC[26].CLK
CLK => PMC[27].CLK
CLK => PMC[28].CLK
CLK => PMC[29].CLK
CLK => PMC[30].CLK
CLK => PMC[31].CLK
CLK => HALT.CLK
CLK => BUS_DO[0]~reg0.CLK
CLK => BUS_DO[1]~reg0.CLK
CLK => BUS_DO[2]~reg0.CLK
CLK => BUS_DO[3]~reg0.CLK
CLK => BUS_DO[4]~reg0.CLK
CLK => BUS_DO[5]~reg0.CLK
CLK => BUS_DO[6]~reg0.CLK
CLK => BUS_DO[7]~reg0.CLK
CLK => BUS_DO[8]~reg0.CLK
CLK => BUS_DO[9]~reg0.CLK
CLK => BUS_DO[10]~reg0.CLK
CLK => BUS_DO[11]~reg0.CLK
CLK => BUS_DO[12]~reg0.CLK
CLK => BUS_DO[13]~reg0.CLK
CLK => BUS_DO[14]~reg0.CLK
CLK => BUS_DO[15]~reg0.CLK
CLK => DTACK_N.CLK
CLK => CA.CLK
CLK => SA.CLK
CLK => XST[0].CLK
CLK => XST[1].CLK
CLK => XST[2].CLK
CLK => XST[3].CLK
CLK => XST[4].CLK
CLK => XST[5].CLK
CLK => XST[6].CLK
CLK => XST[7].CLK
CLK => XST[8].CLK
CLK => XST[9].CLK
CLK => XST[10].CLK
CLK => XST[11].CLK
CLK => XST[12].CLK
CLK => XST[13].CLK
CLK => XST[14].CLK
CLK => XST[15].CLK
CLK => PMC_SEL.CLK
CLK => singleportram:IRAM.clock
CLK => MAS~11.DATAIN
CE => EN.IN0
RST_N => ssp160x:SSP160x.RST_N
RST_N => MEM_WAIT.ACLR
RST_N => PMAR_ACTIVE.ACLR
RST_N => SSP_ACTIVE.PRESET
RST_N => ROM_DATA[0].ACLR
RST_N => ROM_DATA[1].ACLR
RST_N => ROM_DATA[2].ACLR
RST_N => ROM_DATA[3].ACLR
RST_N => ROM_DATA[4].ACLR
RST_N => ROM_DATA[5].ACLR
RST_N => ROM_DATA[6].ACLR
RST_N => ROM_DATA[7].ACLR
RST_N => ROM_DATA[8].ACLR
RST_N => ROM_DATA[9].ACLR
RST_N => ROM_DATA[10].ACLR
RST_N => ROM_DATA[11].ACLR
RST_N => ROM_DATA[12].ACLR
RST_N => ROM_DATA[13].ACLR
RST_N => ROM_DATA[14].ACLR
RST_N => ROM_DATA[15].ACLR
RST_N => DRAM_REQ_REG.ACLR
RST_N => MA_ROM_REQ.ACLR
RST_N => PMAR_NUM[0].ACLR
RST_N => PMAR_NUM[1].ACLR
RST_N => PMAR_NUM[2].ACLR
RST_N => PMAR_NUM[3].ACLR
RST_N => PMAR_SET.ACLR
RST_N => PMARS[15].CD[0].ACLR
RST_N => PMARS[15].CD[1].ACLR
RST_N => PMARS[15].CD[2].ACLR
RST_N => PMARS[15].CD[3].ACLR
RST_N => PMARS[15].CD[4].ACLR
RST_N => PMARS[15].CD[5].ACLR
RST_N => PMARS[15].CD[6].ACLR
RST_N => PMARS[15].CD[7].ACLR
RST_N => PMARS[15].CD[8].ACLR
RST_N => PMARS[15].CD[9].ACLR
RST_N => PMARS[15].CD[10].ACLR
RST_N => PMARS[15].CD[11].ACLR
RST_N => PMARS[15].CD[12].ACLR
RST_N => PMARS[15].CD[13].ACLR
RST_N => PMARS[15].CD[14].ACLR
RST_N => PMARS[15].CD[15].ACLR
RST_N => PMARS[15].DATA[0].ACLR
RST_N => PMARS[15].DATA[1].ACLR
RST_N => PMARS[15].DATA[2].ACLR
RST_N => PMARS[15].DATA[3].ACLR
RST_N => PMARS[15].DATA[4].ACLR
RST_N => PMARS[15].DATA[5].ACLR
RST_N => PMARS[15].DATA[6].ACLR
RST_N => PMARS[15].DATA[7].ACLR
RST_N => PMARS[15].DATA[8].ACLR
RST_N => PMARS[15].DATA[9].ACLR
RST_N => PMARS[15].DATA[10].ACLR
RST_N => PMARS[15].DATA[11].ACLR
RST_N => PMARS[15].DATA[12].ACLR
RST_N => PMARS[15].DATA[13].ACLR
RST_N => PMARS[15].DATA[14].ACLR
RST_N => PMARS[15].DATA[15].ACLR
RST_N => PMARS[15].MA[0].ACLR
RST_N => PMARS[15].MA[1].ACLR
RST_N => PMARS[15].MA[2].ACLR
RST_N => PMARS[15].MA[3].ACLR
RST_N => PMARS[15].MA[4].ACLR
RST_N => PMARS[15].MA[5].ACLR
RST_N => PMARS[15].MA[6].ACLR
RST_N => PMARS[15].MA[7].ACLR
RST_N => PMARS[15].MA[8].ACLR
RST_N => PMARS[15].MA[9].ACLR
RST_N => PMARS[15].MA[10].ACLR
RST_N => PMARS[15].MA[11].ACLR
RST_N => PMARS[15].MA[12].ACLR
RST_N => PMARS[15].MA[13].ACLR
RST_N => PMARS[15].MA[14].ACLR
RST_N => PMARS[15].MA[15].ACLR
RST_N => PMARS[15].MA[16].ACLR
RST_N => PMARS[15].MA[17].ACLR
RST_N => PMARS[15].MA[18].ACLR
RST_N => PMARS[15].MA[19].ACLR
RST_N => PMARS[15].MA[20].ACLR
RST_N => PMARS[15].MA[26].ACLR
RST_N => PMARS[15].MA[27].ACLR
RST_N => PMARS[15].MA[28].ACLR
RST_N => PMARS[15].MA[29].ACLR
RST_N => PMARS[15].MA[30].ACLR
RST_N => PMARS[15].MA[31].ACLR
RST_N => PMARS[14].CD[0].ACLR
RST_N => PMARS[14].CD[1].ACLR
RST_N => PMARS[14].CD[2].ACLR
RST_N => PMARS[14].CD[3].ACLR
RST_N => PMARS[14].CD[4].ACLR
RST_N => PMARS[14].CD[5].ACLR
RST_N => PMARS[14].CD[6].ACLR
RST_N => PMARS[14].CD[7].ACLR
RST_N => PMARS[14].CD[8].ACLR
RST_N => PMARS[14].CD[9].ACLR
RST_N => PMARS[14].CD[10].ACLR
RST_N => PMARS[14].CD[11].ACLR
RST_N => PMARS[14].CD[12].ACLR
RST_N => PMARS[14].CD[13].ACLR
RST_N => PMARS[14].CD[14].ACLR
RST_N => PMARS[14].CD[15].ACLR
RST_N => PMARS[14].DATA[0].ACLR
RST_N => PMARS[14].DATA[1].ACLR
RST_N => PMARS[14].DATA[2].ACLR
RST_N => PMARS[14].DATA[3].ACLR
RST_N => PMARS[14].DATA[4].ACLR
RST_N => PMARS[14].DATA[5].ACLR
RST_N => PMARS[14].DATA[6].ACLR
RST_N => PMARS[14].DATA[7].ACLR
RST_N => PMARS[14].DATA[8].ACLR
RST_N => PMARS[14].DATA[9].ACLR
RST_N => PMARS[14].DATA[10].ACLR
RST_N => PMARS[14].DATA[11].ACLR
RST_N => PMARS[14].DATA[12].ACLR
RST_N => PMARS[14].DATA[13].ACLR
RST_N => PMARS[14].DATA[14].ACLR
RST_N => PMARS[14].DATA[15].ACLR
RST_N => PMARS[14].MA[0].ACLR
RST_N => PMARS[14].MA[1].ACLR
RST_N => PMARS[14].MA[2].ACLR
RST_N => PMARS[14].MA[3].ACLR
RST_N => PMARS[14].MA[4].ACLR
RST_N => PMARS[14].MA[5].ACLR
RST_N => PMARS[14].MA[6].ACLR
RST_N => PMARS[14].MA[7].ACLR
RST_N => PMARS[14].MA[8].ACLR
RST_N => PMARS[14].MA[9].ACLR
RST_N => PMARS[14].MA[10].ACLR
RST_N => PMARS[14].MA[11].ACLR
RST_N => PMARS[14].MA[12].ACLR
RST_N => PMARS[14].MA[13].ACLR
RST_N => PMARS[14].MA[14].ACLR
RST_N => PMARS[14].MA[15].ACLR
RST_N => PMARS[14].MA[16].ACLR
RST_N => PMARS[14].MA[17].ACLR
RST_N => PMARS[14].MA[18].ACLR
RST_N => PMARS[14].MA[19].ACLR
RST_N => PMARS[14].MA[20].ACLR
RST_N => PMARS[14].MA[26].ACLR
RST_N => PMARS[14].MA[27].ACLR
RST_N => PMARS[14].MA[28].ACLR
RST_N => PMARS[14].MA[29].ACLR
RST_N => PMARS[14].MA[30].ACLR
RST_N => PMARS[14].MA[31].ACLR
RST_N => PMARS[13].CD[0].ACLR
RST_N => PMARS[13].CD[1].ACLR
RST_N => PMARS[13].CD[2].ACLR
RST_N => PMARS[13].CD[3].ACLR
RST_N => PMARS[13].CD[4].ACLR
RST_N => PMARS[13].CD[5].ACLR
RST_N => PMARS[13].CD[6].ACLR
RST_N => PMARS[13].CD[7].ACLR
RST_N => PMARS[13].CD[8].ACLR
RST_N => PMARS[13].CD[9].ACLR
RST_N => PMARS[13].CD[10].ACLR
RST_N => PMARS[13].CD[11].ACLR
RST_N => PMARS[13].CD[12].ACLR
RST_N => PMARS[13].CD[13].ACLR
RST_N => PMARS[13].CD[14].ACLR
RST_N => PMARS[13].CD[15].ACLR
RST_N => PMARS[13].DATA[0].ACLR
RST_N => PMARS[13].DATA[1].ACLR
RST_N => PMARS[13].DATA[2].ACLR
RST_N => PMARS[13].DATA[3].ACLR
RST_N => PMARS[13].DATA[4].ACLR
RST_N => PMARS[13].DATA[5].ACLR
RST_N => PMARS[13].DATA[6].ACLR
RST_N => PMARS[13].DATA[7].ACLR
RST_N => PMARS[13].DATA[8].ACLR
RST_N => PMARS[13].DATA[9].ACLR
RST_N => PMARS[13].DATA[10].ACLR
RST_N => PMARS[13].DATA[11].ACLR
RST_N => PMARS[13].DATA[12].ACLR
RST_N => PMARS[13].DATA[13].ACLR
RST_N => PMARS[13].DATA[14].ACLR
RST_N => PMARS[13].DATA[15].ACLR
RST_N => PMARS[13].MA[0].ACLR
RST_N => PMARS[13].MA[1].ACLR
RST_N => PMARS[13].MA[2].ACLR
RST_N => PMARS[13].MA[3].ACLR
RST_N => PMARS[13].MA[4].ACLR
RST_N => PMARS[13].MA[5].ACLR
RST_N => PMARS[13].MA[6].ACLR
RST_N => PMARS[13].MA[7].ACLR
RST_N => PMARS[13].MA[8].ACLR
RST_N => PMARS[13].MA[9].ACLR
RST_N => PMARS[13].MA[10].ACLR
RST_N => PMARS[13].MA[11].ACLR
RST_N => PMARS[13].MA[12].ACLR
RST_N => PMARS[13].MA[13].ACLR
RST_N => PMARS[13].MA[14].ACLR
RST_N => PMARS[13].MA[15].ACLR
RST_N => PMARS[13].MA[16].ACLR
RST_N => PMARS[13].MA[17].ACLR
RST_N => PMARS[13].MA[18].ACLR
RST_N => PMARS[13].MA[19].ACLR
RST_N => PMARS[13].MA[20].ACLR
RST_N => PMARS[13].MA[26].ACLR
RST_N => PMARS[13].MA[27].ACLR
RST_N => PMARS[13].MA[28].ACLR
RST_N => PMARS[13].MA[29].ACLR
RST_N => PMARS[13].MA[30].ACLR
RST_N => PMARS[13].MA[31].ACLR
RST_N => PMARS[12].CD[0].ACLR
RST_N => PMARS[12].CD[1].ACLR
RST_N => PMARS[12].CD[2].ACLR
RST_N => PMARS[12].CD[3].ACLR
RST_N => PMARS[12].CD[4].ACLR
RST_N => PMARS[12].CD[5].ACLR
RST_N => PMARS[12].CD[6].ACLR
RST_N => PMARS[12].CD[7].ACLR
RST_N => PMARS[12].CD[8].ACLR
RST_N => PMARS[12].CD[9].ACLR
RST_N => PMARS[12].CD[10].ACLR
RST_N => PMARS[12].CD[11].ACLR
RST_N => PMARS[12].CD[12].ACLR
RST_N => PMARS[12].CD[13].ACLR
RST_N => PMARS[12].CD[14].ACLR
RST_N => PMARS[12].CD[15].ACLR
RST_N => PMARS[12].DATA[0].ACLR
RST_N => PMARS[12].DATA[1].ACLR
RST_N => PMARS[12].DATA[2].ACLR
RST_N => PMARS[12].DATA[3].ACLR
RST_N => PMARS[12].DATA[4].ACLR
RST_N => PMARS[12].DATA[5].ACLR
RST_N => PMARS[12].DATA[6].ACLR
RST_N => PMARS[12].DATA[7].ACLR
RST_N => PMARS[12].DATA[8].ACLR
RST_N => PMARS[12].DATA[9].ACLR
RST_N => PMARS[12].DATA[10].ACLR
RST_N => PMARS[12].DATA[11].ACLR
RST_N => PMARS[12].DATA[12].ACLR
RST_N => PMARS[12].DATA[13].ACLR
RST_N => PMARS[12].DATA[14].ACLR
RST_N => PMARS[12].DATA[15].ACLR
RST_N => PMARS[12].MA[0].ACLR
RST_N => PMARS[12].MA[1].ACLR
RST_N => PMARS[12].MA[2].ACLR
RST_N => PMARS[12].MA[3].ACLR
RST_N => PMARS[12].MA[4].ACLR
RST_N => PMARS[12].MA[5].ACLR
RST_N => PMARS[12].MA[6].ACLR
RST_N => PMARS[12].MA[7].ACLR
RST_N => PMARS[12].MA[8].ACLR
RST_N => PMARS[12].MA[9].ACLR
RST_N => PMARS[12].MA[10].ACLR
RST_N => PMARS[12].MA[11].ACLR
RST_N => PMARS[12].MA[12].ACLR
RST_N => PMARS[12].MA[13].ACLR
RST_N => PMARS[12].MA[14].ACLR
RST_N => PMARS[12].MA[15].ACLR
RST_N => PMARS[12].MA[16].ACLR
RST_N => PMARS[12].MA[17].ACLR
RST_N => PMARS[12].MA[18].ACLR
RST_N => PMARS[12].MA[19].ACLR
RST_N => PMARS[12].MA[20].ACLR
RST_N => PMARS[12].MA[26].ACLR
RST_N => PMARS[12].MA[27].ACLR
RST_N => PMARS[12].MA[28].ACLR
RST_N => PMARS[12].MA[29].ACLR
RST_N => PMARS[12].MA[30].ACLR
RST_N => PMARS[12].MA[31].ACLR
RST_N => PMARS[11].CD[0].ACLR
RST_N => PMARS[11].CD[1].ACLR
RST_N => PMARS[11].CD[2].ACLR
RST_N => PMARS[11].CD[3].ACLR
RST_N => PMARS[11].CD[4].ACLR
RST_N => PMARS[11].CD[5].ACLR
RST_N => PMARS[11].CD[6].ACLR
RST_N => PMARS[11].CD[7].ACLR
RST_N => PMARS[11].CD[8].ACLR
RST_N => PMARS[11].CD[9].ACLR
RST_N => PMARS[11].CD[10].ACLR
RST_N => PMARS[11].CD[11].ACLR
RST_N => PMARS[11].CD[12].ACLR
RST_N => PMARS[11].CD[13].ACLR
RST_N => PMARS[11].CD[14].ACLR
RST_N => PMARS[11].CD[15].ACLR
RST_N => PMARS[11].DATA[0].ACLR
RST_N => PMARS[11].DATA[1].ACLR
RST_N => PMARS[11].DATA[2].ACLR
RST_N => PMARS[11].DATA[3].ACLR
RST_N => PMARS[11].DATA[4].ACLR
RST_N => PMARS[11].DATA[5].ACLR
RST_N => PMARS[11].DATA[6].ACLR
RST_N => PMARS[11].DATA[7].ACLR
RST_N => PMARS[11].DATA[8].ACLR
RST_N => PMARS[11].DATA[9].ACLR
RST_N => PMARS[11].DATA[10].ACLR
RST_N => PMARS[11].DATA[11].ACLR
RST_N => PMARS[11].DATA[12].ACLR
RST_N => PMARS[11].DATA[13].ACLR
RST_N => PMARS[11].DATA[14].ACLR
RST_N => PMARS[11].DATA[15].ACLR
RST_N => PMARS[11].MA[0].ACLR
RST_N => PMARS[11].MA[1].ACLR
RST_N => PMARS[11].MA[2].ACLR
RST_N => PMARS[11].MA[3].ACLR
RST_N => PMARS[11].MA[4].ACLR
RST_N => PMARS[11].MA[5].ACLR
RST_N => PMARS[11].MA[6].ACLR
RST_N => PMARS[11].MA[7].ACLR
RST_N => PMARS[11].MA[8].ACLR
RST_N => PMARS[11].MA[9].ACLR
RST_N => PMARS[11].MA[10].ACLR
RST_N => PMARS[11].MA[11].ACLR
RST_N => PMARS[11].MA[12].ACLR
RST_N => PMARS[11].MA[13].ACLR
RST_N => PMARS[11].MA[14].ACLR
RST_N => PMARS[11].MA[15].ACLR
RST_N => PMARS[11].MA[16].ACLR
RST_N => PMARS[11].MA[17].ACLR
RST_N => PMARS[11].MA[18].ACLR
RST_N => PMARS[11].MA[19].ACLR
RST_N => PMARS[11].MA[20].ACLR
RST_N => PMARS[11].MA[26].ACLR
RST_N => PMARS[11].MA[27].ACLR
RST_N => PMARS[11].MA[28].ACLR
RST_N => PMARS[11].MA[29].ACLR
RST_N => PMARS[11].MA[30].ACLR
RST_N => PMARS[11].MA[31].ACLR
RST_N => PMARS[10].CD[0].ACLR
RST_N => PMARS[10].CD[1].ACLR
RST_N => PMARS[10].CD[2].ACLR
RST_N => PMARS[10].CD[3].ACLR
RST_N => PMARS[10].CD[4].ACLR
RST_N => PMARS[10].CD[5].ACLR
RST_N => PMARS[10].CD[6].ACLR
RST_N => PMARS[10].CD[7].ACLR
RST_N => PMARS[10].CD[8].ACLR
RST_N => PMARS[10].CD[9].ACLR
RST_N => PMARS[10].CD[10].ACLR
RST_N => PMARS[10].CD[11].ACLR
RST_N => PMARS[10].CD[12].ACLR
RST_N => PMARS[10].CD[13].ACLR
RST_N => PMARS[10].CD[14].ACLR
RST_N => PMARS[10].CD[15].ACLR
RST_N => PMARS[10].DATA[0].ACLR
RST_N => PMARS[10].DATA[1].ACLR
RST_N => PMARS[10].DATA[2].ACLR
RST_N => PMARS[10].DATA[3].ACLR
RST_N => PMARS[10].DATA[4].ACLR
RST_N => PMARS[10].DATA[5].ACLR
RST_N => PMARS[10].DATA[6].ACLR
RST_N => PMARS[10].DATA[7].ACLR
RST_N => PMARS[10].DATA[8].ACLR
RST_N => PMARS[10].DATA[9].ACLR
RST_N => PMARS[10].DATA[10].ACLR
RST_N => PMARS[10].DATA[11].ACLR
RST_N => PMARS[10].DATA[12].ACLR
RST_N => PMARS[10].DATA[13].ACLR
RST_N => PMARS[10].DATA[14].ACLR
RST_N => PMARS[10].DATA[15].ACLR
RST_N => PMARS[10].MA[0].ACLR
RST_N => PMARS[10].MA[1].ACLR
RST_N => PMARS[10].MA[2].ACLR
RST_N => PMARS[10].MA[3].ACLR
RST_N => PMARS[10].MA[4].ACLR
RST_N => PMARS[10].MA[5].ACLR
RST_N => PMARS[10].MA[6].ACLR
RST_N => PMARS[10].MA[7].ACLR
RST_N => PMARS[10].MA[8].ACLR
RST_N => PMARS[10].MA[9].ACLR
RST_N => PMARS[10].MA[10].ACLR
RST_N => PMARS[10].MA[11].ACLR
RST_N => PMARS[10].MA[12].ACLR
RST_N => PMARS[10].MA[13].ACLR
RST_N => PMARS[10].MA[14].ACLR
RST_N => PMARS[10].MA[15].ACLR
RST_N => PMARS[10].MA[16].ACLR
RST_N => PMARS[10].MA[17].ACLR
RST_N => PMARS[10].MA[18].ACLR
RST_N => PMARS[10].MA[19].ACLR
RST_N => PMARS[10].MA[20].ACLR
RST_N => PMARS[10].MA[26].ACLR
RST_N => PMARS[10].MA[27].ACLR
RST_N => PMARS[10].MA[28].ACLR
RST_N => PMARS[10].MA[29].ACLR
RST_N => PMARS[10].MA[30].ACLR
RST_N => PMARS[10].MA[31].ACLR
RST_N => PMARS[9].CD[0].ACLR
RST_N => PMARS[9].CD[1].ACLR
RST_N => PMARS[9].CD[2].ACLR
RST_N => PMARS[9].CD[3].ACLR
RST_N => PMARS[9].CD[4].ACLR
RST_N => PMARS[9].CD[5].ACLR
RST_N => PMARS[9].CD[6].ACLR
RST_N => PMARS[9].CD[7].ACLR
RST_N => PMARS[9].CD[8].ACLR
RST_N => PMARS[9].CD[9].ACLR
RST_N => PMARS[9].CD[10].ACLR
RST_N => PMARS[9].CD[11].ACLR
RST_N => PMARS[9].CD[12].ACLR
RST_N => PMARS[9].CD[13].ACLR
RST_N => PMARS[9].CD[14].ACLR
RST_N => PMARS[9].CD[15].ACLR
RST_N => PMARS[9].DATA[0].ACLR
RST_N => PMARS[9].DATA[1].ACLR
RST_N => PMARS[9].DATA[2].ACLR
RST_N => PMARS[9].DATA[3].ACLR
RST_N => PMARS[9].DATA[4].ACLR
RST_N => PMARS[9].DATA[5].ACLR
RST_N => PMARS[9].DATA[6].ACLR
RST_N => PMARS[9].DATA[7].ACLR
RST_N => PMARS[9].DATA[8].ACLR
RST_N => PMARS[9].DATA[9].ACLR
RST_N => PMARS[9].DATA[10].ACLR
RST_N => PMARS[9].DATA[11].ACLR
RST_N => PMARS[9].DATA[12].ACLR
RST_N => PMARS[9].DATA[13].ACLR
RST_N => PMARS[9].DATA[14].ACLR
RST_N => PMARS[9].DATA[15].ACLR
RST_N => PMARS[9].MA[0].ACLR
RST_N => PMARS[9].MA[1].ACLR
RST_N => PMARS[9].MA[2].ACLR
RST_N => PMARS[9].MA[3].ACLR
RST_N => PMARS[9].MA[4].ACLR
RST_N => PMARS[9].MA[5].ACLR
RST_N => PMARS[9].MA[6].ACLR
RST_N => PMARS[9].MA[7].ACLR
RST_N => PMARS[9].MA[8].ACLR
RST_N => PMARS[9].MA[9].ACLR
RST_N => PMARS[9].MA[10].ACLR
RST_N => PMARS[9].MA[11].ACLR
RST_N => PMARS[9].MA[12].ACLR
RST_N => PMARS[9].MA[13].ACLR
RST_N => PMARS[9].MA[14].ACLR
RST_N => PMARS[9].MA[15].ACLR
RST_N => PMARS[9].MA[16].ACLR
RST_N => PMARS[9].MA[17].ACLR
RST_N => PMARS[9].MA[18].ACLR
RST_N => PMARS[9].MA[19].ACLR
RST_N => PMARS[9].MA[20].ACLR
RST_N => PMARS[9].MA[26].ACLR
RST_N => PMARS[9].MA[27].ACLR
RST_N => PMARS[9].MA[28].ACLR
RST_N => PMARS[9].MA[29].ACLR
RST_N => PMARS[9].MA[30].ACLR
RST_N => PMARS[9].MA[31].ACLR
RST_N => PMARS[8].CD[0].ACLR
RST_N => PMARS[8].CD[1].ACLR
RST_N => PMARS[8].CD[2].ACLR
RST_N => PMARS[8].CD[3].ACLR
RST_N => PMARS[8].CD[4].ACLR
RST_N => PMARS[8].CD[5].ACLR
RST_N => PMARS[8].CD[6].ACLR
RST_N => PMARS[8].CD[7].ACLR
RST_N => PMARS[8].CD[8].ACLR
RST_N => PMARS[8].CD[9].ACLR
RST_N => PMARS[8].CD[10].ACLR
RST_N => PMARS[8].CD[11].ACLR
RST_N => PMARS[8].CD[12].ACLR
RST_N => PMARS[8].CD[13].ACLR
RST_N => PMARS[8].CD[14].ACLR
RST_N => PMARS[8].CD[15].ACLR
RST_N => PMARS[8].DATA[0].ACLR
RST_N => PMARS[8].DATA[1].ACLR
RST_N => PMARS[8].DATA[2].ACLR
RST_N => PMARS[8].DATA[3].ACLR
RST_N => PMARS[8].DATA[4].ACLR
RST_N => PMARS[8].DATA[5].ACLR
RST_N => PMARS[8].DATA[6].ACLR
RST_N => PMARS[8].DATA[7].ACLR
RST_N => PMARS[8].DATA[8].ACLR
RST_N => PMARS[8].DATA[9].ACLR
RST_N => PMARS[8].DATA[10].ACLR
RST_N => PMARS[8].DATA[11].ACLR
RST_N => PMARS[8].DATA[12].ACLR
RST_N => PMARS[8].DATA[13].ACLR
RST_N => PMARS[8].DATA[14].ACLR
RST_N => PMARS[8].DATA[15].ACLR
RST_N => PMARS[8].MA[0].ACLR
RST_N => PMARS[8].MA[1].ACLR
RST_N => PMARS[8].MA[2].ACLR
RST_N => PMARS[8].MA[3].ACLR
RST_N => PMARS[8].MA[4].ACLR
RST_N => PMARS[8].MA[5].ACLR
RST_N => PMARS[8].MA[6].ACLR
RST_N => PMARS[8].MA[7].ACLR
RST_N => PMARS[8].MA[8].ACLR
RST_N => PMARS[8].MA[9].ACLR
RST_N => PMARS[8].MA[10].ACLR
RST_N => PMARS[8].MA[11].ACLR
RST_N => PMARS[8].MA[12].ACLR
RST_N => PMARS[8].MA[13].ACLR
RST_N => PMARS[8].MA[14].ACLR
RST_N => PMARS[8].MA[15].ACLR
RST_N => PMARS[8].MA[16].ACLR
RST_N => PMARS[8].MA[17].ACLR
RST_N => PMARS[8].MA[18].ACLR
RST_N => PMARS[8].MA[19].ACLR
RST_N => PMARS[8].MA[20].ACLR
RST_N => PMARS[8].MA[26].ACLR
RST_N => PMARS[8].MA[27].ACLR
RST_N => PMARS[8].MA[28].ACLR
RST_N => PMARS[8].MA[29].ACLR
RST_N => PMARS[8].MA[30].ACLR
RST_N => PMARS[8].MA[31].ACLR
RST_N => PMARS[7].CD[0].ACLR
RST_N => PMARS[7].CD[1].ACLR
RST_N => PMARS[7].CD[2].ACLR
RST_N => PMARS[7].CD[3].ACLR
RST_N => PMARS[7].CD[4].ACLR
RST_N => PMARS[7].CD[5].ACLR
RST_N => PMARS[7].CD[6].ACLR
RST_N => PMARS[7].CD[7].ACLR
RST_N => PMARS[7].CD[8].ACLR
RST_N => PMARS[7].CD[9].ACLR
RST_N => PMARS[7].CD[10].ACLR
RST_N => PMARS[7].CD[11].ACLR
RST_N => PMARS[7].CD[12].ACLR
RST_N => PMARS[7].CD[13].ACLR
RST_N => PMARS[7].CD[14].ACLR
RST_N => PMARS[7].CD[15].ACLR
RST_N => PMARS[7].DATA[0].ACLR
RST_N => PMARS[7].DATA[1].ACLR
RST_N => PMARS[7].DATA[2].ACLR
RST_N => PMARS[7].DATA[3].ACLR
RST_N => PMARS[7].DATA[4].ACLR
RST_N => PMARS[7].DATA[5].ACLR
RST_N => PMARS[7].DATA[6].ACLR
RST_N => PMARS[7].DATA[7].ACLR
RST_N => PMARS[7].DATA[8].ACLR
RST_N => PMARS[7].DATA[9].ACLR
RST_N => PMARS[7].DATA[10].ACLR
RST_N => PMARS[7].DATA[11].ACLR
RST_N => PMARS[7].DATA[12].ACLR
RST_N => PMARS[7].DATA[13].ACLR
RST_N => PMARS[7].DATA[14].ACLR
RST_N => PMARS[7].DATA[15].ACLR
RST_N => PMARS[7].MA[0].ACLR
RST_N => PMARS[7].MA[1].ACLR
RST_N => PMARS[7].MA[2].ACLR
RST_N => PMARS[7].MA[3].ACLR
RST_N => PMARS[7].MA[4].ACLR
RST_N => PMARS[7].MA[5].ACLR
RST_N => PMARS[7].MA[6].ACLR
RST_N => PMARS[7].MA[7].ACLR
RST_N => PMARS[7].MA[8].ACLR
RST_N => PMARS[7].MA[9].ACLR
RST_N => PMARS[7].MA[10].ACLR
RST_N => PMARS[7].MA[11].ACLR
RST_N => PMARS[7].MA[12].ACLR
RST_N => PMARS[7].MA[13].ACLR
RST_N => PMARS[7].MA[14].ACLR
RST_N => PMARS[7].MA[15].ACLR
RST_N => PMARS[7].MA[16].ACLR
RST_N => PMARS[7].MA[17].ACLR
RST_N => PMARS[7].MA[18].ACLR
RST_N => PMARS[7].MA[19].ACLR
RST_N => PMARS[7].MA[20].ACLR
RST_N => PMARS[7].MA[26].ACLR
RST_N => PMARS[7].MA[27].ACLR
RST_N => PMARS[7].MA[28].ACLR
RST_N => PMARS[7].MA[29].ACLR
RST_N => PMARS[7].MA[30].ACLR
RST_N => PMARS[7].MA[31].ACLR
RST_N => PMARS[6].CD[0].ACLR
RST_N => PMARS[6].CD[1].ACLR
RST_N => PMARS[6].CD[2].ACLR
RST_N => PMARS[6].CD[3].ACLR
RST_N => PMARS[6].CD[4].ACLR
RST_N => PMARS[6].CD[5].ACLR
RST_N => PMARS[6].CD[6].ACLR
RST_N => PMARS[6].CD[7].ACLR
RST_N => PMARS[6].CD[8].ACLR
RST_N => PMARS[6].CD[9].ACLR
RST_N => PMARS[6].CD[10].ACLR
RST_N => PMARS[6].CD[11].ACLR
RST_N => PMARS[6].CD[12].ACLR
RST_N => PMARS[6].CD[13].ACLR
RST_N => PMARS[6].CD[14].ACLR
RST_N => PMARS[6].CD[15].ACLR
RST_N => PMARS[6].DATA[0].ACLR
RST_N => PMARS[6].DATA[1].ACLR
RST_N => PMARS[6].DATA[2].ACLR
RST_N => PMARS[6].DATA[3].ACLR
RST_N => PMARS[6].DATA[4].ACLR
RST_N => PMARS[6].DATA[5].ACLR
RST_N => PMARS[6].DATA[6].ACLR
RST_N => PMARS[6].DATA[7].ACLR
RST_N => PMARS[6].DATA[8].ACLR
RST_N => PMARS[6].DATA[9].ACLR
RST_N => PMARS[6].DATA[10].ACLR
RST_N => PMARS[6].DATA[11].ACLR
RST_N => PMARS[6].DATA[12].ACLR
RST_N => PMARS[6].DATA[13].ACLR
RST_N => PMARS[6].DATA[14].ACLR
RST_N => PMARS[6].DATA[15].ACLR
RST_N => PMARS[6].MA[0].ACLR
RST_N => PMARS[6].MA[1].ACLR
RST_N => PMARS[6].MA[2].ACLR
RST_N => PMARS[6].MA[3].ACLR
RST_N => PMARS[6].MA[4].ACLR
RST_N => PMARS[6].MA[5].ACLR
RST_N => PMARS[6].MA[6].ACLR
RST_N => PMARS[6].MA[7].ACLR
RST_N => PMARS[6].MA[8].ACLR
RST_N => PMARS[6].MA[9].ACLR
RST_N => PMARS[6].MA[10].ACLR
RST_N => PMARS[6].MA[11].ACLR
RST_N => PMARS[6].MA[12].ACLR
RST_N => PMARS[6].MA[13].ACLR
RST_N => PMARS[6].MA[14].ACLR
RST_N => PMARS[6].MA[15].ACLR
RST_N => PMARS[6].MA[16].ACLR
RST_N => PMARS[6].MA[17].ACLR
RST_N => PMARS[6].MA[18].ACLR
RST_N => PMARS[6].MA[19].ACLR
RST_N => PMARS[6].MA[20].ACLR
RST_N => PMARS[6].MA[26].ACLR
RST_N => PMARS[6].MA[27].ACLR
RST_N => PMARS[6].MA[28].ACLR
RST_N => PMARS[6].MA[29].ACLR
RST_N => PMARS[6].MA[30].ACLR
RST_N => PMARS[6].MA[31].ACLR
RST_N => PMARS[5].CD[0].ACLR
RST_N => PMARS[5].CD[1].ACLR
RST_N => PMARS[5].CD[2].ACLR
RST_N => PMARS[5].CD[3].ACLR
RST_N => PMARS[5].CD[4].ACLR
RST_N => PMARS[5].CD[5].ACLR
RST_N => PMARS[5].CD[6].ACLR
RST_N => PMARS[5].CD[7].ACLR
RST_N => PMARS[5].CD[8].ACLR
RST_N => PMARS[5].CD[9].ACLR
RST_N => PMARS[5].CD[10].ACLR
RST_N => PMARS[5].CD[11].ACLR
RST_N => PMARS[5].CD[12].ACLR
RST_N => PMARS[5].CD[13].ACLR
RST_N => PMARS[5].CD[14].ACLR
RST_N => PMARS[5].CD[15].ACLR
RST_N => PMARS[5].DATA[0].ACLR
RST_N => PMARS[5].DATA[1].ACLR
RST_N => PMARS[5].DATA[2].ACLR
RST_N => PMARS[5].DATA[3].ACLR
RST_N => PMARS[5].DATA[4].ACLR
RST_N => PMARS[5].DATA[5].ACLR
RST_N => PMARS[5].DATA[6].ACLR
RST_N => PMARS[5].DATA[7].ACLR
RST_N => PMARS[5].DATA[8].ACLR
RST_N => PMARS[5].DATA[9].ACLR
RST_N => PMARS[5].DATA[10].ACLR
RST_N => PMARS[5].DATA[11].ACLR
RST_N => PMARS[5].DATA[12].ACLR
RST_N => PMARS[5].DATA[13].ACLR
RST_N => PMARS[5].DATA[14].ACLR
RST_N => PMARS[5].DATA[15].ACLR
RST_N => PMARS[5].MA[0].ACLR
RST_N => PMARS[5].MA[1].ACLR
RST_N => PMARS[5].MA[2].ACLR
RST_N => PMARS[5].MA[3].ACLR
RST_N => PMARS[5].MA[4].ACLR
RST_N => PMARS[5].MA[5].ACLR
RST_N => PMARS[5].MA[6].ACLR
RST_N => PMARS[5].MA[7].ACLR
RST_N => PMARS[5].MA[8].ACLR
RST_N => PMARS[5].MA[9].ACLR
RST_N => PMARS[5].MA[10].ACLR
RST_N => PMARS[5].MA[11].ACLR
RST_N => PMARS[5].MA[12].ACLR
RST_N => PMARS[5].MA[13].ACLR
RST_N => PMARS[5].MA[14].ACLR
RST_N => PMARS[5].MA[15].ACLR
RST_N => PMARS[5].MA[16].ACLR
RST_N => PMARS[5].MA[17].ACLR
RST_N => PMARS[5].MA[18].ACLR
RST_N => PMARS[5].MA[19].ACLR
RST_N => PMARS[5].MA[20].ACLR
RST_N => PMARS[5].MA[26].ACLR
RST_N => PMARS[5].MA[27].ACLR
RST_N => PMARS[5].MA[28].ACLR
RST_N => PMARS[5].MA[29].ACLR
RST_N => PMARS[5].MA[30].ACLR
RST_N => PMARS[5].MA[31].ACLR
RST_N => PMARS[4].CD[0].ACLR
RST_N => PMARS[4].CD[1].ACLR
RST_N => PMARS[4].CD[2].ACLR
RST_N => PMARS[4].CD[3].ACLR
RST_N => PMARS[4].CD[4].ACLR
RST_N => PMARS[4].CD[5].ACLR
RST_N => PMARS[4].CD[6].ACLR
RST_N => PMARS[4].CD[7].ACLR
RST_N => PMARS[4].CD[8].ACLR
RST_N => PMARS[4].CD[9].ACLR
RST_N => PMARS[4].CD[10].ACLR
RST_N => PMARS[4].CD[11].ACLR
RST_N => PMARS[4].CD[12].ACLR
RST_N => PMARS[4].CD[13].ACLR
RST_N => PMARS[4].CD[14].ACLR
RST_N => PMARS[4].CD[15].ACLR
RST_N => PMARS[4].DATA[0].ACLR
RST_N => PMARS[4].DATA[1].ACLR
RST_N => PMARS[4].DATA[2].ACLR
RST_N => PMARS[4].DATA[3].ACLR
RST_N => PMARS[4].DATA[4].ACLR
RST_N => PMARS[4].DATA[5].ACLR
RST_N => PMARS[4].DATA[6].ACLR
RST_N => PMARS[4].DATA[7].ACLR
RST_N => PMARS[4].DATA[8].ACLR
RST_N => PMARS[4].DATA[9].ACLR
RST_N => PMARS[4].DATA[10].ACLR
RST_N => PMARS[4].DATA[11].ACLR
RST_N => PMARS[4].DATA[12].ACLR
RST_N => PMARS[4].DATA[13].ACLR
RST_N => PMARS[4].DATA[14].ACLR
RST_N => PMARS[4].DATA[15].ACLR
RST_N => PMARS[4].MA[0].ACLR
RST_N => PMARS[4].MA[1].ACLR
RST_N => PMARS[4].MA[2].ACLR
RST_N => PMARS[4].MA[3].ACLR
RST_N => PMARS[4].MA[4].ACLR
RST_N => PMARS[4].MA[5].ACLR
RST_N => PMARS[4].MA[6].ACLR
RST_N => PMARS[4].MA[7].ACLR
RST_N => PMARS[4].MA[8].ACLR
RST_N => PMARS[4].MA[9].ACLR
RST_N => PMARS[4].MA[10].ACLR
RST_N => PMARS[4].MA[11].ACLR
RST_N => PMARS[4].MA[12].ACLR
RST_N => PMARS[4].MA[13].ACLR
RST_N => PMARS[4].MA[14].ACLR
RST_N => PMARS[4].MA[15].ACLR
RST_N => PMARS[4].MA[16].ACLR
RST_N => PMARS[4].MA[17].ACLR
RST_N => PMARS[4].MA[18].ACLR
RST_N => PMARS[4].MA[19].ACLR
RST_N => PMARS[4].MA[20].ACLR
RST_N => PMARS[4].MA[26].ACLR
RST_N => PMARS[4].MA[27].ACLR
RST_N => PMARS[4].MA[28].ACLR
RST_N => PMARS[4].MA[29].ACLR
RST_N => PMARS[4].MA[30].ACLR
RST_N => PMARS[4].MA[31].ACLR
RST_N => PMARS[3].CD[0].ACLR
RST_N => PMARS[3].CD[1].ACLR
RST_N => PMARS[3].CD[2].ACLR
RST_N => PMARS[3].CD[3].ACLR
RST_N => PMARS[3].CD[4].ACLR
RST_N => PMARS[3].CD[5].ACLR
RST_N => PMARS[3].CD[6].ACLR
RST_N => PMARS[3].CD[7].ACLR
RST_N => PMARS[3].CD[8].ACLR
RST_N => PMARS[3].CD[9].ACLR
RST_N => PMARS[3].CD[10].ACLR
RST_N => PMARS[3].CD[11].ACLR
RST_N => PMARS[3].CD[12].ACLR
RST_N => PMARS[3].CD[13].ACLR
RST_N => PMARS[3].CD[14].ACLR
RST_N => PMARS[3].CD[15].ACLR
RST_N => PMARS[3].DATA[0].ACLR
RST_N => PMARS[3].DATA[1].ACLR
RST_N => PMARS[3].DATA[2].ACLR
RST_N => PMARS[3].DATA[3].ACLR
RST_N => PMARS[3].DATA[4].ACLR
RST_N => PMARS[3].DATA[5].ACLR
RST_N => PMARS[3].DATA[6].ACLR
RST_N => PMARS[3].DATA[7].ACLR
RST_N => PMARS[3].DATA[8].ACLR
RST_N => PMARS[3].DATA[9].ACLR
RST_N => PMARS[3].DATA[10].ACLR
RST_N => PMARS[3].DATA[11].ACLR
RST_N => PMARS[3].DATA[12].ACLR
RST_N => PMARS[3].DATA[13].ACLR
RST_N => PMARS[3].DATA[14].ACLR
RST_N => PMARS[3].DATA[15].ACLR
RST_N => PMARS[3].MA[0].ACLR
RST_N => PMARS[3].MA[1].ACLR
RST_N => PMARS[3].MA[2].ACLR
RST_N => PMARS[3].MA[3].ACLR
RST_N => PMARS[3].MA[4].ACLR
RST_N => PMARS[3].MA[5].ACLR
RST_N => PMARS[3].MA[6].ACLR
RST_N => PMARS[3].MA[7].ACLR
RST_N => PMARS[3].MA[8].ACLR
RST_N => PMARS[3].MA[9].ACLR
RST_N => PMARS[3].MA[10].ACLR
RST_N => PMARS[3].MA[11].ACLR
RST_N => PMARS[3].MA[12].ACLR
RST_N => PMARS[3].MA[13].ACLR
RST_N => PMARS[3].MA[14].ACLR
RST_N => PMARS[3].MA[15].ACLR
RST_N => PMARS[3].MA[16].ACLR
RST_N => PMARS[3].MA[17].ACLR
RST_N => PMARS[3].MA[18].ACLR
RST_N => PMARS[3].MA[19].ACLR
RST_N => PMARS[3].MA[20].ACLR
RST_N => PMARS[3].MA[26].ACLR
RST_N => PMARS[3].MA[27].ACLR
RST_N => PMARS[3].MA[28].ACLR
RST_N => PMARS[3].MA[29].ACLR
RST_N => PMARS[3].MA[30].ACLR
RST_N => PMARS[3].MA[31].ACLR
RST_N => PMARS[2].CD[0].ACLR
RST_N => PMARS[2].CD[1].ACLR
RST_N => PMARS[2].CD[2].ACLR
RST_N => PMARS[2].CD[3].ACLR
RST_N => PMARS[2].CD[4].ACLR
RST_N => PMARS[2].CD[5].ACLR
RST_N => PMARS[2].CD[6].ACLR
RST_N => PMARS[2].CD[7].ACLR
RST_N => PMARS[2].CD[8].ACLR
RST_N => PMARS[2].CD[9].ACLR
RST_N => PMARS[2].CD[10].ACLR
RST_N => PMARS[2].CD[11].ACLR
RST_N => PMARS[2].CD[12].ACLR
RST_N => PMARS[2].CD[13].ACLR
RST_N => PMARS[2].CD[14].ACLR
RST_N => PMARS[2].CD[15].ACLR
RST_N => PMARS[2].DATA[0].ACLR
RST_N => PMARS[2].DATA[1].ACLR
RST_N => PMARS[2].DATA[2].ACLR
RST_N => PMARS[2].DATA[3].ACLR
RST_N => PMARS[2].DATA[4].ACLR
RST_N => PMARS[2].DATA[5].ACLR
RST_N => PMARS[2].DATA[6].ACLR
RST_N => PMARS[2].DATA[7].ACLR
RST_N => PMARS[2].DATA[8].ACLR
RST_N => PMARS[2].DATA[9].ACLR
RST_N => PMARS[2].DATA[10].ACLR
RST_N => PMARS[2].DATA[11].ACLR
RST_N => PMARS[2].DATA[12].ACLR
RST_N => PMARS[2].DATA[13].ACLR
RST_N => PMARS[2].DATA[14].ACLR
RST_N => PMARS[2].DATA[15].ACLR
RST_N => PMARS[2].MA[0].ACLR
RST_N => PMARS[2].MA[1].ACLR
RST_N => PMARS[2].MA[2].ACLR
RST_N => PMARS[2].MA[3].ACLR
RST_N => PMARS[2].MA[4].ACLR
RST_N => PMARS[2].MA[5].ACLR
RST_N => PMARS[2].MA[6].ACLR
RST_N => PMARS[2].MA[7].ACLR
RST_N => PMARS[2].MA[8].ACLR
RST_N => PMARS[2].MA[9].ACLR
RST_N => PMARS[2].MA[10].ACLR
RST_N => PMARS[2].MA[11].ACLR
RST_N => PMARS[2].MA[12].ACLR
RST_N => PMARS[2].MA[13].ACLR
RST_N => PMARS[2].MA[14].ACLR
RST_N => PMARS[2].MA[15].ACLR
RST_N => PMARS[2].MA[16].ACLR
RST_N => PMARS[2].MA[17].ACLR
RST_N => PMARS[2].MA[18].ACLR
RST_N => PMARS[2].MA[19].ACLR
RST_N => PMARS[2].MA[20].ACLR
RST_N => PMARS[2].MA[26].ACLR
RST_N => PMARS[2].MA[27].ACLR
RST_N => PMARS[2].MA[28].ACLR
RST_N => PMARS[2].MA[29].ACLR
RST_N => PMARS[2].MA[30].ACLR
RST_N => PMARS[2].MA[31].ACLR
RST_N => PMARS[1].CD[0].ACLR
RST_N => PMARS[1].CD[1].ACLR
RST_N => PMARS[1].CD[2].ACLR
RST_N => PMARS[1].CD[3].ACLR
RST_N => PMARS[1].CD[4].ACLR
RST_N => PMARS[1].CD[5].ACLR
RST_N => PMARS[1].CD[6].ACLR
RST_N => PMARS[1].CD[7].ACLR
RST_N => PMARS[1].CD[8].ACLR
RST_N => PMARS[1].CD[9].ACLR
RST_N => PMARS[1].CD[10].ACLR
RST_N => PMARS[1].CD[11].ACLR
RST_N => PMARS[1].CD[12].ACLR
RST_N => PMARS[1].CD[13].ACLR
RST_N => PMARS[1].CD[14].ACLR
RST_N => PMARS[1].CD[15].ACLR
RST_N => PMARS[1].DATA[0].ACLR
RST_N => PMARS[1].DATA[1].ACLR
RST_N => PMARS[1].DATA[2].ACLR
RST_N => PMARS[1].DATA[3].ACLR
RST_N => PMARS[1].DATA[4].ACLR
RST_N => PMARS[1].DATA[5].ACLR
RST_N => PMARS[1].DATA[6].ACLR
RST_N => PMARS[1].DATA[7].ACLR
RST_N => PMARS[1].DATA[8].ACLR
RST_N => PMARS[1].DATA[9].ACLR
RST_N => PMARS[1].DATA[10].ACLR
RST_N => PMARS[1].DATA[11].ACLR
RST_N => PMARS[1].DATA[12].ACLR
RST_N => PMARS[1].DATA[13].ACLR
RST_N => PMARS[1].DATA[14].ACLR
RST_N => PMARS[1].DATA[15].ACLR
RST_N => PMARS[1].MA[0].ACLR
RST_N => PMARS[1].MA[1].ACLR
RST_N => PMARS[1].MA[2].ACLR
RST_N => PMARS[1].MA[3].ACLR
RST_N => PMARS[1].MA[4].ACLR
RST_N => PMARS[1].MA[5].ACLR
RST_N => PMARS[1].MA[6].ACLR
RST_N => PMARS[1].MA[7].ACLR
RST_N => PMARS[1].MA[8].ACLR
RST_N => PMARS[1].MA[9].ACLR
RST_N => PMARS[1].MA[10].ACLR
RST_N => PMARS[1].MA[11].ACLR
RST_N => PMARS[1].MA[12].ACLR
RST_N => PMARS[1].MA[13].ACLR
RST_N => PMARS[1].MA[14].ACLR
RST_N => PMARS[1].MA[15].ACLR
RST_N => PMARS[1].MA[16].ACLR
RST_N => PMARS[1].MA[17].ACLR
RST_N => PMARS[1].MA[18].ACLR
RST_N => PMARS[1].MA[19].ACLR
RST_N => PMARS[1].MA[20].ACLR
RST_N => PMARS[1].MA[26].ACLR
RST_N => PMARS[1].MA[27].ACLR
RST_N => PMARS[1].MA[28].ACLR
RST_N => PMARS[1].MA[29].ACLR
RST_N => PMARS[1].MA[30].ACLR
RST_N => PMARS[1].MA[31].ACLR
RST_N => PMARS[0].CD[0].ACLR
RST_N => PMARS[0].CD[1].ACLR
RST_N => PMARS[0].CD[2].ACLR
RST_N => PMARS[0].CD[3].ACLR
RST_N => PMARS[0].CD[4].ACLR
RST_N => PMARS[0].CD[5].ACLR
RST_N => PMARS[0].CD[6].ACLR
RST_N => PMARS[0].CD[7].ACLR
RST_N => PMARS[0].CD[8].ACLR
RST_N => PMARS[0].CD[9].ACLR
RST_N => PMARS[0].CD[10].ACLR
RST_N => PMARS[0].CD[11].ACLR
RST_N => PMARS[0].CD[12].ACLR
RST_N => PMARS[0].CD[13].ACLR
RST_N => PMARS[0].CD[14].ACLR
RST_N => PMARS[0].CD[15].ACLR
RST_N => PMARS[0].DATA[0].ACLR
RST_N => PMARS[0].DATA[1].ACLR
RST_N => PMARS[0].DATA[2].ACLR
RST_N => PMARS[0].DATA[3].ACLR
RST_N => PMARS[0].DATA[4].ACLR
RST_N => PMARS[0].DATA[5].ACLR
RST_N => PMARS[0].DATA[6].ACLR
RST_N => PMARS[0].DATA[7].ACLR
RST_N => PMARS[0].DATA[8].ACLR
RST_N => PMARS[0].DATA[9].ACLR
RST_N => PMARS[0].DATA[10].ACLR
RST_N => PMARS[0].DATA[11].ACLR
RST_N => PMARS[0].DATA[12].ACLR
RST_N => PMARS[0].DATA[13].ACLR
RST_N => PMARS[0].DATA[14].ACLR
RST_N => PMARS[0].DATA[15].ACLR
RST_N => PMARS[0].MA[0].ACLR
RST_N => PMARS[0].MA[1].ACLR
RST_N => PMARS[0].MA[2].ACLR
RST_N => PMARS[0].MA[3].ACLR
RST_N => PMARS[0].MA[4].ACLR
RST_N => PMARS[0].MA[5].ACLR
RST_N => PMARS[0].MA[6].ACLR
RST_N => PMARS[0].MA[7].ACLR
RST_N => PMARS[0].MA[8].ACLR
RST_N => PMARS[0].MA[9].ACLR
RST_N => PMARS[0].MA[10].ACLR
RST_N => PMARS[0].MA[11].ACLR
RST_N => PMARS[0].MA[12].ACLR
RST_N => PMARS[0].MA[13].ACLR
RST_N => PMARS[0].MA[14].ACLR
RST_N => PMARS[0].MA[15].ACLR
RST_N => PMARS[0].MA[16].ACLR
RST_N => PMARS[0].MA[17].ACLR
RST_N => PMARS[0].MA[18].ACLR
RST_N => PMARS[0].MA[19].ACLR
RST_N => PMARS[0].MA[20].ACLR
RST_N => PMARS[0].MA[26].ACLR
RST_N => PMARS[0].MA[27].ACLR
RST_N => PMARS[0].MA[28].ACLR
RST_N => PMARS[0].MA[29].ACLR
RST_N => PMARS[0].MA[30].ACLR
RST_N => PMARS[0].MA[31].ACLR
RST_N => PMC[0].ACLR
RST_N => PMC[1].ACLR
RST_N => PMC[2].ACLR
RST_N => PMC[3].ACLR
RST_N => PMC[4].ACLR
RST_N => PMC[5].ACLR
RST_N => PMC[6].ACLR
RST_N => PMC[7].ACLR
RST_N => PMC[8].ACLR
RST_N => PMC[9].ACLR
RST_N => PMC[10].ACLR
RST_N => PMC[11].ACLR
RST_N => PMC[12].ACLR
RST_N => PMC[13].ACLR
RST_N => PMC[14].ACLR
RST_N => PMC[15].ACLR
RST_N => PMC[16].ACLR
RST_N => PMC[17].ACLR
RST_N => PMC[18].ACLR
RST_N => PMC[19].ACLR
RST_N => PMC[20].ACLR
RST_N => PMC[26].ACLR
RST_N => PMC[27].ACLR
RST_N => PMC[28].ACLR
RST_N => PMC[29].ACLR
RST_N => PMC[30].ACLR
RST_N => PMC[31].ACLR
RST_N => HALT.ACLR
RST_N => BUS_DO[0]~reg0.ACLR
RST_N => BUS_DO[1]~reg0.ACLR
RST_N => BUS_DO[2]~reg0.ACLR
RST_N => BUS_DO[3]~reg0.ACLR
RST_N => BUS_DO[4]~reg0.ACLR
RST_N => BUS_DO[5]~reg0.ACLR
RST_N => BUS_DO[6]~reg0.ACLR
RST_N => BUS_DO[7]~reg0.ACLR
RST_N => BUS_DO[8]~reg0.ACLR
RST_N => BUS_DO[9]~reg0.ACLR
RST_N => BUS_DO[10]~reg0.ACLR
RST_N => BUS_DO[11]~reg0.ACLR
RST_N => BUS_DO[12]~reg0.ACLR
RST_N => BUS_DO[13]~reg0.ACLR
RST_N => BUS_DO[14]~reg0.ACLR
RST_N => BUS_DO[15]~reg0.ACLR
RST_N => DTACK_N.PRESET
RST_N => CA.ACLR
RST_N => SA.ACLR
RST_N => XST[0].ACLR
RST_N => XST[1].ACLR
RST_N => XST[2].ACLR
RST_N => XST[3].ACLR
RST_N => XST[4].ACLR
RST_N => XST[5].ACLR
RST_N => XST[6].ACLR
RST_N => XST[7].ACLR
RST_N => XST[8].ACLR
RST_N => XST[9].ACLR
RST_N => XST[10].ACLR
RST_N => XST[11].ACLR
RST_N => XST[12].ACLR
RST_N => XST[13].ACLR
RST_N => XST[14].ACLR
RST_N => XST[15].ACLR
RST_N => PMC_SEL.ACLR
RST_N => MAS~13.DATAIN
RST_N => MEM_ADDR[20].ENA
RST_N => MEM_ADDR[19].ENA
RST_N => MEM_ADDR[18].ENA
RST_N => MEM_ADDR[17].ENA
RST_N => MEM_ADDR[16].ENA
RST_N => MEM_ADDR[15].ENA
RST_N => MEM_ADDR[14].ENA
RST_N => MEM_ADDR[13].ENA
RST_N => MEM_ADDR[12].ENA
RST_N => MEM_ADDR[11].ENA
RST_N => MEM_ADDR[10].ENA
RST_N => MEM_ADDR[9].ENA
RST_N => MEM_ADDR[8].ENA
RST_N => MEM_ADDR[7].ENA
RST_N => MEM_ADDR[6].ENA
RST_N => MEM_ADDR[5].ENA
RST_N => MEM_ADDR[4].ENA
RST_N => MEM_ADDR[3].ENA
RST_N => MEM_ADDR[2].ENA
RST_N => MEM_ADDR[1].ENA
RST_N => MEM_ADDR[0].ENA
RST_N => DRAM_A[16]~reg0.ENA
RST_N => DRAM_A[15]~reg0.ENA
RST_N => DRAM_A[14]~reg0.ENA
RST_N => DRAM_A[13]~reg0.ENA
RST_N => DRAM_A[12]~reg0.ENA
RST_N => DRAM_A[11]~reg0.ENA
RST_N => DRAM_A[10]~reg0.ENA
RST_N => DRAM_A[9]~reg0.ENA
RST_N => DRAM_A[8]~reg0.ENA
RST_N => DRAM_A[7]~reg0.ENA
RST_N => DRAM_A[6]~reg0.ENA
RST_N => DRAM_A[5]~reg0.ENA
RST_N => DRAM_A[4]~reg0.ENA
RST_N => DRAM_A[3]~reg0.ENA
RST_N => DRAM_A[2]~reg0.ENA
RST_N => DRAM_A[1]~reg0.ENA
RST_N => DRAM_WE~reg0.ENA
RST_N => DRAM_DO[15]~reg0.ENA
RST_N => DRAM_DO[14]~reg0.ENA
RST_N => DRAM_DO[13]~reg0.ENA
RST_N => DRAM_DO[12]~reg0.ENA
RST_N => DRAM_DO[11]~reg0.ENA
RST_N => DRAM_DO[10]~reg0.ENA
RST_N => DRAM_DO[9]~reg0.ENA
RST_N => DRAM_DO[8]~reg0.ENA
RST_N => DRAM_DO[7]~reg0.ENA
RST_N => DRAM_DO[6]~reg0.ENA
RST_N => DRAM_DO[5]~reg0.ENA
RST_N => DRAM_DO[4]~reg0.ENA
RST_N => DRAM_DO[3]~reg0.ENA
RST_N => DRAM_DO[2]~reg0.ENA
RST_N => DRAM_DO[1]~reg0.ENA
RST_N => DRAM_DO[0]~reg0.ENA
ENABLE => EN.IN1
ENABLE => ssp160x:SSP160x.ENABLE
ENABLE => PMC_SEL.ENA
ENABLE => XST[15].ENA
ENABLE => XST[14].ENA
ENABLE => XST[13].ENA
ENABLE => XST[12].ENA
ENABLE => XST[11].ENA
ENABLE => XST[10].ENA
ENABLE => XST[9].ENA
ENABLE => XST[8].ENA
ENABLE => XST[7].ENA
ENABLE => XST[6].ENA
ENABLE => XST[5].ENA
ENABLE => XST[4].ENA
ENABLE => XST[3].ENA
ENABLE => XST[2].ENA
ENABLE => XST[1].ENA
ENABLE => XST[0].ENA
ENABLE => SA.ENA
ENABLE => CA.ENA
ENABLE => DTACK_N.ENA
ENABLE => BUS_DO[15]~reg0.ENA
ENABLE => BUS_DO[14]~reg0.ENA
ENABLE => BUS_DO[13]~reg0.ENA
ENABLE => BUS_DO[12]~reg0.ENA
ENABLE => BUS_DO[11]~reg0.ENA
ENABLE => BUS_DO[10]~reg0.ENA
ENABLE => BUS_DO[9]~reg0.ENA
ENABLE => BUS_DO[8]~reg0.ENA
ENABLE => BUS_DO[7]~reg0.ENA
ENABLE => BUS_DO[6]~reg0.ENA
ENABLE => BUS_DO[5]~reg0.ENA
ENABLE => BUS_DO[4]~reg0.ENA
ENABLE => BUS_DO[3]~reg0.ENA
ENABLE => BUS_DO[2]~reg0.ENA
ENABLE => BUS_DO[1]~reg0.ENA
ENABLE => BUS_DO[0]~reg0.ENA
ENABLE => HALT.ENA
BUS_A[1] => Mux37.IN3
BUS_A[1] => Mux52.IN7
BUS_A[1] => Mux53.IN7
BUS_A[1] => Mux54.IN10
BUS_A[2] => Mux20.IN4
BUS_A[2] => Mux21.IN4
BUS_A[2] => Mux22.IN4
BUS_A[2] => Mux23.IN4
BUS_A[2] => Mux24.IN4
BUS_A[2] => Mux25.IN4
BUS_A[2] => Mux26.IN4
BUS_A[2] => Mux27.IN4
BUS_A[2] => Mux28.IN4
BUS_A[2] => Mux29.IN4
BUS_A[2] => Mux30.IN4
BUS_A[2] => Mux31.IN4
BUS_A[2] => Mux32.IN4
BUS_A[2] => Mux33.IN4
BUS_A[2] => Mux34.IN4
BUS_A[2] => Mux35.IN4
BUS_A[2] => Mux36.IN5
BUS_A[2] => Mux37.IN2
BUS_A[2] => Mux38.IN4
BUS_A[2] => Mux39.IN4
BUS_A[2] => Mux40.IN4
BUS_A[2] => Mux41.IN4
BUS_A[2] => Mux42.IN4
BUS_A[2] => Mux43.IN4
BUS_A[2] => Mux44.IN4
BUS_A[2] => Mux45.IN4
BUS_A[2] => Mux46.IN4
BUS_A[2] => Mux47.IN4
BUS_A[2] => Mux48.IN4
BUS_A[2] => Mux49.IN4
BUS_A[2] => Mux50.IN4
BUS_A[2] => Mux51.IN4
BUS_A[2] => Mux52.IN6
BUS_A[2] => Mux53.IN6
BUS_A[2] => Mux54.IN9
BUS_A[3] => Mux20.IN3
BUS_A[3] => Mux21.IN3
BUS_A[3] => Mux22.IN3
BUS_A[3] => Mux23.IN3
BUS_A[3] => Mux24.IN3
BUS_A[3] => Mux25.IN3
BUS_A[3] => Mux26.IN3
BUS_A[3] => Mux27.IN3
BUS_A[3] => Mux28.IN3
BUS_A[3] => Mux29.IN3
BUS_A[3] => Mux30.IN3
BUS_A[3] => Mux31.IN3
BUS_A[3] => Mux32.IN3
BUS_A[3] => Mux33.IN3
BUS_A[3] => Mux34.IN3
BUS_A[3] => Mux35.IN3
BUS_A[3] => Mux36.IN4
BUS_A[3] => Mux37.IN1
BUS_A[3] => Mux38.IN3
BUS_A[3] => Mux39.IN3
BUS_A[3] => Mux40.IN3
BUS_A[3] => Mux41.IN3
BUS_A[3] => Mux42.IN3
BUS_A[3] => Mux43.IN3
BUS_A[3] => Mux44.IN3
BUS_A[3] => Mux45.IN3
BUS_A[3] => Mux46.IN3
BUS_A[3] => Mux47.IN3
BUS_A[3] => Mux48.IN3
BUS_A[3] => Mux49.IN3
BUS_A[3] => Mux50.IN3
BUS_A[3] => Mux51.IN3
BUS_A[3] => Mux52.IN5
BUS_A[3] => Mux53.IN5
BUS_A[3] => Mux54.IN8
BUS_DO[0] <= BUS_DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[1] <= BUS_DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[2] <= BUS_DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[3] <= BUS_DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[4] <= BUS_DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[5] <= BUS_DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[6] <= BUS_DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[7] <= BUS_DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[8] <= BUS_DO[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[9] <= BUS_DO[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[10] <= BUS_DO[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[11] <= BUS_DO[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[12] <= BUS_DO[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[13] <= BUS_DO[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[14] <= BUS_DO[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DO[15] <= BUS_DO[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_DI[0] => Equal1.IN31
BUS_DI[0] => Equal2.IN7
BUS_DI[0] => Mux35.IN5
BUS_DI[1] => Equal1.IN30
BUS_DI[1] => Equal2.IN6
BUS_DI[1] => Mux34.IN5
BUS_DI[2] => Equal1.IN29
BUS_DI[2] => Equal2.IN5
BUS_DI[2] => Mux33.IN5
BUS_DI[3] => Equal1.IN28
BUS_DI[3] => Equal2.IN4
BUS_DI[3] => Mux32.IN5
BUS_DI[4] => Equal1.IN27
BUS_DI[4] => Mux31.IN5
BUS_DI[5] => Equal1.IN26
BUS_DI[5] => Mux30.IN5
BUS_DI[6] => Equal1.IN25
BUS_DI[6] => Mux29.IN5
BUS_DI[7] => Equal1.IN24
BUS_DI[7] => Mux28.IN5
BUS_DI[8] => Equal1.IN23
BUS_DI[8] => Mux27.IN5
BUS_DI[9] => Equal1.IN22
BUS_DI[9] => Mux26.IN5
BUS_DI[10] => Equal1.IN21
BUS_DI[10] => Mux25.IN5
BUS_DI[11] => Equal1.IN20
BUS_DI[11] => Mux24.IN5
BUS_DI[12] => Equal1.IN19
BUS_DI[12] => Mux23.IN5
BUS_DI[13] => Equal1.IN18
BUS_DI[13] => Mux22.IN5
BUS_DI[14] => Equal1.IN17
BUS_DI[14] => Mux21.IN5
BUS_DI[15] => Equal1.IN16
BUS_DI[15] => Mux20.IN5
BUS_SEL => process_0.IN1
BUS_SEL => DTACK_N.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => XST.OUTPUTSELECT
BUS_SEL => CA.OUTPUTSELECT
BUS_SEL => HALT.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => BUS_DO.OUTPUTSELECT
BUS_SEL => SA.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => XST.OUTPUTSELECT
BUS_RNW => CA.OUTPUTSELECT
BUS_RNW => HALT.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => BUS_DO.OUTPUTSELECT
BUS_RNW => SA.OUTPUTSELECT
BUS_DTACK_N <= DTACK_N.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[1] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[2] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[3] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[4] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[5] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[6] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[7] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[8] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[9] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[10] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[11] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[12] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[13] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[14] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[15] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[16] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[17] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[18] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[19] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_A[20] <= ROM_A.DB_MAX_OUTPUT_PORT_TYPE
ROM_DI[0] => ROM_DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[0] => DATA.DATAB
ROM_DI[1] => ROM_DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[1] => DATA.DATAB
ROM_DI[2] => ROM_DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[2] => DATA.DATAB
ROM_DI[3] => ROM_DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[3] => DATA.DATAB
ROM_DI[4] => ROM_DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[4] => DATA.DATAB
ROM_DI[5] => ROM_DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[5] => DATA.DATAB
ROM_DI[6] => ROM_DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[6] => DATA.DATAB
ROM_DI[7] => ROM_DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[7] => DATA.DATAB
ROM_DI[8] => ROM_DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[8] => DATA.DATAB
ROM_DI[9] => ROM_DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[9] => DATA.DATAB
ROM_DI[10] => ROM_DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[10] => DATA.DATAB
ROM_DI[11] => ROM_DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[11] => DATA.DATAB
ROM_DI[12] => ROM_DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[12] => DATA.DATAB
ROM_DI[13] => ROM_DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[13] => DATA.DATAB
ROM_DI[14] => ROM_DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[14] => DATA.DATAB
ROM_DI[15] => ROM_DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_DI[15] => DATA.DATAB
ROM_REQ <= MA_ROM_REQ.DB_MAX_OUTPUT_PORT_TYPE
ROM_ACK => process_2.IN1
ROM_ACK => MA_ROM_REQ.DATAB
ROM_ACK => MA_ROM_REQ.DATAB
DRAM_A[1] <= DRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[2] <= DRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[3] <= DRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[4] <= DRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[5] <= DRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[6] <= DRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[7] <= DRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[8] <= DRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[9] <= DRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[10] <= DRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[11] <= DRAM_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[12] <= DRAM_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[13] <= DRAM_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[14] <= DRAM_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[15] <= DRAM_A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_A[16] <= DRAM_A[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => DATA.DATAB
DRAM_DI[0] => res.DATAA
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => DATA.DATAB
DRAM_DI[1] => res.DATAA
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => DATA.DATAB
DRAM_DI[2] => res.DATAA
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => DATA.DATAB
DRAM_DI[3] => res.DATAA
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => DATA.DATAB
DRAM_DI[4] => res.DATAA
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => DATA.DATAB
DRAM_DI[5] => res.DATAA
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => DATA.DATAB
DRAM_DI[6] => res.DATAA
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => DATA.DATAB
DRAM_DI[7] => res.DATAA
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => DATA.DATAB
DRAM_DI[8] => res.DATAA
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => DATA.DATAB
DRAM_DI[9] => res.DATAA
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => DATA.DATAB
DRAM_DI[10] => res.DATAA
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => DATA.DATAB
DRAM_DI[11] => res.DATAA
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => DATA.DATAB
DRAM_DI[12] => res.DATAA
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => DATA.DATAB
DRAM_DI[13] => res.DATAA
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => DATA.DATAB
DRAM_DI[14] => res.DATAA
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => DATA.DATAB
DRAM_DI[15] => res.DATAA
DRAM_DO[0] <= DRAM_DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[1] <= DRAM_DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[2] <= DRAM_DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[3] <= DRAM_DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[4] <= DRAM_DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[5] <= DRAM_DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[6] <= DRAM_DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[7] <= DRAM_DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[8] <= DRAM_DO[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[9] <= DRAM_DO[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[10] <= DRAM_DO[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[11] <= DRAM_DO[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[12] <= DRAM_DO[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[13] <= DRAM_DO[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[14] <= DRAM_DO[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DO[15] <= DRAM_DO[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE <= DRAM_WE~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_REQ <= DRAM_REQ_REG.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ACK => process_2.IN1
DRAM_ACK => DRAM_REQ_REG.DATAB
DRAM_ACK => DRAM_REQ_REG.DATAB
HALTED <= HALT.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVP:SVP|SSP160x:SSP160x
CLK => IND_ADDR[0].CLK
CLK => IND_ADDR[1].CLK
CLK => IND_ADDR[2].CLK
CLK => IND_ADDR[3].CLK
CLK => IND_ADDR[4].CLK
CLK => IND_ADDR[5].CLK
CLK => IND_ADDR[6].CLK
CLK => IND_ADDR[7].CLK
CLK => IND_ADDR[8].CLK
CLK => IND_ADDR[9].CLK
CLK => IND_ADDR[10].CLK
CLK => IND_ADDR[11].CLK
CLK => IND_ADDR[12].CLK
CLK => IND_ADDR[13].CLK
CLK => IND_ADDR[14].CLK
CLK => IND_ADDR[15].CLK
CLK => PREG[7][0].CLK
CLK => PREG[7][1].CLK
CLK => PREG[7][2].CLK
CLK => PREG[7][3].CLK
CLK => PREG[7][4].CLK
CLK => PREG[7][5].CLK
CLK => PREG[7][6].CLK
CLK => PREG[7][7].CLK
CLK => PREG[6][0].CLK
CLK => PREG[6][1].CLK
CLK => PREG[6][2].CLK
CLK => PREG[6][3].CLK
CLK => PREG[6][4].CLK
CLK => PREG[6][5].CLK
CLK => PREG[6][6].CLK
CLK => PREG[6][7].CLK
CLK => PREG[5][0].CLK
CLK => PREG[5][1].CLK
CLK => PREG[5][2].CLK
CLK => PREG[5][3].CLK
CLK => PREG[5][4].CLK
CLK => PREG[5][5].CLK
CLK => PREG[5][6].CLK
CLK => PREG[5][7].CLK
CLK => PREG[4][0].CLK
CLK => PREG[4][1].CLK
CLK => PREG[4][2].CLK
CLK => PREG[4][3].CLK
CLK => PREG[4][4].CLK
CLK => PREG[4][5].CLK
CLK => PREG[4][6].CLK
CLK => PREG[4][7].CLK
CLK => PREG[3][0].CLK
CLK => PREG[3][1].CLK
CLK => PREG[3][2].CLK
CLK => PREG[3][3].CLK
CLK => PREG[3][4].CLK
CLK => PREG[3][5].CLK
CLK => PREG[3][6].CLK
CLK => PREG[3][7].CLK
CLK => PREG[2][0].CLK
CLK => PREG[2][1].CLK
CLK => PREG[2][2].CLK
CLK => PREG[2][3].CLK
CLK => PREG[2][4].CLK
CLK => PREG[2][5].CLK
CLK => PREG[2][6].CLK
CLK => PREG[2][7].CLK
CLK => PREG[1][0].CLK
CLK => PREG[1][1].CLK
CLK => PREG[1][2].CLK
CLK => PREG[1][3].CLK
CLK => PREG[1][4].CLK
CLK => PREG[1][5].CLK
CLK => PREG[1][6].CLK
CLK => PREG[1][7].CLK
CLK => PREG[0][0].CLK
CLK => PREG[0][1].CLK
CLK => PREG[0][2].CLK
CLK => PREG[0][3].CLK
CLK => PREG[0][4].CLK
CLK => PREG[0][5].CLK
CLK => PREG[0][6].CLK
CLK => PREG[0][7].CLK
CLK => MACS.CLK
CLK => OP.CLK
CLK => IE.CLK
CLK => ST6.CLK
CLK => ST5.CLK
CLK => RB[0].CLK
CLK => RB[1].CLK
CLK => RPL[0].CLK
CLK => RPL[1].CLK
CLK => RPL[2].CLK
CLK => STACK_POS[0].CLK
CLK => STACK_POS[1].CLK
CLK => STACK_POS[2].CLK
CLK => STACK[5][0].CLK
CLK => STACK[5][1].CLK
CLK => STACK[5][2].CLK
CLK => STACK[5][3].CLK
CLK => STACK[5][4].CLK
CLK => STACK[5][5].CLK
CLK => STACK[5][6].CLK
CLK => STACK[5][7].CLK
CLK => STACK[5][8].CLK
CLK => STACK[5][9].CLK
CLK => STACK[5][10].CLK
CLK => STACK[5][11].CLK
CLK => STACK[5][12].CLK
CLK => STACK[5][13].CLK
CLK => STACK[5][14].CLK
CLK => STACK[5][15].CLK
CLK => STACK[4][0].CLK
CLK => STACK[4][1].CLK
CLK => STACK[4][2].CLK
CLK => STACK[4][3].CLK
CLK => STACK[4][4].CLK
CLK => STACK[4][5].CLK
CLK => STACK[4][6].CLK
CLK => STACK[4][7].CLK
CLK => STACK[4][8].CLK
CLK => STACK[4][9].CLK
CLK => STACK[4][10].CLK
CLK => STACK[4][11].CLK
CLK => STACK[4][12].CLK
CLK => STACK[4][13].CLK
CLK => STACK[4][14].CLK
CLK => STACK[4][15].CLK
CLK => STACK[3][0].CLK
CLK => STACK[3][1].CLK
CLK => STACK[3][2].CLK
CLK => STACK[3][3].CLK
CLK => STACK[3][4].CLK
CLK => STACK[3][5].CLK
CLK => STACK[3][6].CLK
CLK => STACK[3][7].CLK
CLK => STACK[3][8].CLK
CLK => STACK[3][9].CLK
CLK => STACK[3][10].CLK
CLK => STACK[3][11].CLK
CLK => STACK[3][12].CLK
CLK => STACK[3][13].CLK
CLK => STACK[3][14].CLK
CLK => STACK[3][15].CLK
CLK => STACK[2][0].CLK
CLK => STACK[2][1].CLK
CLK => STACK[2][2].CLK
CLK => STACK[2][3].CLK
CLK => STACK[2][4].CLK
CLK => STACK[2][5].CLK
CLK => STACK[2][6].CLK
CLK => STACK[2][7].CLK
CLK => STACK[2][8].CLK
CLK => STACK[2][9].CLK
CLK => STACK[2][10].CLK
CLK => STACK[2][11].CLK
CLK => STACK[2][12].CLK
CLK => STACK[2][13].CLK
CLK => STACK[2][14].CLK
CLK => STACK[2][15].CLK
CLK => STACK[1][0].CLK
CLK => STACK[1][1].CLK
CLK => STACK[1][2].CLK
CLK => STACK[1][3].CLK
CLK => STACK[1][4].CLK
CLK => STACK[1][5].CLK
CLK => STACK[1][6].CLK
CLK => STACK[1][7].CLK
CLK => STACK[1][8].CLK
CLK => STACK[1][9].CLK
CLK => STACK[1][10].CLK
CLK => STACK[1][11].CLK
CLK => STACK[1][12].CLK
CLK => STACK[1][13].CLK
CLK => STACK[1][14].CLK
CLK => STACK[1][15].CLK
CLK => STACK[0][0].CLK
CLK => STACK[0][1].CLK
CLK => STACK[0][2].CLK
CLK => STACK[0][3].CLK
CLK => STACK[0][4].CLK
CLK => STACK[0][5].CLK
CLK => STACK[0][6].CLK
CLK => STACK[0][7].CLK
CLK => STACK[0][8].CLK
CLK => STACK[0][9].CLK
CLK => STACK[0][10].CLK
CLK => STACK[0][11].CLK
CLK => STACK[0][12].CLK
CLK => STACK[0][13].CLK
CLK => STACK[0][14].CLK
CLK => STACK[0][15].CLK
CLK => PC[0].CLK
CLK => PC[1].CLK
CLK => PC[2].CLK
CLK => PC[3].CLK
CLK => PC[4].CLK
CLK => PC[5].CLK
CLK => PC[6].CLK
CLK => PC[7].CLK
CLK => PC[8].CLK
CLK => PC[9].CLK
CLK => PC[10].CLK
CLK => PC[11].CLK
CLK => PC[12].CLK
CLK => PC[13].CLK
CLK => PC[14].CLK
CLK => PC[15].CLK
CLK => Y[0].CLK
CLK => Y[1].CLK
CLK => Y[2].CLK
CLK => Y[3].CLK
CLK => Y[4].CLK
CLK => Y[5].CLK
CLK => Y[6].CLK
CLK => Y[7].CLK
CLK => Y[8].CLK
CLK => Y[9].CLK
CLK => Y[10].CLK
CLK => Y[11].CLK
CLK => Y[12].CLK
CLK => Y[13].CLK
CLK => Y[14].CLK
CLK => Y[15].CLK
CLK => X[0].CLK
CLK => X[1].CLK
CLK => X[2].CLK
CLK => X[3].CLK
CLK => X[4].CLK
CLK => X[5].CLK
CLK => X[6].CLK
CLK => X[7].CLK
CLK => X[8].CLK
CLK => X[9].CLK
CLK => X[10].CLK
CLK => X[11].CLK
CLK => X[12].CLK
CLK => X[13].CLK
CLK => X[14].CLK
CLK => X[15].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => A[5].CLK
CLK => A[6].CLK
CLK => A[7].CLK
CLK => A[8].CLK
CLK => A[9].CLK
CLK => A[10].CLK
CLK => A[11].CLK
CLK => A[12].CLK
CLK => A[13].CLK
CLK => A[14].CLK
CLK => A[15].CLK
CLK => A[16].CLK
CLK => A[17].CLK
CLK => A[18].CLK
CLK => A[19].CLK
CLK => A[20].CLK
CLK => A[21].CLK
CLK => A[22].CLK
CLK => A[23].CLK
CLK => A[24].CLK
CLK => A[25].CLK
CLK => A[26].CLK
CLK => A[27].CLK
CLK => A[28].CLK
CLK => A[29].CLK
CLK => A[30].CLK
CLK => A[31].CLK
CLK => FLAG_OV.CLK
CLK => FLAG_L.CLK
CLK => FLAG_N.CLK
CLK => FLAG_Z.CLK
CLK => IR_SAVED[0].CLK
CLK => IR_SAVED[1].CLK
CLK => IR_SAVED[2].CLK
CLK => IR_SAVED[3].CLK
CLK => IR_SAVED[4].CLK
CLK => IR_SAVED[5].CLK
CLK => IR_SAVED[6].CLK
CLK => IR_SAVED[7].CLK
CLK => IR_SAVED[8].CLK
CLK => IR_SAVED[9].CLK
CLK => IR_SAVED[10].CLK
CLK => IR_SAVED[11].CLK
CLK => IR_SAVED[12].CLK
CLK => IR_SAVED[13].CLK
CLK => IR_SAVED[14].CLK
CLK => IR_SAVED[15].CLK
CLK => IND_EXT_CYCLE.CLK
CLK => IMM16_EXT_CYCLE.CLK
CLK => dualportram:RAMAB.clock
RST_N => STACK_POS[0].ACLR
RST_N => STACK_POS[1].ACLR
RST_N => STACK_POS[2].ACLR
RST_N => STACK[5][0].ACLR
RST_N => STACK[5][1].ACLR
RST_N => STACK[5][2].ACLR
RST_N => STACK[5][3].ACLR
RST_N => STACK[5][4].ACLR
RST_N => STACK[5][5].ACLR
RST_N => STACK[5][6].ACLR
RST_N => STACK[5][7].ACLR
RST_N => STACK[5][8].ACLR
RST_N => STACK[5][9].ACLR
RST_N => STACK[5][10].ACLR
RST_N => STACK[5][11].ACLR
RST_N => STACK[5][12].ACLR
RST_N => STACK[5][13].ACLR
RST_N => STACK[5][14].ACLR
RST_N => STACK[5][15].ACLR
RST_N => STACK[4][0].ACLR
RST_N => STACK[4][1].ACLR
RST_N => STACK[4][2].ACLR
RST_N => STACK[4][3].ACLR
RST_N => STACK[4][4].ACLR
RST_N => STACK[4][5].ACLR
RST_N => STACK[4][6].ACLR
RST_N => STACK[4][7].ACLR
RST_N => STACK[4][8].ACLR
RST_N => STACK[4][9].ACLR
RST_N => STACK[4][10].ACLR
RST_N => STACK[4][11].ACLR
RST_N => STACK[4][12].ACLR
RST_N => STACK[4][13].ACLR
RST_N => STACK[4][14].ACLR
RST_N => STACK[4][15].ACLR
RST_N => STACK[3][0].ACLR
RST_N => STACK[3][1].ACLR
RST_N => STACK[3][2].ACLR
RST_N => STACK[3][3].ACLR
RST_N => STACK[3][4].ACLR
RST_N => STACK[3][5].ACLR
RST_N => STACK[3][6].ACLR
RST_N => STACK[3][7].ACLR
RST_N => STACK[3][8].ACLR
RST_N => STACK[3][9].ACLR
RST_N => STACK[3][10].ACLR
RST_N => STACK[3][11].ACLR
RST_N => STACK[3][12].ACLR
RST_N => STACK[3][13].ACLR
RST_N => STACK[3][14].ACLR
RST_N => STACK[3][15].ACLR
RST_N => STACK[2][0].ACLR
RST_N => STACK[2][1].ACLR
RST_N => STACK[2][2].ACLR
RST_N => STACK[2][3].ACLR
RST_N => STACK[2][4].ACLR
RST_N => STACK[2][5].ACLR
RST_N => STACK[2][6].ACLR
RST_N => STACK[2][7].ACLR
RST_N => STACK[2][8].ACLR
RST_N => STACK[2][9].ACLR
RST_N => STACK[2][10].ACLR
RST_N => STACK[2][11].ACLR
RST_N => STACK[2][12].ACLR
RST_N => STACK[2][13].ACLR
RST_N => STACK[2][14].ACLR
RST_N => STACK[2][15].ACLR
RST_N => STACK[1][0].ACLR
RST_N => STACK[1][1].ACLR
RST_N => STACK[1][2].ACLR
RST_N => STACK[1][3].ACLR
RST_N => STACK[1][4].ACLR
RST_N => STACK[1][5].ACLR
RST_N => STACK[1][6].ACLR
RST_N => STACK[1][7].ACLR
RST_N => STACK[1][8].ACLR
RST_N => STACK[1][9].ACLR
RST_N => STACK[1][10].ACLR
RST_N => STACK[1][11].ACLR
RST_N => STACK[1][12].ACLR
RST_N => STACK[1][13].ACLR
RST_N => STACK[1][14].ACLR
RST_N => STACK[1][15].ACLR
RST_N => STACK[0][0].ACLR
RST_N => STACK[0][1].ACLR
RST_N => STACK[0][2].ACLR
RST_N => STACK[0][3].ACLR
RST_N => STACK[0][4].ACLR
RST_N => STACK[0][5].ACLR
RST_N => STACK[0][6].ACLR
RST_N => STACK[0][7].ACLR
RST_N => STACK[0][8].ACLR
RST_N => STACK[0][9].ACLR
RST_N => STACK[0][10].ACLR
RST_N => STACK[0][11].ACLR
RST_N => STACK[0][12].ACLR
RST_N => STACK[0][13].ACLR
RST_N => STACK[0][14].ACLR
RST_N => STACK[0][15].ACLR
RST_N => PC[0].ACLR
RST_N => PC[1].ACLR
RST_N => PC[2].ACLR
RST_N => PC[3].ACLR
RST_N => PC[4].ACLR
RST_N => PC[5].ACLR
RST_N => PC[6].ACLR
RST_N => PC[7].ACLR
RST_N => PC[8].ACLR
RST_N => PC[9].ACLR
RST_N => PC[10].PRESET
RST_N => PC[11].ACLR
RST_N => PC[12].ACLR
RST_N => PC[13].ACLR
RST_N => PC[14].ACLR
RST_N => PC[15].ACLR
RST_N => IR_SAVED[0].ACLR
RST_N => IR_SAVED[1].ACLR
RST_N => IR_SAVED[2].ACLR
RST_N => IR_SAVED[3].ACLR
RST_N => IR_SAVED[4].ACLR
RST_N => IR_SAVED[5].ACLR
RST_N => IR_SAVED[6].ACLR
RST_N => IR_SAVED[7].ACLR
RST_N => IR_SAVED[8].ACLR
RST_N => IR_SAVED[9].ACLR
RST_N => IR_SAVED[10].ACLR
RST_N => IR_SAVED[11].ACLR
RST_N => IR_SAVED[12].ACLR
RST_N => IR_SAVED[13].ACLR
RST_N => IR_SAVED[14].ACLR
RST_N => IR_SAVED[15].ACLR
RST_N => IND_EXT_CYCLE.ACLR
RST_N => IMM16_EXT_CYCLE.ACLR
RST_N => MACS.ACLR
RST_N => OP.ACLR
RST_N => IE.ACLR
RST_N => ST6.ACLR
RST_N => ST5.ACLR
RST_N => RB[0].ACLR
RST_N => RB[1].ACLR
RST_N => RPL[0].ACLR
RST_N => RPL[1].ACLR
RST_N => RPL[2].ACLR
RST_N => FLAG_OV.ACLR
RST_N => FLAG_L.ACLR
RST_N => FLAG_N.ACLR
RST_N => FLAG_Z.ACLR
RST_N => A[0].ACLR
RST_N => A[1].ACLR
RST_N => A[2].ACLR
RST_N => A[3].ACLR
RST_N => A[4].ACLR
RST_N => A[5].ACLR
RST_N => A[6].ACLR
RST_N => A[7].ACLR
RST_N => A[8].ACLR
RST_N => A[9].ACLR
RST_N => A[10].ACLR
RST_N => A[11].ACLR
RST_N => A[12].ACLR
RST_N => A[13].ACLR
RST_N => A[14].ACLR
RST_N => A[15].ACLR
RST_N => A[16].ACLR
RST_N => A[17].ACLR
RST_N => A[18].ACLR
RST_N => A[19].ACLR
RST_N => A[20].ACLR
RST_N => A[21].ACLR
RST_N => A[22].ACLR
RST_N => A[23].ACLR
RST_N => A[24].ACLR
RST_N => A[25].ACLR
RST_N => A[26].ACLR
RST_N => A[27].ACLR
RST_N => A[28].ACLR
RST_N => A[29].ACLR
RST_N => A[30].ACLR
RST_N => A[31].ACLR
RST_N => Y[0].ACLR
RST_N => Y[1].ACLR
RST_N => Y[2].ACLR
RST_N => Y[3].ACLR
RST_N => Y[4].ACLR
RST_N => Y[5].ACLR
RST_N => Y[6].ACLR
RST_N => Y[7].ACLR
RST_N => Y[8].ACLR
RST_N => Y[9].ACLR
RST_N => Y[10].ACLR
RST_N => Y[11].ACLR
RST_N => Y[12].ACLR
RST_N => Y[13].ACLR
RST_N => Y[14].ACLR
RST_N => Y[15].ACLR
RST_N => X[0].ACLR
RST_N => X[1].ACLR
RST_N => X[2].ACLR
RST_N => X[3].ACLR
RST_N => X[4].ACLR
RST_N => X[5].ACLR
RST_N => X[6].ACLR
RST_N => X[7].ACLR
RST_N => X[8].ACLR
RST_N => X[9].ACLR
RST_N => X[10].ACLR
RST_N => X[11].ACLR
RST_N => X[12].ACLR
RST_N => X[13].ACLR
RST_N => X[14].ACLR
RST_N => X[15].ACLR
RST_N => PREG[7][0].ACLR
RST_N => PREG[7][1].ACLR
RST_N => PREG[7][2].ACLR
RST_N => PREG[7][3].ACLR
RST_N => PREG[7][4].ACLR
RST_N => PREG[7][5].ACLR
RST_N => PREG[7][6].ACLR
RST_N => PREG[7][7].ACLR
RST_N => PREG[6][0].ACLR
RST_N => PREG[6][1].ACLR
RST_N => PREG[6][2].ACLR
RST_N => PREG[6][3].ACLR
RST_N => PREG[6][4].ACLR
RST_N => PREG[6][5].ACLR
RST_N => PREG[6][6].ACLR
RST_N => PREG[6][7].ACLR
RST_N => PREG[5][0].ACLR
RST_N => PREG[5][1].ACLR
RST_N => PREG[5][2].ACLR
RST_N => PREG[5][3].ACLR
RST_N => PREG[5][4].ACLR
RST_N => PREG[5][5].ACLR
RST_N => PREG[5][6].ACLR
RST_N => PREG[5][7].ACLR
RST_N => PREG[4][0].ACLR
RST_N => PREG[4][1].ACLR
RST_N => PREG[4][2].ACLR
RST_N => PREG[4][3].ACLR
RST_N => PREG[4][4].ACLR
RST_N => PREG[4][5].ACLR
RST_N => PREG[4][6].ACLR
RST_N => PREG[4][7].ACLR
RST_N => PREG[3][0].ACLR
RST_N => PREG[3][1].ACLR
RST_N => PREG[3][2].ACLR
RST_N => PREG[3][3].ACLR
RST_N => PREG[3][4].ACLR
RST_N => PREG[3][5].ACLR
RST_N => PREG[3][6].ACLR
RST_N => PREG[3][7].ACLR
RST_N => PREG[2][0].ACLR
RST_N => PREG[2][1].ACLR
RST_N => PREG[2][2].ACLR
RST_N => PREG[2][3].ACLR
RST_N => PREG[2][4].ACLR
RST_N => PREG[2][5].ACLR
RST_N => PREG[2][6].ACLR
RST_N => PREG[2][7].ACLR
RST_N => PREG[1][0].ACLR
RST_N => PREG[1][1].ACLR
RST_N => PREG[1][2].ACLR
RST_N => PREG[1][3].ACLR
RST_N => PREG[1][4].ACLR
RST_N => PREG[1][5].ACLR
RST_N => PREG[1][6].ACLR
RST_N => PREG[1][7].ACLR
RST_N => PREG[0][0].ACLR
RST_N => PREG[0][1].ACLR
RST_N => PREG[0][2].ACLR
RST_N => PREG[0][3].ACLR
RST_N => PREG[0][4].ACLR
RST_N => PREG[0][5].ACLR
RST_N => PREG[0][6].ACLR
RST_N => PREG[0][7].ACLR
RST_N => IND_ADDR[0].ACLR
RST_N => IND_ADDR[1].ACLR
RST_N => IND_ADDR[2].ACLR
RST_N => IND_ADDR[3].ACLR
RST_N => IND_ADDR[4].ACLR
RST_N => IND_ADDR[5].ACLR
RST_N => IND_ADDR[6].ACLR
RST_N => IND_ADDR[7].ACLR
RST_N => IND_ADDR[8].ACLR
RST_N => IND_ADDR[9].ACLR
RST_N => IND_ADDR[10].ACLR
RST_N => IND_ADDR[11].ACLR
RST_N => IND_ADDR[12].ACLR
RST_N => IND_ADDR[13].ACLR
RST_N => IND_ADDR[14].ACLR
RST_N => IND_ADDR[15].ACLR
ENABLE => EN.IN0
PA[0] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[1] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[2] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[3] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[4] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[5] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[6] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[7] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[8] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[9] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[10] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[11] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[12] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[13] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[14] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PA[15] <= PA.DB_MAX_OUTPUT_PORT_TYPE
PDI[0] => INST.Y[0].DATAB
PDI[0] => Mux105.IN8
PDI[0] => Mux105.IN9
PDI[0] => Mux105.IN10
PDI[0] => Mux105.IN11
PDI[0] => Mux105.IN12
PDI[0] => PC.DATAB
PDI[1] => INST.Y[1].DATAB
PDI[1] => Mux104.IN8
PDI[1] => Mux104.IN9
PDI[1] => Mux104.IN10
PDI[1] => Mux104.IN11
PDI[1] => Mux104.IN12
PDI[1] => PC.DATAB
PDI[2] => IR[2].DATAB
PDI[2] => Mux103.IN8
PDI[2] => Mux103.IN9
PDI[2] => Mux103.IN10
PDI[2] => Mux103.IN11
PDI[2] => Mux103.IN12
PDI[2] => PC.DATAB
PDI[3] => IR[3].DATAB
PDI[3] => Mux102.IN8
PDI[3] => Mux102.IN9
PDI[3] => Mux102.IN10
PDI[3] => Mux102.IN11
PDI[3] => Mux102.IN12
PDI[3] => PC.DATAB
PDI[4] => INST.X[0].DATAB
PDI[4] => Mux101.IN8
PDI[4] => Mux101.IN9
PDI[4] => Mux101.IN10
PDI[4] => Mux101.IN11
PDI[4] => Mux101.IN12
PDI[4] => PC.DATAB
PDI[5] => INST.X[1].DATAB
PDI[5] => Mux100.IN8
PDI[5] => Mux100.IN9
PDI[5] => Mux100.IN10
PDI[5] => Mux100.IN11
PDI[5] => Mux100.IN12
PDI[5] => PC.DATAB
PDI[6] => INST.X[2].DATAB
PDI[6] => Mux99.IN8
PDI[6] => Mux99.IN9
PDI[6] => Mux99.IN10
PDI[6] => Mux99.IN11
PDI[6] => Mux99.IN12
PDI[6] => PC.DATAB
PDI[7] => INST.X[3].DATAB
PDI[7] => Mux98.IN8
PDI[7] => Mux98.IN9
PDI[7] => Mux98.IN10
PDI[7] => Mux98.IN11
PDI[7] => Mux98.IN12
PDI[7] => PC.DATAB
PDI[8] => IR[8].DATAB
PDI[8] => Mux97.IN16
PDI[8] => Mux97.IN17
PDI[8] => Mux97.IN18
PDI[8] => Mux97.IN19
PDI[8] => Mux97.IN20
PDI[8] => PC.DATAB
PDI[9] => IR[9].DATAB
PDI[9] => Mux96.IN16
PDI[9] => Mux96.IN17
PDI[9] => Mux96.IN18
PDI[9] => Mux96.IN19
PDI[9] => Mux96.IN20
PDI[9] => PC.DATAB
PDI[10] => IR[10].DATAB
PDI[10] => Mux95.IN16
PDI[10] => Mux95.IN17
PDI[10] => Mux95.IN18
PDI[10] => Mux95.IN19
PDI[10] => Mux95.IN20
PDI[10] => PC.DATAB
PDI[11] => IR[11].DATAB
PDI[11] => Mux94.IN16
PDI[11] => Mux94.IN17
PDI[11] => Mux94.IN18
PDI[11] => Mux94.IN19
PDI[11] => Mux94.IN20
PDI[11] => PC.DATAB
PDI[12] => IR[12].DATAB
PDI[12] => Mux93.IN16
PDI[12] => Mux93.IN17
PDI[12] => Mux93.IN18
PDI[12] => Mux93.IN19
PDI[12] => Mux93.IN20
PDI[12] => PC.DATAB
PDI[13] => IR[13].DATAB
PDI[13] => Mux92.IN16
PDI[13] => Mux92.IN17
PDI[13] => Mux92.IN18
PDI[13] => Mux92.IN19
PDI[13] => Mux92.IN20
PDI[13] => PC.DATAB
PDI[14] => IR[14].DATAB
PDI[14] => Mux91.IN16
PDI[14] => Mux91.IN17
PDI[14] => Mux91.IN18
PDI[14] => Mux91.IN19
PDI[14] => Mux91.IN20
PDI[14] => PC.DATAB
PDI[15] => IR[15].DATAB
PDI[15] => Mux90.IN16
PDI[15] => Mux90.IN17
PDI[15] => Mux90.IN18
PDI[15] => Mux90.IN19
PDI[15] => Mux90.IN20
PDI[15] => PC.DATAB
SS => EN.IN1
SS => LAST_CYCLE.DATAB
EA[0] <= EA.DB_MAX_OUTPUT_PORT_TYPE
EA[1] <= EA.DB_MAX_OUTPUT_PORT_TYPE
EA[2] <= EA.DB_MAX_OUTPUT_PORT_TYPE
EXTI[0] => Mux73.IN1
EXTI[0] => Mux73.IN2
EXTI[0] => Mux73.IN3
EXTI[0] => Mux73.IN4
EXTI[0] => Mux73.IN5
EXTI[0] => Mux73.IN6
EXTI[0] => Mux73.IN7
EXTI[1] => Mux72.IN1
EXTI[1] => Mux72.IN2
EXTI[1] => Mux72.IN3
EXTI[1] => Mux72.IN4
EXTI[1] => Mux72.IN5
EXTI[1] => Mux72.IN6
EXTI[1] => Mux72.IN7
EXTI[2] => Mux71.IN1
EXTI[2] => Mux71.IN2
EXTI[2] => Mux71.IN3
EXTI[2] => Mux71.IN4
EXTI[2] => Mux71.IN5
EXTI[2] => Mux71.IN6
EXTI[2] => Mux71.IN7
EXTI[3] => Mux70.IN1
EXTI[3] => Mux70.IN2
EXTI[3] => Mux70.IN3
EXTI[3] => Mux70.IN4
EXTI[3] => Mux70.IN5
EXTI[3] => Mux70.IN6
EXTI[3] => Mux70.IN7
EXTI[4] => Mux69.IN1
EXTI[4] => Mux69.IN2
EXTI[4] => Mux69.IN3
EXTI[4] => Mux69.IN4
EXTI[4] => Mux69.IN5
EXTI[4] => Mux69.IN6
EXTI[4] => Mux69.IN7
EXTI[5] => Mux68.IN1
EXTI[5] => Mux68.IN2
EXTI[5] => Mux68.IN3
EXTI[5] => Mux68.IN4
EXTI[5] => Mux68.IN5
EXTI[5] => Mux68.IN6
EXTI[5] => Mux68.IN7
EXTI[6] => Mux67.IN1
EXTI[6] => Mux67.IN2
EXTI[6] => Mux67.IN3
EXTI[6] => Mux67.IN4
EXTI[6] => Mux67.IN5
EXTI[6] => Mux67.IN6
EXTI[6] => Mux67.IN7
EXTI[7] => Mux66.IN1
EXTI[7] => Mux66.IN2
EXTI[7] => Mux66.IN3
EXTI[7] => Mux66.IN4
EXTI[7] => Mux66.IN5
EXTI[7] => Mux66.IN6
EXTI[7] => Mux66.IN7
EXTI[8] => Mux65.IN1
EXTI[8] => Mux65.IN2
EXTI[8] => Mux65.IN3
EXTI[8] => Mux65.IN4
EXTI[8] => Mux65.IN5
EXTI[8] => Mux65.IN6
EXTI[8] => Mux65.IN7
EXTI[9] => Mux64.IN1
EXTI[9] => Mux64.IN2
EXTI[9] => Mux64.IN3
EXTI[9] => Mux64.IN4
EXTI[9] => Mux64.IN5
EXTI[9] => Mux64.IN6
EXTI[9] => Mux64.IN7
EXTI[10] => Mux63.IN1
EXTI[10] => Mux63.IN2
EXTI[10] => Mux63.IN3
EXTI[10] => Mux63.IN4
EXTI[10] => Mux63.IN5
EXTI[10] => Mux63.IN6
EXTI[10] => Mux63.IN7
EXTI[11] => Mux62.IN1
EXTI[11] => Mux62.IN2
EXTI[11] => Mux62.IN3
EXTI[11] => Mux62.IN4
EXTI[11] => Mux62.IN5
EXTI[11] => Mux62.IN6
EXTI[11] => Mux62.IN7
EXTI[12] => Mux61.IN1
EXTI[12] => Mux61.IN2
EXTI[12] => Mux61.IN3
EXTI[12] => Mux61.IN4
EXTI[12] => Mux61.IN5
EXTI[12] => Mux61.IN6
EXTI[12] => Mux61.IN7
EXTI[13] => Mux60.IN1
EXTI[13] => Mux60.IN2
EXTI[13] => Mux60.IN3
EXTI[13] => Mux60.IN4
EXTI[13] => Mux60.IN5
EXTI[13] => Mux60.IN6
EXTI[13] => Mux60.IN7
EXTI[14] => Mux59.IN1
EXTI[14] => Mux59.IN2
EXTI[14] => Mux59.IN3
EXTI[14] => Mux59.IN4
EXTI[14] => Mux59.IN5
EXTI[14] => Mux59.IN6
EXTI[14] => Mux59.IN7
EXTI[15] => Mux58.IN1
EXTI[15] => Mux58.IN2
EXTI[15] => Mux58.IN3
EXTI[15] => Mux58.IN4
EXTI[15] => Mux58.IN5
EXTI[15] => Mux58.IN6
EXTI[15] => Mux58.IN7
EXTO[0] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
EXTO[1] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
EXTO[2] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
EXTO[3] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
EXTO[4] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
EXTO[5] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
EXTO[6] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
EXTO[7] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
EXTO[8] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
EXTO[9] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
EXTO[10] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
EXTO[11] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
EXTO[12] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
EXTO[13] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
EXTO[14] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
EXTO[15] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
ESB <= ESB.DB_MAX_OUTPUT_PORT_TYPE
R_NW <= R_NW.DB_MAX_OUTPUT_PORT_TYPE
USR01[0] => Mux62.IN15
USR01[1] => Mux63.IN15
ST56[0] <= ST5.DB_MAX_OUTPUT_PORT_TYPE
ST56[1] <= ST6.DB_MAX_OUTPUT_PORT_TYPE
BLIND_RD <= BLIND_RD.DB_MAX_OUTPUT_PORT_TYPE
BLIND_WR <= BLIND_WR.DB_MAX_OUTPUT_PORT_TYPE
INST_NON <= INST_NON.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVP:SVP|SSP160x:SSP160x|DualPortRAM:RAMAB
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~34.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~33.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~32.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~31.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~30.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~29.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~28.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~27.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~26.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~51.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => ram~40.CLK
clock => ram~41.CLK
clock => ram~42.CLK
clock => ram~43.CLK
clock => ram~44.CLK
clock => ram~45.CLK
clock => ram~46.CLK
clock => ram~47.CLK
clock => ram~48.CLK
clock => ram~49.CLK
clock => ram~50.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_b[11]~reg0.CLK
clock => q_b[12]~reg0.CLK
clock => q_b[13]~reg0.CLK
clock => q_b[14]~reg0.CLK
clock => q_b[15]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => q_a[11]~reg0.CLK
clock => q_a[12]~reg0.CLK
clock => q_a[13]~reg0.CLK
clock => q_a[14]~reg0.CLK
clock => q_a[15]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~24.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~23.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~22.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~21.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~20.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~19.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~18.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~17.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~16.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~15.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~14.DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram~13.DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram~12.DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram~11.DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram~10.DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram~9.DATAIN
data_a[15] => ram.DATAIN15
data_b[0] => ram~50.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~49.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~48.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~47.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~46.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~45.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~44.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~43.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~42.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~41.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~40.DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram~39.DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram~38.DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram~37.DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram~36.DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram~35.DATAIN
data_b[15] => ram.PORTBDATAIN15
wren_a => ram~51.DATAIN
wren_a => ram.WE
wren_b => ram~25.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Virtual_Toplevel:virtualtoplevel|SVP:SVP|SinglePortRAM:IRAM
address[0] => ram~9.DATAIN
address[0] => ram.WADDR
address[0] => ram.RADDR
address[1] => ram~8.DATAIN
address[1] => ram.WADDR1
address[1] => ram.RADDR1
address[2] => ram~7.DATAIN
address[2] => ram.WADDR2
address[2] => ram.RADDR2
address[3] => ram~6.DATAIN
address[3] => ram.WADDR3
address[3] => ram.RADDR3
address[4] => ram~5.DATAIN
address[4] => ram.WADDR4
address[4] => ram.RADDR4
address[5] => ram~4.DATAIN
address[5] => ram.WADDR5
address[5] => ram.RADDR5
address[6] => ram~3.DATAIN
address[6] => ram.WADDR6
address[6] => ram.RADDR6
address[7] => ram~2.DATAIN
address[7] => ram.WADDR7
address[7] => ram.RADDR7
address[8] => ram~1.DATAIN
address[8] => ram.WADDR8
address[8] => ram.RADDR8
address[9] => ram~0.DATAIN
address[9] => ram.WADDR9
address[9] => ram.RADDR9
clock => ram~26.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => ram.CLK0
data[0] => q.DATAB
data[0] => ram~25.DATAIN
data[0] => ram.DATAIN
data[1] => q.DATAB
data[1] => ram~24.DATAIN
data[1] => ram.DATAIN1
data[2] => q.DATAB
data[2] => ram~23.DATAIN
data[2] => ram.DATAIN2
data[3] => q.DATAB
data[3] => ram~22.DATAIN
data[3] => ram.DATAIN3
data[4] => q.DATAB
data[4] => ram~21.DATAIN
data[4] => ram.DATAIN4
data[5] => q.DATAB
data[5] => ram~20.DATAIN
data[5] => ram.DATAIN5
data[6] => q.DATAB
data[6] => ram~19.DATAIN
data[6] => ram.DATAIN6
data[7] => q.DATAB
data[7] => ram~18.DATAIN
data[7] => ram.DATAIN7
data[8] => q.DATAB
data[8] => ram~17.DATAIN
data[8] => ram.DATAIN8
data[9] => q.DATAB
data[9] => ram~16.DATAIN
data[9] => ram.DATAIN9
data[10] => q.DATAB
data[10] => ram~15.DATAIN
data[10] => ram.DATAIN10
data[11] => q.DATAB
data[11] => ram~14.DATAIN
data[11] => ram.DATAIN11
data[12] => q.DATAB
data[12] => ram~13.DATAIN
data[12] => ram.DATAIN12
data[13] => q.DATAB
data[13] => ram~12.DATAIN
data[13] => ram.DATAIN13
data[14] => q.DATAB
data[14] => ram~11.DATAIN
data[14] => ram.DATAIN14
data[15] => q.DATAB
data[15] => ram~10.DATAIN
data[15] => ram.DATAIN15
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => ram~26.DATAIN
wren => ram.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|data_io:data_io_inst
clk_sys => ioctl_index[0]~reg0.CLK
clk_sys => ioctl_index[1]~reg0.CLK
clk_sys => ioctl_index[2]~reg0.CLK
clk_sys => ioctl_index[3]~reg0.CLK
clk_sys => ioctl_index[4]~reg0.CLK
clk_sys => ioctl_index[5]~reg0.CLK
clk_sys => ioctl_index[6]~reg0.CLK
clk_sys => ioctl_index[7]~reg0.CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => addr[0].CLK
clk_sys => addr[1].CLK
clk_sys => addr[2].CLK
clk_sys => addr[3].CLK
clk_sys => addr[4].CLK
clk_sys => addr[5].CLK
clk_sys => addr[6].CLK
clk_sys => addr[7].CLK
clk_sys => addr[8].CLK
clk_sys => addr[9].CLK
clk_sys => addr[10].CLK
clk_sys => addr[11].CLK
clk_sys => addr[12].CLK
clk_sys => addr[13].CLK
clk_sys => addr[14].CLK
clk_sys => addr[15].CLK
clk_sys => addr[16].CLK
clk_sys => addr[17].CLK
clk_sys => addr[18].CLK
clk_sys => addr[19].CLK
clk_sys => addr[20].CLK
clk_sys => addr[21].CLK
clk_sys => addr[22].CLK
clk_sys => addr[23].CLK
clk_sys => addr[24].CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => wr_int_direct.CLK
clk_sys => wr_int.CLK
clk_sys => ioctl_download~reg0.CLK
clk_sys => ioctl_wr~reg0.CLK
clk_sys => addr_resetD2.CLK
clk_sys => addr_resetD.CLK
clk_sys => rclk2D2.CLK
clk_sys => rclk2D.CLK
clk_sys => rclkD2.CLK
clk_sys => rclkD.CLK
SPI_SCK => index_reg[0].CLK
SPI_SCK => index_reg[1].CLK
SPI_SCK => index_reg[2].CLK
SPI_SCK => index_reg[3].CLK
SPI_SCK => index_reg[4].CLK
SPI_SCK => index_reg[5].CLK
SPI_SCK => index_reg[6].CLK
SPI_SCK => index_reg[7].CLK
SPI_SCK => rclk.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => downloading_reg.CLK
SPI_SCK => addr_reset.CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => cnf_byte[0].CLK
SPI_SCK => cnf_byte[1].CLK
SPI_SCK => cnf_byte[2].CLK
SPI_SCK => cnf_byte[3].CLK
SPI_SCK => cnf_byte[4].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => byte_cnt[10].CLK
SPI_SCK => sdo_s.CLK
SPI_SCK => sdo_s~en.CLK
SPI_SS2 => cnf_byte[0].PRESET
SPI_SS2 => cnf_byte[1].PRESET
SPI_SS2 => cnf_byte[2].PRESET
SPI_SS2 => cnf_byte[3].PRESET
SPI_SS2 => cnf_byte[4].ACLR
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => cnt[4].ACLR
SPI_SS2 => byte_cnt[0].ACLR
SPI_SS2 => byte_cnt[1].ACLR
SPI_SS2 => byte_cnt[2].ACLR
SPI_SS2 => byte_cnt[3].ACLR
SPI_SS2 => byte_cnt[4].ACLR
SPI_SS2 => byte_cnt[5].ACLR
SPI_SS2 => byte_cnt[6].ACLR
SPI_SS2 => byte_cnt[7].ACLR
SPI_SS2 => byte_cnt[8].ACLR
SPI_SS2 => byte_cnt[9].ACLR
SPI_SS2 => byte_cnt[10].ACLR
SPI_SS2 => sdo_s~en.ACLR
SPI_SS2 => sbuf[6].ENA
SPI_SS2 => sbuf[5].ENA
SPI_SS2 => sbuf[4].ENA
SPI_SS2 => sbuf[3].ENA
SPI_SS2 => sbuf[2].ENA
SPI_SS2 => sbuf[1].ENA
SPI_SS2 => sbuf[0].ENA
SPI_SS2 => cmd[7].ENA
SPI_SS2 => cmd[6].ENA
SPI_SS2 => cmd[5].ENA
SPI_SS2 => cmd[4].ENA
SPI_SS2 => cmd[3].ENA
SPI_SS2 => cmd[2].ENA
SPI_SS2 => cmd[1].ENA
SPI_SS2 => cmd[0].ENA
SPI_SS2 => addr_reset.ENA
SPI_SS2 => downloading_reg.ENA
SPI_SS2 => status[31]~reg0.ENA
SPI_SS2 => status[30]~reg0.ENA
SPI_SS2 => status[29]~reg0.ENA
SPI_SS2 => status[28]~reg0.ENA
SPI_SS2 => status[27]~reg0.ENA
SPI_SS2 => status[26]~reg0.ENA
SPI_SS2 => status[25]~reg0.ENA
SPI_SS2 => status[24]~reg0.ENA
SPI_SS2 => status[23]~reg0.ENA
SPI_SS2 => status[22]~reg0.ENA
SPI_SS2 => status[21]~reg0.ENA
SPI_SS2 => status[20]~reg0.ENA
SPI_SS2 => status[19]~reg0.ENA
SPI_SS2 => status[18]~reg0.ENA
SPI_SS2 => status[17]~reg0.ENA
SPI_SS2 => status[16]~reg0.ENA
SPI_SS2 => status[15]~reg0.ENA
SPI_SS2 => status[14]~reg0.ENA
SPI_SS2 => status[13]~reg0.ENA
SPI_SS2 => status[12]~reg0.ENA
SPI_SS2 => status[11]~reg0.ENA
SPI_SS2 => status[10]~reg0.ENA
SPI_SS2 => status[9]~reg0.ENA
SPI_SS2 => status[8]~reg0.ENA
SPI_SS2 => status[7]~reg0.ENA
SPI_SS2 => status[6]~reg0.ENA
SPI_SS2 => status[5]~reg0.ENA
SPI_SS2 => status[4]~reg0.ENA
SPI_SS2 => status[3]~reg0.ENA
SPI_SS2 => status[2]~reg0.ENA
SPI_SS2 => status[1]~reg0.ENA
SPI_SS2 => status[0]~reg0.ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => rclk.ENA
SPI_SS2 => index_reg[7].ENA
SPI_SS2 => index_reg[6].ENA
SPI_SS2 => index_reg[5].ENA
SPI_SS2 => index_reg[4].ENA
SPI_SS2 => index_reg[3].ENA
SPI_SS2 => index_reg[2].ENA
SPI_SS2 => index_reg[1].ENA
SPI_SS2 => index_reg[0].ENA
SPI_DI => sbuf.DATAB
SPI_DI => always1.IN1
SPI_DI => cmd.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => status.DATAB
SPI_DI => data_w.DATAB
SPI_DI => index_reg.DATAB
SPI_DI => always1.IN1
SPI_DO <= sdo_s.DB_MAX_OUTPUT_PORT_TYPE
clkref_n => wr_int.OUTPUTSELECT
clkref_n => wr_int_direct.OUTPUTSELECT
clkref_n => ioctl_wr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => ioctl_addr[10]~reg0.ENA
clkref_n => ioctl_addr[9]~reg0.ENA
clkref_n => ioctl_addr[8]~reg0.ENA
clkref_n => ioctl_addr[7]~reg0.ENA
clkref_n => ioctl_addr[6]~reg0.ENA
clkref_n => ioctl_addr[5]~reg0.ENA
clkref_n => ioctl_addr[4]~reg0.ENA
clkref_n => ioctl_addr[3]~reg0.ENA
clkref_n => ioctl_addr[2]~reg0.ENA
clkref_n => ioctl_addr[1]~reg0.ENA
clkref_n => ioctl_addr[0]~reg0.ENA
clkref_n => ioctl_addr[11]~reg0.ENA
clkref_n => ioctl_addr[12]~reg0.ENA
clkref_n => ioctl_addr[13]~reg0.ENA
clkref_n => ioctl_addr[14]~reg0.ENA
clkref_n => ioctl_addr[15]~reg0.ENA
clkref_n => ioctl_addr[16]~reg0.ENA
clkref_n => ioctl_addr[17]~reg0.ENA
clkref_n => ioctl_addr[18]~reg0.ENA
clkref_n => ioctl_addr[19]~reg0.ENA
clkref_n => ioctl_addr[20]~reg0.ENA
clkref_n => ioctl_addr[21]~reg0.ENA
clkref_n => ioctl_addr[22]~reg0.ENA
clkref_n => ioctl_addr[23]~reg0.ENA
clkref_n => ioctl_addr[24]~reg0.ENA
clkref_n => ioctl_dout[0]~reg0.ENA
clkref_n => ioctl_dout[1]~reg0.ENA
clkref_n => ioctl_dout[2]~reg0.ENA
clkref_n => ioctl_dout[3]~reg0.ENA
clkref_n => ioctl_dout[4]~reg0.ENA
clkref_n => ioctl_dout[5]~reg0.ENA
clkref_n => ioctl_dout[6]~reg0.ENA
clkref_n => ioctl_dout[7]~reg0.ENA
data_in[0] => Mux0.IN3
data_in[1] => Mux0.IN4
data_in[2] => Mux0.IN5
data_in[3] => Mux0.IN6
data_in[4] => Mux0.IN7
data_in[5] => Mux0.IN8
data_in[6] => Mux0.IN9
data_in[7] => Mux0.IN10
conf_str[0] => Mux2.IN4076
conf_str[1] => Mux2.IN4077
conf_str[2] => Mux2.IN4078
conf_str[3] => Mux2.IN4079
conf_str[4] => Mux2.IN4080
conf_str[5] => Mux2.IN4081
conf_str[6] => Mux2.IN4082
conf_str[7] => Mux2.IN4083
conf_str[8] => Mux2.IN4084
conf_str[9] => Mux2.IN4085
conf_str[10] => Mux2.IN4086
conf_str[11] => Mux2.IN4087
conf_str[12] => Mux2.IN4088
conf_str[13] => Mux2.IN4089
conf_str[14] => Mux2.IN4090
conf_str[15] => Mux2.IN4091
conf_str[16] => Mux2.IN4092
conf_str[17] => Mux2.IN4093
conf_str[18] => Mux2.IN4094
conf_str[19] => Mux2.IN4095
conf_str[20] => Mux2.IN4096
conf_str[21] => Mux2.IN4097
conf_str[22] => Mux2.IN4098
conf_str[23] => Mux2.IN4099
conf_str[24] => Mux2.IN4100
conf_str[25] => Mux2.IN4101
conf_str[26] => Mux2.IN4102
conf_str[27] => Mux2.IN4103
conf_str[28] => Mux2.IN4104
conf_str[29] => Mux2.IN4105
conf_str[30] => Mux2.IN4106
conf_str[31] => Mux2.IN4107
conf_str[32] => Mux2.IN4044
conf_str[33] => Mux2.IN4045
conf_str[34] => Mux2.IN4046
conf_str[35] => Mux2.IN4047
conf_str[36] => Mux2.IN4048
conf_str[37] => Mux2.IN4049
conf_str[38] => Mux2.IN4050
conf_str[39] => Mux2.IN4051
conf_str[40] => Mux2.IN4052
conf_str[41] => Mux2.IN4053
conf_str[42] => Mux2.IN4054
conf_str[43] => Mux2.IN4055
conf_str[44] => Mux2.IN4056
conf_str[45] => Mux2.IN4057
conf_str[46] => Mux2.IN4058
conf_str[47] => Mux2.IN4059
conf_str[48] => Mux2.IN4060
conf_str[49] => Mux2.IN4061
conf_str[50] => Mux2.IN4062
conf_str[51] => Mux2.IN4063
conf_str[52] => Mux2.IN4064
conf_str[53] => Mux2.IN4065
conf_str[54] => Mux2.IN4066
conf_str[55] => Mux2.IN4067
conf_str[56] => Mux2.IN4068
conf_str[57] => Mux2.IN4069
conf_str[58] => Mux2.IN4070
conf_str[59] => Mux2.IN4071
conf_str[60] => Mux2.IN4072
conf_str[61] => Mux2.IN4073
conf_str[62] => Mux2.IN4074
conf_str[63] => Mux2.IN4075
conf_str[64] => Mux2.IN4012
conf_str[65] => Mux2.IN4013
conf_str[66] => Mux2.IN4014
conf_str[67] => Mux2.IN4015
conf_str[68] => Mux2.IN4016
conf_str[69] => Mux2.IN4017
conf_str[70] => Mux2.IN4018
conf_str[71] => Mux2.IN4019
conf_str[72] => Mux2.IN4020
conf_str[73] => Mux2.IN4021
conf_str[74] => Mux2.IN4022
conf_str[75] => Mux2.IN4023
conf_str[76] => Mux2.IN4024
conf_str[77] => Mux2.IN4025
conf_str[78] => Mux2.IN4026
conf_str[79] => Mux2.IN4027
conf_str[80] => Mux2.IN4028
conf_str[81] => Mux2.IN4029
conf_str[82] => Mux2.IN4030
conf_str[83] => Mux2.IN4031
conf_str[84] => Mux2.IN4032
conf_str[85] => Mux2.IN4033
conf_str[86] => Mux2.IN4034
conf_str[87] => Mux2.IN4035
conf_str[88] => Mux2.IN4036
conf_str[89] => Mux2.IN4037
conf_str[90] => Mux2.IN4038
conf_str[91] => Mux2.IN4039
conf_str[92] => Mux2.IN4040
conf_str[93] => Mux2.IN4041
conf_str[94] => Mux2.IN4042
conf_str[95] => Mux2.IN4043
conf_str[96] => Mux2.IN3980
conf_str[97] => Mux2.IN3981
conf_str[98] => Mux2.IN3982
conf_str[99] => Mux2.IN3983
conf_str[100] => Mux2.IN3984
conf_str[101] => Mux2.IN3985
conf_str[102] => Mux2.IN3986
conf_str[103] => Mux2.IN3987
conf_str[104] => Mux2.IN3988
conf_str[105] => Mux2.IN3989
conf_str[106] => Mux2.IN3990
conf_str[107] => Mux2.IN3991
conf_str[108] => Mux2.IN3992
conf_str[109] => Mux2.IN3993
conf_str[110] => Mux2.IN3994
conf_str[111] => Mux2.IN3995
conf_str[112] => Mux2.IN3996
conf_str[113] => Mux2.IN3997
conf_str[114] => Mux2.IN3998
conf_str[115] => Mux2.IN3999
conf_str[116] => Mux2.IN4000
conf_str[117] => Mux2.IN4001
conf_str[118] => Mux2.IN4002
conf_str[119] => Mux2.IN4003
conf_str[120] => Mux2.IN4004
conf_str[121] => Mux2.IN4005
conf_str[122] => Mux2.IN4006
conf_str[123] => Mux2.IN4007
conf_str[124] => Mux2.IN4008
conf_str[125] => Mux2.IN4009
conf_str[126] => Mux2.IN4010
conf_str[127] => Mux2.IN4011
conf_str[128] => Mux2.IN3948
conf_str[129] => Mux2.IN3949
conf_str[130] => Mux2.IN3950
conf_str[131] => Mux2.IN3951
conf_str[132] => Mux2.IN3952
conf_str[133] => Mux2.IN3953
conf_str[134] => Mux2.IN3954
conf_str[135] => Mux2.IN3955
conf_str[136] => Mux2.IN3956
conf_str[137] => Mux2.IN3957
conf_str[138] => Mux2.IN3958
conf_str[139] => Mux2.IN3959
conf_str[140] => Mux2.IN3960
conf_str[141] => Mux2.IN3961
conf_str[142] => Mux2.IN3962
conf_str[143] => Mux2.IN3963
conf_str[144] => Mux2.IN3964
conf_str[145] => Mux2.IN3965
conf_str[146] => Mux2.IN3966
conf_str[147] => Mux2.IN3967
conf_str[148] => Mux2.IN3968
conf_str[149] => Mux2.IN3969
conf_str[150] => Mux2.IN3970
conf_str[151] => Mux2.IN3971
conf_str[152] => Mux2.IN3972
conf_str[153] => Mux2.IN3973
conf_str[154] => Mux2.IN3974
conf_str[155] => Mux2.IN3975
conf_str[156] => Mux2.IN3976
conf_str[157] => Mux2.IN3977
conf_str[158] => Mux2.IN3978
conf_str[159] => Mux2.IN3979
conf_str[160] => Mux2.IN3916
conf_str[161] => Mux2.IN3917
conf_str[162] => Mux2.IN3918
conf_str[163] => Mux2.IN3919
conf_str[164] => Mux2.IN3920
conf_str[165] => Mux2.IN3921
conf_str[166] => Mux2.IN3922
conf_str[167] => Mux2.IN3923
conf_str[168] => Mux2.IN3924
conf_str[169] => Mux2.IN3925
conf_str[170] => Mux2.IN3926
conf_str[171] => Mux2.IN3927
conf_str[172] => Mux2.IN3928
conf_str[173] => Mux2.IN3929
conf_str[174] => Mux2.IN3930
conf_str[175] => Mux2.IN3931
conf_str[176] => Mux2.IN3932
conf_str[177] => Mux2.IN3933
conf_str[178] => Mux2.IN3934
conf_str[179] => Mux2.IN3935
conf_str[180] => Mux2.IN3936
conf_str[181] => Mux2.IN3937
conf_str[182] => Mux2.IN3938
conf_str[183] => Mux2.IN3939
conf_str[184] => Mux2.IN3940
conf_str[185] => Mux2.IN3941
conf_str[186] => Mux2.IN3942
conf_str[187] => Mux2.IN3943
conf_str[188] => Mux2.IN3944
conf_str[189] => Mux2.IN3945
conf_str[190] => Mux2.IN3946
conf_str[191] => Mux2.IN3947
conf_str[192] => Mux2.IN3884
conf_str[193] => Mux2.IN3885
conf_str[194] => Mux2.IN3886
conf_str[195] => Mux2.IN3887
conf_str[196] => Mux2.IN3888
conf_str[197] => Mux2.IN3889
conf_str[198] => Mux2.IN3890
conf_str[199] => Mux2.IN3891
conf_str[200] => Mux2.IN3892
conf_str[201] => Mux2.IN3893
conf_str[202] => Mux2.IN3894
conf_str[203] => Mux2.IN3895
conf_str[204] => Mux2.IN3896
conf_str[205] => Mux2.IN3897
conf_str[206] => Mux2.IN3898
conf_str[207] => Mux2.IN3899
conf_str[208] => Mux2.IN3900
conf_str[209] => Mux2.IN3901
conf_str[210] => Mux2.IN3902
conf_str[211] => Mux2.IN3903
conf_str[212] => Mux2.IN3904
conf_str[213] => Mux2.IN3905
conf_str[214] => Mux2.IN3906
conf_str[215] => Mux2.IN3907
conf_str[216] => Mux2.IN3908
conf_str[217] => Mux2.IN3909
conf_str[218] => Mux2.IN3910
conf_str[219] => Mux2.IN3911
conf_str[220] => Mux2.IN3912
conf_str[221] => Mux2.IN3913
conf_str[222] => Mux2.IN3914
conf_str[223] => Mux2.IN3915
conf_str[224] => Mux2.IN3852
conf_str[225] => Mux2.IN3853
conf_str[226] => Mux2.IN3854
conf_str[227] => Mux2.IN3855
conf_str[228] => Mux2.IN3856
conf_str[229] => Mux2.IN3857
conf_str[230] => Mux2.IN3858
conf_str[231] => Mux2.IN3859
conf_str[232] => Mux2.IN3860
conf_str[233] => Mux2.IN3861
conf_str[234] => Mux2.IN3862
conf_str[235] => Mux2.IN3863
conf_str[236] => Mux2.IN3864
conf_str[237] => Mux2.IN3865
conf_str[238] => Mux2.IN3866
conf_str[239] => Mux2.IN3867
conf_str[240] => Mux2.IN3868
conf_str[241] => Mux2.IN3869
conf_str[242] => Mux2.IN3870
conf_str[243] => Mux2.IN3871
conf_str[244] => Mux2.IN3872
conf_str[245] => Mux2.IN3873
conf_str[246] => Mux2.IN3874
conf_str[247] => Mux2.IN3875
conf_str[248] => Mux2.IN3876
conf_str[249] => Mux2.IN3877
conf_str[250] => Mux2.IN3878
conf_str[251] => Mux2.IN3879
conf_str[252] => Mux2.IN3880
conf_str[253] => Mux2.IN3881
conf_str[254] => Mux2.IN3882
conf_str[255] => Mux2.IN3883
conf_str[256] => Mux2.IN3820
conf_str[257] => Mux2.IN3821
conf_str[258] => Mux2.IN3822
conf_str[259] => Mux2.IN3823
conf_str[260] => Mux2.IN3824
conf_str[261] => Mux2.IN3825
conf_str[262] => Mux2.IN3826
conf_str[263] => Mux2.IN3827
conf_str[264] => Mux2.IN3828
conf_str[265] => Mux2.IN3829
conf_str[266] => Mux2.IN3830
conf_str[267] => Mux2.IN3831
conf_str[268] => Mux2.IN3832
conf_str[269] => Mux2.IN3833
conf_str[270] => Mux2.IN3834
conf_str[271] => Mux2.IN3835
conf_str[272] => Mux2.IN3836
conf_str[273] => Mux2.IN3837
conf_str[274] => Mux2.IN3838
conf_str[275] => Mux2.IN3839
conf_str[276] => Mux2.IN3840
conf_str[277] => Mux2.IN3841
conf_str[278] => Mux2.IN3842
conf_str[279] => Mux2.IN3843
conf_str[280] => Mux2.IN3844
conf_str[281] => Mux2.IN3845
conf_str[282] => Mux2.IN3846
conf_str[283] => Mux2.IN3847
conf_str[284] => Mux2.IN3848
conf_str[285] => Mux2.IN3849
conf_str[286] => Mux2.IN3850
conf_str[287] => Mux2.IN3851
conf_str[288] => Mux2.IN3788
conf_str[289] => Mux2.IN3789
conf_str[290] => Mux2.IN3790
conf_str[291] => Mux2.IN3791
conf_str[292] => Mux2.IN3792
conf_str[293] => Mux2.IN3793
conf_str[294] => Mux2.IN3794
conf_str[295] => Mux2.IN3795
conf_str[296] => Mux2.IN3796
conf_str[297] => Mux2.IN3797
conf_str[298] => Mux2.IN3798
conf_str[299] => Mux2.IN3799
conf_str[300] => Mux2.IN3800
conf_str[301] => Mux2.IN3801
conf_str[302] => Mux2.IN3802
conf_str[303] => Mux2.IN3803
conf_str[304] => Mux2.IN3804
conf_str[305] => Mux2.IN3805
conf_str[306] => Mux2.IN3806
conf_str[307] => Mux2.IN3807
conf_str[308] => Mux2.IN3808
conf_str[309] => Mux2.IN3809
conf_str[310] => Mux2.IN3810
conf_str[311] => Mux2.IN3811
conf_str[312] => Mux2.IN3812
conf_str[313] => Mux2.IN3813
conf_str[314] => Mux2.IN3814
conf_str[315] => Mux2.IN3815
conf_str[316] => Mux2.IN3816
conf_str[317] => Mux2.IN3817
conf_str[318] => Mux2.IN3818
conf_str[319] => Mux2.IN3819
conf_str[320] => Mux2.IN3756
conf_str[321] => Mux2.IN3757
conf_str[322] => Mux2.IN3758
conf_str[323] => Mux2.IN3759
conf_str[324] => Mux2.IN3760
conf_str[325] => Mux2.IN3761
conf_str[326] => Mux2.IN3762
conf_str[327] => Mux2.IN3763
conf_str[328] => Mux2.IN3764
conf_str[329] => Mux2.IN3765
conf_str[330] => Mux2.IN3766
conf_str[331] => Mux2.IN3767
conf_str[332] => Mux2.IN3768
conf_str[333] => Mux2.IN3769
conf_str[334] => Mux2.IN3770
conf_str[335] => Mux2.IN3771
conf_str[336] => Mux2.IN3772
conf_str[337] => Mux2.IN3773
conf_str[338] => Mux2.IN3774
conf_str[339] => Mux2.IN3775
conf_str[340] => Mux2.IN3776
conf_str[341] => Mux2.IN3777
conf_str[342] => Mux2.IN3778
conf_str[343] => Mux2.IN3779
conf_str[344] => Mux2.IN3780
conf_str[345] => Mux2.IN3781
conf_str[346] => Mux2.IN3782
conf_str[347] => Mux2.IN3783
conf_str[348] => Mux2.IN3784
conf_str[349] => Mux2.IN3785
conf_str[350] => Mux2.IN3786
conf_str[351] => Mux2.IN3787
conf_str[352] => Mux2.IN3724
conf_str[353] => Mux2.IN3725
conf_str[354] => Mux2.IN3726
conf_str[355] => Mux2.IN3727
conf_str[356] => Mux2.IN3728
conf_str[357] => Mux2.IN3729
conf_str[358] => Mux2.IN3730
conf_str[359] => Mux2.IN3731
conf_str[360] => Mux2.IN3732
conf_str[361] => Mux2.IN3733
conf_str[362] => Mux2.IN3734
conf_str[363] => Mux2.IN3735
conf_str[364] => Mux2.IN3736
conf_str[365] => Mux2.IN3737
conf_str[366] => Mux2.IN3738
conf_str[367] => Mux2.IN3739
conf_str[368] => Mux2.IN3740
conf_str[369] => Mux2.IN3741
conf_str[370] => Mux2.IN3742
conf_str[371] => Mux2.IN3743
conf_str[372] => Mux2.IN3744
conf_str[373] => Mux2.IN3745
conf_str[374] => Mux2.IN3746
conf_str[375] => Mux2.IN3747
conf_str[376] => Mux2.IN3748
conf_str[377] => Mux2.IN3749
conf_str[378] => Mux2.IN3750
conf_str[379] => Mux2.IN3751
conf_str[380] => Mux2.IN3752
conf_str[381] => Mux2.IN3753
conf_str[382] => Mux2.IN3754
conf_str[383] => Mux2.IN3755
conf_str[384] => Mux2.IN3692
conf_str[385] => Mux2.IN3693
conf_str[386] => Mux2.IN3694
conf_str[387] => Mux2.IN3695
conf_str[388] => Mux2.IN3696
conf_str[389] => Mux2.IN3697
conf_str[390] => Mux2.IN3698
conf_str[391] => Mux2.IN3699
conf_str[392] => Mux2.IN3700
conf_str[393] => Mux2.IN3701
conf_str[394] => Mux2.IN3702
conf_str[395] => Mux2.IN3703
conf_str[396] => Mux2.IN3704
conf_str[397] => Mux2.IN3705
conf_str[398] => Mux2.IN3706
conf_str[399] => Mux2.IN3707
conf_str[400] => Mux2.IN3708
conf_str[401] => Mux2.IN3709
conf_str[402] => Mux2.IN3710
conf_str[403] => Mux2.IN3711
conf_str[404] => Mux2.IN3712
conf_str[405] => Mux2.IN3713
conf_str[406] => Mux2.IN3714
conf_str[407] => Mux2.IN3715
conf_str[408] => Mux2.IN3716
conf_str[409] => Mux2.IN3717
conf_str[410] => Mux2.IN3718
conf_str[411] => Mux2.IN3719
conf_str[412] => Mux2.IN3720
conf_str[413] => Mux2.IN3721
conf_str[414] => Mux2.IN3722
conf_str[415] => Mux2.IN3723
conf_str[416] => Mux2.IN3660
conf_str[417] => Mux2.IN3661
conf_str[418] => Mux2.IN3662
conf_str[419] => Mux2.IN3663
conf_str[420] => Mux2.IN3664
conf_str[421] => Mux2.IN3665
conf_str[422] => Mux2.IN3666
conf_str[423] => Mux2.IN3667
conf_str[424] => Mux2.IN3668
conf_str[425] => Mux2.IN3669
conf_str[426] => Mux2.IN3670
conf_str[427] => Mux2.IN3671
conf_str[428] => Mux2.IN3672
conf_str[429] => Mux2.IN3673
conf_str[430] => Mux2.IN3674
conf_str[431] => Mux2.IN3675
conf_str[432] => Mux2.IN3676
conf_str[433] => Mux2.IN3677
conf_str[434] => Mux2.IN3678
conf_str[435] => Mux2.IN3679
conf_str[436] => Mux2.IN3680
conf_str[437] => Mux2.IN3681
conf_str[438] => Mux2.IN3682
conf_str[439] => Mux2.IN3683
conf_str[440] => Mux2.IN3684
conf_str[441] => Mux2.IN3685
conf_str[442] => Mux2.IN3686
conf_str[443] => Mux2.IN3687
conf_str[444] => Mux2.IN3688
conf_str[445] => Mux2.IN3689
conf_str[446] => Mux2.IN3690
conf_str[447] => Mux2.IN3691
conf_str[448] => Mux2.IN3628
conf_str[449] => Mux2.IN3629
conf_str[450] => Mux2.IN3630
conf_str[451] => Mux2.IN3631
conf_str[452] => Mux2.IN3632
conf_str[453] => Mux2.IN3633
conf_str[454] => Mux2.IN3634
conf_str[455] => Mux2.IN3635
conf_str[456] => Mux2.IN3636
conf_str[457] => Mux2.IN3637
conf_str[458] => Mux2.IN3638
conf_str[459] => Mux2.IN3639
conf_str[460] => Mux2.IN3640
conf_str[461] => Mux2.IN3641
conf_str[462] => Mux2.IN3642
conf_str[463] => Mux2.IN3643
conf_str[464] => Mux2.IN3644
conf_str[465] => Mux2.IN3645
conf_str[466] => Mux2.IN3646
conf_str[467] => Mux2.IN3647
conf_str[468] => Mux2.IN3648
conf_str[469] => Mux2.IN3649
conf_str[470] => Mux2.IN3650
conf_str[471] => Mux2.IN3651
conf_str[472] => Mux2.IN3652
conf_str[473] => Mux2.IN3653
conf_str[474] => Mux2.IN3654
conf_str[475] => Mux2.IN3655
conf_str[476] => Mux2.IN3656
conf_str[477] => Mux2.IN3657
conf_str[478] => Mux2.IN3658
conf_str[479] => Mux2.IN3659
conf_str[480] => Mux2.IN3596
conf_str[481] => Mux2.IN3597
conf_str[482] => Mux2.IN3598
conf_str[483] => Mux2.IN3599
conf_str[484] => Mux2.IN3600
conf_str[485] => Mux2.IN3601
conf_str[486] => Mux2.IN3602
conf_str[487] => Mux2.IN3603
conf_str[488] => Mux2.IN3604
conf_str[489] => Mux2.IN3605
conf_str[490] => Mux2.IN3606
conf_str[491] => Mux2.IN3607
conf_str[492] => Mux2.IN3608
conf_str[493] => Mux2.IN3609
conf_str[494] => Mux2.IN3610
conf_str[495] => Mux2.IN3611
conf_str[496] => Mux2.IN3612
conf_str[497] => Mux2.IN3613
conf_str[498] => Mux2.IN3614
conf_str[499] => Mux2.IN3615
conf_str[500] => Mux2.IN3616
conf_str[501] => Mux2.IN3617
conf_str[502] => Mux2.IN3618
conf_str[503] => Mux2.IN3619
conf_str[504] => Mux2.IN3620
conf_str[505] => Mux2.IN3621
conf_str[506] => Mux2.IN3622
conf_str[507] => Mux2.IN3623
conf_str[508] => Mux2.IN3624
conf_str[509] => Mux2.IN3625
conf_str[510] => Mux2.IN3626
conf_str[511] => Mux2.IN3627
conf_str[512] => Mux2.IN3564
conf_str[513] => Mux2.IN3565
conf_str[514] => Mux2.IN3566
conf_str[515] => Mux2.IN3567
conf_str[516] => Mux2.IN3568
conf_str[517] => Mux2.IN3569
conf_str[518] => Mux2.IN3570
conf_str[519] => Mux2.IN3571
conf_str[520] => Mux2.IN3572
conf_str[521] => Mux2.IN3573
conf_str[522] => Mux2.IN3574
conf_str[523] => Mux2.IN3575
conf_str[524] => Mux2.IN3576
conf_str[525] => Mux2.IN3577
conf_str[526] => Mux2.IN3578
conf_str[527] => Mux2.IN3579
conf_str[528] => Mux2.IN3580
conf_str[529] => Mux2.IN3581
conf_str[530] => Mux2.IN3582
conf_str[531] => Mux2.IN3583
conf_str[532] => Mux2.IN3584
conf_str[533] => Mux2.IN3585
conf_str[534] => Mux2.IN3586
conf_str[535] => Mux2.IN3587
conf_str[536] => Mux2.IN3588
conf_str[537] => Mux2.IN3589
conf_str[538] => Mux2.IN3590
conf_str[539] => Mux2.IN3591
conf_str[540] => Mux2.IN3592
conf_str[541] => Mux2.IN3593
conf_str[542] => Mux2.IN3594
conf_str[543] => Mux2.IN3595
conf_str[544] => Mux2.IN3532
conf_str[545] => Mux2.IN3533
conf_str[546] => Mux2.IN3534
conf_str[547] => Mux2.IN3535
conf_str[548] => Mux2.IN3536
conf_str[549] => Mux2.IN3537
conf_str[550] => Mux2.IN3538
conf_str[551] => Mux2.IN3539
conf_str[552] => Mux2.IN3540
conf_str[553] => Mux2.IN3541
conf_str[554] => Mux2.IN3542
conf_str[555] => Mux2.IN3543
conf_str[556] => Mux2.IN3544
conf_str[557] => Mux2.IN3545
conf_str[558] => Mux2.IN3546
conf_str[559] => Mux2.IN3547
conf_str[560] => Mux2.IN3548
conf_str[561] => Mux2.IN3549
conf_str[562] => Mux2.IN3550
conf_str[563] => Mux2.IN3551
conf_str[564] => Mux2.IN3552
conf_str[565] => Mux2.IN3553
conf_str[566] => Mux2.IN3554
conf_str[567] => Mux2.IN3555
conf_str[568] => Mux2.IN3556
conf_str[569] => Mux2.IN3557
conf_str[570] => Mux2.IN3558
conf_str[571] => Mux2.IN3559
conf_str[572] => Mux2.IN3560
conf_str[573] => Mux2.IN3561
conf_str[574] => Mux2.IN3562
conf_str[575] => Mux2.IN3563
conf_str[576] => Mux2.IN3500
conf_str[577] => Mux2.IN3501
conf_str[578] => Mux2.IN3502
conf_str[579] => Mux2.IN3503
conf_str[580] => Mux2.IN3504
conf_str[581] => Mux2.IN3505
conf_str[582] => Mux2.IN3506
conf_str[583] => Mux2.IN3507
conf_str[584] => Mux2.IN3508
conf_str[585] => Mux2.IN3509
conf_str[586] => Mux2.IN3510
conf_str[587] => Mux2.IN3511
conf_str[588] => Mux2.IN3512
conf_str[589] => Mux2.IN3513
conf_str[590] => Mux2.IN3514
conf_str[591] => Mux2.IN3515
conf_str[592] => Mux2.IN3516
conf_str[593] => Mux2.IN3517
conf_str[594] => Mux2.IN3518
conf_str[595] => Mux2.IN3519
conf_str[596] => Mux2.IN3520
conf_str[597] => Mux2.IN3521
conf_str[598] => Mux2.IN3522
conf_str[599] => Mux2.IN3523
conf_str[600] => Mux2.IN3524
conf_str[601] => Mux2.IN3525
conf_str[602] => Mux2.IN3526
conf_str[603] => Mux2.IN3527
conf_str[604] => Mux2.IN3528
conf_str[605] => Mux2.IN3529
conf_str[606] => Mux2.IN3530
conf_str[607] => Mux2.IN3531
conf_str[608] => Mux2.IN3468
conf_str[609] => Mux2.IN3469
conf_str[610] => Mux2.IN3470
conf_str[611] => Mux2.IN3471
conf_str[612] => Mux2.IN3472
conf_str[613] => Mux2.IN3473
conf_str[614] => Mux2.IN3474
conf_str[615] => Mux2.IN3475
conf_str[616] => Mux2.IN3476
conf_str[617] => Mux2.IN3477
conf_str[618] => Mux2.IN3478
conf_str[619] => Mux2.IN3479
conf_str[620] => Mux2.IN3480
conf_str[621] => Mux2.IN3481
conf_str[622] => Mux2.IN3482
conf_str[623] => Mux2.IN3483
conf_str[624] => Mux2.IN3484
conf_str[625] => Mux2.IN3485
conf_str[626] => Mux2.IN3486
conf_str[627] => Mux2.IN3487
conf_str[628] => Mux2.IN3488
conf_str[629] => Mux2.IN3489
conf_str[630] => Mux2.IN3490
conf_str[631] => Mux2.IN3491
conf_str[632] => Mux2.IN3492
conf_str[633] => Mux2.IN3493
conf_str[634] => Mux2.IN3494
conf_str[635] => Mux2.IN3495
conf_str[636] => Mux2.IN3496
conf_str[637] => Mux2.IN3497
conf_str[638] => Mux2.IN3498
conf_str[639] => Mux2.IN3499
conf_str[640] => Mux2.IN3436
conf_str[641] => Mux2.IN3437
conf_str[642] => Mux2.IN3438
conf_str[643] => Mux2.IN3439
conf_str[644] => Mux2.IN3440
conf_str[645] => Mux2.IN3441
conf_str[646] => Mux2.IN3442
conf_str[647] => Mux2.IN3443
conf_str[648] => Mux2.IN3444
conf_str[649] => Mux2.IN3445
conf_str[650] => Mux2.IN3446
conf_str[651] => Mux2.IN3447
conf_str[652] => Mux2.IN3448
conf_str[653] => Mux2.IN3449
conf_str[654] => Mux2.IN3450
conf_str[655] => Mux2.IN3451
conf_str[656] => Mux2.IN3452
conf_str[657] => Mux2.IN3453
conf_str[658] => Mux2.IN3454
conf_str[659] => Mux2.IN3455
conf_str[660] => Mux2.IN3456
conf_str[661] => Mux2.IN3457
conf_str[662] => Mux2.IN3458
conf_str[663] => Mux2.IN3459
conf_str[664] => Mux2.IN3460
conf_str[665] => Mux2.IN3461
conf_str[666] => Mux2.IN3462
conf_str[667] => Mux2.IN3463
conf_str[668] => Mux2.IN3464
conf_str[669] => Mux2.IN3465
conf_str[670] => Mux2.IN3466
conf_str[671] => Mux2.IN3467
conf_str[672] => Mux2.IN3404
conf_str[673] => Mux2.IN3405
conf_str[674] => Mux2.IN3406
conf_str[675] => Mux2.IN3407
conf_str[676] => Mux2.IN3408
conf_str[677] => Mux2.IN3409
conf_str[678] => Mux2.IN3410
conf_str[679] => Mux2.IN3411
conf_str[680] => Mux2.IN3412
conf_str[681] => Mux2.IN3413
conf_str[682] => Mux2.IN3414
conf_str[683] => Mux2.IN3415
conf_str[684] => Mux2.IN3416
conf_str[685] => Mux2.IN3417
conf_str[686] => Mux2.IN3418
conf_str[687] => Mux2.IN3419
conf_str[688] => Mux2.IN3420
conf_str[689] => Mux2.IN3421
conf_str[690] => Mux2.IN3422
conf_str[691] => Mux2.IN3423
conf_str[692] => Mux2.IN3424
conf_str[693] => Mux2.IN3425
conf_str[694] => Mux2.IN3426
conf_str[695] => Mux2.IN3427
conf_str[696] => Mux2.IN3428
conf_str[697] => Mux2.IN3429
conf_str[698] => Mux2.IN3430
conf_str[699] => Mux2.IN3431
conf_str[700] => Mux2.IN3432
conf_str[701] => Mux2.IN3433
conf_str[702] => Mux2.IN3434
conf_str[703] => Mux2.IN3435
conf_str[704] => Mux2.IN3372
conf_str[705] => Mux2.IN3373
conf_str[706] => Mux2.IN3374
conf_str[707] => Mux2.IN3375
conf_str[708] => Mux2.IN3376
conf_str[709] => Mux2.IN3377
conf_str[710] => Mux2.IN3378
conf_str[711] => Mux2.IN3379
conf_str[712] => Mux2.IN3380
conf_str[713] => Mux2.IN3381
conf_str[714] => Mux2.IN3382
conf_str[715] => Mux2.IN3383
conf_str[716] => Mux2.IN3384
conf_str[717] => Mux2.IN3385
conf_str[718] => Mux2.IN3386
conf_str[719] => Mux2.IN3387
conf_str[720] => Mux2.IN3388
conf_str[721] => Mux2.IN3389
conf_str[722] => Mux2.IN3390
conf_str[723] => Mux2.IN3391
conf_str[724] => Mux2.IN3392
conf_str[725] => Mux2.IN3393
conf_str[726] => Mux2.IN3394
conf_str[727] => Mux2.IN3395
conf_str[728] => Mux2.IN3396
conf_str[729] => Mux2.IN3397
conf_str[730] => Mux2.IN3398
conf_str[731] => Mux2.IN3399
conf_str[732] => Mux2.IN3400
conf_str[733] => Mux2.IN3401
conf_str[734] => Mux2.IN3402
conf_str[735] => Mux2.IN3403
conf_str[736] => Mux2.IN3340
conf_str[737] => Mux2.IN3341
conf_str[738] => Mux2.IN3342
conf_str[739] => Mux2.IN3343
conf_str[740] => Mux2.IN3344
conf_str[741] => Mux2.IN3345
conf_str[742] => Mux2.IN3346
conf_str[743] => Mux2.IN3347
conf_str[744] => Mux2.IN3348
conf_str[745] => Mux2.IN3349
conf_str[746] => Mux2.IN3350
conf_str[747] => Mux2.IN3351
conf_str[748] => Mux2.IN3352
conf_str[749] => Mux2.IN3353
conf_str[750] => Mux2.IN3354
conf_str[751] => Mux2.IN3355
conf_str[752] => Mux2.IN3356
conf_str[753] => Mux2.IN3357
conf_str[754] => Mux2.IN3358
conf_str[755] => Mux2.IN3359
conf_str[756] => Mux2.IN3360
conf_str[757] => Mux2.IN3361
conf_str[758] => Mux2.IN3362
conf_str[759] => Mux2.IN3363
conf_str[760] => Mux2.IN3364
conf_str[761] => Mux2.IN3365
conf_str[762] => Mux2.IN3366
conf_str[763] => Mux2.IN3367
conf_str[764] => Mux2.IN3368
conf_str[765] => Mux2.IN3369
conf_str[766] => Mux2.IN3370
conf_str[767] => Mux2.IN3371
conf_str[768] => Mux2.IN3308
conf_str[769] => Mux2.IN3309
conf_str[770] => Mux2.IN3310
conf_str[771] => Mux2.IN3311
conf_str[772] => Mux2.IN3312
conf_str[773] => Mux2.IN3313
conf_str[774] => Mux2.IN3314
conf_str[775] => Mux2.IN3315
conf_str[776] => Mux2.IN3316
conf_str[777] => Mux2.IN3317
conf_str[778] => Mux2.IN3318
conf_str[779] => Mux2.IN3319
conf_str[780] => Mux2.IN3320
conf_str[781] => Mux2.IN3321
conf_str[782] => Mux2.IN3322
conf_str[783] => Mux2.IN3323
conf_str[784] => Mux2.IN3324
conf_str[785] => Mux2.IN3325
conf_str[786] => Mux2.IN3326
conf_str[787] => Mux2.IN3327
conf_str[788] => Mux2.IN3328
conf_str[789] => Mux2.IN3329
conf_str[790] => Mux2.IN3330
conf_str[791] => Mux2.IN3331
conf_str[792] => Mux2.IN3332
conf_str[793] => Mux2.IN3333
conf_str[794] => Mux2.IN3334
conf_str[795] => Mux2.IN3335
conf_str[796] => Mux2.IN3336
conf_str[797] => Mux2.IN3337
conf_str[798] => Mux2.IN3338
conf_str[799] => Mux2.IN3339
conf_str[800] => Mux2.IN3276
conf_str[801] => Mux2.IN3277
conf_str[802] => Mux2.IN3278
conf_str[803] => Mux2.IN3279
conf_str[804] => Mux2.IN3280
conf_str[805] => Mux2.IN3281
conf_str[806] => Mux2.IN3282
conf_str[807] => Mux2.IN3283
conf_str[808] => Mux2.IN3284
conf_str[809] => Mux2.IN3285
conf_str[810] => Mux2.IN3286
conf_str[811] => Mux2.IN3287
conf_str[812] => Mux2.IN3288
conf_str[813] => Mux2.IN3289
conf_str[814] => Mux2.IN3290
conf_str[815] => Mux2.IN3291
conf_str[816] => Mux2.IN3292
conf_str[817] => Mux2.IN3293
conf_str[818] => Mux2.IN3294
conf_str[819] => Mux2.IN3295
conf_str[820] => Mux2.IN3296
conf_str[821] => Mux2.IN3297
conf_str[822] => Mux2.IN3298
conf_str[823] => Mux2.IN3299
conf_str[824] => Mux2.IN3300
conf_str[825] => Mux2.IN3301
conf_str[826] => Mux2.IN3302
conf_str[827] => Mux2.IN3303
conf_str[828] => Mux2.IN3304
conf_str[829] => Mux2.IN3305
conf_str[830] => Mux2.IN3306
conf_str[831] => Mux2.IN3307
conf_str[832] => Mux2.IN3244
conf_str[833] => Mux2.IN3245
conf_str[834] => Mux2.IN3246
conf_str[835] => Mux2.IN3247
conf_str[836] => Mux2.IN3248
conf_str[837] => Mux2.IN3249
conf_str[838] => Mux2.IN3250
conf_str[839] => Mux2.IN3251
conf_str[840] => Mux2.IN3252
conf_str[841] => Mux2.IN3253
conf_str[842] => Mux2.IN3254
conf_str[843] => Mux2.IN3255
conf_str[844] => Mux2.IN3256
conf_str[845] => Mux2.IN3257
conf_str[846] => Mux2.IN3258
conf_str[847] => Mux2.IN3259
conf_str[848] => Mux2.IN3260
conf_str[849] => Mux2.IN3261
conf_str[850] => Mux2.IN3262
conf_str[851] => Mux2.IN3263
conf_str[852] => Mux2.IN3264
conf_str[853] => Mux2.IN3265
conf_str[854] => Mux2.IN3266
conf_str[855] => Mux2.IN3267
conf_str[856] => Mux2.IN3268
conf_str[857] => Mux2.IN3269
conf_str[858] => Mux2.IN3270
conf_str[859] => Mux2.IN3271
conf_str[860] => Mux2.IN3272
conf_str[861] => Mux2.IN3273
conf_str[862] => Mux2.IN3274
conf_str[863] => Mux2.IN3275
conf_str[864] => Mux2.IN3212
conf_str[865] => Mux2.IN3213
conf_str[866] => Mux2.IN3214
conf_str[867] => Mux2.IN3215
conf_str[868] => Mux2.IN3216
conf_str[869] => Mux2.IN3217
conf_str[870] => Mux2.IN3218
conf_str[871] => Mux2.IN3219
conf_str[872] => Mux2.IN3220
conf_str[873] => Mux2.IN3221
conf_str[874] => Mux2.IN3222
conf_str[875] => Mux2.IN3223
conf_str[876] => Mux2.IN3224
conf_str[877] => Mux2.IN3225
conf_str[878] => Mux2.IN3226
conf_str[879] => Mux2.IN3227
conf_str[880] => Mux2.IN3228
conf_str[881] => Mux2.IN3229
conf_str[882] => Mux2.IN3230
conf_str[883] => Mux2.IN3231
conf_str[884] => Mux2.IN3232
conf_str[885] => Mux2.IN3233
conf_str[886] => Mux2.IN3234
conf_str[887] => Mux2.IN3235
conf_str[888] => Mux2.IN3236
conf_str[889] => Mux2.IN3237
conf_str[890] => Mux2.IN3238
conf_str[891] => Mux2.IN3239
conf_str[892] => Mux2.IN3240
conf_str[893] => Mux2.IN3241
conf_str[894] => Mux2.IN3242
conf_str[895] => Mux2.IN3243
conf_str[896] => Mux2.IN3180
conf_str[897] => Mux2.IN3181
conf_str[898] => Mux2.IN3182
conf_str[899] => Mux2.IN3183
conf_str[900] => Mux2.IN3184
conf_str[901] => Mux2.IN3185
conf_str[902] => Mux2.IN3186
conf_str[903] => Mux2.IN3187
conf_str[904] => Mux2.IN3188
conf_str[905] => Mux2.IN3189
conf_str[906] => Mux2.IN3190
conf_str[907] => Mux2.IN3191
conf_str[908] => Mux2.IN3192
conf_str[909] => Mux2.IN3193
conf_str[910] => Mux2.IN3194
conf_str[911] => Mux2.IN3195
conf_str[912] => Mux2.IN3196
conf_str[913] => Mux2.IN3197
conf_str[914] => Mux2.IN3198
conf_str[915] => Mux2.IN3199
conf_str[916] => Mux2.IN3200
conf_str[917] => Mux2.IN3201
conf_str[918] => Mux2.IN3202
conf_str[919] => Mux2.IN3203
conf_str[920] => Mux2.IN3204
conf_str[921] => Mux2.IN3205
conf_str[922] => Mux2.IN3206
conf_str[923] => Mux2.IN3207
conf_str[924] => Mux2.IN3208
conf_str[925] => Mux2.IN3209
conf_str[926] => Mux2.IN3210
conf_str[927] => Mux2.IN3211
conf_str[928] => Mux2.IN3148
conf_str[929] => Mux2.IN3149
conf_str[930] => Mux2.IN3150
conf_str[931] => Mux2.IN3151
conf_str[932] => Mux2.IN3152
conf_str[933] => Mux2.IN3153
conf_str[934] => Mux2.IN3154
conf_str[935] => Mux2.IN3155
conf_str[936] => Mux2.IN3156
conf_str[937] => Mux2.IN3157
conf_str[938] => Mux2.IN3158
conf_str[939] => Mux2.IN3159
conf_str[940] => Mux2.IN3160
conf_str[941] => Mux2.IN3161
conf_str[942] => Mux2.IN3162
conf_str[943] => Mux2.IN3163
conf_str[944] => Mux2.IN3164
conf_str[945] => Mux2.IN3165
conf_str[946] => Mux2.IN3166
conf_str[947] => Mux2.IN3167
conf_str[948] => Mux2.IN3168
conf_str[949] => Mux2.IN3169
conf_str[950] => Mux2.IN3170
conf_str[951] => Mux2.IN3171
conf_str[952] => Mux2.IN3172
conf_str[953] => Mux2.IN3173
conf_str[954] => Mux2.IN3174
conf_str[955] => Mux2.IN3175
conf_str[956] => Mux2.IN3176
conf_str[957] => Mux2.IN3177
conf_str[958] => Mux2.IN3178
conf_str[959] => Mux2.IN3179
conf_str[960] => Mux2.IN3116
conf_str[961] => Mux2.IN3117
conf_str[962] => Mux2.IN3118
conf_str[963] => Mux2.IN3119
conf_str[964] => Mux2.IN3120
conf_str[965] => Mux2.IN3121
conf_str[966] => Mux2.IN3122
conf_str[967] => Mux2.IN3123
conf_str[968] => Mux2.IN3124
conf_str[969] => Mux2.IN3125
conf_str[970] => Mux2.IN3126
conf_str[971] => Mux2.IN3127
conf_str[972] => Mux2.IN3128
conf_str[973] => Mux2.IN3129
conf_str[974] => Mux2.IN3130
conf_str[975] => Mux2.IN3131
conf_str[976] => Mux2.IN3132
conf_str[977] => Mux2.IN3133
conf_str[978] => Mux2.IN3134
conf_str[979] => Mux2.IN3135
conf_str[980] => Mux2.IN3136
conf_str[981] => Mux2.IN3137
conf_str[982] => Mux2.IN3138
conf_str[983] => Mux2.IN3139
conf_str[984] => Mux2.IN3140
conf_str[985] => Mux2.IN3141
conf_str[986] => Mux2.IN3142
conf_str[987] => Mux2.IN3143
conf_str[988] => Mux2.IN3144
conf_str[989] => Mux2.IN3145
conf_str[990] => Mux2.IN3146
conf_str[991] => Mux2.IN3147
conf_str[992] => Mux2.IN3084
conf_str[993] => Mux2.IN3085
conf_str[994] => Mux2.IN3086
conf_str[995] => Mux2.IN3087
conf_str[996] => Mux2.IN3088
conf_str[997] => Mux2.IN3089
conf_str[998] => Mux2.IN3090
conf_str[999] => Mux2.IN3091
conf_str[1000] => Mux2.IN3092
conf_str[1001] => Mux2.IN3093
conf_str[1002] => Mux2.IN3094
conf_str[1003] => Mux2.IN3095
conf_str[1004] => Mux2.IN3096
conf_str[1005] => Mux2.IN3097
conf_str[1006] => Mux2.IN3098
conf_str[1007] => Mux2.IN3099
conf_str[1008] => Mux2.IN3100
conf_str[1009] => Mux2.IN3101
conf_str[1010] => Mux2.IN3102
conf_str[1011] => Mux2.IN3103
conf_str[1012] => Mux2.IN3104
conf_str[1013] => Mux2.IN3105
conf_str[1014] => Mux2.IN3106
conf_str[1015] => Mux2.IN3107
conf_str[1016] => Mux2.IN3108
conf_str[1017] => Mux2.IN3109
conf_str[1018] => Mux2.IN3110
conf_str[1019] => Mux2.IN3111
conf_str[1020] => Mux2.IN3112
conf_str[1021] => Mux2.IN3113
conf_str[1022] => Mux2.IN3114
conf_str[1023] => Mux2.IN3115
conf_str[1024] => Mux2.IN3052
conf_str[1025] => Mux2.IN3053
conf_str[1026] => Mux2.IN3054
conf_str[1027] => Mux2.IN3055
conf_str[1028] => Mux2.IN3056
conf_str[1029] => Mux2.IN3057
conf_str[1030] => Mux2.IN3058
conf_str[1031] => Mux2.IN3059
conf_str[1032] => Mux2.IN3060
conf_str[1033] => Mux2.IN3061
conf_str[1034] => Mux2.IN3062
conf_str[1035] => Mux2.IN3063
conf_str[1036] => Mux2.IN3064
conf_str[1037] => Mux2.IN3065
conf_str[1038] => Mux2.IN3066
conf_str[1039] => Mux2.IN3067
conf_str[1040] => Mux2.IN3068
conf_str[1041] => Mux2.IN3069
conf_str[1042] => Mux2.IN3070
conf_str[1043] => Mux2.IN3071
conf_str[1044] => Mux2.IN3072
conf_str[1045] => Mux2.IN3073
conf_str[1046] => Mux2.IN3074
conf_str[1047] => Mux2.IN3075
conf_str[1048] => Mux2.IN3076
conf_str[1049] => Mux2.IN3077
conf_str[1050] => Mux2.IN3078
conf_str[1051] => Mux2.IN3079
conf_str[1052] => Mux2.IN3080
conf_str[1053] => Mux2.IN3081
conf_str[1054] => Mux2.IN3082
conf_str[1055] => Mux2.IN3083
conf_str[1056] => Mux2.IN3020
conf_str[1057] => Mux2.IN3021
conf_str[1058] => Mux2.IN3022
conf_str[1059] => Mux2.IN3023
conf_str[1060] => Mux2.IN3024
conf_str[1061] => Mux2.IN3025
conf_str[1062] => Mux2.IN3026
conf_str[1063] => Mux2.IN3027
conf_str[1064] => Mux2.IN3028
conf_str[1065] => Mux2.IN3029
conf_str[1066] => Mux2.IN3030
conf_str[1067] => Mux2.IN3031
conf_str[1068] => Mux2.IN3032
conf_str[1069] => Mux2.IN3033
conf_str[1070] => Mux2.IN3034
conf_str[1071] => Mux2.IN3035
conf_str[1072] => Mux2.IN3036
conf_str[1073] => Mux2.IN3037
conf_str[1074] => Mux2.IN3038
conf_str[1075] => Mux2.IN3039
conf_str[1076] => Mux2.IN3040
conf_str[1077] => Mux2.IN3041
conf_str[1078] => Mux2.IN3042
conf_str[1079] => Mux2.IN3043
conf_str[1080] => Mux2.IN3044
conf_str[1081] => Mux2.IN3045
conf_str[1082] => Mux2.IN3046
conf_str[1083] => Mux2.IN3047
conf_str[1084] => Mux2.IN3048
conf_str[1085] => Mux2.IN3049
conf_str[1086] => Mux2.IN3050
conf_str[1087] => Mux2.IN3051
conf_str[1088] => Mux2.IN2988
conf_str[1089] => Mux2.IN2989
conf_str[1090] => Mux2.IN2990
conf_str[1091] => Mux2.IN2991
conf_str[1092] => Mux2.IN2992
conf_str[1093] => Mux2.IN2993
conf_str[1094] => Mux2.IN2994
conf_str[1095] => Mux2.IN2995
conf_str[1096] => Mux2.IN2996
conf_str[1097] => Mux2.IN2997
conf_str[1098] => Mux2.IN2998
conf_str[1099] => Mux2.IN2999
conf_str[1100] => Mux2.IN3000
conf_str[1101] => Mux2.IN3001
conf_str[1102] => Mux2.IN3002
conf_str[1103] => Mux2.IN3003
conf_str[1104] => Mux2.IN3004
conf_str[1105] => Mux2.IN3005
conf_str[1106] => Mux2.IN3006
conf_str[1107] => Mux2.IN3007
conf_str[1108] => Mux2.IN3008
conf_str[1109] => Mux2.IN3009
conf_str[1110] => Mux2.IN3010
conf_str[1111] => Mux2.IN3011
conf_str[1112] => Mux2.IN3012
conf_str[1113] => Mux2.IN3013
conf_str[1114] => Mux2.IN3014
conf_str[1115] => Mux2.IN3015
conf_str[1116] => Mux2.IN3016
conf_str[1117] => Mux2.IN3017
conf_str[1118] => Mux2.IN3018
conf_str[1119] => Mux2.IN3019
conf_str[1120] => Mux2.IN2956
conf_str[1121] => Mux2.IN2957
conf_str[1122] => Mux2.IN2958
conf_str[1123] => Mux2.IN2959
conf_str[1124] => Mux2.IN2960
conf_str[1125] => Mux2.IN2961
conf_str[1126] => Mux2.IN2962
conf_str[1127] => Mux2.IN2963
conf_str[1128] => Mux2.IN2964
conf_str[1129] => Mux2.IN2965
conf_str[1130] => Mux2.IN2966
conf_str[1131] => Mux2.IN2967
conf_str[1132] => Mux2.IN2968
conf_str[1133] => Mux2.IN2969
conf_str[1134] => Mux2.IN2970
conf_str[1135] => Mux2.IN2971
conf_str[1136] => Mux2.IN2972
conf_str[1137] => Mux2.IN2973
conf_str[1138] => Mux2.IN2974
conf_str[1139] => Mux2.IN2975
conf_str[1140] => Mux2.IN2976
conf_str[1141] => Mux2.IN2977
conf_str[1142] => Mux2.IN2978
conf_str[1143] => Mux2.IN2979
conf_str[1144] => Mux2.IN2980
conf_str[1145] => Mux2.IN2981
conf_str[1146] => Mux2.IN2982
conf_str[1147] => Mux2.IN2983
conf_str[1148] => Mux2.IN2984
conf_str[1149] => Mux2.IN2985
conf_str[1150] => Mux2.IN2986
conf_str[1151] => Mux2.IN2987
conf_str[1152] => Mux2.IN2924
conf_str[1153] => Mux2.IN2925
conf_str[1154] => Mux2.IN2926
conf_str[1155] => Mux2.IN2927
conf_str[1156] => Mux2.IN2928
conf_str[1157] => Mux2.IN2929
conf_str[1158] => Mux2.IN2930
conf_str[1159] => Mux2.IN2931
conf_str[1160] => Mux2.IN2932
conf_str[1161] => Mux2.IN2933
conf_str[1162] => Mux2.IN2934
conf_str[1163] => Mux2.IN2935
conf_str[1164] => Mux2.IN2936
conf_str[1165] => Mux2.IN2937
conf_str[1166] => Mux2.IN2938
conf_str[1167] => Mux2.IN2939
conf_str[1168] => Mux2.IN2940
conf_str[1169] => Mux2.IN2941
conf_str[1170] => Mux2.IN2942
conf_str[1171] => Mux2.IN2943
conf_str[1172] => Mux2.IN2944
conf_str[1173] => Mux2.IN2945
conf_str[1174] => Mux2.IN2946
conf_str[1175] => Mux2.IN2947
conf_str[1176] => Mux2.IN2948
conf_str[1177] => Mux2.IN2949
conf_str[1178] => Mux2.IN2950
conf_str[1179] => Mux2.IN2951
conf_str[1180] => Mux2.IN2952
conf_str[1181] => Mux2.IN2953
conf_str[1182] => Mux2.IN2954
conf_str[1183] => Mux2.IN2955
conf_str[1184] => Mux2.IN2892
conf_str[1185] => Mux2.IN2893
conf_str[1186] => Mux2.IN2894
conf_str[1187] => Mux2.IN2895
conf_str[1188] => Mux2.IN2896
conf_str[1189] => Mux2.IN2897
conf_str[1190] => Mux2.IN2898
conf_str[1191] => Mux2.IN2899
conf_str[1192] => Mux2.IN2900
conf_str[1193] => Mux2.IN2901
conf_str[1194] => Mux2.IN2902
conf_str[1195] => Mux2.IN2903
conf_str[1196] => Mux2.IN2904
conf_str[1197] => Mux2.IN2905
conf_str[1198] => Mux2.IN2906
conf_str[1199] => Mux2.IN2907
conf_str[1200] => Mux2.IN2908
conf_str[1201] => Mux2.IN2909
conf_str[1202] => Mux2.IN2910
conf_str[1203] => Mux2.IN2911
conf_str[1204] => Mux2.IN2912
conf_str[1205] => Mux2.IN2913
conf_str[1206] => Mux2.IN2914
conf_str[1207] => Mux2.IN2915
conf_str[1208] => Mux2.IN2916
conf_str[1209] => Mux2.IN2917
conf_str[1210] => Mux2.IN2918
conf_str[1211] => Mux2.IN2919
conf_str[1212] => Mux2.IN2920
conf_str[1213] => Mux2.IN2921
conf_str[1214] => Mux2.IN2922
conf_str[1215] => Mux2.IN2923
conf_str[1216] => Mux2.IN2860
conf_str[1217] => Mux2.IN2861
conf_str[1218] => Mux2.IN2862
conf_str[1219] => Mux2.IN2863
conf_str[1220] => Mux2.IN2864
conf_str[1221] => Mux2.IN2865
conf_str[1222] => Mux2.IN2866
conf_str[1223] => Mux2.IN2867
conf_str[1224] => Mux2.IN2868
conf_str[1225] => Mux2.IN2869
conf_str[1226] => Mux2.IN2870
conf_str[1227] => Mux2.IN2871
conf_str[1228] => Mux2.IN2872
conf_str[1229] => Mux2.IN2873
conf_str[1230] => Mux2.IN2874
conf_str[1231] => Mux2.IN2875
conf_str[1232] => Mux2.IN2876
conf_str[1233] => Mux2.IN2877
conf_str[1234] => Mux2.IN2878
conf_str[1235] => Mux2.IN2879
conf_str[1236] => Mux2.IN2880
conf_str[1237] => Mux2.IN2881
conf_str[1238] => Mux2.IN2882
conf_str[1239] => Mux2.IN2883
conf_str[1240] => Mux2.IN2884
conf_str[1241] => Mux2.IN2885
conf_str[1242] => Mux2.IN2886
conf_str[1243] => Mux2.IN2887
conf_str[1244] => Mux2.IN2888
conf_str[1245] => Mux2.IN2889
conf_str[1246] => Mux2.IN2890
conf_str[1247] => Mux2.IN2891
conf_str[1248] => Mux2.IN2828
conf_str[1249] => Mux2.IN2829
conf_str[1250] => Mux2.IN2830
conf_str[1251] => Mux2.IN2831
conf_str[1252] => Mux2.IN2832
conf_str[1253] => Mux2.IN2833
conf_str[1254] => Mux2.IN2834
conf_str[1255] => Mux2.IN2835
conf_str[1256] => Mux2.IN2836
conf_str[1257] => Mux2.IN2837
conf_str[1258] => Mux2.IN2838
conf_str[1259] => Mux2.IN2839
conf_str[1260] => Mux2.IN2840
conf_str[1261] => Mux2.IN2841
conf_str[1262] => Mux2.IN2842
conf_str[1263] => Mux2.IN2843
conf_str[1264] => Mux2.IN2844
conf_str[1265] => Mux2.IN2845
conf_str[1266] => Mux2.IN2846
conf_str[1267] => Mux2.IN2847
conf_str[1268] => Mux2.IN2848
conf_str[1269] => Mux2.IN2849
conf_str[1270] => Mux2.IN2850
conf_str[1271] => Mux2.IN2851
conf_str[1272] => Mux2.IN2852
conf_str[1273] => Mux2.IN2853
conf_str[1274] => Mux2.IN2854
conf_str[1275] => Mux2.IN2855
conf_str[1276] => Mux2.IN2856
conf_str[1277] => Mux2.IN2857
conf_str[1278] => Mux2.IN2858
conf_str[1279] => Mux2.IN2859
conf_str[1280] => Mux2.IN2796
conf_str[1281] => Mux2.IN2797
conf_str[1282] => Mux2.IN2798
conf_str[1283] => Mux2.IN2799
conf_str[1284] => Mux2.IN2800
conf_str[1285] => Mux2.IN2801
conf_str[1286] => Mux2.IN2802
conf_str[1287] => Mux2.IN2803
conf_str[1288] => Mux2.IN2804
conf_str[1289] => Mux2.IN2805
conf_str[1290] => Mux2.IN2806
conf_str[1291] => Mux2.IN2807
conf_str[1292] => Mux2.IN2808
conf_str[1293] => Mux2.IN2809
conf_str[1294] => Mux2.IN2810
conf_str[1295] => Mux2.IN2811
conf_str[1296] => Mux2.IN2812
conf_str[1297] => Mux2.IN2813
conf_str[1298] => Mux2.IN2814
conf_str[1299] => Mux2.IN2815
conf_str[1300] => Mux2.IN2816
conf_str[1301] => Mux2.IN2817
conf_str[1302] => Mux2.IN2818
conf_str[1303] => Mux2.IN2819
conf_str[1304] => Mux2.IN2820
conf_str[1305] => Mux2.IN2821
conf_str[1306] => Mux2.IN2822
conf_str[1307] => Mux2.IN2823
conf_str[1308] => Mux2.IN2824
conf_str[1309] => Mux2.IN2825
conf_str[1310] => Mux2.IN2826
conf_str[1311] => Mux2.IN2827
conf_str[1312] => Mux2.IN2764
conf_str[1313] => Mux2.IN2765
conf_str[1314] => Mux2.IN2766
conf_str[1315] => Mux2.IN2767
conf_str[1316] => Mux2.IN2768
conf_str[1317] => Mux2.IN2769
conf_str[1318] => Mux2.IN2770
conf_str[1319] => Mux2.IN2771
conf_str[1320] => Mux2.IN2772
conf_str[1321] => Mux2.IN2773
conf_str[1322] => Mux2.IN2774
conf_str[1323] => Mux2.IN2775
conf_str[1324] => Mux2.IN2776
conf_str[1325] => Mux2.IN2777
conf_str[1326] => Mux2.IN2778
conf_str[1327] => Mux2.IN2779
conf_str[1328] => Mux2.IN2780
conf_str[1329] => Mux2.IN2781
conf_str[1330] => Mux2.IN2782
conf_str[1331] => Mux2.IN2783
conf_str[1332] => Mux2.IN2784
conf_str[1333] => Mux2.IN2785
conf_str[1334] => Mux2.IN2786
conf_str[1335] => Mux2.IN2787
conf_str[1336] => Mux2.IN2788
conf_str[1337] => Mux2.IN2789
conf_str[1338] => Mux2.IN2790
conf_str[1339] => Mux2.IN2791
conf_str[1340] => Mux2.IN2792
conf_str[1341] => Mux2.IN2793
conf_str[1342] => Mux2.IN2794
conf_str[1343] => Mux2.IN2795
conf_str[1344] => Mux2.IN2732
conf_str[1345] => Mux2.IN2733
conf_str[1346] => Mux2.IN2734
conf_str[1347] => Mux2.IN2735
conf_str[1348] => Mux2.IN2736
conf_str[1349] => Mux2.IN2737
conf_str[1350] => Mux2.IN2738
conf_str[1351] => Mux2.IN2739
conf_str[1352] => Mux2.IN2740
conf_str[1353] => Mux2.IN2741
conf_str[1354] => Mux2.IN2742
conf_str[1355] => Mux2.IN2743
conf_str[1356] => Mux2.IN2744
conf_str[1357] => Mux2.IN2745
conf_str[1358] => Mux2.IN2746
conf_str[1359] => Mux2.IN2747
conf_str[1360] => Mux2.IN2748
conf_str[1361] => Mux2.IN2749
conf_str[1362] => Mux2.IN2750
conf_str[1363] => Mux2.IN2751
conf_str[1364] => Mux2.IN2752
conf_str[1365] => Mux2.IN2753
conf_str[1366] => Mux2.IN2754
conf_str[1367] => Mux2.IN2755
conf_str[1368] => Mux2.IN2756
conf_str[1369] => Mux2.IN2757
conf_str[1370] => Mux2.IN2758
conf_str[1371] => Mux2.IN2759
conf_str[1372] => Mux2.IN2760
conf_str[1373] => Mux2.IN2761
conf_str[1374] => Mux2.IN2762
conf_str[1375] => Mux2.IN2763
conf_str[1376] => Mux2.IN2700
conf_str[1377] => Mux2.IN2701
conf_str[1378] => Mux2.IN2702
conf_str[1379] => Mux2.IN2703
conf_str[1380] => Mux2.IN2704
conf_str[1381] => Mux2.IN2705
conf_str[1382] => Mux2.IN2706
conf_str[1383] => Mux2.IN2707
conf_str[1384] => Mux2.IN2708
conf_str[1385] => Mux2.IN2709
conf_str[1386] => Mux2.IN2710
conf_str[1387] => Mux2.IN2711
conf_str[1388] => Mux2.IN2712
conf_str[1389] => Mux2.IN2713
conf_str[1390] => Mux2.IN2714
conf_str[1391] => Mux2.IN2715
conf_str[1392] => Mux2.IN2716
conf_str[1393] => Mux2.IN2717
conf_str[1394] => Mux2.IN2718
conf_str[1395] => Mux2.IN2719
conf_str[1396] => Mux2.IN2720
conf_str[1397] => Mux2.IN2721
conf_str[1398] => Mux2.IN2722
conf_str[1399] => Mux2.IN2723
conf_str[1400] => Mux2.IN2724
conf_str[1401] => Mux2.IN2725
conf_str[1402] => Mux2.IN2726
conf_str[1403] => Mux2.IN2727
conf_str[1404] => Mux2.IN2728
conf_str[1405] => Mux2.IN2729
conf_str[1406] => Mux2.IN2730
conf_str[1407] => Mux2.IN2731
conf_str[1408] => Mux2.IN2668
conf_str[1409] => Mux2.IN2669
conf_str[1410] => Mux2.IN2670
conf_str[1411] => Mux2.IN2671
conf_str[1412] => Mux2.IN2672
conf_str[1413] => Mux2.IN2673
conf_str[1414] => Mux2.IN2674
conf_str[1415] => Mux2.IN2675
conf_str[1416] => Mux2.IN2676
conf_str[1417] => Mux2.IN2677
conf_str[1418] => Mux2.IN2678
conf_str[1419] => Mux2.IN2679
conf_str[1420] => Mux2.IN2680
conf_str[1421] => Mux2.IN2681
conf_str[1422] => Mux2.IN2682
conf_str[1423] => Mux2.IN2683
conf_str[1424] => Mux2.IN2684
conf_str[1425] => Mux2.IN2685
conf_str[1426] => Mux2.IN2686
conf_str[1427] => Mux2.IN2687
conf_str[1428] => Mux2.IN2688
conf_str[1429] => Mux2.IN2689
conf_str[1430] => Mux2.IN2690
conf_str[1431] => Mux2.IN2691
conf_str[1432] => Mux2.IN2692
conf_str[1433] => Mux2.IN2693
conf_str[1434] => Mux2.IN2694
conf_str[1435] => Mux2.IN2695
conf_str[1436] => Mux2.IN2696
conf_str[1437] => Mux2.IN2697
conf_str[1438] => Mux2.IN2698
conf_str[1439] => Mux2.IN2699
conf_str[1440] => Mux2.IN2636
conf_str[1441] => Mux2.IN2637
conf_str[1442] => Mux2.IN2638
conf_str[1443] => Mux2.IN2639
conf_str[1444] => Mux2.IN2640
conf_str[1445] => Mux2.IN2641
conf_str[1446] => Mux2.IN2642
conf_str[1447] => Mux2.IN2643
conf_str[1448] => Mux2.IN2644
conf_str[1449] => Mux2.IN2645
conf_str[1450] => Mux2.IN2646
conf_str[1451] => Mux2.IN2647
conf_str[1452] => Mux2.IN2648
conf_str[1453] => Mux2.IN2649
conf_str[1454] => Mux2.IN2650
conf_str[1455] => Mux2.IN2651
conf_str[1456] => Mux2.IN2652
conf_str[1457] => Mux2.IN2653
conf_str[1458] => Mux2.IN2654
conf_str[1459] => Mux2.IN2655
conf_str[1460] => Mux2.IN2656
conf_str[1461] => Mux2.IN2657
conf_str[1462] => Mux2.IN2658
conf_str[1463] => Mux2.IN2659
conf_str[1464] => Mux2.IN2660
conf_str[1465] => Mux2.IN2661
conf_str[1466] => Mux2.IN2662
conf_str[1467] => Mux2.IN2663
conf_str[1468] => Mux2.IN2664
conf_str[1469] => Mux2.IN2665
conf_str[1470] => Mux2.IN2666
conf_str[1471] => Mux2.IN2667
conf_str[1472] => Mux2.IN2604
conf_str[1473] => Mux2.IN2605
conf_str[1474] => Mux2.IN2606
conf_str[1475] => Mux2.IN2607
conf_str[1476] => Mux2.IN2608
conf_str[1477] => Mux2.IN2609
conf_str[1478] => Mux2.IN2610
conf_str[1479] => Mux2.IN2611
conf_str[1480] => Mux2.IN2612
conf_str[1481] => Mux2.IN2613
conf_str[1482] => Mux2.IN2614
conf_str[1483] => Mux2.IN2615
conf_str[1484] => Mux2.IN2616
conf_str[1485] => Mux2.IN2617
conf_str[1486] => Mux2.IN2618
conf_str[1487] => Mux2.IN2619
conf_str[1488] => Mux2.IN2620
conf_str[1489] => Mux2.IN2621
conf_str[1490] => Mux2.IN2622
conf_str[1491] => Mux2.IN2623
conf_str[1492] => Mux2.IN2624
conf_str[1493] => Mux2.IN2625
conf_str[1494] => Mux2.IN2626
conf_str[1495] => Mux2.IN2627
conf_str[1496] => Mux2.IN2628
conf_str[1497] => Mux2.IN2629
conf_str[1498] => Mux2.IN2630
conf_str[1499] => Mux2.IN2631
conf_str[1500] => Mux2.IN2632
conf_str[1501] => Mux2.IN2633
conf_str[1502] => Mux2.IN2634
conf_str[1503] => Mux2.IN2635
conf_str[1504] => Mux2.IN2572
conf_str[1505] => Mux2.IN2573
conf_str[1506] => Mux2.IN2574
conf_str[1507] => Mux2.IN2575
conf_str[1508] => Mux2.IN2576
conf_str[1509] => Mux2.IN2577
conf_str[1510] => Mux2.IN2578
conf_str[1511] => Mux2.IN2579
conf_str[1512] => Mux2.IN2580
conf_str[1513] => Mux2.IN2581
conf_str[1514] => Mux2.IN2582
conf_str[1515] => Mux2.IN2583
conf_str[1516] => Mux2.IN2584
conf_str[1517] => Mux2.IN2585
conf_str[1518] => Mux2.IN2586
conf_str[1519] => Mux2.IN2587
conf_str[1520] => Mux2.IN2588
conf_str[1521] => Mux2.IN2589
conf_str[1522] => Mux2.IN2590
conf_str[1523] => Mux2.IN2591
conf_str[1524] => Mux2.IN2592
conf_str[1525] => Mux2.IN2593
conf_str[1526] => Mux2.IN2594
conf_str[1527] => Mux2.IN2595
conf_str[1528] => Mux2.IN2596
conf_str[1529] => Mux2.IN2597
conf_str[1530] => Mux2.IN2598
conf_str[1531] => Mux2.IN2599
conf_str[1532] => Mux2.IN2600
conf_str[1533] => Mux2.IN2601
conf_str[1534] => Mux2.IN2602
conf_str[1535] => Mux2.IN2603
conf_str[1536] => Mux2.IN2540
conf_str[1537] => Mux2.IN2541
conf_str[1538] => Mux2.IN2542
conf_str[1539] => Mux2.IN2543
conf_str[1540] => Mux2.IN2544
conf_str[1541] => Mux2.IN2545
conf_str[1542] => Mux2.IN2546
conf_str[1543] => Mux2.IN2547
conf_str[1544] => Mux2.IN2548
conf_str[1545] => Mux2.IN2549
conf_str[1546] => Mux2.IN2550
conf_str[1547] => Mux2.IN2551
conf_str[1548] => Mux2.IN2552
conf_str[1549] => Mux2.IN2553
conf_str[1550] => Mux2.IN2554
conf_str[1551] => Mux2.IN2555
conf_str[1552] => Mux2.IN2556
conf_str[1553] => Mux2.IN2557
conf_str[1554] => Mux2.IN2558
conf_str[1555] => Mux2.IN2559
conf_str[1556] => Mux2.IN2560
conf_str[1557] => Mux2.IN2561
conf_str[1558] => Mux2.IN2562
conf_str[1559] => Mux2.IN2563
conf_str[1560] => Mux2.IN2564
conf_str[1561] => Mux2.IN2565
conf_str[1562] => Mux2.IN2566
conf_str[1563] => Mux2.IN2567
conf_str[1564] => Mux2.IN2568
conf_str[1565] => Mux2.IN2569
conf_str[1566] => Mux2.IN2570
conf_str[1567] => Mux2.IN2571
conf_str[1568] => Mux2.IN2508
conf_str[1569] => Mux2.IN2509
conf_str[1570] => Mux2.IN2510
conf_str[1571] => Mux2.IN2511
conf_str[1572] => Mux2.IN2512
conf_str[1573] => Mux2.IN2513
conf_str[1574] => Mux2.IN2514
conf_str[1575] => Mux2.IN2515
conf_str[1576] => Mux2.IN2516
conf_str[1577] => Mux2.IN2517
conf_str[1578] => Mux2.IN2518
conf_str[1579] => Mux2.IN2519
conf_str[1580] => Mux2.IN2520
conf_str[1581] => Mux2.IN2521
conf_str[1582] => Mux2.IN2522
conf_str[1583] => Mux2.IN2523
conf_str[1584] => Mux2.IN2524
conf_str[1585] => Mux2.IN2525
conf_str[1586] => Mux2.IN2526
conf_str[1587] => Mux2.IN2527
conf_str[1588] => Mux2.IN2528
conf_str[1589] => Mux2.IN2529
conf_str[1590] => Mux2.IN2530
conf_str[1591] => Mux2.IN2531
conf_str[1592] => Mux2.IN2532
conf_str[1593] => Mux2.IN2533
conf_str[1594] => Mux2.IN2534
conf_str[1595] => Mux2.IN2535
conf_str[1596] => Mux2.IN2536
conf_str[1597] => Mux2.IN2537
conf_str[1598] => Mux2.IN2538
conf_str[1599] => Mux2.IN2539
conf_str[1600] => Mux2.IN2476
conf_str[1601] => Mux2.IN2477
conf_str[1602] => Mux2.IN2478
conf_str[1603] => Mux2.IN2479
conf_str[1604] => Mux2.IN2480
conf_str[1605] => Mux2.IN2481
conf_str[1606] => Mux2.IN2482
conf_str[1607] => Mux2.IN2483
conf_str[1608] => Mux2.IN2484
conf_str[1609] => Mux2.IN2485
conf_str[1610] => Mux2.IN2486
conf_str[1611] => Mux2.IN2487
conf_str[1612] => Mux2.IN2488
conf_str[1613] => Mux2.IN2489
conf_str[1614] => Mux2.IN2490
conf_str[1615] => Mux2.IN2491
conf_str[1616] => Mux2.IN2492
conf_str[1617] => Mux2.IN2493
conf_str[1618] => Mux2.IN2494
conf_str[1619] => Mux2.IN2495
conf_str[1620] => Mux2.IN2496
conf_str[1621] => Mux2.IN2497
conf_str[1622] => Mux2.IN2498
conf_str[1623] => Mux2.IN2499
conf_str[1624] => Mux2.IN2500
conf_str[1625] => Mux2.IN2501
conf_str[1626] => Mux2.IN2502
conf_str[1627] => Mux2.IN2503
conf_str[1628] => Mux2.IN2504
conf_str[1629] => Mux2.IN2505
conf_str[1630] => Mux2.IN2506
conf_str[1631] => Mux2.IN2507
conf_str[1632] => Mux2.IN2444
conf_str[1633] => Mux2.IN2445
conf_str[1634] => Mux2.IN2446
conf_str[1635] => Mux2.IN2447
conf_str[1636] => Mux2.IN2448
conf_str[1637] => Mux2.IN2449
conf_str[1638] => Mux2.IN2450
conf_str[1639] => Mux2.IN2451
conf_str[1640] => Mux2.IN2452
conf_str[1641] => Mux2.IN2453
conf_str[1642] => Mux2.IN2454
conf_str[1643] => Mux2.IN2455
conf_str[1644] => Mux2.IN2456
conf_str[1645] => Mux2.IN2457
conf_str[1646] => Mux2.IN2458
conf_str[1647] => Mux2.IN2459
conf_str[1648] => Mux2.IN2460
conf_str[1649] => Mux2.IN2461
conf_str[1650] => Mux2.IN2462
conf_str[1651] => Mux2.IN2463
conf_str[1652] => Mux2.IN2464
conf_str[1653] => Mux2.IN2465
conf_str[1654] => Mux2.IN2466
conf_str[1655] => Mux2.IN2467
conf_str[1656] => Mux2.IN2468
conf_str[1657] => Mux2.IN2469
conf_str[1658] => Mux2.IN2470
conf_str[1659] => Mux2.IN2471
conf_str[1660] => Mux2.IN2472
conf_str[1661] => Mux2.IN2473
conf_str[1662] => Mux2.IN2474
conf_str[1663] => Mux2.IN2475
conf_str[1664] => Mux2.IN2412
conf_str[1665] => Mux2.IN2413
conf_str[1666] => Mux2.IN2414
conf_str[1667] => Mux2.IN2415
conf_str[1668] => Mux2.IN2416
conf_str[1669] => Mux2.IN2417
conf_str[1670] => Mux2.IN2418
conf_str[1671] => Mux2.IN2419
conf_str[1672] => Mux2.IN2420
conf_str[1673] => Mux2.IN2421
conf_str[1674] => Mux2.IN2422
conf_str[1675] => Mux2.IN2423
conf_str[1676] => Mux2.IN2424
conf_str[1677] => Mux2.IN2425
conf_str[1678] => Mux2.IN2426
conf_str[1679] => Mux2.IN2427
conf_str[1680] => Mux2.IN2428
conf_str[1681] => Mux2.IN2429
conf_str[1682] => Mux2.IN2430
conf_str[1683] => Mux2.IN2431
conf_str[1684] => Mux2.IN2432
conf_str[1685] => Mux2.IN2433
conf_str[1686] => Mux2.IN2434
conf_str[1687] => Mux2.IN2435
conf_str[1688] => Mux2.IN2436
conf_str[1689] => Mux2.IN2437
conf_str[1690] => Mux2.IN2438
conf_str[1691] => Mux2.IN2439
conf_str[1692] => Mux2.IN2440
conf_str[1693] => Mux2.IN2441
conf_str[1694] => Mux2.IN2442
conf_str[1695] => Mux2.IN2443
conf_str[1696] => Mux2.IN2380
conf_str[1697] => Mux2.IN2381
conf_str[1698] => Mux2.IN2382
conf_str[1699] => Mux2.IN2383
conf_str[1700] => Mux2.IN2384
conf_str[1701] => Mux2.IN2385
conf_str[1702] => Mux2.IN2386
conf_str[1703] => Mux2.IN2387
conf_str[1704] => Mux2.IN2388
conf_str[1705] => Mux2.IN2389
conf_str[1706] => Mux2.IN2390
conf_str[1707] => Mux2.IN2391
conf_str[1708] => Mux2.IN2392
conf_str[1709] => Mux2.IN2393
conf_str[1710] => Mux2.IN2394
conf_str[1711] => Mux2.IN2395
conf_str[1712] => Mux2.IN2396
conf_str[1713] => Mux2.IN2397
conf_str[1714] => Mux2.IN2398
conf_str[1715] => Mux2.IN2399
conf_str[1716] => Mux2.IN2400
conf_str[1717] => Mux2.IN2401
conf_str[1718] => Mux2.IN2402
conf_str[1719] => Mux2.IN2403
conf_str[1720] => Mux2.IN2404
conf_str[1721] => Mux2.IN2405
conf_str[1722] => Mux2.IN2406
conf_str[1723] => Mux2.IN2407
conf_str[1724] => Mux2.IN2408
conf_str[1725] => Mux2.IN2409
conf_str[1726] => Mux2.IN2410
conf_str[1727] => Mux2.IN2411
conf_str[1728] => Mux2.IN2348
conf_str[1729] => Mux2.IN2349
conf_str[1730] => Mux2.IN2350
conf_str[1731] => Mux2.IN2351
conf_str[1732] => Mux2.IN2352
conf_str[1733] => Mux2.IN2353
conf_str[1734] => Mux2.IN2354
conf_str[1735] => Mux2.IN2355
conf_str[1736] => Mux2.IN2356
conf_str[1737] => Mux2.IN2357
conf_str[1738] => Mux2.IN2358
conf_str[1739] => Mux2.IN2359
conf_str[1740] => Mux2.IN2360
conf_str[1741] => Mux2.IN2361
conf_str[1742] => Mux2.IN2362
conf_str[1743] => Mux2.IN2363
conf_str[1744] => Mux2.IN2364
conf_str[1745] => Mux2.IN2365
conf_str[1746] => Mux2.IN2366
conf_str[1747] => Mux2.IN2367
conf_str[1748] => Mux2.IN2368
conf_str[1749] => Mux2.IN2369
conf_str[1750] => Mux2.IN2370
conf_str[1751] => Mux2.IN2371
conf_str[1752] => Mux2.IN2372
conf_str[1753] => Mux2.IN2373
conf_str[1754] => Mux2.IN2374
conf_str[1755] => Mux2.IN2375
conf_str[1756] => Mux2.IN2376
conf_str[1757] => Mux2.IN2377
conf_str[1758] => Mux2.IN2378
conf_str[1759] => Mux2.IN2379
conf_str[1760] => Mux2.IN2316
conf_str[1761] => Mux2.IN2317
conf_str[1762] => Mux2.IN2318
conf_str[1763] => Mux2.IN2319
conf_str[1764] => Mux2.IN2320
conf_str[1765] => Mux2.IN2321
conf_str[1766] => Mux2.IN2322
conf_str[1767] => Mux2.IN2323
conf_str[1768] => Mux2.IN2324
conf_str[1769] => Mux2.IN2325
conf_str[1770] => Mux2.IN2326
conf_str[1771] => Mux2.IN2327
conf_str[1772] => Mux2.IN2328
conf_str[1773] => Mux2.IN2329
conf_str[1774] => Mux2.IN2330
conf_str[1775] => Mux2.IN2331
conf_str[1776] => Mux2.IN2332
conf_str[1777] => Mux2.IN2333
conf_str[1778] => Mux2.IN2334
conf_str[1779] => Mux2.IN2335
conf_str[1780] => Mux2.IN2336
conf_str[1781] => Mux2.IN2337
conf_str[1782] => Mux2.IN2338
conf_str[1783] => Mux2.IN2339
conf_str[1784] => Mux2.IN2340
conf_str[1785] => Mux2.IN2341
conf_str[1786] => Mux2.IN2342
conf_str[1787] => Mux2.IN2343
conf_str[1788] => Mux2.IN2344
conf_str[1789] => Mux2.IN2345
conf_str[1790] => Mux2.IN2346
conf_str[1791] => Mux2.IN2347
conf_str[1792] => Mux2.IN2284
conf_str[1793] => Mux2.IN2285
conf_str[1794] => Mux2.IN2286
conf_str[1795] => Mux2.IN2287
conf_str[1796] => Mux2.IN2288
conf_str[1797] => Mux2.IN2289
conf_str[1798] => Mux2.IN2290
conf_str[1799] => Mux2.IN2291
conf_str[1800] => Mux2.IN2292
conf_str[1801] => Mux2.IN2293
conf_str[1802] => Mux2.IN2294
conf_str[1803] => Mux2.IN2295
conf_str[1804] => Mux2.IN2296
conf_str[1805] => Mux2.IN2297
conf_str[1806] => Mux2.IN2298
conf_str[1807] => Mux2.IN2299
conf_str[1808] => Mux2.IN2300
conf_str[1809] => Mux2.IN2301
conf_str[1810] => Mux2.IN2302
conf_str[1811] => Mux2.IN2303
conf_str[1812] => Mux2.IN2304
conf_str[1813] => Mux2.IN2305
conf_str[1814] => Mux2.IN2306
conf_str[1815] => Mux2.IN2307
conf_str[1816] => Mux2.IN2308
conf_str[1817] => Mux2.IN2309
conf_str[1818] => Mux2.IN2310
conf_str[1819] => Mux2.IN2311
conf_str[1820] => Mux2.IN2312
conf_str[1821] => Mux2.IN2313
conf_str[1822] => Mux2.IN2314
conf_str[1823] => Mux2.IN2315
conf_str[1824] => Mux2.IN2252
conf_str[1825] => Mux2.IN2253
conf_str[1826] => Mux2.IN2254
conf_str[1827] => Mux2.IN2255
conf_str[1828] => Mux2.IN2256
conf_str[1829] => Mux2.IN2257
conf_str[1830] => Mux2.IN2258
conf_str[1831] => Mux2.IN2259
conf_str[1832] => Mux2.IN2260
conf_str[1833] => Mux2.IN2261
conf_str[1834] => Mux2.IN2262
conf_str[1835] => Mux2.IN2263
conf_str[1836] => Mux2.IN2264
conf_str[1837] => Mux2.IN2265
conf_str[1838] => Mux2.IN2266
conf_str[1839] => Mux2.IN2267
conf_str[1840] => Mux2.IN2268
conf_str[1841] => Mux2.IN2269
conf_str[1842] => Mux2.IN2270
conf_str[1843] => Mux2.IN2271
conf_str[1844] => Mux2.IN2272
conf_str[1845] => Mux2.IN2273
conf_str[1846] => Mux2.IN2274
conf_str[1847] => Mux2.IN2275
conf_str[1848] => Mux2.IN2276
conf_str[1849] => Mux2.IN2277
conf_str[1850] => Mux2.IN2278
conf_str[1851] => Mux2.IN2279
conf_str[1852] => Mux2.IN2280
conf_str[1853] => Mux2.IN2281
conf_str[1854] => Mux2.IN2282
conf_str[1855] => Mux2.IN2283
conf_str[1856] => Mux2.IN2220
conf_str[1857] => Mux2.IN2221
conf_str[1858] => Mux2.IN2222
conf_str[1859] => Mux2.IN2223
conf_str[1860] => Mux2.IN2224
conf_str[1861] => Mux2.IN2225
conf_str[1862] => Mux2.IN2226
conf_str[1863] => Mux2.IN2227
conf_str[1864] => Mux2.IN2228
conf_str[1865] => Mux2.IN2229
conf_str[1866] => Mux2.IN2230
conf_str[1867] => Mux2.IN2231
conf_str[1868] => Mux2.IN2232
conf_str[1869] => Mux2.IN2233
conf_str[1870] => Mux2.IN2234
conf_str[1871] => Mux2.IN2235
conf_str[1872] => Mux2.IN2236
conf_str[1873] => Mux2.IN2237
conf_str[1874] => Mux2.IN2238
conf_str[1875] => Mux2.IN2239
conf_str[1876] => Mux2.IN2240
conf_str[1877] => Mux2.IN2241
conf_str[1878] => Mux2.IN2242
conf_str[1879] => Mux2.IN2243
conf_str[1880] => Mux2.IN2244
conf_str[1881] => Mux2.IN2245
conf_str[1882] => Mux2.IN2246
conf_str[1883] => Mux2.IN2247
conf_str[1884] => Mux2.IN2248
conf_str[1885] => Mux2.IN2249
conf_str[1886] => Mux2.IN2250
conf_str[1887] => Mux2.IN2251
conf_str[1888] => Mux2.IN2188
conf_str[1889] => Mux2.IN2189
conf_str[1890] => Mux2.IN2190
conf_str[1891] => Mux2.IN2191
conf_str[1892] => Mux2.IN2192
conf_str[1893] => Mux2.IN2193
conf_str[1894] => Mux2.IN2194
conf_str[1895] => Mux2.IN2195
conf_str[1896] => Mux2.IN2196
conf_str[1897] => Mux2.IN2197
conf_str[1898] => Mux2.IN2198
conf_str[1899] => Mux2.IN2199
conf_str[1900] => Mux2.IN2200
conf_str[1901] => Mux2.IN2201
conf_str[1902] => Mux2.IN2202
conf_str[1903] => Mux2.IN2203
conf_str[1904] => Mux2.IN2204
conf_str[1905] => Mux2.IN2205
conf_str[1906] => Mux2.IN2206
conf_str[1907] => Mux2.IN2207
conf_str[1908] => Mux2.IN2208
conf_str[1909] => Mux2.IN2209
conf_str[1910] => Mux2.IN2210
conf_str[1911] => Mux2.IN2211
conf_str[1912] => Mux2.IN2212
conf_str[1913] => Mux2.IN2213
conf_str[1914] => Mux2.IN2214
conf_str[1915] => Mux2.IN2215
conf_str[1916] => Mux2.IN2216
conf_str[1917] => Mux2.IN2217
conf_str[1918] => Mux2.IN2218
conf_str[1919] => Mux2.IN2219
conf_str[1920] => Mux2.IN2156
conf_str[1921] => Mux2.IN2157
conf_str[1922] => Mux2.IN2158
conf_str[1923] => Mux2.IN2159
conf_str[1924] => Mux2.IN2160
conf_str[1925] => Mux2.IN2161
conf_str[1926] => Mux2.IN2162
conf_str[1927] => Mux2.IN2163
conf_str[1928] => Mux2.IN2164
conf_str[1929] => Mux2.IN2165
conf_str[1930] => Mux2.IN2166
conf_str[1931] => Mux2.IN2167
conf_str[1932] => Mux2.IN2168
conf_str[1933] => Mux2.IN2169
conf_str[1934] => Mux2.IN2170
conf_str[1935] => Mux2.IN2171
conf_str[1936] => Mux2.IN2172
conf_str[1937] => Mux2.IN2173
conf_str[1938] => Mux2.IN2174
conf_str[1939] => Mux2.IN2175
conf_str[1940] => Mux2.IN2176
conf_str[1941] => Mux2.IN2177
conf_str[1942] => Mux2.IN2178
conf_str[1943] => Mux2.IN2179
conf_str[1944] => Mux2.IN2180
conf_str[1945] => Mux2.IN2181
conf_str[1946] => Mux2.IN2182
conf_str[1947] => Mux2.IN2183
conf_str[1948] => Mux2.IN2184
conf_str[1949] => Mux2.IN2185
conf_str[1950] => Mux2.IN2186
conf_str[1951] => Mux2.IN2187
conf_str[1952] => Mux2.IN2124
conf_str[1953] => Mux2.IN2125
conf_str[1954] => Mux2.IN2126
conf_str[1955] => Mux2.IN2127
conf_str[1956] => Mux2.IN2128
conf_str[1957] => Mux2.IN2129
conf_str[1958] => Mux2.IN2130
conf_str[1959] => Mux2.IN2131
conf_str[1960] => Mux2.IN2132
conf_str[1961] => Mux2.IN2133
conf_str[1962] => Mux2.IN2134
conf_str[1963] => Mux2.IN2135
conf_str[1964] => Mux2.IN2136
conf_str[1965] => Mux2.IN2137
conf_str[1966] => Mux2.IN2138
conf_str[1967] => Mux2.IN2139
conf_str[1968] => Mux2.IN2140
conf_str[1969] => Mux2.IN2141
conf_str[1970] => Mux2.IN2142
conf_str[1971] => Mux2.IN2143
conf_str[1972] => Mux2.IN2144
conf_str[1973] => Mux2.IN2145
conf_str[1974] => Mux2.IN2146
conf_str[1975] => Mux2.IN2147
conf_str[1976] => Mux2.IN2148
conf_str[1977] => Mux2.IN2149
conf_str[1978] => Mux2.IN2150
conf_str[1979] => Mux2.IN2151
conf_str[1980] => Mux2.IN2152
conf_str[1981] => Mux2.IN2153
conf_str[1982] => Mux2.IN2154
conf_str[1983] => Mux2.IN2155
conf_str[1984] => Mux2.IN2092
conf_str[1985] => Mux2.IN2093
conf_str[1986] => Mux2.IN2094
conf_str[1987] => Mux2.IN2095
conf_str[1988] => Mux2.IN2096
conf_str[1989] => Mux2.IN2097
conf_str[1990] => Mux2.IN2098
conf_str[1991] => Mux2.IN2099
conf_str[1992] => Mux2.IN2100
conf_str[1993] => Mux2.IN2101
conf_str[1994] => Mux2.IN2102
conf_str[1995] => Mux2.IN2103
conf_str[1996] => Mux2.IN2104
conf_str[1997] => Mux2.IN2105
conf_str[1998] => Mux2.IN2106
conf_str[1999] => Mux2.IN2107
conf_str[2000] => Mux2.IN2108
conf_str[2001] => Mux2.IN2109
conf_str[2002] => Mux2.IN2110
conf_str[2003] => Mux2.IN2111
conf_str[2004] => Mux2.IN2112
conf_str[2005] => Mux2.IN2113
conf_str[2006] => Mux2.IN2114
conf_str[2007] => Mux2.IN2115
conf_str[2008] => Mux2.IN2116
conf_str[2009] => Mux2.IN2117
conf_str[2010] => Mux2.IN2118
conf_str[2011] => Mux2.IN2119
conf_str[2012] => Mux2.IN2120
conf_str[2013] => Mux2.IN2121
conf_str[2014] => Mux2.IN2122
conf_str[2015] => Mux2.IN2123
conf_str[2016] => Mux2.IN2060
conf_str[2017] => Mux2.IN2061
conf_str[2018] => Mux2.IN2062
conf_str[2019] => Mux2.IN2063
conf_str[2020] => Mux2.IN2064
conf_str[2021] => Mux2.IN2065
conf_str[2022] => Mux2.IN2066
conf_str[2023] => Mux2.IN2067
conf_str[2024] => Mux2.IN2068
conf_str[2025] => Mux2.IN2069
conf_str[2026] => Mux2.IN2070
conf_str[2027] => Mux2.IN2071
conf_str[2028] => Mux2.IN2072
conf_str[2029] => Mux2.IN2073
conf_str[2030] => Mux2.IN2074
conf_str[2031] => Mux2.IN2075
conf_str[2032] => Mux2.IN2076
conf_str[2033] => Mux2.IN2077
conf_str[2034] => Mux2.IN2078
conf_str[2035] => Mux2.IN2079
conf_str[2036] => Mux2.IN2080
conf_str[2037] => Mux2.IN2081
conf_str[2038] => Mux2.IN2082
conf_str[2039] => Mux2.IN2083
conf_str[2040] => Mux2.IN2084
conf_str[2041] => Mux2.IN2085
conf_str[2042] => Mux2.IN2086
conf_str[2043] => Mux2.IN2087
conf_str[2044] => Mux2.IN2088
conf_str[2045] => Mux2.IN2089
conf_str[2046] => Mux2.IN2090
conf_str[2047] => Mux2.IN2091
conf_str[2048] => Mux2.IN2028
conf_str[2049] => Mux2.IN2029
conf_str[2050] => Mux2.IN2030
conf_str[2051] => Mux2.IN2031
conf_str[2052] => Mux2.IN2032
conf_str[2053] => Mux2.IN2033
conf_str[2054] => Mux2.IN2034
conf_str[2055] => Mux2.IN2035
conf_str[2056] => Mux2.IN2036
conf_str[2057] => Mux2.IN2037
conf_str[2058] => Mux2.IN2038
conf_str[2059] => Mux2.IN2039
conf_str[2060] => Mux2.IN2040
conf_str[2061] => Mux2.IN2041
conf_str[2062] => Mux2.IN2042
conf_str[2063] => Mux2.IN2043
conf_str[2064] => Mux2.IN2044
conf_str[2065] => Mux2.IN2045
conf_str[2066] => Mux2.IN2046
conf_str[2067] => Mux2.IN2047
conf_str[2068] => Mux2.IN2048
conf_str[2069] => Mux2.IN2049
conf_str[2070] => Mux2.IN2050
conf_str[2071] => Mux2.IN2051
conf_str[2072] => Mux2.IN2052
conf_str[2073] => Mux2.IN2053
conf_str[2074] => Mux2.IN2054
conf_str[2075] => Mux2.IN2055
conf_str[2076] => Mux2.IN2056
conf_str[2077] => Mux2.IN2057
conf_str[2078] => Mux2.IN2058
conf_str[2079] => Mux2.IN2059
conf_str[2080] => Mux2.IN1996
conf_str[2081] => Mux2.IN1997
conf_str[2082] => Mux2.IN1998
conf_str[2083] => Mux2.IN1999
conf_str[2084] => Mux2.IN2000
conf_str[2085] => Mux2.IN2001
conf_str[2086] => Mux2.IN2002
conf_str[2087] => Mux2.IN2003
conf_str[2088] => Mux2.IN2004
conf_str[2089] => Mux2.IN2005
conf_str[2090] => Mux2.IN2006
conf_str[2091] => Mux2.IN2007
conf_str[2092] => Mux2.IN2008
conf_str[2093] => Mux2.IN2009
conf_str[2094] => Mux2.IN2010
conf_str[2095] => Mux2.IN2011
conf_str[2096] => Mux2.IN2012
conf_str[2097] => Mux2.IN2013
conf_str[2098] => Mux2.IN2014
conf_str[2099] => Mux2.IN2015
conf_str[2100] => Mux2.IN2016
conf_str[2101] => Mux2.IN2017
conf_str[2102] => Mux2.IN2018
conf_str[2103] => Mux2.IN2019
conf_str[2104] => Mux2.IN2020
conf_str[2105] => Mux2.IN2021
conf_str[2106] => Mux2.IN2022
conf_str[2107] => Mux2.IN2023
conf_str[2108] => Mux2.IN2024
conf_str[2109] => Mux2.IN2025
conf_str[2110] => Mux2.IN2026
conf_str[2111] => Mux2.IN2027
conf_str[2112] => Mux2.IN1964
conf_str[2113] => Mux2.IN1965
conf_str[2114] => Mux2.IN1966
conf_str[2115] => Mux2.IN1967
conf_str[2116] => Mux2.IN1968
conf_str[2117] => Mux2.IN1969
conf_str[2118] => Mux2.IN1970
conf_str[2119] => Mux2.IN1971
conf_str[2120] => Mux2.IN1972
conf_str[2121] => Mux2.IN1973
conf_str[2122] => Mux2.IN1974
conf_str[2123] => Mux2.IN1975
conf_str[2124] => Mux2.IN1976
conf_str[2125] => Mux2.IN1977
conf_str[2126] => Mux2.IN1978
conf_str[2127] => Mux2.IN1979
conf_str[2128] => Mux2.IN1980
conf_str[2129] => Mux2.IN1981
conf_str[2130] => Mux2.IN1982
conf_str[2131] => Mux2.IN1983
conf_str[2132] => Mux2.IN1984
conf_str[2133] => Mux2.IN1985
conf_str[2134] => Mux2.IN1986
conf_str[2135] => Mux2.IN1987
conf_str[2136] => Mux2.IN1988
conf_str[2137] => Mux2.IN1989
conf_str[2138] => Mux2.IN1990
conf_str[2139] => Mux2.IN1991
conf_str[2140] => Mux2.IN1992
conf_str[2141] => Mux2.IN1993
conf_str[2142] => Mux2.IN1994
conf_str[2143] => Mux2.IN1995
conf_str[2144] => Mux2.IN1932
conf_str[2145] => Mux2.IN1933
conf_str[2146] => Mux2.IN1934
conf_str[2147] => Mux2.IN1935
conf_str[2148] => Mux2.IN1936
conf_str[2149] => Mux2.IN1937
conf_str[2150] => Mux2.IN1938
conf_str[2151] => Mux2.IN1939
conf_str[2152] => Mux2.IN1940
conf_str[2153] => Mux2.IN1941
conf_str[2154] => Mux2.IN1942
conf_str[2155] => Mux2.IN1943
conf_str[2156] => Mux2.IN1944
conf_str[2157] => Mux2.IN1945
conf_str[2158] => Mux2.IN1946
conf_str[2159] => Mux2.IN1947
conf_str[2160] => Mux2.IN1948
conf_str[2161] => Mux2.IN1949
conf_str[2162] => Mux2.IN1950
conf_str[2163] => Mux2.IN1951
conf_str[2164] => Mux2.IN1952
conf_str[2165] => Mux2.IN1953
conf_str[2166] => Mux2.IN1954
conf_str[2167] => Mux2.IN1955
conf_str[2168] => Mux2.IN1956
conf_str[2169] => Mux2.IN1957
conf_str[2170] => Mux2.IN1958
conf_str[2171] => Mux2.IN1959
conf_str[2172] => Mux2.IN1960
conf_str[2173] => Mux2.IN1961
conf_str[2174] => Mux2.IN1962
conf_str[2175] => Mux2.IN1963
conf_str[2176] => Mux2.IN1900
conf_str[2177] => Mux2.IN1901
conf_str[2178] => Mux2.IN1902
conf_str[2179] => Mux2.IN1903
conf_str[2180] => Mux2.IN1904
conf_str[2181] => Mux2.IN1905
conf_str[2182] => Mux2.IN1906
conf_str[2183] => Mux2.IN1907
conf_str[2184] => Mux2.IN1908
conf_str[2185] => Mux2.IN1909
conf_str[2186] => Mux2.IN1910
conf_str[2187] => Mux2.IN1911
conf_str[2188] => Mux2.IN1912
conf_str[2189] => Mux2.IN1913
conf_str[2190] => Mux2.IN1914
conf_str[2191] => Mux2.IN1915
conf_str[2192] => Mux2.IN1916
conf_str[2193] => Mux2.IN1917
conf_str[2194] => Mux2.IN1918
conf_str[2195] => Mux2.IN1919
conf_str[2196] => Mux2.IN1920
conf_str[2197] => Mux2.IN1921
conf_str[2198] => Mux2.IN1922
conf_str[2199] => Mux2.IN1923
conf_str[2200] => Mux2.IN1924
conf_str[2201] => Mux2.IN1925
conf_str[2202] => Mux2.IN1926
conf_str[2203] => Mux2.IN1927
conf_str[2204] => Mux2.IN1928
conf_str[2205] => Mux2.IN1929
conf_str[2206] => Mux2.IN1930
conf_str[2207] => Mux2.IN1931
conf_str[2208] => Mux2.IN1868
conf_str[2209] => Mux2.IN1869
conf_str[2210] => Mux2.IN1870
conf_str[2211] => Mux2.IN1871
conf_str[2212] => Mux2.IN1872
conf_str[2213] => Mux2.IN1873
conf_str[2214] => Mux2.IN1874
conf_str[2215] => Mux2.IN1875
conf_str[2216] => Mux2.IN1876
conf_str[2217] => Mux2.IN1877
conf_str[2218] => Mux2.IN1878
conf_str[2219] => Mux2.IN1879
conf_str[2220] => Mux2.IN1880
conf_str[2221] => Mux2.IN1881
conf_str[2222] => Mux2.IN1882
conf_str[2223] => Mux2.IN1883
conf_str[2224] => Mux2.IN1884
conf_str[2225] => Mux2.IN1885
conf_str[2226] => Mux2.IN1886
conf_str[2227] => Mux2.IN1887
conf_str[2228] => Mux2.IN1888
conf_str[2229] => Mux2.IN1889
conf_str[2230] => Mux2.IN1890
conf_str[2231] => Mux2.IN1891
conf_str[2232] => Mux2.IN1892
conf_str[2233] => Mux2.IN1893
conf_str[2234] => Mux2.IN1894
conf_str[2235] => Mux2.IN1895
conf_str[2236] => Mux2.IN1896
conf_str[2237] => Mux2.IN1897
conf_str[2238] => Mux2.IN1898
conf_str[2239] => Mux2.IN1899
conf_str[2240] => Mux2.IN1836
conf_str[2241] => Mux2.IN1837
conf_str[2242] => Mux2.IN1838
conf_str[2243] => Mux2.IN1839
conf_str[2244] => Mux2.IN1840
conf_str[2245] => Mux2.IN1841
conf_str[2246] => Mux2.IN1842
conf_str[2247] => Mux2.IN1843
conf_str[2248] => Mux2.IN1844
conf_str[2249] => Mux2.IN1845
conf_str[2250] => Mux2.IN1846
conf_str[2251] => Mux2.IN1847
conf_str[2252] => Mux2.IN1848
conf_str[2253] => Mux2.IN1849
conf_str[2254] => Mux2.IN1850
conf_str[2255] => Mux2.IN1851
conf_str[2256] => Mux2.IN1852
conf_str[2257] => Mux2.IN1853
conf_str[2258] => Mux2.IN1854
conf_str[2259] => Mux2.IN1855
conf_str[2260] => Mux2.IN1856
conf_str[2261] => Mux2.IN1857
conf_str[2262] => Mux2.IN1858
conf_str[2263] => Mux2.IN1859
conf_str[2264] => Mux2.IN1860
conf_str[2265] => Mux2.IN1861
conf_str[2266] => Mux2.IN1862
conf_str[2267] => Mux2.IN1863
conf_str[2268] => Mux2.IN1864
conf_str[2269] => Mux2.IN1865
conf_str[2270] => Mux2.IN1866
conf_str[2271] => Mux2.IN1867
conf_str[2272] => Mux2.IN1804
conf_str[2273] => Mux2.IN1805
conf_str[2274] => Mux2.IN1806
conf_str[2275] => Mux2.IN1807
conf_str[2276] => Mux2.IN1808
conf_str[2277] => Mux2.IN1809
conf_str[2278] => Mux2.IN1810
conf_str[2279] => Mux2.IN1811
conf_str[2280] => Mux2.IN1812
conf_str[2281] => Mux2.IN1813
conf_str[2282] => Mux2.IN1814
conf_str[2283] => Mux2.IN1815
conf_str[2284] => Mux2.IN1816
conf_str[2285] => Mux2.IN1817
conf_str[2286] => Mux2.IN1818
conf_str[2287] => Mux2.IN1819
conf_str[2288] => Mux2.IN1820
conf_str[2289] => Mux2.IN1821
conf_str[2290] => Mux2.IN1822
conf_str[2291] => Mux2.IN1823
conf_str[2292] => Mux2.IN1824
conf_str[2293] => Mux2.IN1825
conf_str[2294] => Mux2.IN1826
conf_str[2295] => Mux2.IN1827
conf_str[2296] => Mux2.IN1828
conf_str[2297] => Mux2.IN1829
conf_str[2298] => Mux2.IN1830
conf_str[2299] => Mux2.IN1831
conf_str[2300] => Mux2.IN1832
conf_str[2301] => Mux2.IN1833
conf_str[2302] => Mux2.IN1834
conf_str[2303] => Mux2.IN1835
conf_str[2304] => Mux2.IN1772
conf_str[2305] => Mux2.IN1773
conf_str[2306] => Mux2.IN1774
conf_str[2307] => Mux2.IN1775
conf_str[2308] => Mux2.IN1776
conf_str[2309] => Mux2.IN1777
conf_str[2310] => Mux2.IN1778
conf_str[2311] => Mux2.IN1779
conf_str[2312] => Mux2.IN1780
conf_str[2313] => Mux2.IN1781
conf_str[2314] => Mux2.IN1782
conf_str[2315] => Mux2.IN1783
conf_str[2316] => Mux2.IN1784
conf_str[2317] => Mux2.IN1785
conf_str[2318] => Mux2.IN1786
conf_str[2319] => Mux2.IN1787
conf_str[2320] => Mux2.IN1788
conf_str[2321] => Mux2.IN1789
conf_str[2322] => Mux2.IN1790
conf_str[2323] => Mux2.IN1791
conf_str[2324] => Mux2.IN1792
conf_str[2325] => Mux2.IN1793
conf_str[2326] => Mux2.IN1794
conf_str[2327] => Mux2.IN1795
conf_str[2328] => Mux2.IN1796
conf_str[2329] => Mux2.IN1797
conf_str[2330] => Mux2.IN1798
conf_str[2331] => Mux2.IN1799
conf_str[2332] => Mux2.IN1800
conf_str[2333] => Mux2.IN1801
conf_str[2334] => Mux2.IN1802
conf_str[2335] => Mux2.IN1803
conf_str[2336] => Mux2.IN1740
conf_str[2337] => Mux2.IN1741
conf_str[2338] => Mux2.IN1742
conf_str[2339] => Mux2.IN1743
conf_str[2340] => Mux2.IN1744
conf_str[2341] => Mux2.IN1745
conf_str[2342] => Mux2.IN1746
conf_str[2343] => Mux2.IN1747
conf_str[2344] => Mux2.IN1748
conf_str[2345] => Mux2.IN1749
conf_str[2346] => Mux2.IN1750
conf_str[2347] => Mux2.IN1751
conf_str[2348] => Mux2.IN1752
conf_str[2349] => Mux2.IN1753
conf_str[2350] => Mux2.IN1754
conf_str[2351] => Mux2.IN1755
conf_str[2352] => Mux2.IN1756
conf_str[2353] => Mux2.IN1757
conf_str[2354] => Mux2.IN1758
conf_str[2355] => Mux2.IN1759
conf_str[2356] => Mux2.IN1760
conf_str[2357] => Mux2.IN1761
conf_str[2358] => Mux2.IN1762
conf_str[2359] => Mux2.IN1763
conf_str[2360] => Mux2.IN1764
conf_str[2361] => Mux2.IN1765
conf_str[2362] => Mux2.IN1766
conf_str[2363] => Mux2.IN1767
conf_str[2364] => Mux2.IN1768
conf_str[2365] => Mux2.IN1769
conf_str[2366] => Mux2.IN1770
conf_str[2367] => Mux2.IN1771
conf_str[2368] => Mux2.IN1708
conf_str[2369] => Mux2.IN1709
conf_str[2370] => Mux2.IN1710
conf_str[2371] => Mux2.IN1711
conf_str[2372] => Mux2.IN1712
conf_str[2373] => Mux2.IN1713
conf_str[2374] => Mux2.IN1714
conf_str[2375] => Mux2.IN1715
conf_str[2376] => Mux2.IN1716
conf_str[2377] => Mux2.IN1717
conf_str[2378] => Mux2.IN1718
conf_str[2379] => Mux2.IN1719
conf_str[2380] => Mux2.IN1720
conf_str[2381] => Mux2.IN1721
conf_str[2382] => Mux2.IN1722
conf_str[2383] => Mux2.IN1723
conf_str[2384] => Mux2.IN1724
conf_str[2385] => Mux2.IN1725
conf_str[2386] => Mux2.IN1726
conf_str[2387] => Mux2.IN1727
conf_str[2388] => Mux2.IN1728
conf_str[2389] => Mux2.IN1729
conf_str[2390] => Mux2.IN1730
conf_str[2391] => Mux2.IN1731
conf_str[2392] => Mux2.IN1732
conf_str[2393] => Mux2.IN1733
conf_str[2394] => Mux2.IN1734
conf_str[2395] => Mux2.IN1735
conf_str[2396] => Mux2.IN1736
conf_str[2397] => Mux2.IN1737
conf_str[2398] => Mux2.IN1738
conf_str[2399] => Mux2.IN1739
conf_str[2400] => Mux2.IN1676
conf_str[2401] => Mux2.IN1677
conf_str[2402] => Mux2.IN1678
conf_str[2403] => Mux2.IN1679
conf_str[2404] => Mux2.IN1680
conf_str[2405] => Mux2.IN1681
conf_str[2406] => Mux2.IN1682
conf_str[2407] => Mux2.IN1683
conf_str[2408] => Mux2.IN1684
conf_str[2409] => Mux2.IN1685
conf_str[2410] => Mux2.IN1686
conf_str[2411] => Mux2.IN1687
conf_str[2412] => Mux2.IN1688
conf_str[2413] => Mux2.IN1689
conf_str[2414] => Mux2.IN1690
conf_str[2415] => Mux2.IN1691
conf_str[2416] => Mux2.IN1692
conf_str[2417] => Mux2.IN1693
conf_str[2418] => Mux2.IN1694
conf_str[2419] => Mux2.IN1695
conf_str[2420] => Mux2.IN1696
conf_str[2421] => Mux2.IN1697
conf_str[2422] => Mux2.IN1698
conf_str[2423] => Mux2.IN1699
conf_str[2424] => Mux2.IN1700
conf_str[2425] => Mux2.IN1701
conf_str[2426] => Mux2.IN1702
conf_str[2427] => Mux2.IN1703
conf_str[2428] => Mux2.IN1704
conf_str[2429] => Mux2.IN1705
conf_str[2430] => Mux2.IN1706
conf_str[2431] => Mux2.IN1707
conf_str[2432] => Mux2.IN1644
conf_str[2433] => Mux2.IN1645
conf_str[2434] => Mux2.IN1646
conf_str[2435] => Mux2.IN1647
conf_str[2436] => Mux2.IN1648
conf_str[2437] => Mux2.IN1649
conf_str[2438] => Mux2.IN1650
conf_str[2439] => Mux2.IN1651
conf_str[2440] => Mux2.IN1652
conf_str[2441] => Mux2.IN1653
conf_str[2442] => Mux2.IN1654
conf_str[2443] => Mux2.IN1655
conf_str[2444] => Mux2.IN1656
conf_str[2445] => Mux2.IN1657
conf_str[2446] => Mux2.IN1658
conf_str[2447] => Mux2.IN1659
conf_str[2448] => Mux2.IN1660
conf_str[2449] => Mux2.IN1661
conf_str[2450] => Mux2.IN1662
conf_str[2451] => Mux2.IN1663
conf_str[2452] => Mux2.IN1664
conf_str[2453] => Mux2.IN1665
conf_str[2454] => Mux2.IN1666
conf_str[2455] => Mux2.IN1667
conf_str[2456] => Mux2.IN1668
conf_str[2457] => Mux2.IN1669
conf_str[2458] => Mux2.IN1670
conf_str[2459] => Mux2.IN1671
conf_str[2460] => Mux2.IN1672
conf_str[2461] => Mux2.IN1673
conf_str[2462] => Mux2.IN1674
conf_str[2463] => Mux2.IN1675
conf_str[2464] => Mux2.IN1612
conf_str[2465] => Mux2.IN1613
conf_str[2466] => Mux2.IN1614
conf_str[2467] => Mux2.IN1615
conf_str[2468] => Mux2.IN1616
conf_str[2469] => Mux2.IN1617
conf_str[2470] => Mux2.IN1618
conf_str[2471] => Mux2.IN1619
conf_str[2472] => Mux2.IN1620
conf_str[2473] => Mux2.IN1621
conf_str[2474] => Mux2.IN1622
conf_str[2475] => Mux2.IN1623
conf_str[2476] => Mux2.IN1624
conf_str[2477] => Mux2.IN1625
conf_str[2478] => Mux2.IN1626
conf_str[2479] => Mux2.IN1627
conf_str[2480] => Mux2.IN1628
conf_str[2481] => Mux2.IN1629
conf_str[2482] => Mux2.IN1630
conf_str[2483] => Mux2.IN1631
conf_str[2484] => Mux2.IN1632
conf_str[2485] => Mux2.IN1633
conf_str[2486] => Mux2.IN1634
conf_str[2487] => Mux2.IN1635
conf_str[2488] => Mux2.IN1636
conf_str[2489] => Mux2.IN1637
conf_str[2490] => Mux2.IN1638
conf_str[2491] => Mux2.IN1639
conf_str[2492] => Mux2.IN1640
conf_str[2493] => Mux2.IN1641
conf_str[2494] => Mux2.IN1642
conf_str[2495] => Mux2.IN1643
conf_str[2496] => Mux2.IN1580
conf_str[2497] => Mux2.IN1581
conf_str[2498] => Mux2.IN1582
conf_str[2499] => Mux2.IN1583
conf_str[2500] => Mux2.IN1584
conf_str[2501] => Mux2.IN1585
conf_str[2502] => Mux2.IN1586
conf_str[2503] => Mux2.IN1587
conf_str[2504] => Mux2.IN1588
conf_str[2505] => Mux2.IN1589
conf_str[2506] => Mux2.IN1590
conf_str[2507] => Mux2.IN1591
conf_str[2508] => Mux2.IN1592
conf_str[2509] => Mux2.IN1593
conf_str[2510] => Mux2.IN1594
conf_str[2511] => Mux2.IN1595
conf_str[2512] => Mux2.IN1596
conf_str[2513] => Mux2.IN1597
conf_str[2514] => Mux2.IN1598
conf_str[2515] => Mux2.IN1599
conf_str[2516] => Mux2.IN1600
conf_str[2517] => Mux2.IN1601
conf_str[2518] => Mux2.IN1602
conf_str[2519] => Mux2.IN1603
conf_str[2520] => Mux2.IN1604
conf_str[2521] => Mux2.IN1605
conf_str[2522] => Mux2.IN1606
conf_str[2523] => Mux2.IN1607
conf_str[2524] => Mux2.IN1608
conf_str[2525] => Mux2.IN1609
conf_str[2526] => Mux2.IN1610
conf_str[2527] => Mux2.IN1611
conf_str[2528] => Mux2.IN1548
conf_str[2529] => Mux2.IN1549
conf_str[2530] => Mux2.IN1550
conf_str[2531] => Mux2.IN1551
conf_str[2532] => Mux2.IN1552
conf_str[2533] => Mux2.IN1553
conf_str[2534] => Mux2.IN1554
conf_str[2535] => Mux2.IN1555
conf_str[2536] => Mux2.IN1556
conf_str[2537] => Mux2.IN1557
conf_str[2538] => Mux2.IN1558
conf_str[2539] => Mux2.IN1559
conf_str[2540] => Mux2.IN1560
conf_str[2541] => Mux2.IN1561
conf_str[2542] => Mux2.IN1562
conf_str[2543] => Mux2.IN1563
conf_str[2544] => Mux2.IN1564
conf_str[2545] => Mux2.IN1565
conf_str[2546] => Mux2.IN1566
conf_str[2547] => Mux2.IN1567
conf_str[2548] => Mux2.IN1568
conf_str[2549] => Mux2.IN1569
conf_str[2550] => Mux2.IN1570
conf_str[2551] => Mux2.IN1571
conf_str[2552] => Mux2.IN1572
conf_str[2553] => Mux2.IN1573
conf_str[2554] => Mux2.IN1574
conf_str[2555] => Mux2.IN1575
conf_str[2556] => Mux2.IN1576
conf_str[2557] => Mux2.IN1577
conf_str[2558] => Mux2.IN1578
conf_str[2559] => Mux2.IN1579
conf_str[2560] => Mux2.IN1516
conf_str[2561] => Mux2.IN1517
conf_str[2562] => Mux2.IN1518
conf_str[2563] => Mux2.IN1519
conf_str[2564] => Mux2.IN1520
conf_str[2565] => Mux2.IN1521
conf_str[2566] => Mux2.IN1522
conf_str[2567] => Mux2.IN1523
conf_str[2568] => Mux2.IN1524
conf_str[2569] => Mux2.IN1525
conf_str[2570] => Mux2.IN1526
conf_str[2571] => Mux2.IN1527
conf_str[2572] => Mux2.IN1528
conf_str[2573] => Mux2.IN1529
conf_str[2574] => Mux2.IN1530
conf_str[2575] => Mux2.IN1531
conf_str[2576] => Mux2.IN1532
conf_str[2577] => Mux2.IN1533
conf_str[2578] => Mux2.IN1534
conf_str[2579] => Mux2.IN1535
conf_str[2580] => Mux2.IN1536
conf_str[2581] => Mux2.IN1537
conf_str[2582] => Mux2.IN1538
conf_str[2583] => Mux2.IN1539
conf_str[2584] => Mux2.IN1540
conf_str[2585] => Mux2.IN1541
conf_str[2586] => Mux2.IN1542
conf_str[2587] => Mux2.IN1543
conf_str[2588] => Mux2.IN1544
conf_str[2589] => Mux2.IN1545
conf_str[2590] => Mux2.IN1546
conf_str[2591] => Mux2.IN1547
conf_str[2592] => Mux2.IN1484
conf_str[2593] => Mux2.IN1485
conf_str[2594] => Mux2.IN1486
conf_str[2595] => Mux2.IN1487
conf_str[2596] => Mux2.IN1488
conf_str[2597] => Mux2.IN1489
conf_str[2598] => Mux2.IN1490
conf_str[2599] => Mux2.IN1491
conf_str[2600] => Mux2.IN1492
conf_str[2601] => Mux2.IN1493
conf_str[2602] => Mux2.IN1494
conf_str[2603] => Mux2.IN1495
conf_str[2604] => Mux2.IN1496
conf_str[2605] => Mux2.IN1497
conf_str[2606] => Mux2.IN1498
conf_str[2607] => Mux2.IN1499
conf_str[2608] => Mux2.IN1500
conf_str[2609] => Mux2.IN1501
conf_str[2610] => Mux2.IN1502
conf_str[2611] => Mux2.IN1503
conf_str[2612] => Mux2.IN1504
conf_str[2613] => Mux2.IN1505
conf_str[2614] => Mux2.IN1506
conf_str[2615] => Mux2.IN1507
conf_str[2616] => Mux2.IN1508
conf_str[2617] => Mux2.IN1509
conf_str[2618] => Mux2.IN1510
conf_str[2619] => Mux2.IN1511
conf_str[2620] => Mux2.IN1512
conf_str[2621] => Mux2.IN1513
conf_str[2622] => Mux2.IN1514
conf_str[2623] => Mux2.IN1515
conf_str[2624] => Mux2.IN1452
conf_str[2625] => Mux2.IN1453
conf_str[2626] => Mux2.IN1454
conf_str[2627] => Mux2.IN1455
conf_str[2628] => Mux2.IN1456
conf_str[2629] => Mux2.IN1457
conf_str[2630] => Mux2.IN1458
conf_str[2631] => Mux2.IN1459
conf_str[2632] => Mux2.IN1460
conf_str[2633] => Mux2.IN1461
conf_str[2634] => Mux2.IN1462
conf_str[2635] => Mux2.IN1463
conf_str[2636] => Mux2.IN1464
conf_str[2637] => Mux2.IN1465
conf_str[2638] => Mux2.IN1466
conf_str[2639] => Mux2.IN1467
conf_str[2640] => Mux2.IN1468
conf_str[2641] => Mux2.IN1469
conf_str[2642] => Mux2.IN1470
conf_str[2643] => Mux2.IN1471
conf_str[2644] => Mux2.IN1472
conf_str[2645] => Mux2.IN1473
conf_str[2646] => Mux2.IN1474
conf_str[2647] => Mux2.IN1475
conf_str[2648] => Mux2.IN1476
conf_str[2649] => Mux2.IN1477
conf_str[2650] => Mux2.IN1478
conf_str[2651] => Mux2.IN1479
conf_str[2652] => Mux2.IN1480
conf_str[2653] => Mux2.IN1481
conf_str[2654] => Mux2.IN1482
conf_str[2655] => Mux2.IN1483
conf_str[2656] => Mux2.IN1420
conf_str[2657] => Mux2.IN1421
conf_str[2658] => Mux2.IN1422
conf_str[2659] => Mux2.IN1423
conf_str[2660] => Mux2.IN1424
conf_str[2661] => Mux2.IN1425
conf_str[2662] => Mux2.IN1426
conf_str[2663] => Mux2.IN1427
conf_str[2664] => Mux2.IN1428
conf_str[2665] => Mux2.IN1429
conf_str[2666] => Mux2.IN1430
conf_str[2667] => Mux2.IN1431
conf_str[2668] => Mux2.IN1432
conf_str[2669] => Mux2.IN1433
conf_str[2670] => Mux2.IN1434
conf_str[2671] => Mux2.IN1435
conf_str[2672] => Mux2.IN1436
conf_str[2673] => Mux2.IN1437
conf_str[2674] => Mux2.IN1438
conf_str[2675] => Mux2.IN1439
conf_str[2676] => Mux2.IN1440
conf_str[2677] => Mux2.IN1441
conf_str[2678] => Mux2.IN1442
conf_str[2679] => Mux2.IN1443
conf_str[2680] => Mux2.IN1444
conf_str[2681] => Mux2.IN1445
conf_str[2682] => Mux2.IN1446
conf_str[2683] => Mux2.IN1447
conf_str[2684] => Mux2.IN1448
conf_str[2685] => Mux2.IN1449
conf_str[2686] => Mux2.IN1450
conf_str[2687] => Mux2.IN1451
conf_str[2688] => Mux2.IN1388
conf_str[2689] => Mux2.IN1389
conf_str[2690] => Mux2.IN1390
conf_str[2691] => Mux2.IN1391
conf_str[2692] => Mux2.IN1392
conf_str[2693] => Mux2.IN1393
conf_str[2694] => Mux2.IN1394
conf_str[2695] => Mux2.IN1395
conf_str[2696] => Mux2.IN1396
conf_str[2697] => Mux2.IN1397
conf_str[2698] => Mux2.IN1398
conf_str[2699] => Mux2.IN1399
conf_str[2700] => Mux2.IN1400
conf_str[2701] => Mux2.IN1401
conf_str[2702] => Mux2.IN1402
conf_str[2703] => Mux2.IN1403
conf_str[2704] => Mux2.IN1404
conf_str[2705] => Mux2.IN1405
conf_str[2706] => Mux2.IN1406
conf_str[2707] => Mux2.IN1407
conf_str[2708] => Mux2.IN1408
conf_str[2709] => Mux2.IN1409
conf_str[2710] => Mux2.IN1410
conf_str[2711] => Mux2.IN1411
conf_str[2712] => Mux2.IN1412
conf_str[2713] => Mux2.IN1413
conf_str[2714] => Mux2.IN1414
conf_str[2715] => Mux2.IN1415
conf_str[2716] => Mux2.IN1416
conf_str[2717] => Mux2.IN1417
conf_str[2718] => Mux2.IN1418
conf_str[2719] => Mux2.IN1419
conf_str[2720] => Mux2.IN1356
conf_str[2721] => Mux2.IN1357
conf_str[2722] => Mux2.IN1358
conf_str[2723] => Mux2.IN1359
conf_str[2724] => Mux2.IN1360
conf_str[2725] => Mux2.IN1361
conf_str[2726] => Mux2.IN1362
conf_str[2727] => Mux2.IN1363
conf_str[2728] => Mux2.IN1364
conf_str[2729] => Mux2.IN1365
conf_str[2730] => Mux2.IN1366
conf_str[2731] => Mux2.IN1367
conf_str[2732] => Mux2.IN1368
conf_str[2733] => Mux2.IN1369
conf_str[2734] => Mux2.IN1370
conf_str[2735] => Mux2.IN1371
conf_str[2736] => Mux2.IN1372
conf_str[2737] => Mux2.IN1373
conf_str[2738] => Mux2.IN1374
conf_str[2739] => Mux2.IN1375
conf_str[2740] => Mux2.IN1376
conf_str[2741] => Mux2.IN1377
conf_str[2742] => Mux2.IN1378
conf_str[2743] => Mux2.IN1379
conf_str[2744] => Mux2.IN1380
conf_str[2745] => Mux2.IN1381
conf_str[2746] => Mux2.IN1382
conf_str[2747] => Mux2.IN1383
conf_str[2748] => Mux2.IN1384
conf_str[2749] => Mux2.IN1385
conf_str[2750] => Mux2.IN1386
conf_str[2751] => Mux2.IN1387
conf_str[2752] => Mux2.IN1312
conf_str[2753] => Mux2.IN1313
conf_str[2754] => Mux2.IN1314
conf_str[2755] => Mux2.IN1315
conf_str[2756] => Mux2.IN1316
conf_str[2757] => Mux2.IN1317
conf_str[2758] => Mux2.IN1318
conf_str[2759] => Mux2.IN1319
conf_str[2760] => Mux2.IN1332
conf_str[2761] => Mux2.IN1333
conf_str[2762] => Mux2.IN1334
conf_str[2763] => Mux2.IN1335
conf_str[2764] => Mux2.IN1336
conf_str[2765] => Mux2.IN1337
conf_str[2766] => Mux2.IN1338
conf_str[2767] => Mux2.IN1339
conf_str[2768] => Mux2.IN1340
conf_str[2769] => Mux2.IN1341
conf_str[2770] => Mux2.IN1342
conf_str[2771] => Mux2.IN1343
conf_str[2772] => Mux2.IN1344
conf_str[2773] => Mux2.IN1345
conf_str[2774] => Mux2.IN1346
conf_str[2775] => Mux2.IN1347
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|mist_video:mist_video
clk_sys => clk_sys.IN3
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider => ce_x1.OUTPUTSELECT
ce_divider => ce_x2.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
no_csync => VGA_VS.IN1
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
rotate[0] => rotate[0].IN1
rotate[1] => rotate[1].IN1
blend => blend.IN1
R[0] => R[0].IN1
R[1] => R[1].IN1
R[2] => R[2].IN1
R[3] => R[3].IN1
G[0] => G[0].IN1
G[1] => G[1].IN1
G[2] => G[2].IN1
G[3] => G[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
osd_enable <= osd:osd.osd_enable


|NP1_Toplevel|mist_video:mist_video|scandoubler:scandoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[10].CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[11].CLK
clk_sys => sd_buffer.data_a[10].CLK
clk_sys => sd_buffer.data_a[9].CLK
clk_sys => sd_buffer.data_a[8].CLK
clk_sys => sd_buffer.data_a[7].CLK
clk_sys => sd_buffer.data_a[6].CLK
clk_sys => sd_buffer.data_a[5].CLK
clk_sys => sd_buffer.data_a[4].CLK
clk_sys => sd_buffer.data_a[3].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => sd_out[3].CLK
clk_sys => sd_out[4].CLK
clk_sys => sd_out[5].CLK
clk_sys => sd_out[6].CLK
clk_sys => sd_out[7].CLK
clk_sys => sd_out[8].CLK
clk_sys => sd_out[9].CLK
clk_sys => sd_out[10].CLK
clk_sys => sd_out[11].CLK
clk_sys => hs_sd.CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => sd_hcnt[9].CLK
clk_sys => hsD~reg1.CLK
clk_sys => line_toggle.CLK
clk_sys => vsD.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hs_rise[9].CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hcnt[9].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hs_max[9].CLK
clk_sys => hsD.CLK
clk_sys => b_out[0]~reg0.CLK
clk_sys => b_out[1]~reg0.CLK
clk_sys => b_out[2]~reg0.CLK
clk_sys => b_out[3]~reg0.CLK
clk_sys => b_out[4]~reg0.CLK
clk_sys => b_out[5]~reg0.CLK
clk_sys => g_out[0]~reg0.CLK
clk_sys => g_out[1]~reg0.CLK
clk_sys => g_out[2]~reg0.CLK
clk_sys => g_out[3]~reg0.CLK
clk_sys => g_out[4]~reg0.CLK
clk_sys => g_out[5]~reg0.CLK
clk_sys => r_out[0]~reg0.CLK
clk_sys => r_out[1]~reg0.CLK
clk_sys => r_out[2]~reg0.CLK
clk_sys => r_out[3]~reg0.CLK
clk_sys => r_out[4]~reg0.CLK
clk_sys => r_out[5]~reg0.CLK
clk_sys => scanline.CLK
clk_sys => vs_out~reg0.CLK
clk_sys => hs_out~reg0.CLK
clk_sys => sd_buffer.CLK0
scanlines[0] => WideNor0.IN0
scanlines[0] => Mux0.IN4
scanlines[0] => Mux1.IN3
scanlines[0] => Mux2.IN2
scanlines[0] => Mux3.IN2
scanlines[0] => Mux4.IN2
scanlines[0] => Mux5.IN2
scanlines[0] => Mux6.IN4
scanlines[0] => Mux7.IN3
scanlines[0] => Mux8.IN2
scanlines[0] => Mux9.IN2
scanlines[0] => Mux10.IN2
scanlines[0] => Mux11.IN2
scanlines[0] => Mux12.IN4
scanlines[0] => Mux13.IN3
scanlines[0] => Mux14.IN2
scanlines[0] => Mux15.IN2
scanlines[0] => Mux16.IN2
scanlines[0] => Mux17.IN2
scanlines[1] => WideNor0.IN1
scanlines[1] => Mux0.IN3
scanlines[1] => Mux1.IN2
scanlines[1] => Mux2.IN1
scanlines[1] => Mux3.IN1
scanlines[1] => Mux4.IN1
scanlines[1] => Mux5.IN1
scanlines[1] => Mux6.IN3
scanlines[1] => Mux7.IN2
scanlines[1] => Mux8.IN1
scanlines[1] => Mux9.IN1
scanlines[1] => Mux10.IN1
scanlines[1] => Mux11.IN1
scanlines[1] => Mux12.IN3
scanlines[1] => Mux13.IN2
scanlines[1] => Mux14.IN1
scanlines[1] => Mux15.IN1
scanlines[1] => Mux16.IN1
scanlines[1] => Mux17.IN1
ce_x1 => sd_buffer.we_a.DATAIN
ce_x1 => line_toggle.ENA
ce_x1 => vsD.ENA
ce_x1 => hs_rise[0].ENA
ce_x1 => hs_rise[1].ENA
ce_x1 => hs_rise[2].ENA
ce_x1 => hs_rise[3].ENA
ce_x1 => hs_rise[4].ENA
ce_x1 => hs_rise[5].ENA
ce_x1 => hs_rise[6].ENA
ce_x1 => hs_rise[7].ENA
ce_x1 => hs_rise[8].ENA
ce_x1 => hs_rise[9].ENA
ce_x1 => hcnt[0].ENA
ce_x1 => hcnt[1].ENA
ce_x1 => hcnt[2].ENA
ce_x1 => hcnt[3].ENA
ce_x1 => hcnt[4].ENA
ce_x1 => hcnt[5].ENA
ce_x1 => hcnt[6].ENA
ce_x1 => hcnt[7].ENA
ce_x1 => hcnt[8].ENA
ce_x1 => hcnt[9].ENA
ce_x1 => hs_max[0].ENA
ce_x1 => hs_max[1].ENA
ce_x1 => hs_max[2].ENA
ce_x1 => hs_max[3].ENA
ce_x1 => hs_max[4].ENA
ce_x1 => hs_max[5].ENA
ce_x1 => hs_max[6].ENA
ce_x1 => hs_max[7].ENA
ce_x1 => hs_max[8].ENA
ce_x1 => hs_max[9].ENA
ce_x1 => hsD.ENA
ce_x1 => sd_buffer.WE
ce_x2 => sd_out[7].ENA
ce_x2 => b_out[0]~reg0.ENA
ce_x2 => sd_out[6].ENA
ce_x2 => sd_out[5].ENA
ce_x2 => sd_out[4].ENA
ce_x2 => sd_out[3].ENA
ce_x2 => sd_out[2].ENA
ce_x2 => sd_out[1].ENA
ce_x2 => sd_out[0].ENA
ce_x2 => sd_out[8].ENA
ce_x2 => sd_out[9].ENA
ce_x2 => sd_out[10].ENA
ce_x2 => sd_out[11].ENA
ce_x2 => hs_sd.ENA
ce_x2 => sd_hcnt[0].ENA
ce_x2 => sd_hcnt[1].ENA
ce_x2 => sd_hcnt[2].ENA
ce_x2 => sd_hcnt[3].ENA
ce_x2 => sd_hcnt[4].ENA
ce_x2 => sd_hcnt[5].ENA
ce_x2 => sd_hcnt[6].ENA
ce_x2 => sd_hcnt[7].ENA
ce_x2 => sd_hcnt[8].ENA
ce_x2 => sd_hcnt[9].ENA
ce_x2 => hsD~reg1.ENA
ce_x2 => b_out[1]~reg0.ENA
ce_x2 => b_out[2]~reg0.ENA
ce_x2 => b_out[3]~reg0.ENA
ce_x2 => b_out[4]~reg0.ENA
ce_x2 => b_out[5]~reg0.ENA
ce_x2 => g_out[0]~reg0.ENA
ce_x2 => g_out[1]~reg0.ENA
ce_x2 => g_out[2]~reg0.ENA
ce_x2 => g_out[3]~reg0.ENA
ce_x2 => g_out[4]~reg0.ENA
ce_x2 => g_out[5]~reg0.ENA
ce_x2 => r_out[0]~reg0.ENA
ce_x2 => r_out[1]~reg0.ENA
ce_x2 => r_out[2]~reg0.ENA
ce_x2 => r_out[3]~reg0.ENA
ce_x2 => r_out[4]~reg0.ENA
ce_x2 => r_out[5]~reg0.ENA
ce_x2 => scanline.ENA
ce_x2 => vs_out~reg0.ENA
ce_x2 => hs_out~reg0.ENA
hs_in => always2.IN1
hs_in => always2.IN1
hs_in => always3.IN1
hs_in => hsD~reg1.DATAIN
hs_in => hsD.DATAIN
vs_in => always1.IN1
vs_in => always2.IN1
vs_in => vsD.DATAIN
vs_in => vs_out~reg0.DATAIN
r_in[0] => sd_buffer.data_a[8].DATAIN
r_in[0] => sd_buffer.DATAIN8
r_in[1] => sd_buffer.data_a[9].DATAIN
r_in[1] => sd_buffer.DATAIN9
r_in[2] => sd_buffer.data_a[10].DATAIN
r_in[2] => sd_buffer.DATAIN10
r_in[3] => sd_buffer.data_a[11].DATAIN
r_in[3] => sd_buffer.DATAIN11
g_in[0] => sd_buffer.data_a[4].DATAIN
g_in[0] => sd_buffer.DATAIN4
g_in[1] => sd_buffer.data_a[5].DATAIN
g_in[1] => sd_buffer.DATAIN5
g_in[2] => sd_buffer.data_a[6].DATAIN
g_in[2] => sd_buffer.DATAIN6
g_in[3] => sd_buffer.data_a[7].DATAIN
g_in[3] => sd_buffer.DATAIN7
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
b_in[1] => sd_buffer.data_a[1].DATAIN
b_in[1] => sd_buffer.DATAIN1
b_in[2] => sd_buffer.data_a[2].DATAIN
b_in[2] => sd_buffer.DATAIN2
b_in[3] => sd_buffer.data_a[3].DATAIN
b_in[3] => sd_buffer.DATAIN3
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable~reg0.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable~reg0.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
osd_enable <= osd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
pix_ce => ce.DATAB
enable => ce.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr
red[0] => Add0.IN12
red[0] => Add2.IN15
red[0] => Add6.IN12
red[0] => Add7.IN20
red[0] => Add14.IN12
red[0] => Add15.IN16
red[0] => Add21.IN30
red[0] => Add8.IN11
red[1] => Add0.IN11
red[1] => Add2.IN14
red[1] => Add6.IN11
red[1] => Add7.IN18
red[1] => Add7.IN19
red[1] => Add14.IN10
red[1] => Add14.IN11
red[1] => Add15.IN15
red[2] => Add0.IN10
red[2] => Add2.IN13
red[2] => Add6.IN10
red[2] => Add7.IN16
red[2] => Add7.IN17
red[2] => Add14.IN8
red[2] => Add14.IN9
red[2] => Add15.IN14
red[3] => Add0.IN9
red[3] => Add2.IN12
red[3] => Add6.IN8
red[3] => Add6.IN9
red[3] => Add7.IN15
red[3] => Add14.IN6
red[3] => Add14.IN7
red[3] => Add15.IN13
red[4] => Add0.IN8
red[4] => Add2.IN11
red[4] => Add6.IN6
red[4] => Add6.IN7
red[4] => Add7.IN14
red[4] => Add14.IN4
red[4] => Add14.IN5
red[4] => Add15.IN12
red[5] => Add0.IN6
red[5] => Add0.IN7
red[5] => Add6.IN4
red[5] => Add6.IN5
red[5] => Add7.IN13
red[5] => Add14.IN2
red[5] => Add14.IN3
red[5] => Add15.IN11
green[0] => Add2.IN26
green[0] => Add5.IN27
green[0] => Add9.IN12
green[0] => Add10.IN20
green[0] => Add17.IN12
green[0] => Add18.IN18
green[0] => Add19.IN22
green[0] => Add20.IN26
green[0] => Add11.IN26
green[0] => Add21.IN5
green[1] => Add2.IN24
green[1] => Add2.IN25
green[1] => Add9.IN11
green[1] => Add10.IN19
green[1] => Add17.IN11
green[1] => Add18.IN16
green[1] => Add18.IN17
green[1] => Add19.IN21
green[1] => Add20.IN25
green[1] => Add11.IN25
green[2] => Add2.IN22
green[2] => Add2.IN23
green[2] => Add9.IN10
green[2] => Add10.IN17
green[2] => Add10.IN18
green[2] => Add17.IN9
green[2] => Add17.IN10
green[2] => Add18.IN15
green[2] => Add19.IN20
green[2] => Add20.IN24
green[3] => Add2.IN20
green[3] => Add2.IN21
green[3] => Add9.IN8
green[3] => Add9.IN9
green[3] => Add10.IN16
green[3] => Add17.IN7
green[3] => Add17.IN8
green[3] => Add18.IN14
green[3] => Add19.IN19
green[3] => Add20.IN23
green[4] => Add2.IN18
green[4] => Add2.IN19
green[4] => Add9.IN6
green[4] => Add9.IN7
green[4] => Add10.IN15
green[4] => Add17.IN5
green[4] => Add17.IN6
green[4] => Add18.IN13
green[4] => Add19.IN18
green[4] => Add20.IN22
green[5] => Add2.IN16
green[5] => Add2.IN17
green[5] => Add9.IN4
green[5] => Add9.IN5
green[5] => Add10.IN14
green[5] => Add17.IN3
green[5] => Add17.IN4
green[5] => Add18.IN12
green[5] => Add19.IN17
green[5] => Add20.IN21
blue[0] => Add3.IN12
blue[0] => Add4.IN16
blue[0] => Add5.IN30
blue[0] => Add12.IN16
blue[0] => Add13.IN26
blue[0] => Add22.IN12
blue[0] => Add23.IN32
blue[1] => Add3.IN10
blue[1] => Add3.IN11
blue[1] => Add5.IN29
blue[1] => Add12.IN15
blue[1] => Add22.IN11
blue[1] => Add23.IN31
blue[2] => Add3.IN8
blue[2] => Add3.IN9
blue[2] => Add5.IN28
blue[2] => Add12.IN14
blue[2] => Add22.IN10
blue[2] => Add23.IN30
blue[3] => Add3.IN6
blue[3] => Add3.IN7
blue[3] => Add4.IN15
blue[3] => Add12.IN13
blue[3] => Add22.IN8
blue[3] => Add22.IN9
blue[4] => Add3.IN4
blue[4] => Add3.IN5
blue[4] => Add4.IN14
blue[4] => Add12.IN12
blue[4] => Add22.IN6
blue[4] => Add22.IN7
blue[5] => Add3.IN2
blue[5] => Add3.IN3
blue[5] => Add4.IN13
blue[5] => Add12.IN11
blue[5] => Add22.IN4
blue[5] => Add22.IN5
y[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pb[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
pb[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
pb[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pb[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pb[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pb[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pr[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pr[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pr[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pr[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pr[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pr[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|hybrid_pwm_sd:leftsd
clk => scaledin[16].CLK
clk => scaledin[17].CLK
clk => scaledin[18].CLK
clk => scaledin[19].CLK
clk => scaledin[20].CLK
clk => scaledin[21].CLK
clk => scaledin[22].CLK
clk => scaledin[23].CLK
clk => scaledin[24].CLK
clk => scaledin[25].CLK
clk => scaledin[26].CLK
clk => scaledin[27].CLK
clk => scaledin[28].CLK
clk => scaledin[29].CLK
clk => scaledin[30].CLK
clk => scaledin[31].CLK
clk => out.CLK
clk => pwmcounter[0].CLK
clk => pwmcounter[1].CLK
clk => pwmcounter[2].CLK
clk => pwmcounter[3].CLK
clk => pwmcounter[4].CLK
clk => pwmthreshold[0].CLK
clk => pwmthreshold[1].CLK
clk => pwmthreshold[2].CLK
clk => pwmthreshold[3].CLK
clk => pwmthreshold[4].CLK
clk => sigma[0].CLK
clk => sigma[1].CLK
clk => sigma[2].CLK
clk => sigma[3].CLK
clk => sigma[4].CLK
clk => sigma[5].CLK
clk => sigma[6].CLK
clk => sigma[7].CLK
clk => sigma[8].CLK
clk => sigma[9].CLK
clk => sigma[10].CLK
clk => sigma[11].CLK
clk => sigma[12].CLK
clk => sigma[13].CLK
clk => sigma[14].CLK
clk => sigma[15].CLK
n_reset => pwmthreshold[0].ACLR
n_reset => pwmthreshold[1].ACLR
n_reset => pwmthreshold[2].ACLR
n_reset => pwmthreshold[3].ACLR
n_reset => pwmthreshold[4].PRESET
n_reset => sigma[0].ACLR
n_reset => sigma[1].ACLR
n_reset => sigma[2].ACLR
n_reset => sigma[3].ACLR
n_reset => sigma[4].ACLR
n_reset => sigma[5].ACLR
n_reset => sigma[6].ACLR
n_reset => sigma[7].ACLR
n_reset => sigma[8].ACLR
n_reset => sigma[9].ACLR
n_reset => sigma[10].PRESET
n_reset => sigma[11].ACLR
n_reset => sigma[12].ACLR
n_reset => sigma[13].ACLR
n_reset => sigma[14].ACLR
n_reset => sigma[15].ACLR
n_reset => pwmcounter[4].ENA
n_reset => pwmcounter[3].ENA
n_reset => pwmcounter[2].ENA
n_reset => pwmcounter[1].ENA
n_reset => pwmcounter[0].ENA
n_reset => out.ENA
n_reset => scaledin[31].ENA
n_reset => scaledin[30].ENA
n_reset => scaledin[29].ENA
n_reset => scaledin[28].ENA
n_reset => scaledin[27].ENA
n_reset => scaledin[26].ENA
n_reset => scaledin[25].ENA
n_reset => scaledin[24].ENA
n_reset => scaledin[23].ENA
n_reset => scaledin[22].ENA
n_reset => scaledin[21].ENA
n_reset => scaledin[20].ENA
n_reset => scaledin[19].ENA
n_reset => scaledin[18].ENA
n_reset => scaledin[17].ENA
n_reset => scaledin[16].ENA
din[0] => Add2.IN60
din[0] => Add1.IN35
din[1] => Add2.IN59
din[1] => Add1.IN34
din[2] => Add2.IN58
din[2] => Add1.IN33
din[3] => Add2.IN57
din[3] => Add1.IN32
din[4] => Add2.IN56
din[4] => Add1.IN31
din[5] => Add2.IN55
din[5] => Add1.IN30
din[6] => Add2.IN54
din[6] => Add1.IN29
din[7] => Add2.IN53
din[7] => Add1.IN28
din[8] => Add2.IN52
din[8] => Add1.IN27
din[9] => Add2.IN51
din[9] => Add1.IN26
din[10] => Add2.IN50
din[10] => Add1.IN25
din[11] => Add2.IN49
din[11] => Add1.IN24
din[12] => Add2.IN48
din[12] => Add1.IN23
din[13] => Add2.IN47
din[13] => Add1.IN22
din[14] => Add2.IN46
din[14] => Add1.IN21
din[15] => Add2.IN45
din[15] => Add1.IN20
dout <= out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|hybrid_pwm_sd:rightsd
clk => scaledin[16].CLK
clk => scaledin[17].CLK
clk => scaledin[18].CLK
clk => scaledin[19].CLK
clk => scaledin[20].CLK
clk => scaledin[21].CLK
clk => scaledin[22].CLK
clk => scaledin[23].CLK
clk => scaledin[24].CLK
clk => scaledin[25].CLK
clk => scaledin[26].CLK
clk => scaledin[27].CLK
clk => scaledin[28].CLK
clk => scaledin[29].CLK
clk => scaledin[30].CLK
clk => scaledin[31].CLK
clk => out.CLK
clk => pwmcounter[0].CLK
clk => pwmcounter[1].CLK
clk => pwmcounter[2].CLK
clk => pwmcounter[3].CLK
clk => pwmcounter[4].CLK
clk => pwmthreshold[0].CLK
clk => pwmthreshold[1].CLK
clk => pwmthreshold[2].CLK
clk => pwmthreshold[3].CLK
clk => pwmthreshold[4].CLK
clk => sigma[0].CLK
clk => sigma[1].CLK
clk => sigma[2].CLK
clk => sigma[3].CLK
clk => sigma[4].CLK
clk => sigma[5].CLK
clk => sigma[6].CLK
clk => sigma[7].CLK
clk => sigma[8].CLK
clk => sigma[9].CLK
clk => sigma[10].CLK
clk => sigma[11].CLK
clk => sigma[12].CLK
clk => sigma[13].CLK
clk => sigma[14].CLK
clk => sigma[15].CLK
n_reset => pwmthreshold[0].ACLR
n_reset => pwmthreshold[1].ACLR
n_reset => pwmthreshold[2].ACLR
n_reset => pwmthreshold[3].ACLR
n_reset => pwmthreshold[4].PRESET
n_reset => sigma[0].ACLR
n_reset => sigma[1].ACLR
n_reset => sigma[2].ACLR
n_reset => sigma[3].ACLR
n_reset => sigma[4].ACLR
n_reset => sigma[5].ACLR
n_reset => sigma[6].ACLR
n_reset => sigma[7].ACLR
n_reset => sigma[8].ACLR
n_reset => sigma[9].ACLR
n_reset => sigma[10].PRESET
n_reset => sigma[11].ACLR
n_reset => sigma[12].ACLR
n_reset => sigma[13].ACLR
n_reset => sigma[14].ACLR
n_reset => sigma[15].ACLR
n_reset => pwmcounter[4].ENA
n_reset => pwmcounter[3].ENA
n_reset => pwmcounter[2].ENA
n_reset => pwmcounter[1].ENA
n_reset => pwmcounter[0].ENA
n_reset => out.ENA
n_reset => scaledin[31].ENA
n_reset => scaledin[30].ENA
n_reset => scaledin[29].ENA
n_reset => scaledin[28].ENA
n_reset => scaledin[27].ENA
n_reset => scaledin[26].ENA
n_reset => scaledin[25].ENA
n_reset => scaledin[24].ENA
n_reset => scaledin[23].ENA
n_reset => scaledin[22].ENA
n_reset => scaledin[21].ENA
n_reset => scaledin[20].ENA
n_reset => scaledin[19].ENA
n_reset => scaledin[18].ENA
n_reset => scaledin[17].ENA
n_reset => scaledin[16].ENA
din[0] => Add2.IN60
din[0] => Add1.IN35
din[1] => Add2.IN59
din[1] => Add1.IN34
din[2] => Add2.IN58
din[2] => Add1.IN33
din[3] => Add2.IN57
din[3] => Add1.IN32
din[4] => Add2.IN56
din[4] => Add1.IN31
din[5] => Add2.IN55
din[5] => Add1.IN30
din[6] => Add2.IN54
din[6] => Add1.IN29
din[7] => Add2.IN53
din[7] => Add1.IN28
din[8] => Add2.IN52
din[8] => Add1.IN27
din[9] => Add2.IN51
din[9] => Add1.IN26
din[10] => Add2.IN50
din[10] => Add1.IN25
din[11] => Add2.IN49
din[11] => Add1.IN24
din[12] => Add2.IN48
din[12] => Add1.IN23
din[13] => Add2.IN47
din[13] => Add1.IN22
din[14] => Add2.IN46
din[14] => Add1.IN21
din[15] => Add2.IN45
din[15] => Add1.IN20
dout <= out.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|audio_top:audio_i2s
clk_50MHz => tcount[0].CLK
clk_50MHz => tcount[1].CLK
clk_50MHz => tcount[2].CLK
clk_50MHz => tcount[3].CLK
clk_50MHz => tcount[4].CLK
clk_50MHz => tcount[5].CLK
clk_50MHz => tcount[6].CLK
clk_50MHz => tcount[7].CLK
clk_50MHz => tcount[8].CLK
clk_50MHz => tcount[9].CLK
clk_50MHz => tcount[10].CLK
clk_50MHz => tcount[11].CLK
clk_50MHz => tcount[12].CLK
clk_50MHz => tcount[13].CLK
clk_50MHz => tcount[14].CLK
clk_50MHz => tcount[15].CLK
clk_50MHz => tcount[16].CLK
clk_50MHz => tcount[17].CLK
clk_50MHz => tcount[18].CLK
clk_50MHz => tcount[19].CLK
clk_50MHz => dac_load_R.CLK
clk_50MHz => dac_load_L.CLK
dac_MCLK <= tcount[1].DB_MAX_OUTPUT_PORT_TYPE
dac_LRCK <= tcount[9].DB_MAX_OUTPUT_PORT_TYPE
dac_SCLK <= tcount[4].DB_MAX_OUTPUT_PORT_TYPE
dac_SDIN <= dac_if:dac.SDATA
L_data[0] => dac_if:dac.L_data[0]
L_data[1] => dac_if:dac.L_data[1]
L_data[2] => dac_if:dac.L_data[2]
L_data[3] => dac_if:dac.L_data[3]
L_data[4] => dac_if:dac.L_data[4]
L_data[5] => dac_if:dac.L_data[5]
L_data[6] => dac_if:dac.L_data[6]
L_data[7] => dac_if:dac.L_data[7]
L_data[8] => dac_if:dac.L_data[8]
L_data[9] => dac_if:dac.L_data[9]
L_data[10] => dac_if:dac.L_data[10]
L_data[11] => dac_if:dac.L_data[11]
L_data[12] => dac_if:dac.L_data[12]
L_data[13] => dac_if:dac.L_data[13]
L_data[14] => dac_if:dac.L_data[14]
L_data[15] => dac_if:dac.L_data[15]
R_data[0] => dac_if:dac.R_data[0]
R_data[1] => dac_if:dac.R_data[1]
R_data[2] => dac_if:dac.R_data[2]
R_data[3] => dac_if:dac.R_data[3]
R_data[4] => dac_if:dac.R_data[4]
R_data[5] => dac_if:dac.R_data[5]
R_data[6] => dac_if:dac.R_data[6]
R_data[7] => dac_if:dac.R_data[7]
R_data[8] => dac_if:dac.R_data[8]
R_data[9] => dac_if:dac.R_data[9]
R_data[10] => dac_if:dac.R_data[10]
R_data[11] => dac_if:dac.R_data[11]
R_data[12] => dac_if:dac.R_data[12]
R_data[13] => dac_if:dac.R_data[13]
R_data[14] => dac_if:dac.R_data[14]
R_data[15] => dac_if:dac.R_data[15]


|NP1_Toplevel|audio_top:audio_i2s|dac_if:dac
SCLK => sreg[0].CLK
SCLK => sreg[1].CLK
SCLK => sreg[2].CLK
SCLK => sreg[3].CLK
SCLK => sreg[4].CLK
SCLK => sreg[5].CLK
SCLK => sreg[6].CLK
SCLK => sreg[7].CLK
SCLK => sreg[8].CLK
SCLK => sreg[9].CLK
SCLK => sreg[10].CLK
SCLK => sreg[11].CLK
SCLK => sreg[12].CLK
SCLK => sreg[13].CLK
SCLK => sreg[14].CLK
SCLK => sreg[15].CLK
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
L_data[0] => sreg.DATAB
L_data[1] => sreg.DATAB
L_data[2] => sreg.DATAB
L_data[3] => sreg.DATAB
L_data[4] => sreg.DATAB
L_data[5] => sreg.DATAB
L_data[6] => sreg.DATAB
L_data[7] => sreg.DATAB
L_data[8] => sreg.DATAB
L_data[9] => sreg.DATAB
L_data[10] => sreg.DATAB
L_data[11] => sreg.DATAB
L_data[12] => sreg.DATAB
L_data[13] => sreg.DATAB
L_data[14] => sreg.DATAB
L_data[15] => sreg.DATAB
R_data[0] => sreg.DATAB
R_data[1] => sreg.DATAB
R_data[2] => sreg.DATAB
R_data[3] => sreg.DATAB
R_data[4] => sreg.DATAB
R_data[5] => sreg.DATAB
R_data[6] => sreg.DATAB
R_data[7] => sreg.DATAB
R_data[8] => sreg.DATAB
R_data[9] => sreg.DATAB
R_data[10] => sreg.DATAB
R_data[11] => sreg.DATAB
R_data[12] => sreg.DATAB
R_data[13] => sreg.DATAB
R_data[14] => sreg.DATAB
R_data[15] => sreg.DATAB
SDATA <= sreg[15].DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|io_ps2_keyboard:keyboard
clk => scanCode[0]~reg0.CLK
clk => scanCode[1]~reg0.CLK
clk => scanCode[2]~reg0.CLK
clk => scanCode[3]~reg0.CLK
clk => scanCode[4]~reg0.CLK
clk => scanCode[5]~reg0.CLK
clk => scanCode[6]~reg0.CLK
clk => scanCode[7]~reg0.CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => clk_waitNextBit.CLK
clk => clk_reg.CLK
clk => clk_filter[0].CLK
clk => clk_filter[1].CLK
clk => clk_filter[2].CLK
clk => clk_filter[3].CLK
clk => bitsCount[0].CLK
clk => bitsCount[1].CLK
clk => bitsCount[2].CLK
clk => bitsCount[3].CLK
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => timeout[8].CLK
clk => timeout[9].CLK
clk => timeout[10].CLK
clk => timeout[11].CLK
clk => timeout[12].CLK
clk => interrupt~reg0.CLK
kbd_clk => process_0.IN1
kbd_clk => clk_reg.DATAIN
kbd_dat => shift_reg.DATAB
interrupt <= interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[0] <= scanCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[1] <= scanCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[2] <= scanCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[3] <= scanCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[4] <= scanCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[5] <= scanCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[6] <= scanCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[7] <= scanCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NP1_Toplevel|Kbd_Joystick_ua:k_joystick
Clk => osd_s[0].CLK
Clk => osd_s[1].CLK
Clk => osd_s[2].CLK
Clk => osd_s[3].CLK
Clk => osd_s[4].CLK
Clk => osd_s[5].CLK
Clk => osd_s[6].CLK
Clk => osd_s[7].CLK
Clk => btn_fire2H.CLK
Clk => btn_fire2G.CLK
Clk => btn_fire2F.CLK
Clk => btn_fire2E.CLK
Clk => btn_fire2D.CLK
Clk => btn_fire2C.CLK
Clk => btn_fire2B.CLK
Clk => btn_fire2A.CLK
Clk => btn_right2.CLK
Clk => btn_left2.CLK
Clk => btn_down2.CLK
Clk => btn_up2.CLK
Clk => btn_coin4_mame.CLK
Clk => btn_coin3_mame.CLK
Clk => btn_coin2_mame.CLK
Clk => btn_coin1_mame.CLK
Clk => btn_start4_mame.CLK
Clk => btn_start3_mame.CLK
Clk => btn_start2_mame.CLK
Clk => btn_start1_mame.CLK
Clk => btn_tilt.CLK
Clk => btn_fireI.CLK
Clk => btn_fireH.CLK
Clk => btn_fireG.CLK
Clk => btn_fireF.CLK
Clk => btn_fireE.CLK
Clk => btn_fireA.CLK
Clk => btn_fireB.CLK
Clk => btn_fireC.CLK
Clk => btn_fireD.CLK
Clk => btn_coin.CLK
Clk => btn_right.CLK
Clk => btn_left.CLK
Clk => btn_down.CLK
Clk => btn_up.CLK
Clk => btn_scroll.CLK
Clk => F_keys_s[1].CLK
Clk => F_keys_s[2].CLK
Clk => F_keys_s[3].CLK
Clk => F_keys_s[4].CLK
Clk => IsReleased.CLK
KbdInt => btn_right2.ENA
KbdInt => btn_fire2A.ENA
KbdInt => btn_fire2B.ENA
KbdInt => btn_fire2C.ENA
KbdInt => btn_fire2D.ENA
KbdInt => btn_fire2E.ENA
KbdInt => btn_fire2F.ENA
KbdInt => btn_fire2G.ENA
KbdInt => btn_fire2H.ENA
KbdInt => osd_s[7].ENA
KbdInt => osd_s[6].ENA
KbdInt => osd_s[5].ENA
KbdInt => osd_s[4].ENA
KbdInt => osd_s[3].ENA
KbdInt => osd_s[2].ENA
KbdInt => osd_s[1].ENA
KbdInt => osd_s[0].ENA
KbdInt => btn_left2.ENA
KbdInt => btn_down2.ENA
KbdInt => btn_up2.ENA
KbdInt => btn_coin4_mame.ENA
KbdInt => btn_coin3_mame.ENA
KbdInt => btn_coin2_mame.ENA
KbdInt => btn_coin1_mame.ENA
KbdInt => btn_start4_mame.ENA
KbdInt => btn_start3_mame.ENA
KbdInt => btn_start2_mame.ENA
KbdInt => btn_start1_mame.ENA
KbdInt => btn_tilt.ENA
KbdInt => btn_fireI.ENA
KbdInt => btn_fireH.ENA
KbdInt => btn_fireG.ENA
KbdInt => btn_fireF.ENA
KbdInt => btn_fireE.ENA
KbdInt => btn_fireA.ENA
KbdInt => btn_fireB.ENA
KbdInt => btn_fireC.ENA
KbdInt => btn_fireD.ENA
KbdInt => btn_coin.ENA
KbdInt => btn_right.ENA
KbdInt => btn_left.ENA
KbdInt => btn_down.ENA
KbdInt => btn_up.ENA
KbdInt => btn_scroll.ENA
KbdInt => F_keys_s[1].ENA
KbdInt => F_keys_s[2].ENA
KbdInt => F_keys_s[3].ENA
KbdInt => F_keys_s[4].ENA
KbdInt => IsReleased.ENA
KbdScanCode[0] => Equal0.IN7
KbdScanCode[0] => Equal1.IN1
KbdScanCode[0] => Equal2.IN7
KbdScanCode[0] => Equal3.IN7
KbdScanCode[0] => Equal4.IN7
KbdScanCode[0] => Equal5.IN7
KbdScanCode[0] => Equal6.IN7
KbdScanCode[0] => Equal7.IN7
KbdScanCode[0] => Equal8.IN1
KbdScanCode[0] => Equal9.IN2
KbdScanCode[0] => Equal10.IN7
KbdScanCode[0] => Equal11.IN7
KbdScanCode[0] => Equal12.IN7
KbdScanCode[0] => Equal13.IN7
KbdScanCode[0] => Equal14.IN2
KbdScanCode[0] => Equal15.IN7
KbdScanCode[0] => Equal16.IN7
KbdScanCode[0] => Equal17.IN4
KbdScanCode[0] => Equal18.IN7
KbdScanCode[0] => Equal19.IN7
KbdScanCode[0] => Equal20.IN7
KbdScanCode[0] => Equal21.IN3
KbdScanCode[0] => Equal22.IN2
KbdScanCode[0] => Equal23.IN3
KbdScanCode[0] => Equal24.IN2
KbdScanCode[0] => Equal25.IN7
KbdScanCode[0] => Equal26.IN4
KbdScanCode[0] => Equal27.IN3
KbdScanCode[0] => Equal28.IN4
KbdScanCode[0] => Equal29.IN7
KbdScanCode[0] => Equal30.IN4
KbdScanCode[0] => Equal31.IN7
KbdScanCode[0] => Equal32.IN7
KbdScanCode[0] => Equal33.IN7
KbdScanCode[0] => Equal34.IN1
KbdScanCode[0] => Equal35.IN2
KbdScanCode[0] => Equal36.IN7
KbdScanCode[0] => Equal37.IN3
KbdScanCode[0] => Equal38.IN3
KbdScanCode[0] => Equal39.IN7
KbdScanCode[0] => Equal40.IN2
KbdScanCode[0] => Equal41.IN7
KbdScanCode[0] => Equal42.IN3
KbdScanCode[0] => Equal43.IN3
KbdScanCode[0] => Equal44.IN7
KbdScanCode[0] => Equal45.IN7
KbdScanCode[0] => Equal46.IN7
KbdScanCode[0] => Equal47.IN7
KbdScanCode[0] => Equal48.IN3
KbdScanCode[0] => Equal49.IN7
KbdScanCode[0] => Equal50.IN2
KbdScanCode[0] => Equal51.IN7
KbdScanCode[1] => Equal0.IN6
KbdScanCode[1] => Equal1.IN7
KbdScanCode[1] => Equal2.IN1
KbdScanCode[1] => Equal3.IN6
KbdScanCode[1] => Equal4.IN6
KbdScanCode[1] => Equal5.IN5
KbdScanCode[1] => Equal6.IN1
KbdScanCode[1] => Equal7.IN6
KbdScanCode[1] => Equal8.IN7
KbdScanCode[1] => Equal9.IN7
KbdScanCode[1] => Equal10.IN3
KbdScanCode[1] => Equal11.IN2
KbdScanCode[1] => Equal12.IN3
KbdScanCode[1] => Equal13.IN2
KbdScanCode[1] => Equal14.IN7
KbdScanCode[1] => Equal15.IN3
KbdScanCode[1] => Equal16.IN3
KbdScanCode[1] => Equal17.IN7
KbdScanCode[1] => Equal18.IN4
KbdScanCode[1] => Equal19.IN6
KbdScanCode[1] => Equal20.IN6
KbdScanCode[1] => Equal21.IN2
KbdScanCode[1] => Equal22.IN7
KbdScanCode[1] => Equal23.IN7
KbdScanCode[1] => Equal24.IN1
KbdScanCode[1] => Equal25.IN1
KbdScanCode[1] => Equal26.IN3
KbdScanCode[1] => Equal27.IN2
KbdScanCode[1] => Equal28.IN7
KbdScanCode[1] => Equal29.IN3
KbdScanCode[1] => Equal30.IN3
KbdScanCode[1] => Equal31.IN6
KbdScanCode[1] => Equal32.IN3
KbdScanCode[1] => Equal33.IN2
KbdScanCode[1] => Equal34.IN7
KbdScanCode[1] => Equal35.IN1
KbdScanCode[1] => Equal36.IN6
KbdScanCode[1] => Equal37.IN2
KbdScanCode[1] => Equal38.IN2
KbdScanCode[1] => Equal39.IN3
KbdScanCode[1] => Equal40.IN7
KbdScanCode[1] => Equal41.IN6
KbdScanCode[1] => Equal42.IN7
KbdScanCode[1] => Equal43.IN7
KbdScanCode[1] => Equal44.IN6
KbdScanCode[1] => Equal45.IN6
KbdScanCode[1] => Equal46.IN2
KbdScanCode[1] => Equal47.IN1
KbdScanCode[1] => Equal48.IN7
KbdScanCode[1] => Equal49.IN2
KbdScanCode[1] => Equal50.IN1
KbdScanCode[1] => Equal51.IN4
KbdScanCode[2] => Equal0.IN5
KbdScanCode[2] => Equal1.IN0
KbdScanCode[2] => Equal2.IN0
KbdScanCode[2] => Equal3.IN0
KbdScanCode[2] => Equal4.IN1
KbdScanCode[2] => Equal5.IN4
KbdScanCode[2] => Equal6.IN6
KbdScanCode[2] => Equal7.IN1
KbdScanCode[2] => Equal8.IN6
KbdScanCode[2] => Equal9.IN6
KbdScanCode[2] => Equal10.IN2
KbdScanCode[2] => Equal11.IN1
KbdScanCode[2] => Equal12.IN2
KbdScanCode[2] => Equal13.IN1
KbdScanCode[2] => Equal14.IN1
KbdScanCode[2] => Equal15.IN2
KbdScanCode[2] => Equal16.IN2
KbdScanCode[2] => Equal17.IN3
KbdScanCode[2] => Equal18.IN3
KbdScanCode[2] => Equal19.IN2
KbdScanCode[2] => Equal20.IN2
KbdScanCode[2] => Equal21.IN7
KbdScanCode[2] => Equal22.IN1
KbdScanCode[2] => Equal23.IN2
KbdScanCode[2] => Equal24.IN7
KbdScanCode[2] => Equal25.IN6
KbdScanCode[2] => Equal26.IN7
KbdScanCode[2] => Equal27.IN7
KbdScanCode[2] => Equal28.IN3
KbdScanCode[2] => Equal29.IN6
KbdScanCode[2] => Equal30.IN7
KbdScanCode[2] => Equal31.IN3
KbdScanCode[2] => Equal32.IN6
KbdScanCode[2] => Equal33.IN6
KbdScanCode[2] => Equal34.IN6
KbdScanCode[2] => Equal35.IN7
KbdScanCode[2] => Equal36.IN1
KbdScanCode[2] => Equal37.IN7
KbdScanCode[2] => Equal38.IN7
KbdScanCode[2] => Equal39.IN6
KbdScanCode[2] => Equal40.IN6
KbdScanCode[2] => Equal41.IN1
KbdScanCode[2] => Equal42.IN2
KbdScanCode[2] => Equal43.IN2
KbdScanCode[2] => Equal44.IN2
KbdScanCode[2] => Equal45.IN3
KbdScanCode[2] => Equal46.IN6
KbdScanCode[2] => Equal47.IN6
KbdScanCode[2] => Equal48.IN2
KbdScanCode[2] => Equal49.IN6
KbdScanCode[2] => Equal50.IN0
KbdScanCode[2] => Equal51.IN3
KbdScanCode[3] => Equal0.IN4
KbdScanCode[3] => Equal1.IN6
KbdScanCode[3] => Equal2.IN6
KbdScanCode[3] => Equal3.IN5
KbdScanCode[3] => Equal4.IN0
KbdScanCode[3] => Equal5.IN3
KbdScanCode[3] => Equal6.IN5
KbdScanCode[3] => Equal7.IN5
KbdScanCode[3] => Equal8.IN5
KbdScanCode[3] => Equal9.IN1
KbdScanCode[3] => Equal10.IN6
KbdScanCode[3] => Equal11.IN6
KbdScanCode[3] => Equal12.IN1
KbdScanCode[3] => Equal13.IN6
KbdScanCode[3] => Equal14.IN6
KbdScanCode[3] => Equal15.IN1
KbdScanCode[3] => Equal16.IN6
KbdScanCode[3] => Equal17.IN2
KbdScanCode[3] => Equal18.IN2
KbdScanCode[3] => Equal19.IN5
KbdScanCode[3] => Equal20.IN1
KbdScanCode[3] => Equal21.IN1
KbdScanCode[3] => Equal22.IN6
KbdScanCode[3] => Equal23.IN1
KbdScanCode[3] => Equal24.IN6
KbdScanCode[3] => Equal25.IN5
KbdScanCode[3] => Equal26.IN2
KbdScanCode[3] => Equal27.IN1
KbdScanCode[3] => Equal28.IN6
KbdScanCode[3] => Equal29.IN5
KbdScanCode[3] => Equal30.IN2
KbdScanCode[3] => Equal31.IN5
KbdScanCode[3] => Equal32.IN2
KbdScanCode[3] => Equal33.IN5
KbdScanCode[3] => Equal34.IN5
KbdScanCode[3] => Equal35.IN6
KbdScanCode[3] => Equal36.IN5
KbdScanCode[3] => Equal37.IN1
KbdScanCode[3] => Equal38.IN6
KbdScanCode[3] => Equal39.IN2
KbdScanCode[3] => Equal40.IN5
KbdScanCode[3] => Equal41.IN5
KbdScanCode[3] => Equal42.IN1
KbdScanCode[3] => Equal43.IN1
KbdScanCode[3] => Equal44.IN1
KbdScanCode[3] => Equal45.IN2
KbdScanCode[3] => Equal46.IN1
KbdScanCode[3] => Equal47.IN5
KbdScanCode[3] => Equal48.IN6
KbdScanCode[3] => Equal49.IN1
KbdScanCode[3] => Equal50.IN7
KbdScanCode[3] => Equal51.IN6
KbdScanCode[4] => Equal0.IN3
KbdScanCode[4] => Equal1.IN5
KbdScanCode[4] => Equal2.IN5
KbdScanCode[4] => Equal3.IN4
KbdScanCode[4] => Equal4.IN5
KbdScanCode[4] => Equal5.IN2
KbdScanCode[4] => Equal6.IN0
KbdScanCode[4] => Equal7.IN0
KbdScanCode[4] => Equal8.IN0
KbdScanCode[4] => Equal9.IN5
KbdScanCode[4] => Equal10.IN5
KbdScanCode[4] => Equal11.IN0
KbdScanCode[4] => Equal12.IN0
KbdScanCode[4] => Equal13.IN5
KbdScanCode[4] => Equal14.IN5
KbdScanCode[4] => Equal15.IN6
KbdScanCode[4] => Equal16.IN1
KbdScanCode[4] => Equal17.IN1
KbdScanCode[4] => Equal18.IN1
KbdScanCode[4] => Equal19.IN1
KbdScanCode[4] => Equal20.IN0
KbdScanCode[4] => Equal21.IN0
KbdScanCode[4] => Equal22.IN0
KbdScanCode[4] => Equal23.IN0
KbdScanCode[4] => Equal24.IN5
KbdScanCode[4] => Equal25.IN4
KbdScanCode[4] => Equal26.IN1
KbdScanCode[4] => Equal27.IN6
KbdScanCode[4] => Equal28.IN2
KbdScanCode[4] => Equal29.IN2
KbdScanCode[4] => Equal30.IN6
KbdScanCode[4] => Equal31.IN2
KbdScanCode[4] => Equal32.IN1
KbdScanCode[4] => Equal33.IN1
KbdScanCode[4] => Equal34.IN4
KbdScanCode[4] => Equal35.IN5
KbdScanCode[4] => Equal36.IN4
KbdScanCode[4] => Equal37.IN6
KbdScanCode[4] => Equal38.IN1
KbdScanCode[4] => Equal39.IN1
KbdScanCode[4] => Equal40.IN1
KbdScanCode[4] => Equal41.IN4
KbdScanCode[4] => Equal42.IN6
KbdScanCode[4] => Equal43.IN6
KbdScanCode[4] => Equal44.IN5
KbdScanCode[4] => Equal45.IN1
KbdScanCode[4] => Equal46.IN5
KbdScanCode[4] => Equal47.IN4
KbdScanCode[4] => Equal48.IN1
KbdScanCode[4] => Equal49.IN0
KbdScanCode[4] => Equal50.IN6
KbdScanCode[4] => Equal51.IN2
KbdScanCode[5] => Equal0.IN2
KbdScanCode[5] => Equal1.IN4
KbdScanCode[5] => Equal2.IN4
KbdScanCode[5] => Equal3.IN3
KbdScanCode[5] => Equal4.IN4
KbdScanCode[5] => Equal5.IN1
KbdScanCode[5] => Equal6.IN4
KbdScanCode[5] => Equal7.IN4
KbdScanCode[5] => Equal8.IN4
KbdScanCode[5] => Equal9.IN0
KbdScanCode[5] => Equal10.IN1
KbdScanCode[5] => Equal11.IN5
KbdScanCode[5] => Equal12.IN6
KbdScanCode[5] => Equal13.IN0
KbdScanCode[5] => Equal14.IN0
KbdScanCode[5] => Equal15.IN0
KbdScanCode[5] => Equal16.IN0
KbdScanCode[5] => Equal17.IN0
KbdScanCode[5] => Equal18.IN0
KbdScanCode[5] => Equal19.IN0
KbdScanCode[5] => Equal20.IN5
KbdScanCode[5] => Equal21.IN6
KbdScanCode[5] => Equal22.IN5
KbdScanCode[5] => Equal23.IN6
KbdScanCode[5] => Equal24.IN4
KbdScanCode[5] => Equal25.IN3
KbdScanCode[5] => Equal26.IN0
KbdScanCode[5] => Equal27.IN5
KbdScanCode[5] => Equal28.IN1
KbdScanCode[5] => Equal29.IN1
KbdScanCode[5] => Equal30.IN1
KbdScanCode[5] => Equal31.IN1
KbdScanCode[5] => Equal32.IN5
KbdScanCode[5] => Equal33.IN0
KbdScanCode[5] => Equal34.IN0
KbdScanCode[5] => Equal35.IN0
KbdScanCode[5] => Equal36.IN0
KbdScanCode[5] => Equal37.IN0
KbdScanCode[5] => Equal38.IN0
KbdScanCode[5] => Equal39.IN0
KbdScanCode[5] => Equal40.IN0
KbdScanCode[5] => Equal41.IN3
KbdScanCode[5] => Equal42.IN5
KbdScanCode[5] => Equal43.IN0
KbdScanCode[5] => Equal44.IN0
KbdScanCode[5] => Equal45.IN0
KbdScanCode[5] => Equal46.IN0
KbdScanCode[5] => Equal47.IN0
KbdScanCode[5] => Equal48.IN0
KbdScanCode[5] => Equal49.IN5
KbdScanCode[5] => Equal50.IN5
KbdScanCode[5] => Equal51.IN1
KbdScanCode[6] => Equal0.IN1
KbdScanCode[6] => Equal1.IN3
KbdScanCode[6] => Equal2.IN3
KbdScanCode[6] => Equal3.IN2
KbdScanCode[6] => Equal4.IN3
KbdScanCode[6] => Equal5.IN0
KbdScanCode[6] => Equal6.IN3
KbdScanCode[6] => Equal7.IN3
KbdScanCode[6] => Equal8.IN3
KbdScanCode[6] => Equal9.IN4
KbdScanCode[6] => Equal10.IN0
KbdScanCode[6] => Equal11.IN4
KbdScanCode[6] => Equal12.IN5
KbdScanCode[6] => Equal13.IN4
KbdScanCode[6] => Equal14.IN4
KbdScanCode[6] => Equal15.IN5
KbdScanCode[6] => Equal16.IN5
KbdScanCode[6] => Equal17.IN6
KbdScanCode[6] => Equal18.IN6
KbdScanCode[6] => Equal19.IN4
KbdScanCode[6] => Equal20.IN4
KbdScanCode[6] => Equal21.IN5
KbdScanCode[6] => Equal22.IN4
KbdScanCode[6] => Equal23.IN5
KbdScanCode[6] => Equal24.IN0
KbdScanCode[6] => Equal25.IN0
KbdScanCode[6] => Equal26.IN6
KbdScanCode[6] => Equal27.IN0
KbdScanCode[6] => Equal28.IN0
KbdScanCode[6] => Equal29.IN0
KbdScanCode[6] => Equal30.IN0
KbdScanCode[6] => Equal31.IN0
KbdScanCode[6] => Equal32.IN0
KbdScanCode[6] => Equal33.IN4
KbdScanCode[6] => Equal34.IN3
KbdScanCode[6] => Equal35.IN4
KbdScanCode[6] => Equal36.IN3
KbdScanCode[6] => Equal37.IN5
KbdScanCode[6] => Equal38.IN5
KbdScanCode[6] => Equal39.IN5
KbdScanCode[6] => Equal40.IN4
KbdScanCode[6] => Equal41.IN0
KbdScanCode[6] => Equal42.IN0
KbdScanCode[6] => Equal43.IN5
KbdScanCode[6] => Equal44.IN4
KbdScanCode[6] => Equal45.IN5
KbdScanCode[6] => Equal46.IN4
KbdScanCode[6] => Equal47.IN3
KbdScanCode[6] => Equal48.IN5
KbdScanCode[6] => Equal49.IN4
KbdScanCode[6] => Equal50.IN4
KbdScanCode[6] => Equal51.IN0
KbdScanCode[7] => Equal0.IN0
KbdScanCode[7] => Equal1.IN2
KbdScanCode[7] => Equal2.IN2
KbdScanCode[7] => Equal3.IN1
KbdScanCode[7] => Equal4.IN2
KbdScanCode[7] => Equal5.IN6
KbdScanCode[7] => Equal6.IN2
KbdScanCode[7] => Equal7.IN2
KbdScanCode[7] => Equal8.IN2
KbdScanCode[7] => Equal9.IN3
KbdScanCode[7] => Equal10.IN4
KbdScanCode[7] => Equal11.IN3
KbdScanCode[7] => Equal12.IN4
KbdScanCode[7] => Equal13.IN3
KbdScanCode[7] => Equal14.IN3
KbdScanCode[7] => Equal15.IN4
KbdScanCode[7] => Equal16.IN4
KbdScanCode[7] => Equal17.IN5
KbdScanCode[7] => Equal18.IN5
KbdScanCode[7] => Equal19.IN3
KbdScanCode[7] => Equal20.IN3
KbdScanCode[7] => Equal21.IN4
KbdScanCode[7] => Equal22.IN3
KbdScanCode[7] => Equal23.IN4
KbdScanCode[7] => Equal24.IN3
KbdScanCode[7] => Equal25.IN2
KbdScanCode[7] => Equal26.IN5
KbdScanCode[7] => Equal27.IN4
KbdScanCode[7] => Equal28.IN5
KbdScanCode[7] => Equal29.IN4
KbdScanCode[7] => Equal30.IN5
KbdScanCode[7] => Equal31.IN4
KbdScanCode[7] => Equal32.IN4
KbdScanCode[7] => Equal33.IN3
KbdScanCode[7] => Equal34.IN2
KbdScanCode[7] => Equal35.IN3
KbdScanCode[7] => Equal36.IN2
KbdScanCode[7] => Equal37.IN4
KbdScanCode[7] => Equal38.IN4
KbdScanCode[7] => Equal39.IN4
KbdScanCode[7] => Equal40.IN3
KbdScanCode[7] => Equal41.IN2
KbdScanCode[7] => Equal42.IN4
KbdScanCode[7] => Equal43.IN4
KbdScanCode[7] => Equal44.IN3
KbdScanCode[7] => Equal45.IN4
KbdScanCode[7] => Equal46.IN3
KbdScanCode[7] => Equal47.IN2
KbdScanCode[7] => Equal48.IN4
KbdScanCode[7] => Equal49.IN3
KbdScanCode[7] => Equal50.IN3
KbdScanCode[7] => Equal51.IN5
joystick_0[0] => joy0[0].DATAA
joystick_0[0] => joy1[0].DATAB
joystick_0[1] => joy0[1].DATAA
joystick_0[1] => joy1[1].DATAB
joystick_0[2] => joy0[2].DATAA
joystick_0[2] => joy1[2].DATAB
joystick_0[3] => joy0[3].DATAA
joystick_0[3] => joy1[3].DATAB
joystick_0[4] => joy0[4].DATAA
joystick_0[4] => joy1[4].DATAB
joystick_0[5] => joy0[5].DATAA
joystick_0[5] => joy1[5].DATAB
joystick_1[0] => joy0[0].DATAB
joystick_1[0] => joy1[0].DATAA
joystick_1[1] => joy0[1].DATAB
joystick_1[1] => joy1[1].DATAA
joystick_1[2] => joy0[2].DATAB
joystick_1[2] => joy1[2].DATAA
joystick_1[3] => joy0[3].DATAB
joystick_1[3] => joy1[3].DATAA
joystick_1[4] => joy0[4].DATAB
joystick_1[4] => joy1[4].DATAA
joystick_1[5] => joy0[5].DATAB
joystick_1[5] => joy1[5].DATAA
joyswap => joy0[5].OUTPUTSELECT
joyswap => joy0[4].OUTPUTSELECT
joyswap => joy0[3].OUTPUTSELECT
joyswap => joy0[2].OUTPUTSELECT
joyswap => joy0[1].OUTPUTSELECT
joyswap => joy0[0].OUTPUTSELECT
joyswap => joy1[5].OUTPUTSELECT
joyswap => joy1[4].OUTPUTSELECT
joyswap => joy1[3].OUTPUTSELECT
joyswap => joy1[2].OUTPUTSELECT
joyswap => joy1[1].OUTPUTSELECT
joyswap => joy1[0].OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player1.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
oneplayer => player2.OUTPUTSELECT
controls[0] <= btn_start1_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[1] <= btn_start2_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[2] <= btn_start3_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[3] <= btn_start4_mame.DB_MAX_OUTPUT_PORT_TYPE
controls[4] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[5] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[6] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[7] <= controls.DB_MAX_OUTPUT_PORT_TYPE
controls[8] <= btn_tilt.DB_MAX_OUTPUT_PORT_TYPE
F_keys[1] <= F_keys_s[1].DB_MAX_OUTPUT_PORT_TYPE
F_keys[2] <= F_keys_s[2].DB_MAX_OUTPUT_PORT_TYPE
F_keys[3] <= F_keys_s[3].DB_MAX_OUTPUT_PORT_TYPE
F_keys[4] <= F_keys_s[4].DB_MAX_OUTPUT_PORT_TYPE
F_keys[5] <= <GND>
F_keys[6] <= <GND>
F_keys[7] <= <GND>
F_keys[8] <= <GND>
F_keys[9] <= <GND>
F_keys[10] <= <GND>
F_keys[11] <= <GND>
F_keys[12] <= <GND>
direct_video <= direct_video_s.DB_MAX_OUTPUT_PORT_TYPE
osd_rotate[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
osd_rotate[1] <= osd_rotate[1].DB_MAX_OUTPUT_PORT_TYPE
player1[0] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[1] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[2] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[3] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[4] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[5] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[6] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[7] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[8] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[9] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[10] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[11] <= player1.DB_MAX_OUTPUT_PORT_TYPE
player1[12] <= p1[12].DB_MAX_OUTPUT_PORT_TYPE
player1[13] <= <GND>
player1[14] <= <GND>
player1[15] <= <GND>
player2[0] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[1] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[2] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[3] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[4] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[5] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[6] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[7] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[8] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[9] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[10] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[11] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[12] <= player2.DB_MAX_OUTPUT_PORT_TYPE
player2[13] <= <GND>
player2[14] <= <GND>
player2[15] <= <GND>
osd_o[0] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[1] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[2] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[3] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[4] <= osd_o.DB_MAX_OUTPUT_PORT_TYPE
osd_o[5] <= osd_s[5].DB_MAX_OUTPUT_PORT_TYPE
osd_o[6] <= osd_s[6].DB_MAX_OUTPUT_PORT_TYPE
osd_o[7] <= osd_s[7].DB_MAX_OUTPUT_PORT_TYPE
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => osd_o.OUTPUTSELECT
osd_enable => process_0.IN1
osd_enable => p1[12].OUTPUTSELECT
osd_enable => p1[11].OUTPUTSELECT
osd_enable => p1[10].OUTPUTSELECT
osd_enable => p1[9].OUTPUTSELECT
osd_enable => p1[8].OUTPUTSELECT
osd_enable => p1[7].OUTPUTSELECT
osd_enable => p1[6].OUTPUTSELECT
osd_enable => p1[5].OUTPUTSELECT
osd_enable => p1[4].OUTPUTSELECT
osd_enable => p1[3].OUTPUTSELECT
osd_enable => p1[2].OUTPUTSELECT
osd_enable => p1[1].OUTPUTSELECT
osd_enable => p1[0].OUTPUTSELECT
osd_enable => p2[11].OUTPUTSELECT
osd_enable => p2[10].OUTPUTSELECT
osd_enable => p2[9].OUTPUTSELECT
osd_enable => p2[8].OUTPUTSELECT
osd_enable => p2[7].OUTPUTSELECT
osd_enable => p2[6].OUTPUTSELECT
osd_enable => p2[5].OUTPUTSELECT
osd_enable => p2[4].OUTPUTSELECT
osd_enable => p2[3].OUTPUTSELECT
osd_enable => p2[2].OUTPUTSELECT
osd_enable => p2[1].OUTPUTSELECT
osd_enable => p2[0].OUTPUTSELECT
sega_clk => sega2_s[0].CLK
sega_clk => sega2_s[1].CLK
sega_clk => sega2_s[2].CLK
sega_clk => sega2_s[3].CLK
sega_clk => sega2_s[4].CLK
sega_clk => sega2_s[5].CLK
sega_clk => sega2_s[6].CLK
sega_clk => sega2_s[7].CLK
sega_clk => sega2_s[8].CLK
sega_clk => sega2_s[9].CLK
sega_clk => sega2_s[10].CLK
sega_clk => sega2_s[11].CLK
sega_clk => sega1_s[0].CLK
sega_clk => sega1_s[1].CLK
sega_clk => sega1_s[2].CLK
sega_clk => sega1_s[3].CLK
sega_clk => sega1_s[4].CLK
sega_clk => sega1_s[5].CLK
sega_clk => sega1_s[6].CLK
sega_clk => sega1_s[7].CLK
sega_clk => sega1_s[8].CLK
sega_clk => sega1_s[9].CLK
sega_clk => sega1_s[10].CLK
sega_clk => sega1_s[11].CLK
sega_clk => joyP7_s.CLK
sega_clk => j2_sixbutton_v.CLK
sega_clk => j1_sixbutton_v.CLK
sega_clk => state_v[0].CLK
sega_clk => state_v[1].CLK
sega_clk => state_v[2].CLK
sega_clk => state_v[3].CLK
sega_clk => state_v[4].CLK
sega_clk => state_v[5].CLK
sega_clk => state_v[6].CLK
sega_clk => state_v[7].CLK
sega_clk => state_v[8].CLK
sega_strobe <= joyP7_s.DB_MAX_OUTPUT_PORT_TYPE
fn_pulse[0] <> <UNC>
fn_pulse[1] <> <UNC>
fn_pulse[2] <> <UNC>
fn_pulse[3] <> <UNC>
fn_pulse[4] <> <UNC>
fn_pulse[5] <> <UNC>
fn_pulse[6] <> <UNC>
fn_pulse[7] <> <UNC>
fn_toggle[0] <> <UNC>
fn_toggle[1] <> <UNC>
fn_toggle[2] <> <UNC>
fn_toggle[3] <> <UNC>
fn_toggle[4] <> <UNC>
fn_toggle[5] <> <UNC>
fn_toggle[6] <> <UNC>
fn_toggle[7] <> <UNC>


