module blinky (
    input  wire       clk,       // 27MHz クロック
    input  wire       rst_n,     // S1 ボタン (負論理リセット)
    output reg  [5:0] led        // 6連 LED (負論理: 0で点灯)
);

    reg [23:0] counter;
    reg [3:0]  step;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            counter <= 24'd0;
            step    <= 4'd0;
            led     <= ~6'b000001; // 初期状態: LED[0] 点灯
        end else begin
            if (counter >= 24'd2_160_000) begin // 約 80ms 周期で移動
                counter <= 24'd0;
                if (step >= 4'd9)
                    step <= 4'd0;
                else
                    step <= step + 1'b1;

                // 0 -> 1 -> 2 -> 3 -> 4 -> 5 -> 4 -> 3 -> 2 -> 1 の順で往復点灯
                case (step)
                    4'd0: led <= ~6'b000010;
                    4'd1: led <= ~6'b000100;
                    4'd2: led <= ~6'b001000;
                    4'd3: led <= ~6'b010000;
                    4'd4: led <= ~6'b100000; // 端 (LED 5)
                    4'd5: led <= ~6'b010000; // 折り返し
                    4'd6: led <= ~6'b001000;
                    4'd7: led <= ~6'b000100;
                    4'd8: led <= ~6'b000010;
                    4'd9: led <= ~6'b000001; // 端 (LED 0)
                    default: led <= ~6'b000001;
                endcase
            end else begin
                counter <= counter + 1'b1;
            end
        end
    end

endmodule
