{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763918359252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763918359252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:49:19 2025 " "Processing started: Sun Nov 23 22:49:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763918359252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918359252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918359252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763918359923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763918359923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_load_and_run.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_load_and_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_load_and_run " "Found entity 1: tb_load_and_run" {  } { { "tb_load_and_run.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/tb_load_and_run.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "opcode_decoder.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/flag_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_31_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file enc_31_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_31_to_5 " "Found entity 1: enc_31_to_5" {  } { { "enc_31_to_5.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/enc_31_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_4_to_16.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_4_to_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_4_to_16 " "Found entity 1: dec_4_to_16" {  } { { "dec_4_to_16.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/dec_4_to_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_2_to_4 " "Found entity 1: dec_2_to_4" {  } { { "dec_2_to_4.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/dec_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_1_to_2.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_1_to_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_1_to_2 " "Found entity 1: dec_1_to_2" {  } { { "dec_1_to_2.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/dec_1_to_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "opi_o opi_O cpu.v(15) " "Verilog HDL Declaration information at cpu.v(15): object \"opi_o\" differs only in case from object \"opi_O\" in the same scope" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763918368707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_mem " "Found entity 1: code_mem" {  } { { "code_mem.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/code_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763918368728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918368728 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode_output cpu.v(163) " "Verilog HDL Implicit Net warning at cpu.v(163): created implicit net for \"opcode_output\"" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763918368809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_output cpu.v(163) " "Verilog HDL or VHDL warning at cpu.v(163): object \"opcode_output\" assigned a value but never read" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763918368809 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 1 cpu.v(163) " "Verilog HDL assignment warning at cpu.v(163): truncated value with size 27 to match size of target (1)" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763918368811 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "op_o cpu.v(8) " "Output port \"op_o\" at cpu.v(8) has no driver" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763918368813 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "cpu.v" "pc_inst" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_mem code_mem:imem " "Elaborating entity \"code_mem\" for hierarchy \"code_mem:imem\"" {  } { { "cpu.v" "imem" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder opcode_decoder:decoder " "Elaborating entity \"opcode_decoder\" for hierarchy \"opcode_decoder:decoder\"" {  } { { "cpu.v" "decoder" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_4_to_16 opcode_decoder:decoder\|dec_4_to_16:decoder_1 " "Elaborating entity \"dec_4_to_16\" for hierarchy \"opcode_decoder:decoder\|dec_4_to_16:decoder_1\"" {  } { { "opcode_decoder.v" "decoder_1" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_2_to_4 opcode_decoder:decoder\|dec_2_to_4:decoder_2 " "Elaborating entity \"dec_2_to_4\" for hierarchy \"opcode_decoder:decoder\|dec_2_to_4:decoder_2\"" {  } { { "opcode_decoder.v" "decoder_2" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_1_to_2 opcode_decoder:decoder\|dec_1_to_2:decoder_3 " "Elaborating entity \"dec_1_to_2\" for hierarchy \"opcode_decoder:decoder\|dec_1_to_2:decoder_3\"" {  } { { "opcode_decoder.v" "decoder_3" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/opcode_decoder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register flag_register:flag " "Elaborating entity \"flag_register\" for hierarchy \"flag_register:flag\"" {  } { { "cpu.v" "flag" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "cpu.v" "control_unit" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_31_to_5 control_unit:control_unit\|enc_31_to_5:encoder_inst " "Elaborating entity \"enc_31_to_5\" for hierarchy \"control_unit:control_unit\|enc_31_to_5:encoder_inst\"" {  } { { "control_unit.v" "encoder_inst" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/control_unit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regs_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:regs_inst\"" {  } { { "cpu.v" "regs_inst" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "cpu.v" "alu_inst" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368905 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763918368920 "|cpu|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "cpu.v" "dmem" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918368921 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "code_mem:imem\|memory_array " "RAM logic \"code_mem:imem\|memory_array\" is uninferred because MIF is not supported for the selected family" {  } { { "code_mem.v" "memory_array" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/code_mem.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1763918369262 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1763918369262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[0\] GND " "Pin \"op_o\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[1\] GND " "Pin \"op_o\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[2\] GND " "Pin \"op_o\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[3\] GND " "Pin \"op_o\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[4\] GND " "Pin \"op_o\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[5\] GND " "Pin \"op_o\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[6\] GND " "Pin \"op_o\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[7\] GND " "Pin \"op_o\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[8\] GND " "Pin \"op_o\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[9\] GND " "Pin \"op_o\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[10\] GND " "Pin \"op_o\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[11\] GND " "Pin \"op_o\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[12\] GND " "Pin \"op_o\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[13\] GND " "Pin \"op_o\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[14\] GND " "Pin \"op_o\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[15\] GND " "Pin \"op_o\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[16\] GND " "Pin \"op_o\[16\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[17\] GND " "Pin \"op_o\[17\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[18\] GND " "Pin \"op_o\[18\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[19\] GND " "Pin \"op_o\[19\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[20\] GND " "Pin \"op_o\[20\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[21\] GND " "Pin \"op_o\[21\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[22\] GND " "Pin \"op_o\[22\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[23\] GND " "Pin \"op_o\[23\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[24\] GND " "Pin \"op_o\[24\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[25\] GND " "Pin \"op_o\[25\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_o\[26\] GND " "Pin \"op_o\[26\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763918370835 "|cpu|op_o[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763918370835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763918370917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/IITB/3rd_Semester/IITB-CPU/Code/Final/output_files/cpu.map.smsg " "Generated suppressed messages file E:/IITB/3rd_Semester/IITB-CPU/Code/Final/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918372185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763918372404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763918372404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2470 " "Implemented 2470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763918372655 ""} { "Info" "ICUT_CUT_TM_OPINS" "228 " "Implemented 228 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763918372655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2224 " "Implemented 2224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763918372655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763918372655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763918372672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:49:32 2025 " "Processing ended: Sun Nov 23 22:49:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763918372672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763918372672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763918372672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763918372672 ""}
