Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/New Processor/Stage/ID/TB_ID_isim_beh.exe -prj F:/New Processor/Stage/ID/TB_ID_beh.prj work.TB_ID work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/New Processor/Stage/ID/../../Register_File/Reg_file.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/ID/../../MUX2_1/MUX2.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/ID/ID.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/ID/TB_ID.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Reg_file
Compiling module MUX2
Compiling module ID
Compiling module TB_ID
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable F:/New Processor/Stage/ID/TB_ID_isim_beh.exe
Fuse Memory Usage: 28092 KB
Fuse CPU Usage: 452 ms
