Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Thu May 29 15:01:10 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.837011 ohm/um, via_r = 1.815407 ohm/cut, c = 0.123917 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.851760 ohm/um, via_r = 1.815407 ohm/cut, c = 0.146213 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[15] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.068573 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell syndrome_inst/corrected_counter_reg[15] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.068573 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell syndrome_inst/corrected_counter_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.068573 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_reg_reg[14] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_reg_reg[12] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.068573 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/count_reg_reg[12] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_reg_reg[12] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.729885 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[9]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[7]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 5.69e+04 nW ( 88.8%)
  Net Switching Power    = 7.20e+03 nW ( 11.2%)
Total Dynamic Power      = 6.41e+04 nW (100.0%)

Cell Leakage Power       = 3.59e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             5.12e+04               1.92e+03               1.06e+03               5.41e+04    ( 54.1%)        i
register                  3.47e+03               1.18e+03               1.80e+04               2.27e+04    ( 22.7%)         
sequential                7.65e+02               5.01e+01               2.39e+03               3.21e+03    (  3.2%)         
combinational             1.53e+03               4.05e+03               1.44e+04               2.00e+04    ( 20.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.69e+04 nW            7.20e+03 nW            3.59e+04 nW            1.00e+05 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[9]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_reg_reg[7]/QN are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 2.90e+04 nW ( 85.9%)
  Net Switching Power    = 4.78e+03 nW ( 14.1%)
Total Dynamic Power      = 3.38e+04 nW (100.0%)

Cell Leakage Power       = 4.09e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             2.60e+04               1.29e+03               1.35e+01               2.73e+04    ( 79.7%)        i
register                  1.87e+03               7.62e+02               2.06e+02               2.83e+03    (  8.3%)         
sequential                3.91e+02               3.25e+01               2.98e+01               4.54e+02    (  1.3%)         
combinational             8.02e+02               2.69e+03               1.59e+02               3.66e+03    ( 10.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     2.90e+04 nW            4.78e+03 nW            4.09e+02 nW            3.42e+04 nW
1
