Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 12 20:51:43 2022
| Host         : JY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   164 |
|    Minimum number of control sets                        |   164 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   421 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   164 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    95 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             462 |          116 |
| No           | No                    | Yes                    |             140 |           47 |
| No           | Yes                   | No                     |             301 |          106 |
| Yes          | No                    | No                     |             652 |          187 |
| Yes          | No                    | Yes                    |             100 |           25 |
| Yes          | Yes                   | No                     |            2700 |         1233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/sys_clk | u_confreg/step0_sample                                                                                                                                                                                                                      | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                1 |              1 |
|  pll.clk_pll/inst/sys_clk | u_confreg/step1_sample                                                                                                                                                                                                                      | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/state_count0                                                                                                                                                                                              |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | sys_resetn                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst[1][0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                      |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/cpu_resetn_reg_rep__0                                                                                                                                                                                        | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exe_stage0/cnt[5]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/sys_clk | u_confreg/state_count_reg[3]                                                                                                                                                                                                                | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                3 |              6 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_2[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                2 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                4 |              6 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                2 |              6 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                3 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_uart_valid                                                                                                                                                                                                                  | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                2 |              8 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |                6 |             13 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                     |                7 |             16 |
|  pll.clk_pll/inst/sys_clk | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                                              | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                6 |             16 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               10 |             18 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step1_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/key_count0                                                                                                                                                                                                |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/step0_count0                                                                                                                                                                                              |                5 |             20 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               12 |             21 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                    | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                7 |             21 |
|  pll.clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                8 |             21 |
|  pll.clk_pll/inst/sys_clk | u_confreg/busy01_out                                                                                                                                                                                                                        | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                6 |             21 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/do_wdata_r0                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                9 |             30 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/memwb_reg0/p_1_in[0]                                                                                                                                                                                                     | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               13 |             31 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/hi_o[31]_i_1_n_0                                                                                                                                                                                                                      | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_22[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_wdata_r[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                     |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_5[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/wb_wa_reg[4]_i_1_n_0                                                                                                                                                                                          |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/cpu_resetn_reg_rep__5_0[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/if_stage0/pc_next_reg[31]_i_1_n_0                                                                                                                                                                |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/E[0]                                                                                                                                                                                                          | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               19 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_num                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                8 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr1                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/wb_cp0_waddr_reg_reg[3][0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               13 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr6                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               15 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr5                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               15 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr2                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               11 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr4                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr7                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               18 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_io_simu                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |                7 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr3                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_cr0                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/status_reg[1]_0[0]                                                                                                                                                                                           | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_6[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_27[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_18[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_21[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_20[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_25[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_28[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_10[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_17[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_3[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_0[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_19[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_29[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_12[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_1[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_13[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_26[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_23[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_2[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_7[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_16[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_8[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_9[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_15[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_14[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_4[0]                                                                                                                                                                                    | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_11[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/cpu_resetn_reg_rep__1_24[0]                                                                                                                                                                                   | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exe_stage0/dividend[31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                     |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exe_stage0/dividend[65]_i_2_n_0                                                                                                                                                                                          | u_cpu/MiniMIPS32_0/exe_stage0/dividend[65]_i_1_n_0                                                                                                                                                                  |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/if_stage0/pc_next_reg[31]_i_2_n_0                                                                                                                                                                                        | u_cpu/MiniMIPS32_0/if_stage0/pc_next_reg[31]_i_1_n_0                                                                                                                                                                |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/idexe_reg0/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                     |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/lo_o[31]_i_1_n_0                                                                                                                                                                                                                      | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               21 |             32 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               13 |             33 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                8 |             33 |
|  pll.clk_pll/inst/sys_clk | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               13 |             33 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg0                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               14 |             34 |
|  pll.clk_pll/inst/sys_clk | u_confreg/write_led_rg1                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               20 |             34 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exemem_reg0/do_wdata_r0                                                                                                                                                                                                  | u_cpu/MiniMIPS32_0/exemem_reg0/do_req_reg                                                                                                                                                                           |                9 |             34 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                     |               15 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |                5 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                6 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               15 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                9 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               10 |             37 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               14 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |               12 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               10 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               11 |             45 |
|  pll.clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                6 |             48 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/exe_stage0/divres[63]_i_1_n_0                                                                                                                                                                                            | u_cpu/MiniMIPS32_0/regfile0/SR[0]                                                                                                                                                                                   |               23 |             65 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/scu0/div_ready_reg                                                                                                                                                                                                       | u_cpu/wb_wa_reg[4]_i_1_n_0                                                                                                                                                                                          |               21 |             66 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               26 |             69 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_confreg/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                               |               26 |             85 |
|  pll.clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               33 |            144 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/mem_stage0/mem_mem_flag_reg_reg_rep__0_1[0]                                                                                                                                                                              | u_cpu/wb_wa_reg[4]_i_1_n_0                                                                                                                                                                                          |               70 |            149 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/MiniMIPS32_0/scu0/div_ready_reg                                                                                                                                                                                                       | u_cpu/MiniMIPS32_0/idexe_reg0/div_ready_reg                                                                                                                                                                         |               78 |            194 |
|  pll.clk_pll/inst/cpu_clk | u_cpu/p_0_in                                                                                                                                                                                                                                | u_cpu/MiniMIPS32_0/exemem_reg0/mem_aluop[7]_i_1_n_0                                                                                                                                                                 |               92 |            223 |
|  pll.clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               83 |            318 |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


