

================================================================
== Vitis HLS Report for 'wide_vadd'
================================================================
* Date:           Thu Jan 14 20:07:06 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        wide_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142  |dataflow_in_loop_VITIS_LOOP_88_1  |      144|      207| 0.576 us | 0.828 us |   76|  139| dataflow |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?| 147 ~ 210 |          -|          -|     ?|    no    |
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.73>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.88ns)   --->   "%add_ln85 = add i32 %size_read, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 7 'add' 'add_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln85, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i32, i32 %size_read" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 9 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 10 'partselect' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i28 %trunc_ln85_1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 11 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%sub_ln85_1 = sub i29, i29 %zext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 12 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln85, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 13 'partselect' 'trunc_ln85_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_14, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_2, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_4, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_5, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 34 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 35 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:63]   --->   Operation 36 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i28 %trunc_ln85_2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 37 'zext' 'zext_ln85_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.29ns)   --->   "%select_ln85 = select i1 %tmp, i29 %sub_ln85_1, i29 %zext_ln85_1" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 38 'select' 'select_ln85' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i29 %select_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 39 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%size_in16 = add i30 %sext_ln85, i30" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:85]   --->   Operation 40 'add' 'size_in16' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %size_in16, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%add_ln88 = add i30 %sext_ln85, i30" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 42 'add' 'add_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln88, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 43 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%sub_ln88 = sub i30, i30 %sext_ln85" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 44 'sub' 'sub_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_lshr = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %sub_ln88, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 45 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.83ns)   --->   "%sub_ln88_1 = sub i24, i24 %p_lshr" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 46 'sub' 'sub_ln88_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln88, i32, i32" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%select_ln88 = select i1 %tmp_2, i24 %sub_ln88_1, i24 %tmp_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 48 'select' 'select_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln88_1 = select i1 %tmp_1, i24, i24 %select_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 49 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %select_ln88_1, i6" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 50 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i30 %tmp_4" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 51 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.60ns)   --->   "%br_ln88 = br void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 52 'br' 'br_ln88' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i64 %add_ln97, void %.split, i64, void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.06ns)   --->   "%icmp_ln88 = icmp_eq  i64 %i, i64 %sext_ln88" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 54 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 55 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:125]   --->   Operation 56 'ret' 'ret_ln125' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln97 = add i64 %i, i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 57 'add' 'add_ln97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (2.59ns)   --->   "%call_ln97 = call void @dataflow_in_loop_VITIS_LOOP_88_1, i64 %i, i32 %size_read, i64 %in1_read, i512 %gmem, i64 %in2_read, i512 %gmem1, i64 %out_read, i512 %gmem2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 58 'call' 'call_ln97' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 59 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln97 = call void @dataflow_in_loop_VITIS_LOOP_88_1, i64 %i, i32 %size_read, i64 %in1_read, i512 %gmem, i64 %in2_read, i512 %gmem1, i64 %out_read, i512 %gmem2" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:97]   --->   Operation 60 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 61 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read         (read          ) [ 001111]
add_ln85          (add           ) [ 000000]
tmp               (bitselect     ) [ 001000]
sub_ln85          (sub           ) [ 000000]
trunc_ln85_1      (partselect    ) [ 000000]
zext_ln85         (zext          ) [ 000000]
sub_ln85_1        (sub           ) [ 001000]
trunc_ln85_2      (partselect    ) [ 001000]
spectopmodule_ln0 (spectopmodule ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
out_read          (read          ) [ 000111]
in2_read          (read          ) [ 000111]
in1_read          (read          ) [ 000111]
zext_ln85_1       (zext          ) [ 000000]
select_ln85       (select        ) [ 000000]
sext_ln85         (sext          ) [ 000000]
size_in16         (add           ) [ 000000]
tmp_1             (bitselect     ) [ 000000]
add_ln88          (add           ) [ 000000]
tmp_2             (bitselect     ) [ 000000]
sub_ln88          (sub           ) [ 000000]
p_lshr            (partselect    ) [ 000000]
sub_ln88_1        (sub           ) [ 000000]
tmp_3             (partselect    ) [ 000000]
select_ln88       (select        ) [ 000000]
select_ln88_1     (select        ) [ 000000]
tmp_4             (bitconcatenate) [ 000000]
sext_ln88         (sext          ) [ 000111]
br_ln88           (br            ) [ 001111]
i                 (phi           ) [ 000111]
icmp_ln88         (icmp          ) [ 000111]
br_ln88           (br            ) [ 000000]
ret_ln125         (ret           ) [ 000000]
add_ln97          (add           ) [ 001101]
specloopname_ln88 (specloopname  ) [ 000000]
call_ln97         (call          ) [ 000000]
br_ln88           (br            ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_88_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="size_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="0" index="2" bw="32" slack="3"/>
<pin id="146" dir="0" index="3" bw="64" slack="2"/>
<pin id="147" dir="0" index="4" bw="512" slack="0"/>
<pin id="148" dir="0" index="5" bw="64" slack="2"/>
<pin id="149" dir="0" index="6" bw="512" slack="0"/>
<pin id="150" dir="0" index="7" bw="64" slack="2"/>
<pin id="151" dir="0" index="8" bw="512" slack="0"/>
<pin id="152" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln85_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub_ln85_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln85_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="28" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln85_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln85_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="28" slack="0"/>
<pin id="190" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln85_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="28" slack="0"/>
<pin id="195" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln85_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="28" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln85_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln85_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="28" slack="1"/>
<pin id="210" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln85_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="29" slack="1"/>
<pin id="214" dir="0" index="2" bw="28" slack="0"/>
<pin id="215" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln85_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="29" slack="0"/>
<pin id="219" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="size_in16_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="29" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_in16/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="30" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln88_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="29" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="30" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln88_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="29" slack="0"/>
<pin id="252" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln88/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_lshr_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="0"/>
<pin id="257" dir="0" index="1" bw="30" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln88_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="24" slack="0"/>
<pin id="268" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln88_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="30" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln88_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="0"/>
<pin id="284" dir="0" index="2" bw="24" slack="0"/>
<pin id="285" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln88_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="24" slack="0"/>
<pin id="293" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="30" slack="0"/>
<pin id="299" dir="0" index="1" bw="24" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln88_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="30" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln88_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="30" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln97_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/4 "/>
</bind>
</comp>

<comp id="320" class="1005" name="size_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="330" class="1005" name="sub_ln85_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="29" slack="1"/>
<pin id="332" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln85_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="trunc_ln85_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="1"/>
<pin id="337" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="out_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="2"/>
<pin id="342" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="in2_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="2"/>
<pin id="347" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="in1_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="2"/>
<pin id="352" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="sext_ln88_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln88 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln97_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="153"><net_src comp="100" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="130" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="142" pin=8"/></net>

<net id="162"><net_src comp="106" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="106" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="158" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="217" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="80" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="84" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="217" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="255" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="235" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="286"><net_src comp="241" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="265" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="271" pin="4"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="227" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="281" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="92" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="289" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="94" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="134" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="130" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="98" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="106" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="328"><net_src comp="164" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="333"><net_src comp="192" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="338"><net_src comp="198" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="343"><net_src comp="112" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="348"><net_src comp="118" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="353"><net_src comp="124" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="358"><net_src comp="305" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="366"><net_src comp="314" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {4 5 }
 - Input state : 
	Port: wide_vadd : gmem | {4 5 }
	Port: wide_vadd : gmem1 | {4 5 }
	Port: wide_vadd : in1 | {2 }
	Port: wide_vadd : in2 | {2 }
	Port: wide_vadd : out_r | {2 }
	Port: wide_vadd : size | {1 }
  - Chain level:
	State 1
		tmp : 1
		trunc_ln85_1 : 1
		zext_ln85 : 2
		sub_ln85_1 : 3
		trunc_ln85_2 : 1
	State 2
		select_ln85 : 1
		sext_ln85 : 2
		size_in16 : 3
		tmp_1 : 4
		add_ln88 : 3
		tmp_2 : 4
		sub_ln88 : 3
		p_lshr : 4
		sub_ln88_1 : 5
		tmp_3 : 4
		select_ln88 : 6
		select_ln88_1 : 7
		tmp_4 : 8
		sext_ln88 : 9
	State 3
		icmp_ln88 : 1
		br_ln88 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_88_1_fu_142 |  5.427  |   5223  |   1723  |
|----------|---------------------------------------------|---------|---------|---------|
|          |               add_ln85_fu_158               |    0    |    0    |    39   |
|    add   |               size_in16_fu_221              |    0    |    0    |    36   |
|          |               add_ln88_fu_235               |    0    |    0    |    36   |
|          |               add_ln97_fu_314               |    0    |    0    |    71   |
|----------|---------------------------------------------|---------|---------|---------|
|          |               sub_ln85_fu_172               |    0    |    0    |    39   |
|    sub   |              sub_ln85_1_fu_192              |    0    |    0    |    35   |
|          |               sub_ln88_fu_249               |    0    |    0    |    36   |
|          |              sub_ln88_1_fu_265              |    0    |    0    |    31   |
|----------|---------------------------------------------|---------|---------|---------|
|          |              select_ln85_fu_211             |    0    |    0    |    29   |
|  select  |              select_ln88_fu_281             |    0    |    0    |    24   |
|          |             select_ln88_1_fu_289            |    0    |    0    |    24   |
|----------|---------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln88_fu_309              |    0    |    0    |    29   |
|----------|---------------------------------------------|---------|---------|---------|
|          |            size_read_read_fu_106            |    0    |    0    |    0    |
|   read   |             out_read_read_fu_112            |    0    |    0    |    0    |
|          |             in2_read_read_fu_118            |    0    |    0    |    0    |
|          |             in1_read_read_fu_124            |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                  tmp_fu_164                 |    0    |    0    |    0    |
| bitselect|                 tmp_1_fu_227                |    0    |    0    |    0    |
|          |                 tmp_2_fu_241                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |             trunc_ln85_1_fu_178             |    0    |    0    |    0    |
|partselect|             trunc_ln85_2_fu_198             |    0    |    0    |    0    |
|          |                p_lshr_fu_255                |    0    |    0    |    0    |
|          |                 tmp_3_fu_271                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln85_fu_188              |    0    |    0    |    0    |
|          |              zext_ln85_1_fu_208             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   sext   |               sext_ln85_fu_217              |    0    |    0    |    0    |
|          |               sext_ln88_fu_305              |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_4_fu_297                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |  5.427  |   5223  |   2152  |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln97_reg_363  |   64   |
|      i_reg_130     |   64   |
|  in1_read_reg_350  |   64   |
|  in2_read_reg_345  |   64   |
|  out_read_reg_340  |   64   |
|  sext_ln88_reg_355 |   64   |
|  size_read_reg_320 |   32   |
| sub_ln85_1_reg_330 |   29   |
|     tmp_reg_325    |    1   |
|trunc_ln85_2_reg_335|   28   |
+--------------------+--------+
|        Total       |   474  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_130 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.603  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |  5223  |  2152  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   474  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  5697  |  2161  |
+-----------+--------+--------+--------+
