<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/vol/cc/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1
admxrc5t2.ncd -o admxrc5t2.twr admxrc5t2.pcf -ucf ucf/admxrc5t2.ucf

</twCmdLine><twDesign>admxrc5t2.ncd</twDesign><twDesignPath>admxrc5t2.ncd</twDesignPath><twPCF>admxrc5t2.pcf</twPCF><twPcfPath>admxrc5t2.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1738"><twDevName>xc5vlx330t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level ES</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM TIMEGRP &quot;MEMCLK0_RAMS&quot; TO TIMEGRP        &quot;LCLK_RAMS&quot; 4 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM TIMEGRP &quot;LCLK_RAMS&quot; TO TIMEGRP        &quot;MEMCLK0_RAMS&quot; 4 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;lreset_l&quot;  MAXDELAY   = 100.0ns;" ScopeName="">NET &quot;rst&quot; MAXDELAY = 100 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>6.571</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>93.429</twSlack><twNet>rst</twNet><twDel>6.571</twDel><twTimeConst>100.000</twTimeConst><twAbsSlack>93.429</twAbsSlack><twDetNet><twNetDel><twSrc>K9.I</twSrc><twDest>ILOGIC_X2Y323.SR</twDest><twNetDelInfo twAcc="twRouted">0.696</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>GTP_DUAL_X0Y7.GTPRESET</twDest><twNetDelInfo twAcc="twRouted">2.793</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>GTP_DUAL_X0Y6.GTPRESET</twDest><twNetDelInfo twAcc="twRouted">3.122</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y240.SR</twDest><twNetDelInfo twAcc="twRouted">2.336</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y241.SR</twDest><twNetDelInfo twAcc="twRouted">2.336</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y242.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y243.SR</twDest><twNetDelInfo twAcc="twRouted">2.333</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y244.SR</twDest><twNetDelInfo twAcc="twRouted">2.350</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y245.SR</twDest><twNetDelInfo twAcc="twRouted">2.350</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y246.SR</twDest><twNetDelInfo twAcc="twRouted">2.213</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y247.SR</twDest><twNetDelInfo twAcc="twRouted">2.213</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y351.SR</twDest><twNetDelInfo twAcc="twRouted">1.811</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y249.SR</twDest><twNetDelInfo twAcc="twRouted">2.356</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y250.SR</twDest><twNetDelInfo twAcc="twRouted">2.205</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y352.SR</twDest><twNetDelInfo twAcc="twRouted">1.950</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y262.SR</twDest><twNetDelInfo twAcc="twRouted">2.211</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y252.SR</twDest><twNetDelInfo twAcc="twRouted">2.364</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y350.SR</twDest><twNetDelInfo twAcc="twRouted">1.811</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y253.SR</twDest><twNetDelInfo twAcc="twRouted">2.364</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y272.SR</twDest><twNetDelInfo twAcc="twRouted">2.228</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y264.SR</twDest><twNetDelInfo twAcc="twRouted">2.362</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y256.SR</twDest><twNetDelInfo twAcc="twRouted">2.343</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y273.SR</twDest><twNetDelInfo twAcc="twRouted">2.228</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y358.SR</twDest><twNetDelInfo twAcc="twRouted">2.269</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y257.SR</twDest><twNetDelInfo twAcc="twRouted">2.343</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y367.SR</twDest><twNetDelInfo twAcc="twRouted">2.719</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y355.SR</twDest><twNetDelInfo twAcc="twRouted">1.963</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y266.SR</twDest><twNetDelInfo twAcc="twRouted">2.229</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y258.SR</twDest><twNetDelInfo twAcc="twRouted">2.500</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y368.SR</twDest><twNetDelInfo twAcc="twRouted">2.848</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y360.SR</twDest><twNetDelInfo twAcc="twRouted">2.566</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y267.SR</twDest><twNetDelInfo twAcc="twRouted">2.229</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y357.SR</twDest><twNetDelInfo twAcc="twRouted">2.100</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y379.SR</twDest><twNetDelInfo twAcc="twRouted">1.869</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y369.SR</twDest><twNetDelInfo twAcc="twRouted">2.048</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y361.SR</twDest><twNetDelInfo twAcc="twRouted">2.566</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y268.SR</twDest><twNetDelInfo twAcc="twRouted">2.379</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y260.SR</twDest><twNetDelInfo twAcc="twRouted">2.505</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y380.SR</twDest><twNetDelInfo twAcc="twRouted">2.029</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y370.SR</twDest><twNetDelInfo twAcc="twRouted">2.052</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y362.SR</twDest><twNetDelInfo twAcc="twRouted">2.576</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y269.SR</twDest><twNetDelInfo twAcc="twRouted">2.379</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y261.SR</twDest><twNetDelInfo twAcc="twRouted">2.505</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y389.SR</twDest><twNetDelInfo twAcc="twRouted">2.073</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y381.SR</twDest><twNetDelInfo twAcc="twRouted">2.029</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y371.SR</twDest><twNetDelInfo twAcc="twRouted">2.052</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y363.SR</twDest><twNetDelInfo twAcc="twRouted">2.576</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y270.SR</twDest><twNetDelInfo twAcc="twRouted">2.183</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y390.SR</twDest><twNetDelInfo twAcc="twRouted">2.210</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y382.SR</twDest><twNetDelInfo twAcc="twRouted">2.206</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y372.SR</twDest><twNetDelInfo twAcc="twRouted">1.715</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y364.SR</twDest><twNetDelInfo twAcc="twRouted">2.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y271.SR</twDest><twNetDelInfo twAcc="twRouted">2.183</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y391.SR</twDest><twNetDelInfo twAcc="twRouted">2.210</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y383.SR</twDest><twNetDelInfo twAcc="twRouted">2.206</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y373.SR</twDest><twNetDelInfo twAcc="twRouted">1.715</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y365.SR</twDest><twNetDelInfo twAcc="twRouted">2.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y392.SR</twDest><twNetDelInfo twAcc="twRouted">2.219</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y384.SR</twDest><twNetDelInfo twAcc="twRouted">1.924</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y376.SR</twDest><twNetDelInfo twAcc="twRouted">1.714</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y366.SR</twDest><twNetDelInfo twAcc="twRouted">2.011</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y385.SR</twDest><twNetDelInfo twAcc="twRouted">1.924</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y377.SR</twDest><twNetDelInfo twAcc="twRouted">1.714</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y386.SR</twDest><twNetDelInfo twAcc="twRouted">1.931</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y378.SR</twDest><twNetDelInfo twAcc="twRouted">1.869</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y387.SR</twDest><twNetDelInfo twAcc="twRouted">1.931</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y388.SR</twDest><twNetDelInfo twAcc="twRouted">2.073</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y320.SR</twDest><twNetDelInfo twAcc="twRouted">0.837</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>OLOGIC_X2Y321.SR</twDest><twNetDelInfo twAcc="twRouted">0.837</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X82Y177.SR</twDest><twNetDelInfo twAcc="twRouted">6.571</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X86Y144.SR</twDest><twNetDelInfo twAcc="twRouted">5.000</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X87Y130.SR</twDest><twNetDelInfo twAcc="twRouted">4.549</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X94Y100.SR</twDest><twNetDelInfo twAcc="twRouted">5.141</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X95Y124.SR</twDest><twNetDelInfo twAcc="twRouted">4.646</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X100Y159.SR</twDest><twNetDelInfo twAcc="twRouted">4.830</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X102Y138.SR</twDest><twNetDelInfo twAcc="twRouted">4.810</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X103Y138.SR</twDest><twNetDelInfo twAcc="twRouted">4.783</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X110Y136.SR</twDest><twNetDelInfo twAcc="twRouted">4.420</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X118Y134.SR</twDest><twNetDelInfo twAcc="twRouted">4.029</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X118Y135.SR</twDest><twNetDelInfo twAcc="twRouted">4.041</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X118Y137.SR</twDest><twNetDelInfo twAcc="twRouted">4.100</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X119Y135.SR</twDest><twNetDelInfo twAcc="twRouted">4.014</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X120Y135.SR</twDest><twNetDelInfo twAcc="twRouted">4.010</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X122Y137.SR</twDest><twNetDelInfo twAcc="twRouted">4.193</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X124Y138.SR</twDest><twNetDelInfo twAcc="twRouted">4.320</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X125Y139.SR</twDest><twNetDelInfo twAcc="twRouted">4.647</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X125Y140.SR</twDest><twNetDelInfo twAcc="twRouted">4.650</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X126Y155.SR</twDest><twNetDelInfo twAcc="twRouted">5.242</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X128Y140.SR</twDest><twNetDelInfo twAcc="twRouted">3.996</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X128Y142.SR</twDest><twNetDelInfo twAcc="twRouted">4.328</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X132Y143.SR</twDest><twNetDelInfo twAcc="twRouted">4.454</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X133Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.624</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X133Y142.SR</twDest><twNetDelInfo twAcc="twRouted">4.287</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X134Y125.SR</twDest><twNetDelInfo twAcc="twRouted">3.956</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X134Y137.SR</twDest><twNetDelInfo twAcc="twRouted">3.919</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X138Y136.A4</twDest><twNetDelInfo twAcc="twRouted">3.799</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X140Y137.SR</twDest><twNetDelInfo twAcc="twRouted">3.724</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X140Y138.SR</twDest><twNetDelInfo twAcc="twRouted">3.870</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X140Y140.SR</twDest><twNetDelInfo twAcc="twRouted">4.014</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X143Y129.SR</twDest><twNetDelInfo twAcc="twRouted">3.627</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X143Y141.SR</twDest><twNetDelInfo twAcc="twRouted">4.169</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X143Y142.SR</twDest><twNetDelInfo twAcc="twRouted">4.491</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X145Y128.SR</twDest><twNetDelInfo twAcc="twRouted">3.878</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X145Y138.SR</twDest><twNetDelInfo twAcc="twRouted">3.821</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X149Y128.SR</twDest><twNetDelInfo twAcc="twRouted">3.274</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X149Y137.SR</twDest><twNetDelInfo twAcc="twRouted">3.836</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X154Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.611</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X155Y137.SR</twDest><twNetDelInfo twAcc="twRouted">4.144</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X155Y139.SR</twDest><twNetDelInfo twAcc="twRouted">3.427</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X155Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.584</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X155Y156.SR</twDest><twNetDelInfo twAcc="twRouted">3.064</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X156Y130.SR</twDest><twNetDelInfo twAcc="twRouted">3.400</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X156Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.740</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X156Y143.SR</twDest><twNetDelInfo twAcc="twRouted">2.728</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X157Y129.SR</twDest><twNetDelInfo twAcc="twRouted">3.426</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X157Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.740</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X157Y156.SR</twDest><twNetDelInfo twAcc="twRouted">3.162</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X157Y159.SR</twDest><twNetDelInfo twAcc="twRouted">3.302</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X158Y150.SR</twDest><twNetDelInfo twAcc="twRouted">3.121</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y130.SR</twDest><twNetDelInfo twAcc="twRouted">3.221</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y131.SR</twDest><twNetDelInfo twAcc="twRouted">3.224</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y141.SR</twDest><twNetDelInfo twAcc="twRouted">2.702</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y143.SR</twDest><twNetDelInfo twAcc="twRouted">2.716</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y151.SR</twDest><twNetDelInfo twAcc="twRouted">2.877</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X159Y157.SR</twDest><twNetDelInfo twAcc="twRouted">3.142</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X160Y155.SR</twDest><twNetDelInfo twAcc="twRouted">3.485</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X160Y157.SR</twDest><twNetDelInfo twAcc="twRouted">3.297</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.385</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y144.SR</twDest><twNetDelInfo twAcc="twRouted">2.874</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y155.SR</twDest><twNetDelInfo twAcc="twRouted">3.485</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y156.SR</twDest><twNetDelInfo twAcc="twRouted">3.471</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y157.SR</twDest><twNetDelInfo twAcc="twRouted">3.297</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X161Y159.SR</twDest><twNetDelInfo twAcc="twRouted">3.295</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X162Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.572</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X162Y167.SR</twDest><twNetDelInfo twAcc="twRouted">2.212</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X163Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.545</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X163Y128.SR</twDest><twNetDelInfo twAcc="twRouted">3.384</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X163Y150.SR</twDest><twNetDelInfo twAcc="twRouted">3.186</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X163Y157.SR</twDest><twNetDelInfo twAcc="twRouted">3.304</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X164Y153.SR</twDest><twNetDelInfo twAcc="twRouted">3.323</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X164Y167.SR</twDest><twNetDelInfo twAcc="twRouted">2.031</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X165Y127.SR</twDest><twNetDelInfo twAcc="twRouted">3.549</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X165Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.491</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X165Y166.SR</twDest><twNetDelInfo twAcc="twRouted">2.040</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.255</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y140.SR</twDest><twNetDelInfo twAcc="twRouted">2.666</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.524</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y159.SR</twDest><twNetDelInfo twAcc="twRouted">2.230</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y166.SR</twDest><twNetDelInfo twAcc="twRouted">2.190</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X166Y169.SR</twDest><twNetDelInfo twAcc="twRouted">2.238</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.228</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y141.SR</twDest><twNetDelInfo twAcc="twRouted">2.632</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y147.SR</twDest><twNetDelInfo twAcc="twRouted">2.491</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y148.SR</twDest><twNetDelInfo twAcc="twRouted">2.791</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y149.SR</twDest><twNetDelInfo twAcc="twRouted">2.481</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y152.SR</twDest><twNetDelInfo twAcc="twRouted">2.761</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y159.SR</twDest><twNetDelInfo twAcc="twRouted">2.203</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y167.SR</twDest><twNetDelInfo twAcc="twRouted">2.305</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X167Y169.SR</twDest><twNetDelInfo twAcc="twRouted">2.211</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y141.SR</twDest><twNetDelInfo twAcc="twRouted">2.809</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.654</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y163.SR</twDest><twNetDelInfo twAcc="twRouted">2.000</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.470</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y171.SR</twDest><twNetDelInfo twAcc="twRouted">2.372</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X168Y173.SR</twDest><twNetDelInfo twAcc="twRouted">2.706</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.382</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y140.SR</twDest><twNetDelInfo twAcc="twRouted">2.974</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y141.SR</twDest><twNetDelInfo twAcc="twRouted">2.809</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y142.SR</twDest><twNetDelInfo twAcc="twRouted">2.654</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.675</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y146.SR</twDest><twNetDelInfo twAcc="twRouted">2.666</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y148.SR</twDest><twNetDelInfo twAcc="twRouted">2.640</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y158.SR</twDest><twNetDelInfo twAcc="twRouted">2.170</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y159.SR</twDest><twNetDelInfo twAcc="twRouted">2.165</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y167.SR</twDest><twNetDelInfo twAcc="twRouted">2.323</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.470</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y171.SR</twDest><twNetDelInfo twAcc="twRouted">2.372</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X169Y173.SR</twDest><twNetDelInfo twAcc="twRouted">2.706</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.704</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y146.SR</twDest><twNetDelInfo twAcc="twRouted">2.699</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y147.SR</twDest><twNetDelInfo twAcc="twRouted">2.846</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y160.SR</twDest><twNetDelInfo twAcc="twRouted">2.209</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.510</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X170Y172.SR</twDest><twNetDelInfo twAcc="twRouted">2.559</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y132.SR</twDest><twNetDelInfo twAcc="twRouted">2.613</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.677</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y146.SR</twDest><twNetDelInfo twAcc="twRouted">2.672</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y160.SR</twDest><twNetDelInfo twAcc="twRouted">2.182</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y164.SR</twDest><twNetDelInfo twAcc="twRouted">2.168</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.483</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X171Y172.SR</twDest><twNetDelInfo twAcc="twRouted">2.532</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X172Y132.SR</twDest><twNetDelInfo twAcc="twRouted">2.641</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X172Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X172Y164.SR</twDest><twNetDelInfo twAcc="twRouted">2.315</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X172Y165.SR</twDest><twNetDelInfo twAcc="twRouted">2.144</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y132.SR</twDest><twNetDelInfo twAcc="twRouted">2.641</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y145.SR</twDest><twNetDelInfo twAcc="twRouted">2.595</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y146.SR</twDest><twNetDelInfo twAcc="twRouted">2.927</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y148.SR</twDest><twNetDelInfo twAcc="twRouted">3.065</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y164.SR</twDest><twNetDelInfo twAcc="twRouted">2.315</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X173Y165.SR</twDest><twNetDelInfo twAcc="twRouted">2.144</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X174Y132.SR</twDest><twNetDelInfo twAcc="twRouted">3.008</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X174Y153.SR</twDest><twNetDelInfo twAcc="twRouted">2.883</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X175Y133.SR</twDest><twNetDelInfo twAcc="twRouted">2.817</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X175Y148.SR</twDest><twNetDelInfo twAcc="twRouted">3.076</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X175Y164.SR</twDest><twNetDelInfo twAcc="twRouted">2.015</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X175Y175.SR</twDest><twNetDelInfo twAcc="twRouted">2.842</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.156</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y149.SR</twDest><twNetDelInfo twAcc="twRouted">2.568</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y162.SR</twDest><twNetDelInfo twAcc="twRouted">2.164</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.013</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y169.SR</twDest><twNetDelInfo twAcc="twRouted">2.186</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X176Y175.SR</twDest><twNetDelInfo twAcc="twRouted">2.994</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y132.SR</twDest><twNetDelInfo twAcc="twRouted">2.955</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.156</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y149.SR</twDest><twNetDelInfo twAcc="twRouted">2.568</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y162.SR</twDest><twNetDelInfo twAcc="twRouted">2.164</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y165.SR</twDest><twNetDelInfo twAcc="twRouted">2.165</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y172.SR</twDest><twNetDelInfo twAcc="twRouted">2.481</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y173.SR</twDest><twNetDelInfo twAcc="twRouted">2.650</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y174.SR</twDest><twNetDelInfo twAcc="twRouted">2.798</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y175.SR</twDest><twNetDelInfo twAcc="twRouted">2.994</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X177Y176.SR</twDest><twNetDelInfo twAcc="twRouted">2.992</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X178Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.171</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X178Y166.SR</twDest><twNetDelInfo twAcc="twRouted">2.043</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X178Y167.SR</twDest><twNetDelInfo twAcc="twRouted">2.047</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X178Y172.SR</twDest><twNetDelInfo twAcc="twRouted">2.713</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X179Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.144</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X179Y162.SR</twDest><twNetDelInfo twAcc="twRouted">2.169</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X179Y168.SR</twDest><twNetDelInfo twAcc="twRouted">2.039</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X179Y169.SR</twDest><twNetDelInfo twAcc="twRouted">2.365</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X179Y173.SR</twDest><twNetDelInfo twAcc="twRouted">2.689</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X180Y173.SR</twDest><twNetDelInfo twAcc="twRouted">2.829</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X181Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.467</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X181Y146.SR</twDest><twNetDelInfo twAcc="twRouted">2.560</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X182Y160.SR</twDest><twNetDelInfo twAcc="twRouted">1.849</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X183Y159.SR</twDest><twNetDelInfo twAcc="twRouted">1.809</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X184Y134.SR</twDest><twNetDelInfo twAcc="twRouted">3.027</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X184Y166.SR</twDest><twNetDelInfo twAcc="twRouted">2.036</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X185Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.200</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X185Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.012</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X185Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.816</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X186Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.239</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X186Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.228</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X186Y169.SR</twDest><twNetDelInfo twAcc="twRouted">2.117</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X187Y132.SR</twDest><twNetDelInfo twAcc="twRouted">3.163</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X187Y133.SR</twDest><twNetDelInfo twAcc="twRouted">3.212</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X187Y134.SR</twDest><twNetDelInfo twAcc="twRouted">3.364</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X187Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.201</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X189Y135.SR</twDest><twNetDelInfo twAcc="twRouted">3.525</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X191Y161.C4</twDest><twNetDelInfo twAcc="twRouted">1.423</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X195Y156.SR</twDest><twNetDelInfo twAcc="twRouted">1.706</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X196Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.343</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X197Y162.SR</twDest><twNetDelInfo twAcc="twRouted">1.331</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X198Y159.SR</twDest><twNetDelInfo twAcc="twRouted">1.684</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X198Y160.SR</twDest><twNetDelInfo twAcc="twRouted">1.670</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X198Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.374</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X198Y162.SR</twDest><twNetDelInfo twAcc="twRouted">1.354</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X199Y159.SR</twDest><twNetDelInfo twAcc="twRouted">1.657</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X199Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.347</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y154.SR</twDest><twNetDelInfo twAcc="twRouted">1.837</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y155.SR</twDest><twNetDelInfo twAcc="twRouted">1.854</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y157.SR</twDest><twNetDelInfo twAcc="twRouted">2.180</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y158.SR</twDest><twNetDelInfo twAcc="twRouted">1.615</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y159.SR</twDest><twNetDelInfo twAcc="twRouted">1.606</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y160.SR</twDest><twNetDelInfo twAcc="twRouted">1.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X200Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.426</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X201Y159.SR</twDest><twNetDelInfo twAcc="twRouted">1.606</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X201Y160.SR</twDest><twNetDelInfo twAcc="twRouted">1.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K9.I</twSrc><twDest>SLICE_X201Y161.SR</twDest><twNetDelInfo twAcc="twRouted">1.426</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;mclka_ibufg&quot; PERIOD = 2.75ns HIGH 50%;" ScopeName="">NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.221</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Tbgper_I" slack="0.529" period="2.750" constraintValue="2.750" deviceLimit="2.221" freqLimit="450.248" physResource="bufg_mclka/I0" logResource="bufg_mclka/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="mclka_ibufg"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="1.000" period="2.750" constraintValue="1.375" deviceLimit="0.875" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="mclka"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="1.000" period="2.750" constraintValue="1.375" deviceLimit="0.875" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="mclka"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%; </twConstName><twItemCnt>3542</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>160</twErrCntPinLimit><twEndPtCnt>3392</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.050</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1</twDest><twTotPathDel>2.254</twTotPathDel><twClkSkew dest = "3.657" src = "4.011">0.354</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk45</twSrcClk><twPathDel><twSite>SLICE_X103Y190.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y180.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>1.257</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk2x90</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.048</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1</twDest><twTotPathDel>2.252</twTotPathDel><twClkSkew dest = "3.657" src = "4.011">0.354</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk45</twSrcClk><twPathDel><twSite>SLICE_X103Y190.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y180.SR</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y180.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.257</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk2x90</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.018</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first</twDest><twTotPathDel>2.251</twTotPathDel><twClkSkew dest = "3.686" src = "4.011">0.325</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk45</twSrcClk><twPathDel><twSite>SLICE_X103Y190.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y182.SR</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y182.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.256</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk2x90</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll&quot; derived from
 NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;
</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tiodper_C" slack="-1.249" period="2.750" constraintValue="2.750" deviceLimit="3.999" freqLimit="250.063" physResource="admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C" logResource="admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C" locationPin="IODELAY_X1Y399.C" clockNet="admxrc5t2_main_0/memory_banks_0/memclk2x90"/><twPinLimit anchorID="21" type="MINPERIOD" name="Tiodper_C" slack="-1.249" period="2.750" constraintValue="2.750" deviceLimit="3.999" freqLimit="250.063" physResource="admxrc5t2_main_0/memory_banks_0/sram_port_0/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C" logResource="admxrc5t2_main_0/memory_banks_0/sram_port_0/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C" locationPin="IODELAY_X1Y93.C" clockNet="admxrc5t2_main_0/memory_banks_0/memclk2x90"/><twPinLimit anchorID="22" type="MINPERIOD" name="Tiodper_C" slack="-1.249" period="2.750" constraintValue="2.750" deviceLimit="3.999" freqLimit="250.063" physResource="admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/gen_serdes[20].U0/U0_ML_IODELAY/C" logResource="admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/gen_serdes[20].U0/U0_ML_IODELAY/C" locationPin="IODELAY_X0Y26.C" clockNet="admxrc5t2_main_0/memory_banks_0/memclk2x90"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%; </twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.669</twMinPer></twConstHead><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1</twDest><twTotPathDel>2.093</twTotPathDel><twClkSkew dest = "4.428" src = "4.812">0.384</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y225.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y420.OCE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y420.CLK</twSite><twDelType>Toscck_OCE</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>2.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.437">admxrc5t2_main_0/user_clk2x</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0</twDest><twTotPathDel>2.093</twTotPathDel><twClkSkew dest = "4.428" src = "4.812">0.384</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y225.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y421.OCE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y421.CLK</twSite><twDelType>Toscck_OCE</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>2.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.437">admxrc5t2_main_0/user_clk2x</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew dest = "4.428" src = "4.812">0.384</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y225.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y225.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y418.OCE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y418.CLK</twSite><twDelType>Toscck_OCE</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.437">admxrc5t2_main_0/user_clk2x</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll&quot; derived from
 NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;
</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT" slack="0.529" period="2.750" constraintValue="2.750" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT2" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbgper_I" slack="0.529" period="2.750" constraintValue="2.750" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclk90/I0" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclk90/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tockpwl" slack="1.750" period="2.750" constraintValue="1.375" deviceLimit="0.500" physResource="admxrc5t2_main_0/memory_banks_0/sram_port_0/k_o/CLK" logResource="admxrc5t2_main_0/memory_banks_0/sram_port_0/gen_k_o/CK" locationPin="OLOGIC_X1Y87.CLK" clockNet="admxrc5t2_main_0/user_clk2x"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   </twConstName><twItemCnt>1506370</twItemCnt><twErrCntSetup>112</twErrCntSetup><twErrCntEndPt>112</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81760</twEndPtCnt><twPathErrCnt>734837</twPathErrCnt><twMinPer>7.996</twMinPer></twConstHead><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.496</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "1.569" src = "1.757">0.188</twClkSkew><twDelConst>5.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;_rt</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y120.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y120.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y120.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut&lt;7&gt;_INV_0</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y122.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut&lt;12&gt;</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd111</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/rd1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.187">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.496</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "1.569" src = "1.757">0.188</twClkSkew><twDelConst>5.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;_rt</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y120.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y120.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y120.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut&lt;7&gt;_INV_0</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y122.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut&lt;12&gt;</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd111</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/rd1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.187">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.496</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "1.569" src = "1.757">0.188</twClkSkew><twDelConst>5.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.072</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X55Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X55Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1&lt;1&gt;_rt</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y121.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y121.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y121.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut&lt;11&gt;_INV_0</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y125.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y122.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y122.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut&lt;12&gt;</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_PE/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y126.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd111</twBEL><twBEL>admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/rd1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y125.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y125.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/dout1&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3</twBEL></twPathDel><twLogDel>3.972</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.187">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll&quot; derived from
 NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;
 multiplied by 2.00 to 5.500 nS  
</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.279" period="5.500" constraintValue="5.500" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT3" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tbgper_I" slack="3.279" period="5.500" constraintValue="5.500" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv90/I0" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv90/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll"/><twPinLimit anchorID="44" type="MINLOWPULSE" name="Twpl" slack="3.500" period="5.500" constraintValue="2.750" deviceLimit="1.000" physResource="admxrc5t2_main_0/memory_banks_0/sram_port_1/cmd_fifo_0/q&lt;96&gt;/CLK" logResource="admxrc5t2_main_0/memory_banks_0/sram_port_1/cmd_fifo_0/gen_mem[96].U0/DP/CLK" locationPin="SLICE_X132Y167.CLK" clockNet="admxrc5t2_main_0/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   </twConstName><twItemCnt>3524</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3108</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>5.600</twMinPer></twConstHead><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.050</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61</twDest><twTotPathDel>2.064</twTotPathDel><twClkSkew dest = "4.234" src = "4.778">0.544</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y227.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk2x90</twSrcClk><twPathDel><twSite>SLICE_X18Y227.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q&lt;61&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y212.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y212.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.006</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq&lt;63&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.064</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk45</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.042</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20</twDest><twTotPathDel>2.031</twTotPathDel><twClkSkew dest = "4.214" src = "4.783">0.569</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y224.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk2x90</twSrcClk><twPathDel><twSite>SLICE_X22Y224.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q&lt;20&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y209.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y209.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq&lt;23&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.031</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk45</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102</twDest><twTotPathDel>2.178</twTotPathDel><twClkSkew dest = "4.213" src = "4.574">0.361</twClkSkew><twDelConst>2.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.124" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.192</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/memory_banks_0/memclk2x90</twSrcClk><twPathDel><twSite>SLICE_X20Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q&lt;102&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq&lt;103&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.750">admxrc5t2_main_0/memory_banks_0/memclk45</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll&quot; derived from
 NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;
 multiplied by 2.00 to 5.500 nS  
</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.279" period="5.500" constraintValue="5.500" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT1" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tbgper_I" slack="3.279" period="5.500" constraintValue="5.500" deviceLimit="2.221" freqLimit="450.248" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv0/I0" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv0/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll"/><twPinLimit anchorID="55" type="MINLOWPULSE" name="Tcl" slack="4.682" period="5.500" constraintValue="2.750" deviceLimit="0.409" physResource="admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dlysr_q&lt;31&gt;/CLK" logResource="admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dlysr_q_28/CK" locationPin="SLICE_X0Y4.CLK" clockNet="admxrc5t2_main_0/memory_banks_0/memclk45"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;refclk_ibufg&quot; PERIOD = 4.5ns HIGH 50%;" ScopeName="">NET &quot;refclk_ibufg&quot; PERIOD = 4.5 ns HIGH 50%;</twConstName><twItemCnt>42</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.221</twMinPer></twConstHead><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.500</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twTotPathDel>1.979</twTotPathDel><twClkSkew dest = "0.166" src = "0.152">-0.014</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk</twSrcClk><twPathDel><twSite>SLICE_X99Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001</twBEL><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.409</twRouteDel><twTotDel>1.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.500">refclk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.744</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twTotPathDel>1.733</twTotPathDel><twClkSkew dest = "0.166" src = "0.154">-0.012</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk</twSrcClk><twPathDel><twSite>SLICE_X99Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;7&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001</twBEL><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.163</twRouteDel><twTotDel>1.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.500">refclk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.754</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twTotPathDel>1.723</twTotPathDel><twClkSkew dest = "0.166" src = "0.154">-0.012</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X99Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclk</twSrcClk><twPathDel><twSite>SLICE_X99Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;7&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001</twBEL><twBEL>admxrc5t2_main_0/memory_banks_0/memclk_0/memrst</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>1.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.500">refclk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;refclk_ibufg&quot; PERIOD = 4.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tbgper_I" slack="2.279" period="4.500" constraintValue="4.500" deviceLimit="2.221" freqLimit="450.248" physResource="bufg_refclk/I0" logResource="bufg_refclk/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="refclk_ibufg"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tcl" slack="3.682" period="4.500" constraintValue="2.250" deviceLimit="0.409" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CLK" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CK" locationPin="SLICE_X98Y102.CLK" clockNet="refclk"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Tch" slack="3.682" period="4.500" constraintValue="2.250" deviceLimit="0.409" physResource="admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CLK" logResource="admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CK" locationPin="SLICE_X98Y102.CLK" clockNet="refclk"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;lclk&quot; PERIOD = 11.5ns HIGH 50%;" ScopeName="">NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.332</twMinPer></twConstHead><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tdcmpc" slack="3.168" period="11.500" constraintValue="11.500" deviceLimit="8.332" freqLimit="120.019" physResource="lclk_dcm_0/dll_lclk/CLKIN" logResource="lclk_dcm_0/dll_lclk/CLKIN" locationPin="DCM_ADV_X0Y6.CLKIN" clockNet="lclk_dcm_0/lclk_ibufg"/><twPinLimit anchorID="70" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="5.500" period="11.500" constraintValue="5.750" deviceLimit="3.000" physResource="lclk_dcm_0/dll_lclk/CLKIN" logResource="lclk_dcm_0/dll_lclk/CLKIN" locationPin="DCM_ADV_X0Y6.CLKIN" clockNet="lclk_dcm_0/lclk_ibufg"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="5.500" period="11.500" constraintValue="5.750" deviceLimit="3.000" physResource="lclk_dcm_0/dll_lclk/CLKIN" logResource="lclk_dcm_0/dll_lclk/CLKIN" locationPin="DCM_ADV_X0Y6.CLKIN" clockNet="lclk_dcm_0/lclk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;lclk_dcm_0/lclk_unbuf&quot; derived from  NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;  duty cycle corrected to 11.500 nS  HIGH 5.750 nS  </twConstName><twItemCnt>46574</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17566</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.167</twMinPer></twConstHead><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">admxrc5t2_main_0/ld_iq_47</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47</twDest><twTotPathDel>10.167</twTotPathDel><twClkSkew dest = "1.378" src = "2.283">0.905</twClkSkew><twDelConst>11.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/ld_iq_47</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y376.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>ILOGIC_X2Y376.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>admxrc5t2_main_0/ld_iq&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/ld_iq_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y138.DX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">9.648</twDelInfo><twComp>admxrc5t2_main_0/ld_iq&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y138.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47</twBEL></twPathDel><twLogDel>0.519</twLogDel><twRouteDel>9.648</twRouteDel><twTotDel>10.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.500">clk</twDestClk><twPctLog>5.1</twPctLog><twPctRoute>94.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">admxrc5t2_main_0/ld_iq_47</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_reg_in_47</twDest><twTotPathDel>9.999</twTotPathDel><twClkSkew dest = "1.245" src = "2.283">1.038</twClkSkew><twDelConst>11.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>admxrc5t2_main_0/ld_iq_47</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_reg_in_47</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y376.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>ILOGIC_X2Y376.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>admxrc5t2_main_0/ld_iq&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/ld_iq_47</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">9.480</twDelInfo><twComp>admxrc5t2_main_0/ld_iq&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/user_reg_in_47</twBEL></twPathDel><twLogDel>0.519</twLogDel><twRouteDel>9.480</twRouteDel><twTotDel>9.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.500">clk</twDestClk><twPctLog>5.2</twPctLog><twPctRoute>94.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">admxrc5t2_main_0/dssm/i_decode</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP</twDest><twTotPathDel>10.522</twTotPathDel><twClkSkew dest = "1.701" src = "2.106">0.405</twClkSkew><twDelConst>11.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/dssm/i_decode</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X198Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X198Y160.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/dssm/i_decode</twComp><twBEL>admxrc5t2_main_0/dssm/i_decode</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.378</twDelInfo><twComp>admxrc5t2_main_0/dssm/i_decode</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[1].async_port_0/ofifo/widx_wg&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/state1_mux0001&lt;1&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y99.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/writeq_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/write_state2&lt;0&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/if_write1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">3.023</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/if_write</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y95.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;120&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>9.383</twRouteDel><twTotDel>10.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.500">clk</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;lclk_dcm_0/lclk_unbuf&quot; derived from
 NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;
 duty cycle corrected to 11.500 nS  HIGH 5.750 nS 
</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Tdcmpco" slack="3.168" period="11.500" constraintValue="11.500" deviceLimit="8.332" freqLimit="120.019" physResource="lclk_dcm_0/dll_lclk/CLK0" logResource="lclk_dcm_0/dll_lclk/CLK0" locationPin="DCM_ADV_X0Y6.CLK0" clockNet="lclk_dcm_0/lclk_unbuf"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tbgper_I" slack="9.279" period="11.500" constraintValue="11.500" deviceLimit="2.221" freqLimit="450.248" physResource="lclk_dcm_0/bufg_lclk/I0" logResource="lclk_dcm_0/bufg_lclk/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="lclk_dcm_0/lclk_unbuf"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Twpl" slack="9.500" period="11.500" constraintValue="5.750" deviceLimit="1.000" physResource="admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;0&gt;/CLK" logResource="admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[0].U0/DP/CLK" locationPin="SLICE_X88Y91.CLK" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;admxrc5t2_main_0/U_MGT/tile0_refclk_i&quot; PERIOD = 3.2 ns;" ScopeName="">NET &quot;admxrc5t2_main_0/U_MGT/tile0_refclk_i&quot; PERIOD = 3.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;admxrc5t2_main_0/U_MGT/tile0_refclk_i&quot; PERIOD = 3.2 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_FFS_MEM_PADS&quot; = FROM &quot;MEMCLK_FFS&quot; TO &quot;MEM_PADS&quot; 3.5 ns;" ScopeName="">TS_FFS_MEM_PADS = MAXDELAY FROM TIMEGRP &quot;MEMCLK_FFS&quot; TO TIMEGRP &quot;MEM_PADS&quot; 3.5         ns;</twConstName><twItemCnt>698</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>376</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.596</twMaxDel></twConstHead><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.904</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4</twSrc><twDest BELType="PAD">ra2&lt;4&gt;</twDest><twTotPathDel>2.596</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4</twSrc><twDest BELType='PAD'>ra2&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y409.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y409.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4</twBEL></twPathDel><twPathDel><twSite>A39.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>A39.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>ra2&lt;4&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/iobuf_ra[4].U0</twBEL><twBEL>ra2&lt;4&gt;</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.596</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.907</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1</twSrc><twDest BELType="PAD">rc0&lt;11&gt;</twDest><twTotPathDel>2.593</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1</twSrc><twDest BELType='PAD'>rc0&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y378.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y378.TQ</twSite><twDelType>Toscko_TQ</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1</twBEL></twPathDel><twPathDel><twSite>F32.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_0/ddr_dqs_t&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>F32.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.973</twDelInfo><twComp>rc0&lt;11&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_0/iobuf_dqs[3].U1</twBEL><twBEL>rc0&lt;11&gt;</twBEL></twPathDel><twLogDel>2.593</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.593</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.908</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0</twSrc><twDest BELType="PAD">rc0&lt;7&gt;</twDest><twTotPathDel>2.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.500</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0</twSrc><twDest BELType='PAD'>rc0&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y379.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk2x</twSrcClk><twPathDel><twSite>OLOGIC_X0Y379.TQ</twSite><twDelType>Toscko_TQ</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0</twBEL></twPathDel><twPathDel><twSite>F31.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_0/ddr_dqs_t&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>F31.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>rc0&lt;7&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_0/iobuf_dqs[3].U0</twBEL><twBEL>rc0&lt;7&gt;</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.592</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="92" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_M_FFS_TO_L_FFS&quot;   = FROM &quot;MEMCLK0_FFS&quot; TO &quot;LCLK_FFS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_M_FFS_TO_L_FFS = MAXDELAY FROM TIMEGRP &quot;MEMCLK0_FFS&quot; TO TIMEGRP &quot;LCLK_FFS&quot;         4 ns DATAPATHONLY;</twConstName><twItemCnt>89</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>89</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.154</twMaxDel></twConstHead><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>0.846</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained</twSrc><twDest BELType="FF">admxrc5t2_main_0/memstat_reg_3</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memstat_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y130.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>admxrc5t2_main_0/memstat_reg&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memstat_reg_3</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>2.702</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>1.050</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained</twSrc><twDest BELType="FF">admxrc5t2_main_0/memstat_reg_2</twDest><twTotPathDel>2.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memstat_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X65Y189.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y130.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.496</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>admxrc5t2_main_0/memstat_reg&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memstat_reg_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>2.950</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>1.093</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained</twSrc><twDest BELType="FF">admxrc5t2_main_0/memstat_reg_1</twDest><twTotPathDel>2.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memstat_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y130.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.468</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>admxrc5t2_main_0/memstat_reg&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memstat_reg_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>2.907</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="99" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_M_FFS_TO_L_RAMS&quot;  = FROM &quot;MEMCLK0_FFS&quot; TO &quot;LCLK_RAMS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_M_FFS_TO_L_RAMS = MAXDELAY FROM TIMEGRP &quot;MEMCLK0_FFS&quot; TO TIMEGRP         &quot;LCLK_RAMS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>4356</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4356</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.988</twMaxDel></twConstHead><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>0.012</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[80].U0/DP</twDest><twTotPathDel>3.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[80].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.C3</twSite><twDelType>net</twDelType><twFanCnt>149</twFanCnt><twDelInfo twEdge="twRising">3.538</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;2&gt;</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>3.538</twRouteDel><twTotDel>3.988</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>0.097</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[86].U0/DP</twDest><twTotPathDel>3.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[86].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X68Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;5&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>147</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;4&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>3.432</twRouteDel><twTotDel>3.903</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>0.148</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[79].U0/DP</twDest><twTotPathDel>3.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[79].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.687">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.A3</twSite><twDelType>net</twDelType><twFanCnt>149</twFanCnt><twDelInfo twEdge="twRising">3.402</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx&lt;2&gt;</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>3.402</twRouteDel><twTotDel>3.852</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="106" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_M_RAMS_TO_L_FFS&quot;  = FROM &quot;MEMCLK0_RAMS&quot; TO &quot;LCLK_FFS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_M_RAMS_TO_L_FFS = MAXDELAY FROM TIMEGRP &quot;MEMCLK0_RAMS&quot; TO TIMEGRP         &quot;LCLK_FFS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>640</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>640</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.705</twMaxDel></twConstHead><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>0.295</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46</twDest><twTotPathDel>3.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y108.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.195</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y125.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1&lt;47&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>2.195</twRouteDel><twTotDel>3.705</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>0.316</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21</twDest><twTotPathDel>3.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X88Y103.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;21&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y115.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1&lt;23&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>3.684</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>0.347</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51</twDest><twTotPathDel>3.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twSrcClk><twPathDel><twSite>SLICE_X92Y171.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;51&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y149.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y149.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1&lt;51&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>3.653</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_M_RAMS_TO_L_RAMS&quot; = FROM &quot;MEMCLK0_RAMS&quot; TO &quot;LCLK_RAMS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM TIMEGRP &quot;MEMCLK0_RAMS&quot; TO TIMEGRP         &quot;LCLK_RAMS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="114" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_L_FFS_TO_M_FFS&quot;   = FROM &quot;LCLK_FFS&quot; TO &quot;MEMCLK0_FFS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_L_FFS_TO_M_FFS = MAXDELAY FROM TIMEGRP &quot;LCLK_FFS&quot; TO TIMEGRP &quot;MEMCLK0_FFS&quot;         4 ns DATAPATHONLY;</twConstName><twItemCnt>2715</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>922</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.650</twMaxDel></twConstHead><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>0.350</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26</twDest><twTotPathDel>3.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X94Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_reg_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.650</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>0.350</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27</twDest><twTotPathDel>3.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X94Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_reg_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.650</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>0.350</twSlack><twSrc BELType="FF">admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType="FF">admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24</twDest><twTotPathDel>3.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>admxrc5t2_main_0/user_reg_in_3</twSrc><twDest BELType='FF'>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X94Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/user_reg_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>admxrc5t2_main_0/user_reg_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.650</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="121" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_L_FFS_TO_M_RAMS&quot;  = FROM &quot;LCLK_FFS&quot; TO &quot;MEMCLK0_RAMS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_L_FFS_TO_M_RAMS = MAXDELAY FROM TIMEGRP &quot;LCLK_FFS&quot; TO TIMEGRP         &quot;MEMCLK0_RAMS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>3840</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3840</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.924</twMaxDel></twConstHead><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>0.076</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[116].U0/DP</twDest><twTotPathDel>3.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[116].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y162.A1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">3.453</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>3.453</twRouteDel><twTotDel>3.924</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>0.077</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[113].U0/DP</twDest><twTotPathDel>3.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[113].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y159.C1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">3.452</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>3.452</twRouteDel><twTotDel>3.923</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>0.088</twSlack><twSrc BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[122].U0/DP</twDest><twTotPathDel>3.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twDetPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twSrc><twDest BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[122].U0/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y143.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;3&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y161.A1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">3.441</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>3.912</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="128" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_L_RAMS_TO_M_FFS&quot;  = FROM &quot;LCLK_RAMS&quot; TO &quot;MEMCLK0_FFS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_L_RAMS_TO_M_FFS = MAXDELAY FROM TIMEGRP &quot;LCLK_RAMS&quot; TO TIMEGRP         &quot;MEMCLK0_FFS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>726</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.576</twMaxDel></twConstHead><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>0.424</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32</twDest><twTotPathDel>3.576</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X72Y90.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;32&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.051</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1&lt;35&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>2.051</twRouteDel><twTotDel>3.576</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>0.710</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61</twDest><twTotPathDel>3.290</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y93.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;62&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1&lt;63&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>3.290</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>0.810</twSlack><twSrc BELType="RAM">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP</twSrc><twDest BELType="FF">admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP</twSrc><twDest BELType='FF'>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X92Y96.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;26&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1&lt;27&gt;</twComp><twBEL>admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>1.649</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising">admxrc5t2_main_0/user_clk</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="135" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_L_RAMS_TO_M_RAMS&quot; = FROM &quot;LCLK_RAMS&quot; TO &quot;MEMCLK0_RAMS&quot; 4.0ns DATAPATHONLY;" ScopeName="">TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM TIMEGRP &quot;LCLK_RAMS&quot; TO TIMEGRP         &quot;MEMCLK0_RAMS&quot; 4 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_tile0_txusrclk0_i&quot; = PERIOD &quot;tile0_txusrclk0_i&quot; 3.2;" ScopeName="">TS_tile0_txusrclk0_i = PERIOD TIMEGRP &quot;tile0_txusrclk0_i&quot; 3.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="137"><twPinLimitBanner>Component Switching Limit Checks: TS_tile0_txusrclk0_i = PERIOD TIMEGRP &quot;tile0_txusrclk0_i&quot; 3.2 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_mgt_clk&quot; = PERIOD &quot;mgt_clk&quot; 6.4;" ScopeName="">TS_mgt_clk = PERIOD TIMEGRP &quot;mgt_clk&quot; 6.4 ns HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.975</twMinPer></twConstHead><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.425</twSlack><twSrc BELType="FF">admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType="HSIO">admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i</twDest><twTotPathDel>2.899</twTotPathDel><twClkSkew dest = "1.922" src = "1.873">-0.049</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="30"><twSrc BELType='FF'>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType='HSIO'>admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X215Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/mgt_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y138.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y7.RXENMCOMMAALIGN1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.778</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y7.RXUSRCLK21</twSite><twDelType>Tgtpcck_COMMAALIGN</twDelType><twDelInfo twEdge="twRising">-0.329</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>2.778</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">admxrc5t2_main_0/mgt_clk</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.463</twSlack><twSrc BELType="FF">admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType="HSIO">admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twDest><twTotPathDel>2.773</twTotPathDel><twClkSkew dest = "1.053" src = "1.092">0.039</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="30"><twSrc BELType='FF'>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType='HSIO'>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X215Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/mgt_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y138.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y6.RXENPCOMMAALIGN0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y6.RXUSRCLK20</twSite><twDelType>Tgtpcck_COMMAALIGN</twDelType><twDelInfo twEdge="twRising">-0.329</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>2.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">admxrc5t2_main_0/mgt_clk</twDestClk><twPctLog>4.4</twPctLog><twPctRoute>95.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.568</twSlack><twSrc BELType="FF">admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType="HSIO">admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twDest><twTotPathDel>2.668</twTotPathDel><twClkSkew dest = "1.053" src = "1.092">0.039</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="30"><twSrc BELType='FF'>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twSrc><twDest BELType='HSIO'>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X215Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">admxrc5t2_main_0/mgt_clk</twSrcClk><twPathDel><twSite>SLICE_X215Y138.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y6.RXENMCOMMAALIGN0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.547</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i</twComp></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y6.RXUSRCLK20</twSite><twDelType>Tgtpcck_COMMAALIGN</twDelType><twDelInfo twEdge="twRising">-0.329</twDelInfo><twComp>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twComp><twBEL>admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>2.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">admxrc5t2_main_0/mgt_clk</twDestClk><twPctLog>4.5</twPctLog><twPctRoute>95.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_mgt_clk = PERIOD TIMEGRP &quot;mgt_clk&quot; 6.4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINLOWPULSE" name="Tcl" slack="5.582" period="6.400" constraintValue="3.200" deviceLimit="0.409" physResource="admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CLK" logResource="admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CK" locationPin="SLICE_X215Y138.CLK" clockNet="admxrc5t2_main_0/mgt_clk"/><twPinLimit anchorID="147" type="MINHIGHPULSE" name="Tch" slack="5.582" period="6.400" constraintValue="3.200" deviceLimit="0.409" physResource="admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CLK" logResource="admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CK" locationPin="SLICE_X215Y138.CLK" clockNet="admxrc5t2_main_0/mgt_clk"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMEGRP &quot;LBUS_PADS&quot; OFFSET = OUT 5.5ns AFTER  &quot;lclk&quot;;" ScopeName="">TIMEGRP &quot;LBUS_PADS&quot; OFFSET = OUT 5.5 ns AFTER COMP &quot;lclk&quot;;</twConstName><twItemCnt>132</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.400</twMinOff></twConstHead><twPathRpt anchorID="149"><twConstOffOut anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>2.100</twSlack><twSrc BELType="FF">admxrc5t2_main_0/ld_oe_l_0_39</twSrc><twDest BELType="PAD">lad&lt;38&gt;</twDest><twClkDel>0.606</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;38&gt;</twClkDest><twDataDel>2.649</twDataDel><twDataSrc>admxrc5t2_main_0/ld_o&lt;38&gt;</twDataSrc><twDataDest>lad&lt;38&gt;</twDataDest><twOff>5.500</twOff><twOffSrc>lclk</twOffSrc><twOffDest>lad&lt;38&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_39</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.489</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y365.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-4.322</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>0.606</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_39</twSrc><twDest BELType='PAD'>lad&lt;38&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y365.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>OLOGIC_X2Y365.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;38&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_39</twBEL></twPathDel><twPathDel><twSite>D13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_0_39</twComp></twPathDel><twPathDel><twSite>D13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>lad&lt;38&gt;</twComp><twBEL>lad_38_IOBUF/OBUFT</twBEL><twBEL>lad&lt;38&gt;</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.649</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="151"><twConstOffOut anchorID="152" twDataPathType="twDataPathMaxDelay"><twSlack>2.100</twSlack><twSrc BELType="FF">admxrc5t2_main_0/ld_oe_l_0_43</twSrc><twDest BELType="PAD">lad&lt;42&gt;</twDest><twClkDel>0.602</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;42&gt;</twClkDest><twDataDel>2.653</twDataDel><twDataSrc>admxrc5t2_main_0/ld_o&lt;42&gt;</twDataSrc><twDataDest>lad&lt;42&gt;</twDataDest><twOff>5.500</twOff><twOffSrc>lclk</twOffSrc><twOffDest>lad&lt;42&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_43</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.489</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y369.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-4.322</twLogDel><twRouteDel>4.924</twRouteDel><twTotDel>0.602</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_43</twSrc><twDest BELType='PAD'>lad&lt;42&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y369.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>OLOGIC_X2Y369.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;42&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_43</twBEL></twPathDel><twPathDel><twSite>E12.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_0_43</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.033</twDelInfo><twComp>lad&lt;42&gt;</twComp><twBEL>lad_42_IOBUF/OBUFT</twBEL><twBEL>lad&lt;42&gt;</twBEL></twPathDel><twLogDel>2.653</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.653</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="153"><twConstOffOut anchorID="154" twDataPathType="twDataPathMaxDelay"><twSlack>2.101</twSlack><twSrc BELType="FF">admxrc5t2_main_0/ld_oe_l_0_42</twSrc><twDest BELType="PAD">lad&lt;41&gt;</twDest><twClkDel>0.602</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;41&gt;</twClkDest><twDataDel>2.652</twDataDel><twDataSrc>admxrc5t2_main_0/ld_o&lt;41&gt;</twDataSrc><twDataDest>lad&lt;41&gt;</twDataDest><twOff>5.500</twOff><twOffSrc>lclk</twOffSrc><twOffDest>lad&lt;41&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_42</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.489</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y368.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-4.322</twLogDel><twRouteDel>4.924</twRouteDel><twTotDel>0.602</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_42</twSrc><twDest BELType='PAD'>lad&lt;41&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y368.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>OLOGIC_X2Y368.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;41&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_42</twBEL></twPathDel><twPathDel><twSite>D12.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_0_42</twComp></twPathDel><twPathDel><twSite>D12.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>lad&lt;41&gt;</twComp><twBEL>lad_41_IOBUF/OBUFT</twBEL><twBEL>lad&lt;41&gt;</twBEL></twPathDel><twLogDel>2.652</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.652</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="155" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;LBUS_PADS&quot; OFFSET = IN 8.0ns BEFORE &quot;lclk&quot;;" ScopeName="">TIMEGRP &quot;LBUS_PADS&quot; OFFSET = IN 8 ns BEFORE COMP &quot;lclk&quot;;</twConstName><twItemCnt>443</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>317</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.942</twMinOff></twConstHead><twPathRpt anchorID="156"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.058</twSlack><twSrc BELType="PAD">lblast_l</twSrc><twDest BELType="FF">admxrc5t2_main_0/ld_oe_l_0_32</twDest><twClkDel>-1.012</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;31&gt;</twClkDest><twOff>8.000</twOff><twOffSrc>lblast_l</twOffSrc><twOffDest>lclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>lblast_l</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_32</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA7.PAD</twSrcSite><twPathDel><twSite>AA7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>lblast_l</twComp><twBEL>lblast_l</twBEL><twBEL>lblast_l_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X205Y157.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.102</twDelInfo><twComp>lblast_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X205Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y273.T1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">2.176</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y273.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;31&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_32</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>5.278</twRouteDel><twTotDel>6.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_32</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.337</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y273.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.229</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>-1.012</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="158"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.058</twSlack><twSrc BELType="PAD">lblast_l</twSrc><twDest BELType="FF">admxrc5t2_main_0/ld_oe_l_0_31</twDest><twClkDel>-1.012</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;30&gt;</twClkDest><twOff>8.000</twOff><twOffSrc>lblast_l</twOffSrc><twOffDest>lclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>lblast_l</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA7.PAD</twSrcSite><twPathDel><twSite>AA7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>lblast_l</twComp><twBEL>lblast_l</twBEL><twBEL>lblast_l_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X205Y157.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.102</twDelInfo><twComp>lblast_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X205Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y272.T1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">2.176</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y272.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;30&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_31</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>5.278</twRouteDel><twTotDel>6.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.337</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y272.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.229</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>-1.012</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="160"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.120</twSlack><twSrc BELType="PAD">lblast_l</twSrc><twDest BELType="FF">admxrc5t2_main_0/ld_oe_l_0_55</twDest><twClkDel>-0.988</twClkDel><twClkSrc>lclk</twClkSrc><twClkDest>admxrc5t2_main_0/ld_o&lt;54&gt;</twClkDest><twOff>8.000</twOff><twOffSrc>lblast_l</twOffSrc><twOffDest>lclk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.145</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>lblast_l</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_55</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA7.PAD</twSrcSite><twPathDel><twSite>AA7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>lblast_l</twComp><twBEL>lblast_l</twBEL><twBEL>lblast_l_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X205Y157.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.102</twDelInfo><twComp>lblast_l_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X205Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_not00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y383.T1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">2.138</twDelInfo><twComp>admxrc5t2_main_0/ld_oe_l_not0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y383.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>admxrc5t2_main_0/ld_o&lt;54&gt;</twComp><twBEL>admxrc5t2_main_0/ld_oe_l_0_55</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>5.240</twRouteDel><twTotDel>6.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>lclk</twSrc><twDest BELType='FF'>admxrc5t2_main_0/ld_oe_l_0_55</twDest><twLogLvls>3</twLogLvls><twSrcSite>J16.PAD</twSrcSite><twPathDel><twSite>J16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>lclk</twComp><twBEL>lclk</twBEL><twBEL>lclk_dcm_0/ibufg_lclk</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>lclk_dcm_0/lclk_ibufg</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y6.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.337</twDelInfo><twComp>lclk_dcm_0/dll_lclk</twComp><twBEL>lclk_dcm_0/dll_lclk</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>lclk_dcm_0/lclk_unbuf</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y30.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>lclk_dcm_0/bufg_lclk</twComp><twBEL>lclk_dcm_0/bufg_lclk</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y383.CLK</twSite><twDelType>net</twDelType><twFanCnt>1185</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.229</twLogDel><twRouteDel>2.241</twRouteDel><twTotDel>-0.988</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="162"><twConstRollup name="mclka_ibufg" fullName="NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;" type="origin" depth="0" requirement="2.750" prefType="period" actual="2.221" actualRollup="3.999" errors="0" errorRollup="277" items="0" itemsRollup="1513500"/><twConstRollup name="admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll" fullName="PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%; " type="child" depth="1" requirement="2.750" prefType="period" actual="3.999" actualRollup="N/A" errors="163" errorRollup="0" items="3542" itemsRollup="0"/><twConstRollup name="admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll" fullName="PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%; " type="child" depth="1" requirement="2.750" prefType="period" actual="2.669" actualRollup="N/A" errors="0" errorRollup="0" items="64" itemsRollup="0"/><twConstRollup name="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll" fullName="PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   " type="child" depth="1" requirement="5.500" prefType="period" actual="7.996" actualRollup="N/A" errors="112" errorRollup="0" items="1506370" itemsRollup="0"/><twConstRollup name="admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll" fullName="PERIOD analysis for net &quot;admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll&quot; derived from  NET &quot;mclka_ibufg&quot; PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   " type="child" depth="1" requirement="5.500" prefType="period" actual="5.600" actualRollup="N/A" errors="2" errorRollup="0" items="3524" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="163"><twConstRollup name="lclk_dcm_0/lclk_ibufg" fullName="NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;" type="origin" depth="0" requirement="11.500" prefType="period" actual="8.332" actualRollup="11.167" errors="0" errorRollup="0" items="0" itemsRollup="46574"/><twConstRollup name="lclk_dcm_0/lclk_unbuf" fullName="PERIOD analysis for net &quot;lclk_dcm_0/lclk_unbuf&quot; derived from  NET &quot;lclk_dcm_0/lclk_ibufg&quot; PERIOD = 11.5 ns HIGH 50%;  duty cycle corrected to 11.500 nS  HIGH 5.750 nS  " type="child" depth="1" requirement="11.500" prefType="period" actual="11.167" actualRollup="N/A" errors="0" errorRollup="0" items="46574" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="164">3</twUnmetConstCnt><twDataSheet anchorID="165" twNameLen="15"><twSUH2ClkList anchorID="166" twDestWidth="8" twPhaseWidth="3"><twDest>lclk</twDest><twSUH2Clk ><twSrc>fholda</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.930</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.812</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.505</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.725</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.075</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.287</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.954</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.706</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.158</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;8&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.401</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;9&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;10&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.880</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.750</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;11&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.475</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;12&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.751</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.768</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;13&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.765</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;14&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.789</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;15&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.806</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.771</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;16&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.754</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;17&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.462</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;18&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.617</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.768</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;19&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.748</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;20&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.769</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;21&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.474</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;22&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.549</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.774</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;23&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.957</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.494</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;24&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.556</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;25&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.772</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;26&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.550</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.770</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;27&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.557</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;28&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.548</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.766</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;29&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.536</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.756</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;30&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.775</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;31&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.565</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;32&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.540</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.481</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;33&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.492</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.329</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;34&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.503</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;35&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.441</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.286</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;36&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.439</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;37&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.501</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;38&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;39&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.292</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;40&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.281</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;41&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.512</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.351</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;42&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.513</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.353</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;43&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.435</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;44&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.435</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.287</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;45&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.498</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.343</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;46&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.489</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.335</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;47&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.477</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.330</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;48&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.485</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.337</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;49&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;50&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;51&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.456</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;52&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.468</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.325</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;53&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.469</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;54&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.326</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;55&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.467</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;56&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;57&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;58&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.462</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;59&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.460</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;60&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.301</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;61&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.453</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.301</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;62&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.446</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.295</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lad&lt;63&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lads_l</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.218</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.768</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.533</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.482</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.570</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.504</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.567</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.778</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.489</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.330</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.475</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbe_l&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lblast_l</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.942</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lbterm_l</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.413</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.181</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>lwrite</twSrc><twSUHTime twInternalClk ="clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.490</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.437</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="167" twDestWidth="8" twPhaseWidth="3"><twSrc>lclk</twSrc><twClk2Out  twOutPad = "lad&lt;0&gt;" twMinTime = "1.225" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;1&gt;" twMinTime = "1.226" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.954" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;2&gt;" twMinTime = "1.239" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.968" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;3&gt;" twMinTime = "1.239" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;4&gt;" twMinTime = "1.215" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;5&gt;" twMinTime = "1.220" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.946" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;6&gt;" twMinTime = "1.216" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;7&gt;" twMinTime = "1.203" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;8&gt;" twMinTime = "1.287" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.289" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;9&gt;" twMinTime = "1.265" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;10&gt;" twMinTime = "1.256" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.982" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;11&gt;" twMinTime = "1.291" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;12&gt;" twMinTime = "1.271" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;13&gt;" twMinTime = "1.269" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.995" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;14&gt;" twMinTime = "1.270" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;15&gt;" twMinTime = "1.270" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.992" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;16&gt;" twMinTime = "1.262" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.979" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;17&gt;" twMinTime = "1.283" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.290" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;18&gt;" twMinTime = "1.263" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.981" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;19&gt;" twMinTime = "1.270" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.989" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;20&gt;" twMinTime = "1.267" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;21&gt;" twMinTime = "1.288" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.290" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;22&gt;" twMinTime = "1.274" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;23&gt;" twMinTime = "1.315" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.329" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;24&gt;" twMinTime = "1.280" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.009" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;25&gt;" twMinTime = "1.276" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;26&gt;" twMinTime = "1.275" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;27&gt;" twMinTime = "1.281" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.012" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;28&gt;" twMinTime = "1.273" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;29&gt;" twMinTime = "1.263" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.993" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;30&gt;" twMinTime = "1.284" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.020" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;31&gt;" twMinTime = "1.288" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.024" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;32&gt;" twMinTime = "1.300" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;33&gt;" twMinTime = "1.272" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;34&gt;" twMinTime = "1.281" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;35&gt;" twMinTime = "1.228" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;36&gt;" twMinTime = "1.226" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.331" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;37&gt;" twMinTime = "1.280" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.392" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;38&gt;" twMinTime = "1.286" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;39&gt;" twMinTime = "1.231" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.334" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;40&gt;" twMinTime = "1.220" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.321" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;41&gt;" twMinTime = "1.289" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;42&gt;" twMinTime = "1.290" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;43&gt;" twMinTime = "1.223" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;44&gt;" twMinTime = "1.223" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.320" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;45&gt;" twMinTime = "1.275" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.380" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;46&gt;" twMinTime = "1.268" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;47&gt;" twMinTime = "1.257" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;48&gt;" twMinTime = "1.264" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;49&gt;" twMinTime = "1.244" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.336" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;50&gt;" twMinTime = "1.235" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;51&gt;" twMinTime = "1.239" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;52&gt;" twMinTime = "1.249" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.342" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;53&gt;" twMinTime = "1.250" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.346" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;54&gt;" twMinTime = "1.253" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.349" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;55&gt;" twMinTime = "1.248" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.346" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;56&gt;" twMinTime = "1.254" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;57&gt;" twMinTime = "1.253" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;58&gt;" twMinTime = "1.245" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.344" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;59&gt;" twMinTime = "1.244" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;60&gt;" twMinTime = "1.236" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.336" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;61&gt;" twMinTime = "1.238" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.340" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;62&gt;" twMinTime = "1.233" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lad&lt;63&gt;" twMinTime = "1.259" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbterm_l" twMinTime = "1.277" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.284" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lready_l" twMinTime = "1.271" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="168" twDestWidth="7" twPhaseWidth="42"><twSrc>mclka_n</twSrc><twClk2Out  twOutPad = "ra0&lt;0&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;1&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;2&gt;" twMinTime = "8.479" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;3&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;4&gt;" twMinTime = "8.498" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;5&gt;" twMinTime = "8.491" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;6&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;7&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;8&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;9&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;10&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;11&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;12&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;13&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;14&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;15&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;16&gt;" twMinTime = "8.477" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;17&gt;" twMinTime = "8.478" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;0&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;1&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;2&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;3&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;4&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;5&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;6&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;7&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;8&gt;" twMinTime = "8.486" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;9&gt;" twMinTime = "8.494" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;10&gt;" twMinTime = "8.481" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;11&gt;" twMinTime = "8.492" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;12&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;13&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;14&gt;" twMinTime = "8.484" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;15&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;16&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;17&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;0&gt;" twMinTime = "8.548" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;1&gt;" twMinTime = "8.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;2&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;3&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;4&gt;" twMinTime = "8.579" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;5&gt;" twMinTime = "8.572" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;6&gt;" twMinTime = "8.561" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;7&gt;" twMinTime = "8.560" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;8&gt;" twMinTime = "8.570" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;9&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.703" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;11&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.680" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;12&gt;" twMinTime = "8.552" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;13&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;14&gt;" twMinTime = "8.563" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;15&gt;" twMinTime = "8.518" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;16&gt;" twMinTime = "8.524" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;17&gt;" twMinTime = "8.523" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;0&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;1&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;2&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;3&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;4&gt;" twMinTime = "8.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;5&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;6&gt;" twMinTime = "8.563" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;7&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;8&gt;" twMinTime = "8.534" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;9&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;10&gt;" twMinTime = "8.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;11&gt;" twMinTime = "8.539" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;12&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;13&gt;" twMinTime = "8.571" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;14&gt;" twMinTime = "8.571" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;15&gt;" twMinTime = "8.544" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;16&gt;" twMinTime = "8.561" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;17&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;1&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;1&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;2&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;3&gt;" twMinTime = "8.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;4&gt;" twMinTime = "8.404" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;5&gt;" twMinTime = "8.405" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;6&gt;" twMinTime = "8.368" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;7&gt;" twMinTime = "8.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;8&gt;" twMinTime = "8.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.822" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;9&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;10&gt;" twMinTime = "8.399" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;11&gt;" twMinTime = "8.403" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;12&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;13&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;14&gt;" twMinTime = "8.391" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;15&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;16&gt;" twMinTime = "8.417" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;17&gt;" twMinTime = "8.398" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;18&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;19&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;20&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;21&gt;" twMinTime = "8.421" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;22&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;23&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;1&gt;" twMinTime = "8.377" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;1&gt;" twMinTime = "8.377" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.394" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;2&gt;" twMinTime = "8.414" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.819" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;3&gt;" twMinTime = "8.415" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;4&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;5&gt;" twMinTime = "8.418" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;6&gt;" twMinTime = "8.425" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;7&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;8&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;9&gt;" twMinTime = "8.406" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;10&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;11&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;12&gt;" twMinTime = "8.378" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;13&gt;" twMinTime = "8.384" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;14&gt;" twMinTime = "8.400" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;15&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;16&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;17&gt;" twMinTime = "8.397" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;18&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;19&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;20&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;21&gt;" twMinTime = "8.399" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;22&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;23&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;0&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;1&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;2&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.575" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;3&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;4&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.387" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;5&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;6&gt;" twMinTime = "8.528" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;7&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.606" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;8&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;9&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;10&gt;" twMinTime = "8.523" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;11&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;12&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;12&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;13&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;13&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;14&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;14&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;15&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;15&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;16&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;18&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;18&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;20&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;20&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;21&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;21&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.491" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;0&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;1&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;2&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;3&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;4&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;5&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.377" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;6&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;7&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;8&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;9&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;11&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;12&gt;" twMinTime = "8.487" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;12&gt;" twMinTime = "8.487" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.420" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;13&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;13&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.505" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;14&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;14&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;15&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;15&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;16&gt;" twMinTime = "8.474" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;18&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;18&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.522" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;20&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;20&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;21&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;21&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;0&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;1&gt;" twMinTime = "8.531" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;2&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;3&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;4&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;5&gt;" twMinTime = "8.534" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;6&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;7&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;8&gt;" twMinTime = "8.549" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;9&gt;" twMinTime = "8.531" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;10&gt;" twMinTime = "8.527" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;11&gt;" twMinTime = "8.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;12&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;12&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.697" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;13&gt;" twMinTime = "8.550" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;13&gt;" twMinTime = "8.550" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;14&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;14&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;15&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;15&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;16&gt;" twMinTime = "8.532" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;18&gt;" twMinTime = "8.555" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;18&gt;" twMinTime = "8.555" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;19&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;19&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;20&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;20&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.755" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;21&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;21&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.754" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;0&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;1&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;2&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;3&gt;" twMinTime = "8.567" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;4&gt;" twMinTime = "8.528" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;5&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;6&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;7&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;8&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;9&gt;" twMinTime = "8.539" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;11&gt;" twMinTime = "8.532" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;12&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;12&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;13&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;13&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;14&gt;" twMinTime = "8.521" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;14&gt;" twMinTime = "8.521" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.657" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;15&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;15&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.768" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;16&gt;" twMinTime = "8.554" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;18&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;18&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.786" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;19&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;19&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.779" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;20&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;20&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;21&gt;" twMinTime = "8.576" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;21&gt;" twMinTime = "8.576" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.799" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;0&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.785" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;0&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.785" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;1&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;1&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.803" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;2&gt;" twMinTime = "8.414" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;3&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;4&gt;" twMinTime = "8.372" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;4&gt;" twMinTime = "8.372" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;5&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;5&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;8&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;0&gt;" twMinTime = "8.393" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;0&gt;" twMinTime = "8.393" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.793" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;1&gt;" twMinTime = "8.396" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;1&gt;" twMinTime = "8.396" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.798" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;2&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;3&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;4&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;4&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.812" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;5&gt;" twMinTime = "8.408" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;5&gt;" twMinTime = "8.408" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;8&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;0&gt;" twMinTime = "8.415" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;1&gt;" twMinTime = "8.432" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;2&gt;" twMinTime = "8.423" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;3&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;4&gt;" twMinTime = "8.435" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.369" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;5&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.358" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;6&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;7&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;8&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;9&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.317" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;10&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;11&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;12&gt;" twMinTime = "8.488" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;13&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;14&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;15&gt;" twMinTime = "8.378" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;16&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;17&gt;" twMinTime = "8.435" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;18&gt;" twMinTime = "8.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.474" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;19&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;20&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;21&gt;" twMinTime = "8.439" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;22&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;23&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;24&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;25&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.511" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;26&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;27&gt;" twMinTime = "8.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;28&gt;" twMinTime = "8.403" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;29&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;30&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;31&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;0&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;1&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;2&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;3&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;4&gt;" twMinTime = "8.437" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;5&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;6&gt;" twMinTime = "8.448" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;7&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;8&gt;" twMinTime = "8.384" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;9&gt;" twMinTime = "8.387" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;10&gt;" twMinTime = "8.428" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;11&gt;" twMinTime = "8.421" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;12&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;13&gt;" twMinTime = "8.428" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;14&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;15&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;16&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;17&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;18&gt;" twMinTime = "8.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;19&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;20&gt;" twMinTime = "8.445" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;21&gt;" twMinTime = "8.429" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;22&gt;" twMinTime = "8.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;23&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;24&gt;" twMinTime = "8.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;25&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;26&gt;" twMinTime = "8.439" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;27&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;28&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.465" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;29&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;30&gt;" twMinTime = "8.398" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;31&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;0&gt;" twMinTime = "8.444" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;1&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;2&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;3&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;4&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;5&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.575" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;6&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;7&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;8&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;9&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;10&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.597" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;11&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;12&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;13&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;14&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;15&gt;" twMinTime = "8.437" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;16&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;17&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;18&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;19&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.695" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;20&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;21&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;22&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;23&gt;" twMinTime = "8.461" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;24&gt;" twMinTime = "8.481" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;25&gt;" twMinTime = "8.491" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;26&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.710" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;27&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;28&gt;" twMinTime = "8.479" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;29&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;30&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;31&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;0&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;1&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.609" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;2&gt;" twMinTime = "8.457" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;3&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;4&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;5&gt;" twMinTime = "8.453" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;6&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;7&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;8&gt;" twMinTime = "8.445" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;9&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;10&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;11&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;12&gt;" twMinTime = "8.433" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;13&gt;" twMinTime = "8.431" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;14&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;15&gt;" twMinTime = "8.438" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;16&gt;" twMinTime = "8.431" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;17&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;18&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;19&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;20&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.656" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;21&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;22&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;23&gt;" twMinTime = "8.477" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;24&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;25&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;26&gt;" twMinTime = "8.484" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;27&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;28&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;29&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;30&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;31&gt;" twMinTime = "8.488" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;0&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;0&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.792" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;1&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.790" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;1&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.790" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;2&gt;" twMinTime = "8.337" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;2&gt;" twMinTime = "8.337" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.744" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;3&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;3&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.786" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;4&gt;" twMinTime = "8.332" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;4&gt;" twMinTime = "8.332" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.740" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;5&gt;" twMinTime = "8.371" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;5&gt;" twMinTime = "8.371" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.773" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;6&gt;" twMinTime = "8.327" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;6&gt;" twMinTime = "8.327" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.731" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;7&gt;" twMinTime = "8.325" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;7&gt;" twMinTime = "8.325" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.729" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;8&gt;" twMinTime = "8.358" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;8&gt;" twMinTime = "8.358" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.753" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;9&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;9&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;10&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;10&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;11&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;11&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.800" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;12&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;12&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.750" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;13&gt;" twMinTime = "8.353" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;13&gt;" twMinTime = "8.353" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.754" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;14&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;14&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;15&gt;" twMinTime = "8.351" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;15&gt;" twMinTime = "8.351" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.755" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;0&gt;" twMinTime = "8.349" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;0&gt;" twMinTime = "8.349" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.752" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;1&gt;" twMinTime = "8.361" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;1&gt;" twMinTime = "8.361" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.759" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;2&gt;" twMinTime = "8.362" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.774" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;2&gt;" twMinTime = "8.362" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.774" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;3&gt;" twMinTime = "8.364" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;3&gt;" twMinTime = "8.364" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;4&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;4&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;5&gt;" twMinTime = "8.375" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;5&gt;" twMinTime = "8.375" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.779" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;6&gt;" twMinTime = "8.380" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;6&gt;" twMinTime = "8.380" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;7&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;7&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;8&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;8&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;9&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;9&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.746" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;10&gt;" twMinTime = "8.340" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;10&gt;" twMinTime = "8.340" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;11&gt;" twMinTime = "8.333" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;11&gt;" twMinTime = "8.333" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.741" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;12&gt;" twMinTime = "8.338" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;12&gt;" twMinTime = "8.338" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;13&gt;" twMinTime = "8.367" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;13&gt;" twMinTime = "8.367" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;14&gt;" twMinTime = "8.347" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;14&gt;" twMinTime = "8.347" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.748" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;15&gt;" twMinTime = "8.352" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;15&gt;" twMinTime = "8.352" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.758" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="169" twDestWidth="7" twPhaseWidth="42"><twSrc>mclka_p</twSrc><twClk2Out  twOutPad = "ra0&lt;0&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;1&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;2&gt;" twMinTime = "8.479" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;3&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;4&gt;" twMinTime = "8.498" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;5&gt;" twMinTime = "8.491" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;6&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;7&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;8&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;9&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;10&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;11&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;12&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.506" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;13&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;14&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;15&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;16&gt;" twMinTime = "8.477" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.514" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra0&lt;17&gt;" twMinTime = "8.478" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.515" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;0&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;1&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;2&gt;" twMinTime = "8.469" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;3&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;4&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;5&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;6&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.397" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;7&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;8&gt;" twMinTime = "8.486" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;9&gt;" twMinTime = "8.494" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;10&gt;" twMinTime = "8.481" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;11&gt;" twMinTime = "8.492" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.424" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;12&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;13&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.507" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;14&gt;" twMinTime = "8.484" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;15&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;16&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra1&lt;17&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;0&gt;" twMinTime = "8.548" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;1&gt;" twMinTime = "8.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;2&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;3&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;4&gt;" twMinTime = "8.579" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;5&gt;" twMinTime = "8.572" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.711" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;6&gt;" twMinTime = "8.561" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;7&gt;" twMinTime = "8.560" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;8&gt;" twMinTime = "8.570" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;9&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.703" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.761" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;11&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.680" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;12&gt;" twMinTime = "8.552" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;13&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;14&gt;" twMinTime = "8.563" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;15&gt;" twMinTime = "8.518" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;16&gt;" twMinTime = "8.524" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra2&lt;17&gt;" twMinTime = "8.523" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;0&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;1&gt;" twMinTime = "8.562" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;2&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;3&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;4&gt;" twMinTime = "8.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;5&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;6&gt;" twMinTime = "8.563" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;7&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;8&gt;" twMinTime = "8.534" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;9&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;10&gt;" twMinTime = "8.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;11&gt;" twMinTime = "8.539" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;12&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;13&gt;" twMinTime = "8.571" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;14&gt;" twMinTime = "8.571" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.795" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;15&gt;" twMinTime = "8.544" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;16&gt;" twMinTime = "8.561" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra3&lt;17&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;1&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;1&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;2&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;3&gt;" twMinTime = "8.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;4&gt;" twMinTime = "8.404" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;5&gt;" twMinTime = "8.405" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;6&gt;" twMinTime = "8.368" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;7&gt;" twMinTime = "8.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;8&gt;" twMinTime = "8.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.822" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;9&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;10&gt;" twMinTime = "8.399" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;11&gt;" twMinTime = "8.403" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;12&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;13&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;14&gt;" twMinTime = "8.391" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;15&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;16&gt;" twMinTime = "8.417" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;17&gt;" twMinTime = "8.398" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;18&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;19&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;20&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.538" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;21&gt;" twMinTime = "8.421" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;22&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra4&lt;23&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.574" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;1&gt;" twMinTime = "8.377" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;1&gt;" twMinTime = "8.377" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.394" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;2&gt;" twMinTime = "8.414" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.819" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;3&gt;" twMinTime = "8.415" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;4&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.808" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;5&gt;" twMinTime = "8.418" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;6&gt;" twMinTime = "8.425" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;7&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;8&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;9&gt;" twMinTime = "8.406" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;10&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;11&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;12&gt;" twMinTime = "8.378" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;13&gt;" twMinTime = "8.384" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;14&gt;" twMinTime = "8.400" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;15&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;16&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;17&gt;" twMinTime = "8.397" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;18&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;19&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;20&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;21&gt;" twMinTime = "8.399" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;22&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "ra5&lt;23&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;0&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;1&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;2&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.575" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;3&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.525" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;4&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.387" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;5&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;6&gt;" twMinTime = "8.528" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;7&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.606" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;8&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;9&gt;" twMinTime = "8.465" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.390" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;10&gt;" twMinTime = "8.523" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;11&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.607" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;12&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;12&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.385" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;13&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;13&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.488" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;14&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;14&gt;" twMinTime = "8.464" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;15&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;15&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;16&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;18&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;18&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;20&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;20&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;21&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc0&lt;21&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.491" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;0&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;1&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;2&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;3&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;4&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.408" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;5&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.377" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;6&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;7&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;8&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.391" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;9&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;11&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;12&gt;" twMinTime = "8.487" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.420" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;12&gt;" twMinTime = "8.487" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.420" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;13&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;13&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.505" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;14&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;14&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.416" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;15&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;15&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;16&gt;" twMinTime = "8.474" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;18&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;18&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.522" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;19&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;20&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;20&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;21&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc1&lt;21&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;0&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.681" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;1&gt;" twMinTime = "8.531" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;2&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;3&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;4&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;5&gt;" twMinTime = "8.534" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;6&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;7&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;8&gt;" twMinTime = "8.549" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;9&gt;" twMinTime = "8.531" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;10&gt;" twMinTime = "8.527" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;11&gt;" twMinTime = "8.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;12&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.697" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;12&gt;" twMinTime = "8.564" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.697" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;13&gt;" twMinTime = "8.550" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;13&gt;" twMinTime = "8.550" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;14&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;14&gt;" twMinTime = "8.557" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;15&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;15&gt;" twMinTime = "8.556" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;16&gt;" twMinTime = "8.532" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;18&gt;" twMinTime = "8.555" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;18&gt;" twMinTime = "8.555" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;19&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;19&gt;" twMinTime = "8.522" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.736" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;20&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;20&gt;" twMinTime = "8.540" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.755" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;21&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc2&lt;21&gt;" twMinTime = "8.537" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.754" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;0&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;1&gt;" twMinTime = "8.529" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;2&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;3&gt;" twMinTime = "8.567" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;4&gt;" twMinTime = "8.528" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;5&gt;" twMinTime = "8.538" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;6&gt;" twMinTime = "8.553" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;7&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;8&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.658" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;9&gt;" twMinTime = "8.539" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.675" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;10&gt;" twMinTime = "8.541" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.757" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;11&gt;" twMinTime = "8.532" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;12&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;12&gt;" twMinTime = "8.525" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.662" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;13&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;13&gt;" twMinTime = "8.543" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.763" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;14&gt;" twMinTime = "8.521" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;14&gt;" twMinTime = "8.521" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.657" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;15&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;15&gt;" twMinTime = "8.547" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.768" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;16&gt;" twMinTime = "8.554" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;18&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;18&gt;" twMinTime = "8.566" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.786" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;19&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;19&gt;" twMinTime = "8.559" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.779" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;20&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;20&gt;" twMinTime = "8.551" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;21&gt;" twMinTime = "8.576" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.799" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc3&lt;21&gt;" twMinTime = "8.576" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.799" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="3.437" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;0&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.785" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;0&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.785" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;1&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;1&gt;" twMinTime = "8.401" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.803" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;2&gt;" twMinTime = "8.414" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;3&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;4&gt;" twMinTime = "8.372" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;4&gt;" twMinTime = "8.372" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;5&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;5&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc4&lt;8&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;0&gt;" twMinTime = "8.393" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;0&gt;" twMinTime = "8.393" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.793" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;1&gt;" twMinTime = "8.396" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.798" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;1&gt;" twMinTime = "8.396" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.798" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;2&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;3&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;4&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;4&gt;" twMinTime = "8.413" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.812" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;5&gt;" twMinTime = "8.408" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;5&gt;" twMinTime = "8.408" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/user_clk2x" twClkPhase="2.062" ></twClk2Out><twClk2Out  twOutPad = "rc5&lt;8&gt;" twMinTime = "8.389" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/user_clk" twClkPhase="0.687" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;0&gt;" twMinTime = "8.415" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;1&gt;" twMinTime = "8.432" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;2&gt;" twMinTime = "8.423" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;3&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.378" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;4&gt;" twMinTime = "8.435" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.369" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;5&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.358" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;6&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;7&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;8&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;9&gt;" twMinTime = "8.394" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.317" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;10&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;11&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;12&gt;" twMinTime = "8.488" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;13&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;14&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.411" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;15&gt;" twMinTime = "8.378" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;16&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;17&gt;" twMinTime = "8.435" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;18&gt;" twMinTime = "8.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.474" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;19&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;20&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.500" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;21&gt;" twMinTime = "8.439" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;22&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;23&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;24&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;25&gt;" twMinTime = "8.468" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.511" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;26&gt;" twMinTime = "8.412" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.450" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;27&gt;" twMinTime = "8.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;28&gt;" twMinTime = "8.403" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.443" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;29&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.425" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;30&gt;" twMinTime = "8.392" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd0&lt;31&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;0&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;1&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.404" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;2&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.414" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;3&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;4&gt;" twMinTime = "8.437" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;5&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.375" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;6&gt;" twMinTime = "8.448" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;7&gt;" twMinTime = "8.395" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;8&gt;" twMinTime = "8.384" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;9&gt;" twMinTime = "8.387" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;10&gt;" twMinTime = "8.428" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;11&gt;" twMinTime = "8.421" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;12&gt;" twMinTime = "8.416" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;13&gt;" twMinTime = "8.428" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.365" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;14&gt;" twMinTime = "8.426" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.363" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;15&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.315" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;16&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;17&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.497" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;18&gt;" twMinTime = "8.447" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;19&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;20&gt;" twMinTime = "8.445" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.489" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;21&gt;" twMinTime = "8.429" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;22&gt;" twMinTime = "8.430" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.469" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;23&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.502" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;24&gt;" twMinTime = "8.446" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;25&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.492" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;26&gt;" twMinTime = "8.439" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;27&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;28&gt;" twMinTime = "8.422" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.465" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;29&gt;" twMinTime = "8.407" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.449" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;30&gt;" twMinTime = "8.398" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd1&lt;31&gt;" twMinTime = "8.369" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;0&gt;" twMinTime = "8.444" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;1&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;2&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;3&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.585" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;4&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;5&gt;" twMinTime = "8.441" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.575" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;6&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;7&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;8&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;9&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.601" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;10&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.597" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;11&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.604" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;12&gt;" twMinTime = "8.452" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.596" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;13&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;14&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;15&gt;" twMinTime = "8.437" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.579" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;16&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.671" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;17&gt;" twMinTime = "8.466" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;18&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.693" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;19&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.695" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;20&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;21&gt;" twMinTime = "8.476" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.698" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;22&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;23&gt;" twMinTime = "8.461" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;24&gt;" twMinTime = "8.481" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;25&gt;" twMinTime = "8.491" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;26&gt;" twMinTime = "8.483" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.710" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;27&gt;" twMinTime = "8.485" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.712" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;28&gt;" twMinTime = "8.479" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.707" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;29&gt;" twMinTime = "8.480" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.708" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;30&gt;" twMinTime = "8.462" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd2&lt;31&gt;" twMinTime = "8.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;0&gt;" twMinTime = "8.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.615" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;1&gt;" twMinTime = "8.470" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.609" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;2&gt;" twMinTime = "8.457" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;3&gt;" twMinTime = "8.460" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;4&gt;" twMinTime = "8.456" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.591" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;5&gt;" twMinTime = "8.453" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;6&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;7&gt;" twMinTime = "8.463" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;8&gt;" twMinTime = "8.445" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;9&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.570" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;10&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;11&gt;" twMinTime = "8.449" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.583" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;12&gt;" twMinTime = "8.433" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.567" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;13&gt;" twMinTime = "8.431" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.565" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;14&gt;" twMinTime = "8.440" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;15&gt;" twMinTime = "8.438" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.576" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;16&gt;" twMinTime = "8.431" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.647" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;17&gt;" twMinTime = "8.458" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.677" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;18&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.668" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;19&gt;" twMinTime = "8.450" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;20&gt;" twMinTime = "8.442" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.656" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;21&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;22&gt;" twMinTime = "8.472" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.689" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;23&gt;" twMinTime = "8.477" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.692" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;24&gt;" twMinTime = "8.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;25&gt;" twMinTime = "8.455" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;26&gt;" twMinTime = "8.484" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.704" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;27&gt;" twMinTime = "8.475" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.694" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;28&gt;" twMinTime = "8.471" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.691" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;29&gt;" twMinTime = "8.454" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;30&gt;" twMinTime = "8.459" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd3&lt;31&gt;" twMinTime = "8.488" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;0&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;0&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.792" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;1&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.790" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;1&gt;" twMinTime = "8.383" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.790" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;2&gt;" twMinTime = "8.337" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;2&gt;" twMinTime = "8.337" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.744" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;3&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;3&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.786" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;4&gt;" twMinTime = "8.332" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;4&gt;" twMinTime = "8.332" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.740" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;5&gt;" twMinTime = "8.371" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.773" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;5&gt;" twMinTime = "8.371" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.773" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;6&gt;" twMinTime = "8.327" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.731" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;6&gt;" twMinTime = "8.327" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.731" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;7&gt;" twMinTime = "8.325" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;7&gt;" twMinTime = "8.325" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.729" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;8&gt;" twMinTime = "8.358" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;8&gt;" twMinTime = "8.358" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.753" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;9&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;9&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;10&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;10&gt;" twMinTime = "8.379" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.794" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;11&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;11&gt;" twMinTime = "8.386" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.800" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;12&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;12&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.750" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;13&gt;" twMinTime = "8.353" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;13&gt;" twMinTime = "8.353" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.754" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;14&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.770" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;14&gt;" twMinTime = "8.365" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.770" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;15&gt;" twMinTime = "8.351" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd4&lt;15&gt;" twMinTime = "8.351" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.755" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;0&gt;" twMinTime = "8.349" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;0&gt;" twMinTime = "8.349" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.752" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;1&gt;" twMinTime = "8.361" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.759" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;1&gt;" twMinTime = "8.361" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.759" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;2&gt;" twMinTime = "8.362" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.774" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;2&gt;" twMinTime = "8.362" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.774" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;3&gt;" twMinTime = "8.364" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;3&gt;" twMinTime = "8.364" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.766" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;4&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;4&gt;" twMinTime = "8.381" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.797" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;5&gt;" twMinTime = "8.375" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;5&gt;" twMinTime = "8.375" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.779" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;6&gt;" twMinTime = "8.380" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;6&gt;" twMinTime = "8.380" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.796" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;7&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;7&gt;" twMinTime = "8.390" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;8&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;8&gt;" twMinTime = "8.355" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.749" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;9&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;9&gt;" twMinTime = "8.350" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.746" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;10&gt;" twMinTime = "8.340" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;10&gt;" twMinTime = "8.340" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;11&gt;" twMinTime = "8.333" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.741" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;11&gt;" twMinTime = "8.333" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.741" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;12&gt;" twMinTime = "8.338" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;12&gt;" twMinTime = "8.338" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.747" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;13&gt;" twMinTime = "8.367" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;13&gt;" twMinTime = "8.367" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.780" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;14&gt;" twMinTime = "8.347" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;14&gt;" twMinTime = "8.347" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.748" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;15&gt;" twMinTime = "8.352" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rd5&lt;15&gt;" twMinTime = "8.352" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.758" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="admxrc5t2_main_0/memory_banks_0/memclk2x90" twClkPhase="1.375" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="170" twDestWidth="7"><twDest>lclk</twDest><twClk2SU><twSrc>lclk</twSrc><twRiseRise>11.167</twRiseRise></twClk2SU><twClk2SU><twSrc>mclka_n</twSrc><twRiseRise>3.705</twRiseRise></twClk2SU><twClk2SU><twSrc>mclka_p</twSrc><twRiseRise>3.705</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="171" twDestWidth="7"><twDest>mclka_n</twDest><twClk2SU><twSrc>lclk</twSrc><twRiseRise>3.650</twRiseRise></twClk2SU><twClk2SU><twSrc>mclka_n</twSrc><twRiseRise>7.996</twRiseRise><twFallRise>3.502</twFallRise><twRiseFall>2.800</twRiseFall></twClk2SU><twClk2SU><twSrc>mclka_p</twSrc><twRiseRise>7.996</twRiseRise><twFallRise>3.502</twFallRise><twRiseFall>2.800</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="172" twDestWidth="7"><twDest>mclka_p</twDest><twClk2SU><twSrc>lclk</twSrc><twRiseRise>3.650</twRiseRise></twClk2SU><twClk2SU><twSrc>mclka_n</twSrc><twRiseRise>7.996</twRiseRise><twFallRise>3.502</twFallRise><twRiseFall>2.800</twRiseFall></twClk2SU><twClk2SU><twSrc>mclka_p</twSrc><twRiseRise>7.996</twRiseRise><twFallRise>3.502</twFallRise><twRiseFall>2.800</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="173" twDestWidth="11"><twDest>refclk200_n</twDest><twClk2SU><twSrc>refclk200_n</twSrc><twRiseRise>2.000</twRiseRise></twClk2SU><twClk2SU><twSrc>refclk200_p</twSrc><twRiseRise>2.000</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="174" twDestWidth="11"><twDest>refclk200_p</twDest><twClk2SU><twSrc>refclk200_n</twSrc><twRiseRise>2.000</twRiseRise></twClk2SU><twClk2SU><twSrc>refclk200_p</twSrc><twRiseRise>2.000</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="175" twDestWidth="8" twMinSlack="2.100" twMaxSlack="2.575" twRelSkew="0.475" ><twConstName>TIMEGRP &quot;LBUS_PADS&quot; OFFSET = OUT 5.5 ns AFTER COMP &quot;lclk&quot;;</twConstName><twOffOutTblRow twOutPad = "lad&lt;0&gt;" twSlack = "2.954" twMaxDelayCrnr="f" twMinDelay = "1.225" twMinDelayCrnr="f" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;1&gt;" twSlack = "2.954" twMaxDelayCrnr="f" twMinDelay = "1.226" twMinDelayCrnr="f" twRelSkew = "0.029" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;2&gt;" twSlack = "2.968" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="f" twRelSkew = "0.043" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;3&gt;" twSlack = "2.969" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="f" twRelSkew = "0.044" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;4&gt;" twSlack = "2.940" twMaxDelayCrnr="f" twMinDelay = "1.215" twMinDelayCrnr="f" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;5&gt;" twSlack = "2.946" twMaxDelayCrnr="f" twMinDelay = "1.220" twMinDelayCrnr="f" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;6&gt;" twSlack = "2.940" twMaxDelayCrnr="f" twMinDelay = "1.216" twMinDelayCrnr="f" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;7&gt;" twSlack = "2.925" twMaxDelayCrnr="f" twMinDelay = "1.203" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;8&gt;" twSlack = "3.289" twMaxDelayCrnr="f" twMinDelay = "1.287" twMinDelayCrnr="f" twRelSkew = "0.364" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;9&gt;" twSlack = "2.995" twMaxDelayCrnr="f" twMinDelay = "1.265" twMinDelayCrnr="f" twRelSkew = "0.070" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;10&gt;" twSlack = "2.982" twMaxDelayCrnr="f" twMinDelay = "1.256" twMinDelayCrnr="f" twRelSkew = "0.057" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;11&gt;" twSlack = "3.296" twMaxDelayCrnr="f" twMinDelay = "1.291" twMinDelayCrnr="f" twRelSkew = "0.371" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;12&gt;" twSlack = "2.999" twMaxDelayCrnr="f" twMinDelay = "1.271" twMinDelayCrnr="f" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;13&gt;" twSlack = "2.995" twMaxDelayCrnr="f" twMinDelay = "1.269" twMinDelayCrnr="f" twRelSkew = "0.070" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;14&gt;" twSlack = "2.993" twMaxDelayCrnr="f" twMinDelay = "1.270" twMinDelayCrnr="f" twRelSkew = "0.068" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;15&gt;" twSlack = "2.992" twMaxDelayCrnr="f" twMinDelay = "1.270" twMinDelayCrnr="f" twRelSkew = "0.067" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;16&gt;" twSlack = "2.979" twMaxDelayCrnr="f" twMinDelay = "1.262" twMinDelayCrnr="f" twRelSkew = "0.054" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;17&gt;" twSlack = "3.290" twMaxDelayCrnr="f" twMinDelay = "1.283" twMinDelayCrnr="f" twRelSkew = "0.365" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;18&gt;" twSlack = "2.981" twMaxDelayCrnr="f" twMinDelay = "1.263" twMinDelayCrnr="f" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;19&gt;" twSlack = "2.989" twMaxDelayCrnr="f" twMinDelay = "1.270" twMinDelayCrnr="f" twRelSkew = "0.064" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;20&gt;" twSlack = "2.988" twMaxDelayCrnr="f" twMinDelay = "1.267" twMinDelayCrnr="f" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;21&gt;" twSlack = "3.290" twMaxDelayCrnr="f" twMinDelay = "1.288" twMinDelayCrnr="f" twRelSkew = "0.365" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;22&gt;" twSlack = "2.999" twMaxDelayCrnr="f" twMinDelay = "1.274" twMinDelayCrnr="f" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;23&gt;" twSlack = "3.329" twMaxDelayCrnr="f" twMinDelay = "1.315" twMinDelayCrnr="f" twRelSkew = "0.404" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;24&gt;" twSlack = "3.009" twMaxDelayCrnr="f" twMinDelay = "1.280" twMinDelayCrnr="f" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;25&gt;" twSlack = "3.004" twMaxDelayCrnr="f" twMinDelay = "1.276" twMinDelayCrnr="f" twRelSkew = "0.079" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;26&gt;" twSlack = "3.005" twMaxDelayCrnr="f" twMinDelay = "1.275" twMinDelayCrnr="f" twRelSkew = "0.080" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;27&gt;" twSlack = "3.012" twMaxDelayCrnr="f" twMinDelay = "1.281" twMinDelayCrnr="f" twRelSkew = "0.087" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;28&gt;" twSlack = "3.005" twMaxDelayCrnr="f" twMinDelay = "1.273" twMinDelayCrnr="f" twRelSkew = "0.080" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;29&gt;" twSlack = "2.993" twMaxDelayCrnr="f" twMinDelay = "1.263" twMinDelayCrnr="f" twRelSkew = "0.068" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;30&gt;" twSlack = "3.020" twMaxDelayCrnr="f" twMinDelay = "1.284" twMinDelayCrnr="f" twRelSkew = "0.095" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;31&gt;" twSlack = "3.024" twMaxDelayCrnr="f" twMinDelay = "1.288" twMinDelayCrnr="f" twRelSkew = "0.099" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;32&gt;" twSlack = "3.308" twMaxDelayCrnr="f" twMinDelay = "1.300" twMinDelayCrnr="f" twRelSkew = "0.383" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;33&gt;" twSlack = "3.385" twMaxDelayCrnr="f" twMinDelay = "1.272" twMinDelayCrnr="f" twRelSkew = "0.460" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;34&gt;" twSlack = "3.396" twMaxDelayCrnr="f" twMinDelay = "1.281" twMinDelayCrnr="f" twRelSkew = "0.471" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;35&gt;" twSlack = "3.333" twMaxDelayCrnr="f" twMinDelay = "1.228" twMinDelayCrnr="f" twRelSkew = "0.408" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;36&gt;" twSlack = "3.331" twMaxDelayCrnr="f" twMinDelay = "1.226" twMinDelayCrnr="f" twRelSkew = "0.406" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;37&gt;" twSlack = "3.392" twMaxDelayCrnr="f" twMinDelay = "1.280" twMinDelayCrnr="f" twRelSkew = "0.467" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;38&gt;" twSlack = "3.400" twMaxDelayCrnr="f" twMinDelay = "1.286" twMinDelayCrnr="f" twRelSkew = "0.475" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;39&gt;" twSlack = "3.334" twMaxDelayCrnr="f" twMinDelay = "1.231" twMinDelayCrnr="f" twRelSkew = "0.409" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;40&gt;" twSlack = "3.321" twMaxDelayCrnr="f" twMinDelay = "1.220" twMinDelayCrnr="f" twRelSkew = "0.396" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;41&gt;" twSlack = "3.399" twMaxDelayCrnr="f" twMinDelay = "1.289" twMinDelayCrnr="f" twRelSkew = "0.474" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;42&gt;" twSlack = "3.400" twMaxDelayCrnr="f" twMinDelay = "1.290" twMinDelayCrnr="f" twRelSkew = "0.475" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;43&gt;" twSlack = "3.320" twMaxDelayCrnr="f" twMinDelay = "1.223" twMinDelayCrnr="f" twRelSkew = "0.395" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;44&gt;" twSlack = "3.320" twMaxDelayCrnr="f" twMinDelay = "1.223" twMinDelayCrnr="f" twRelSkew = "0.395" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;45&gt;" twSlack = "3.380" twMaxDelayCrnr="f" twMinDelay = "1.275" twMinDelayCrnr="f" twRelSkew = "0.455" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;46&gt;" twSlack = "3.371" twMaxDelayCrnr="f" twMinDelay = "1.268" twMinDelayCrnr="f" twRelSkew = "0.446" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;47&gt;" twSlack = "3.354" twMaxDelayCrnr="f" twMinDelay = "1.257" twMinDelayCrnr="f" twRelSkew = "0.429" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;48&gt;" twSlack = "3.362" twMaxDelayCrnr="f" twMinDelay = "1.264" twMinDelayCrnr="f" twRelSkew = "0.437" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;49&gt;" twSlack = "3.336" twMaxDelayCrnr="f" twMinDelay = "1.244" twMinDelayCrnr="f" twRelSkew = "0.411" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;50&gt;" twSlack = "3.325" twMaxDelayCrnr="f" twMinDelay = "1.235" twMinDelayCrnr="f" twRelSkew = "0.400" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;51&gt;" twSlack = "3.330" twMaxDelayCrnr="f" twMinDelay = "1.239" twMinDelayCrnr="f" twRelSkew = "0.405" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;52&gt;" twSlack = "3.342" twMaxDelayCrnr="f" twMinDelay = "1.249" twMinDelayCrnr="f" twRelSkew = "0.417" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;53&gt;" twSlack = "3.346" twMaxDelayCrnr="f" twMinDelay = "1.250" twMinDelayCrnr="f" twRelSkew = "0.421" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;54&gt;" twSlack = "3.349" twMaxDelayCrnr="f" twMinDelay = "1.253" twMinDelayCrnr="f" twRelSkew = "0.424" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;55&gt;" twSlack = "3.346" twMaxDelayCrnr="f" twMinDelay = "1.248" twMinDelayCrnr="f" twRelSkew = "0.421" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;56&gt;" twSlack = "3.352" twMaxDelayCrnr="f" twMinDelay = "1.254" twMinDelayCrnr="f" twRelSkew = "0.427" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;57&gt;" twSlack = "3.354" twMaxDelayCrnr="f" twMinDelay = "1.253" twMinDelayCrnr="f" twRelSkew = "0.429" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;58&gt;" twSlack = "3.344" twMaxDelayCrnr="f" twMinDelay = "1.245" twMinDelayCrnr="f" twRelSkew = "0.419" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;59&gt;" twSlack = "3.345" twMaxDelayCrnr="f" twMinDelay = "1.244" twMinDelayCrnr="f" twRelSkew = "0.420" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;60&gt;" twSlack = "3.336" twMaxDelayCrnr="f" twMinDelay = "1.236" twMinDelayCrnr="f" twRelSkew = "0.411" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;61&gt;" twSlack = "3.340" twMaxDelayCrnr="f" twMinDelay = "1.238" twMinDelayCrnr="f" twRelSkew = "0.415" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;62&gt;" twSlack = "3.333" twMaxDelayCrnr="f" twMinDelay = "1.233" twMinDelayCrnr="f" twRelSkew = "0.408" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lad&lt;63&gt;" twSlack = "3.367" twMaxDelayCrnr="f" twMinDelay = "1.259" twMinDelayCrnr="f" twRelSkew = "0.442" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lbterm_l" twSlack = "3.284" twMaxDelayCrnr="f" twMinDelay = "1.277" twMinDelayCrnr="f" twRelSkew = "0.359" ></twOffOutTblRow><twOffOutTblRow twOutPad = "lready_l" twSlack = "3.277" twMaxDelayCrnr="f" twMinDelay = "1.271" twMinDelayCrnr="f" twRelSkew = "0.352" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="176"><twErrCnt>277</twErrCnt><twScore>296599</twScore><twSetupScore>96759</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>199840</twPinLimitScore><twConstCov><twPathCnt>1573763</twPathCnt><twNetCnt>1</twNetCnt><twConnCnt>114865</twConnCnt></twConstCov><twStats anchorID="177"><twMinPer>11.167</twMinPer><twFootnote number="1" /><twMaxFreq>89.550</twMaxFreq><twMaxFromToDel>3.988</twMaxFromToDel><twMaxNetDel>6.571</twMaxNetDel><twMinInBeforeClk>7.942</twMinInBeforeClk><twMinOutAfterClk>3.400</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 14 18:10:02 2012 </twTimestamp></twFoot><twClientInfo anchorID="178"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1327 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
