============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 19:07:44 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3764 instances
RUN-0007 : 1536 luts, 1444 seqs, 448 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4429 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3056 nets have 2 pins
RUN-1001 : 880 nets have [3 - 5] pins
RUN-1001 : 388 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     344     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  25   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3762 instances, 1536 luts, 1444 seqs, 629 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1088 pins
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17071, tnet num: 4427, tinst num: 3762, tnode num: 21741, tedge num: 27411.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.030472s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.10373e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3762.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 775891, overlap = 31.5
PHY-3002 : Step(2): len = 655187, overlap = 36
PHY-3002 : Step(3): len = 400349, overlap = 33.75
PHY-3002 : Step(4): len = 350477, overlap = 29.25
PHY-3002 : Step(5): len = 293326, overlap = 29.25
PHY-3002 : Step(6): len = 265412, overlap = 31.8125
PHY-3002 : Step(7): len = 237424, overlap = 42.625
PHY-3002 : Step(8): len = 215216, overlap = 54.9375
PHY-3002 : Step(9): len = 185491, overlap = 71.75
PHY-3002 : Step(10): len = 170076, overlap = 65.8438
PHY-3002 : Step(11): len = 160537, overlap = 62.1875
PHY-3002 : Step(12): len = 148994, overlap = 81.2812
PHY-3002 : Step(13): len = 138273, overlap = 86.5
PHY-3002 : Step(14): len = 133340, overlap = 92.8125
PHY-3002 : Step(15): len = 124457, overlap = 97.2812
PHY-3002 : Step(16): len = 122994, overlap = 102.75
PHY-3002 : Step(17): len = 115306, overlap = 105.625
PHY-3002 : Step(18): len = 110191, overlap = 105.469
PHY-3002 : Step(19): len = 106840, overlap = 105.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.85906e-05
PHY-3002 : Step(20): len = 113955, overlap = 94.5938
PHY-3002 : Step(21): len = 117934, overlap = 107.531
PHY-3002 : Step(22): len = 120056, overlap = 90.7188
PHY-3002 : Step(23): len = 117204, overlap = 79.6562
PHY-3002 : Step(24): len = 113962, overlap = 66.4375
PHY-3002 : Step(25): len = 112786, overlap = 64.8438
PHY-3002 : Step(26): len = 113482, overlap = 58.5938
PHY-3002 : Step(27): len = 113657, overlap = 56.4375
PHY-3002 : Step(28): len = 110903, overlap = 66.8438
PHY-3002 : Step(29): len = 110446, overlap = 69.2812
PHY-3002 : Step(30): len = 108917, overlap = 70.75
PHY-3002 : Step(31): len = 107565, overlap = 67.1875
PHY-3002 : Step(32): len = 104568, overlap = 67.4375
PHY-3002 : Step(33): len = 104404, overlap = 70.3438
PHY-3002 : Step(34): len = 103806, overlap = 68.0312
PHY-3002 : Step(35): len = 103167, overlap = 64.6562
PHY-3002 : Step(36): len = 100206, overlap = 63.5938
PHY-3002 : Step(37): len = 99898.2, overlap = 66.7812
PHY-3002 : Step(38): len = 99185.2, overlap = 65.1562
PHY-3002 : Step(39): len = 98665.2, overlap = 60.2188
PHY-3002 : Step(40): len = 97514, overlap = 59.5
PHY-3002 : Step(41): len = 97033.1, overlap = 59.9688
PHY-3002 : Step(42): len = 95639.8, overlap = 63.5938
PHY-3002 : Step(43): len = 95259.4, overlap = 63.0938
PHY-3002 : Step(44): len = 94983.3, overlap = 63.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.71811e-05
PHY-3002 : Step(45): len = 95815.5, overlap = 58.7812
PHY-3002 : Step(46): len = 95908.8, overlap = 56.2188
PHY-3002 : Step(47): len = 95794.3, overlap = 56.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000154362
PHY-3002 : Step(48): len = 96315.6, overlap = 58.8125
PHY-3002 : Step(49): len = 96355.1, overlap = 58.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000308724
PHY-3002 : Step(50): len = 105096, overlap = 47.1562
PHY-3002 : Step(51): len = 105427, overlap = 46.9062
PHY-3002 : Step(52): len = 106122, overlap = 40.1562
PHY-3002 : Step(53): len = 105883, overlap = 40.4688
PHY-3002 : Step(54): len = 103351, overlap = 44.125
PHY-3002 : Step(55): len = 103152, overlap = 44
PHY-3002 : Step(56): len = 102183, overlap = 43.7188
PHY-3002 : Step(57): len = 101998, overlap = 43.7188
PHY-3002 : Step(58): len = 100717, overlap = 46.0938
PHY-3002 : Step(59): len = 100113, overlap = 48.5938
PHY-3002 : Step(60): len = 99663.7, overlap = 48.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000617449
PHY-3002 : Step(61): len = 100040, overlap = 46.7812
PHY-3002 : Step(62): len = 100105, overlap = 46.7188
PHY-3002 : Step(63): len = 100119, overlap = 46.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0012349
PHY-3002 : Step(64): len = 99959.2, overlap = 46.8125
PHY-3002 : Step(65): len = 99850, overlap = 46.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0024698
PHY-3002 : Step(66): len = 99866.6, overlap = 42.1562
PHY-3002 : Step(67): len = 99768.9, overlap = 42.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00493959
PHY-3002 : Step(68): len = 99817.4, overlap = 42.5312
PHY-3002 : Step(69): len = 99718.4, overlap = 42.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00987918
PHY-3002 : Step(70): len = 99803.8, overlap = 42.9062
PHY-3002 : Step(71): len = 99796.8, overlap = 42.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0197584
PHY-3002 : Step(72): len = 99682.6, overlap = 42.75
PHY-3002 : Step(73): len = 99594.2, overlap = 43.4688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0395167
PHY-3002 : Step(74): len = 99549.4, overlap = 43.5938
PHY-3002 : Step(75): len = 99549.4, overlap = 43.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0790335
PHY-3002 : Step(76): len = 99511.1, overlap = 43.8125
PHY-3002 : Step(77): len = 99481.8, overlap = 43.9062
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.158067
PHY-3002 : Step(78): len = 99481.8, overlap = 43.9062
PHY-3002 : Step(79): len = 99481.8, overlap = 43.9062
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.316134
PHY-3002 : Step(80): len = 99481.8, overlap = 43.9062
PHY-3002 : Step(81): len = 99481.8, overlap = 43.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014625s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (213.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081029s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.82936e-06
PHY-3002 : Step(82): len = 100287, overlap = 96.2188
PHY-3002 : Step(83): len = 100117, overlap = 96.7812
PHY-3002 : Step(84): len = 97488.6, overlap = 104.062
PHY-3002 : Step(85): len = 97430.3, overlap = 111.188
PHY-3002 : Step(86): len = 95055.1, overlap = 112.594
PHY-3002 : Step(87): len = 95052.7, overlap = 111.969
PHY-3002 : Step(88): len = 94083, overlap = 112.844
PHY-3002 : Step(89): len = 94034.2, overlap = 115.031
PHY-3002 : Step(90): len = 93935.9, overlap = 118.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.65873e-06
PHY-3002 : Step(91): len = 93385.7, overlap = 114.656
PHY-3002 : Step(92): len = 93438.5, overlap = 115.75
PHY-3002 : Step(93): len = 93432.8, overlap = 115.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93175e-05
PHY-3002 : Step(94): len = 93897.5, overlap = 105.312
PHY-3002 : Step(95): len = 93981.7, overlap = 105.312
PHY-3002 : Step(96): len = 94782.3, overlap = 101.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.86349e-05
PHY-3002 : Step(97): len = 94623.8, overlap = 101.375
PHY-3002 : Step(98): len = 94655.5, overlap = 101.656
PHY-3002 : Step(99): len = 95035.4, overlap = 99.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.72698e-05
PHY-3002 : Step(100): len = 95640.3, overlap = 97.0938
PHY-3002 : Step(101): len = 95640.3, overlap = 97.0938
PHY-3002 : Step(102): len = 95841.1, overlap = 96.9688
PHY-3002 : Step(103): len = 95905.7, overlap = 97.1875
PHY-3002 : Step(104): len = 96794.2, overlap = 90.375
PHY-3002 : Step(105): len = 97310.4, overlap = 88.4688
PHY-3002 : Step(106): len = 96467.1, overlap = 87.4375
PHY-3002 : Step(107): len = 96238.3, overlap = 87.375
PHY-3002 : Step(108): len = 96238.3, overlap = 87.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00015454
PHY-3002 : Step(109): len = 95941.2, overlap = 88.5625
PHY-3002 : Step(110): len = 95965.3, overlap = 88.9062
PHY-3002 : Step(111): len = 95974.2, overlap = 90.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000309079
PHY-3002 : Step(112): len = 96099.6, overlap = 91.0625
PHY-3002 : Step(113): len = 96230.5, overlap = 91.125
PHY-3002 : Step(114): len = 96504.5, overlap = 90.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000618158
PHY-3002 : Step(115): len = 96785.2, overlap = 87.7188
PHY-3002 : Step(116): len = 97044.4, overlap = 85.2812
PHY-3002 : Step(117): len = 97353.4, overlap = 77.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081608s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71085e-05
PHY-3002 : Step(118): len = 97626, overlap = 219.906
PHY-3002 : Step(119): len = 98027.1, overlap = 214.875
PHY-3002 : Step(120): len = 101114, overlap = 191.969
PHY-3002 : Step(121): len = 101865, overlap = 184.688
PHY-3002 : Step(122): len = 101657, overlap = 170.219
PHY-3002 : Step(123): len = 101618, overlap = 168.062
PHY-3002 : Step(124): len = 100342, overlap = 170.75
PHY-3002 : Step(125): len = 100312, overlap = 166.531
PHY-3002 : Step(126): len = 99890.3, overlap = 160.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.4217e-05
PHY-3002 : Step(127): len = 99666.3, overlap = 160.719
PHY-3002 : Step(128): len = 99831.7, overlap = 160.406
PHY-3002 : Step(129): len = 99831.7, overlap = 160.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108434
PHY-3002 : Step(130): len = 103549, overlap = 139.094
PHY-3002 : Step(131): len = 104406, overlap = 137.062
PHY-3002 : Step(132): len = 107364, overlap = 130.375
PHY-3002 : Step(133): len = 104416, overlap = 136.781
PHY-3002 : Step(134): len = 104853, overlap = 120.438
PHY-3002 : Step(135): len = 104920, overlap = 119.781
PHY-3002 : Step(136): len = 104527, overlap = 117.406
PHY-3002 : Step(137): len = 104527, overlap = 117.406
PHY-3002 : Step(138): len = 104260, overlap = 115.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000216868
PHY-3002 : Step(139): len = 105335, overlap = 110.531
PHY-3002 : Step(140): len = 106526, overlap = 105.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000433736
PHY-3002 : Step(141): len = 106979, overlap = 104.5
PHY-3002 : Step(142): len = 108048, overlap = 99.7188
PHY-3002 : Step(143): len = 108954, overlap = 99.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000867472
PHY-3002 : Step(144): len = 109267, overlap = 97.875
PHY-3002 : Step(145): len = 109512, overlap = 94.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00173494
PHY-3002 : Step(146): len = 110107, overlap = 99.2812
PHY-3002 : Step(147): len = 110479, overlap = 95.875
PHY-3002 : Step(148): len = 110991, overlap = 93.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00346989
PHY-3002 : Step(149): len = 111084, overlap = 94.25
PHY-3002 : Step(150): len = 111065, overlap = 94.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00693978
PHY-3002 : Step(151): len = 111171, overlap = 94.5
PHY-3002 : Step(152): len = 111280, overlap = 95.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.01185
PHY-3002 : Step(153): len = 111380, overlap = 96.3438
PHY-3002 : Step(154): len = 111611, overlap = 94.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0191733
PHY-3002 : Step(155): len = 111688, overlap = 94.7812
PHY-3002 : Step(156): len = 111726, overlap = 94.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0310224
PHY-3002 : Step(157): len = 111760, overlap = 94.8125
PHY-3002 : Step(158): len = 111799, overlap = 95.4688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0501943
PHY-3002 : Step(159): len = 111825, overlap = 94.3125
PHY-3002 : Step(160): len = 111847, overlap = 93.7188
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0812143
PHY-3002 : Step(161): len = 111832, overlap = 93.3438
PHY-3002 : Step(162): len = 111832, overlap = 93.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17071, tnet num: 4427, tinst num: 3762, tnode num: 21741, tedge num: 27411.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 267.50 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125856, over cnt = 501(1%), over = 1970, worst = 23
PHY-1001 : End global iterations;  0.274493s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (113.8%)

PHY-1001 : Congestion index: top1 = 44.12, top5 = 32.09, top10 = 25.33, top15 = 20.78.
PHY-1001 : End incremental global routing;  0.352534s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (110.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.102565s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.525480s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (107.0%)

OPT-1001 : Current memory(MB): used = 231, reserve = 207, peak = 231.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3251/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125856, over cnt = 501(1%), over = 1970, worst = 23
PHY-1002 : len = 139480, over cnt = 302(0%), over = 749, worst = 15
PHY-1002 : len = 146720, over cnt = 79(0%), over = 157, worst = 11
PHY-1002 : len = 148160, over cnt = 25(0%), over = 48, worst = 11
PHY-1002 : len = 148896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300241s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (119.7%)

PHY-1001 : Congestion index: top1 = 38.43, top5 = 30.67, top10 = 25.78, top15 = 22.01.
OPT-1001 : End congestion update;  0.373207s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (117.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.078631s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.451972s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (114.1%)

OPT-1001 : Current memory(MB): used = 233, reserve = 210, peak = 233.
OPT-1001 : End physical optimization;  1.953478s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (117.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1536 LUT to BLE ...
SYN-4008 : Packed 1536 LUT and 639 SEQ to BLE.
SYN-4003 : Packing 805 remaining SEQ's ...
SYN-4005 : Packed 448 SEQ with LUT/SLICE
SYN-4006 : 571 single LUT's are left
SYN-4006 : 357 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1893/3447 primitive instances ...
PHY-3001 : End packing;  0.169397s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1872 instances
RUN-1001 : 858 mslices, 859 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2479 nets have 2 pins
RUN-1001 : 869 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 1870 instances, 1717 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 114094, Over = 129
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14841, tnet num: 3841, tinst num: 1870, tnode num: 18278, tedge num: 24791.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.007019s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.3%)

RUN-1004 : used memory is 237 MB, reserved memory is 215 MB, peak memory is 238 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.083887s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.98097e-05
PHY-3002 : Step(163): len = 112134, overlap = 133.25
PHY-3002 : Step(164): len = 110869, overlap = 135.25
PHY-3002 : Step(165): len = 109556, overlap = 133.75
PHY-3002 : Step(166): len = 107667, overlap = 137.25
PHY-3002 : Step(167): len = 107064, overlap = 139.25
PHY-3002 : Step(168): len = 106713, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.96195e-05
PHY-3002 : Step(169): len = 107919, overlap = 135.5
PHY-3002 : Step(170): len = 108423, overlap = 133.5
PHY-3002 : Step(171): len = 111317, overlap = 120.5
PHY-3002 : Step(172): len = 110955, overlap = 117.75
PHY-3002 : Step(173): len = 110934, overlap = 117.75
PHY-3002 : Step(174): len = 110422, overlap = 122
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.92389e-05
PHY-3002 : Step(175): len = 112351, overlap = 115.75
PHY-3002 : Step(176): len = 113575, overlap = 109.5
PHY-3002 : Step(177): len = 115675, overlap = 102.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.240802s wall, 0.296875s user + 0.390625s system = 0.687500s CPU (285.5%)

PHY-3001 : Trial Legalized: Len = 143113
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073144s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158987
PHY-3002 : Step(178): len = 135158, overlap = 9.25
PHY-3002 : Step(179): len = 127190, overlap = 26.5
PHY-3002 : Step(180): len = 125209, overlap = 34.25
PHY-3002 : Step(181): len = 124446, overlap = 41.25
PHY-3002 : Step(182): len = 123759, overlap = 45
PHY-3002 : Step(183): len = 123249, overlap = 52
PHY-3002 : Step(184): len = 122838, overlap = 51.5
PHY-3002 : Step(185): len = 122370, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000317975
PHY-3002 : Step(186): len = 123250, overlap = 51.5
PHY-3002 : Step(187): len = 123693, overlap = 50.5
PHY-3002 : Step(188): len = 123946, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00063595
PHY-3002 : Step(189): len = 124247, overlap = 48.25
PHY-3002 : Step(190): len = 124366, overlap = 47
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.4%)

PHY-3001 : Legalized: Len = 134018, Over = 0
PHY-3001 : Spreading special nets. 56 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.6%)

PHY-3001 : 69 instances has been re-located, deltaX = 34, deltaY = 47, maxDist = 3.
PHY-3001 : Final: Len = 135560, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14841, tnet num: 3841, tinst num: 1870, tnode num: 18278, tedge num: 24791.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.056356s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.6%)

RUN-1004 : used memory is 234 MB, reserved memory is 212 MB, peak memory is 240 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 155/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 159792, over cnt = 336(0%), over = 585, worst = 9
PHY-1002 : len = 161688, over cnt = 215(0%), over = 333, worst = 6
PHY-1002 : len = 163656, over cnt = 118(0%), over = 170, worst = 5
PHY-1002 : len = 165376, over cnt = 21(0%), over = 31, worst = 4
PHY-1002 : len = 165808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438040s wall, 0.609375s user + 0.093750s system = 0.703125s CPU (160.5%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.20, top10 = 23.67, top15 = 21.13.
PHY-1001 : End incremental global routing;  0.538261s wall, 0.703125s user + 0.093750s system = 0.796875s CPU (148.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.098281s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.708925s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (136.7%)

OPT-1001 : Current memory(MB): used = 241, reserve = 218, peak = 241.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3268/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017640s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (177.2%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.20, top10 = 23.67, top15 = 21.13.
OPT-1001 : End congestion update;  0.097022s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.070055s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.5%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.167202s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.8%)

OPT-1001 : Current memory(MB): used = 242, reserve = 220, peak = 242.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.069282s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3268/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018493s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.20, top10 = 23.67, top15 = 21.13.
PHY-1001 : End incremental global routing;  0.097951s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.092822s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3268/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018874s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.20, top10 = 23.67, top15 = 21.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.069196s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.391136s wall, 2.546875s user + 0.109375s system = 2.656250s CPU (111.1%)

RUN-1003 : finish command "place" in  13.678657s wall, 23.015625s user + 7.843750s system = 30.859375s CPU (225.6%)

RUN-1004 : used memory is 214 MB, reserved memory is 191 MB, peak memory is 244 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1872 instances
RUN-1001 : 858 mslices, 859 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2479 nets have 2 pins
RUN-1001 : 869 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14841, tnet num: 3841, tinst num: 1870, tnode num: 18278, tedge num: 24791.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.025050s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.6%)

RUN-1004 : used memory is 236 MB, reserved memory is 214 MB, peak memory is 268 MB
PHY-1001 : 858 mslices, 859 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 158168, over cnt = 342(0%), over = 585, worst = 9
PHY-1002 : len = 160168, over cnt = 216(0%), over = 334, worst = 5
PHY-1002 : len = 163256, over cnt = 59(0%), over = 74, worst = 5
PHY-1002 : len = 164128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.449680s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (139.0%)

PHY-1001 : Congestion index: top1 = 32.54, top5 = 26.87, top10 = 23.49, top15 = 20.94.
PHY-1001 : End global routing;  0.542097s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (132.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 260, reserve = 237, peak = 276.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 527, reserve = 509, peak = 527.
PHY-1001 : End build detailed router design. 3.921892s wall, 3.906250s user + 0.015625s system = 3.921875s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.370780s wall, 4.359375s user + 0.000000s system = 4.359375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 560, reserve = 543, peak = 560.
PHY-1001 : End phase 1; 4.377398s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 1766 net; 2.077001s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.1%)

PHY-1022 : len = 409960, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 563, reserve = 546, peak = 563.
PHY-1001 : End initial routed; 5.263021s wall, 7.125000s user + 0.062500s system = 7.187500s CPU (136.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.200948s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 567, reserve = 550, peak = 567.
PHY-1001 : End phase 2; 6.464037s wall, 8.328125s user + 0.062500s system = 8.390625s CPU (129.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 409960, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.015284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 408976, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.085040s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (147.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 409016, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.052371s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 409040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.033830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.197092s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 20 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.411287s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 586, reserve = 569, peak = 586.
PHY-1001 : End phase 3; 1.949066s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (101.8%)

PHY-1003 : Routed, final wirelength = 409040
PHY-1001 : Current memory(MB): used = 587, reserve = 570, peak = 587.
PHY-1001 : End export database. 0.015954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.9%)

PHY-1001 : End detail routing;  16.978242s wall, 18.859375s user + 0.093750s system = 18.953125s CPU (111.6%)

RUN-1003 : finish command "route" in  18.718396s wall, 20.734375s user + 0.125000s system = 20.859375s CPU (111.4%)

RUN-1004 : used memory is 533 MB, reserved memory is 517 MB, peak memory is 587 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2851   out of  19600   14.55%
#reg                     1447   out of  19600    7.38%
#le                      3208
  #lut only              1761   out of   3208   54.89%
  #reg only               357   out of   3208   11.13%
  #lut&reg               1090   out of   3208   33.98%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                         Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                              566
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                           175
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                           45
#4        u_camera_init/divider2[8]                                GCLK               lslice             u_camera_init/add2_syn_56.q1                                   22
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                           22
#6        u_camera_init/divider2[7]                                GCLK               lslice             u_camera_init/add2_syn_56.q0                                   16
#7        u_image_process/wrreq                                    GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f1                      10
#8        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/u_Median_Gray/u_three_martix/reg6_syn_32.f0    10
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                               7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                           0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3208   |2222    |629     |1447    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |638    |415     |108     |398     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |44      |0       |0       |
|    control1                          |control_interface                          |98     |60      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |76      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |76      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |4      |4       |0       |2       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |20      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |571    |542     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |168    |153     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |57      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |1716   |1060    |451     |836     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |111     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |104     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |106     |45      |88      |2       |0       |
|      u_three_martix_3                |three_martix                               |164    |100     |45      |78      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |732    |434     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |496    |304     |190     |123     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |130     |45      |148     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |118    |61      |34      |63      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |367    |201     |92      |188     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |142    |93      |47      |55      |0       |0       |
|      u_three_martix_2                |three_martix                               |225    |108     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |53     |53      |0       |34      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2410  
    #2          2       492   
    #3          3       186   
    #4          4       138   
    #5        5-10      397   
    #6        11-50      74   
    #7       51-100      6    
    #8       101-500     3    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1870
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3843, pip num: 32827
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 20
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1913 valid insts, and 98713 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.646105s wall, 37.031250s user + 0.500000s system = 37.531250s CPU (1029.4%)

RUN-1004 : used memory is 549 MB, reserved memory is 539 MB, peak memory is 720 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_190744.log"
