/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.33
Hash     : 92f1e7e
Date     : Feb  6 2024
Type     : Engineering
Log Time   : Tue Feb  6 11:22:18 2024 GMT
#Timing report of worst 90 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: din_A[7].inpad[0] (.input at (1,4) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[7].inpad[0] (.input at (1,4))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4,0)0))                           0.000     0.894
| (CHANY:1185374 L1 length:1 (1,4,0)-> (1,4,0))                    0.061     0.955
| (CHANX:1015726 L4 length:4 (2,4,0)-> (5,4,0))                    0.119     1.074
| (CHANY:1197090 L1 length:1 (5,5,0)-> (5,5,0))                    0.061     1.135
| (CHANX:1020042 L4 length:4 (6,5,0)-> (9,5,0))                    0.119     1.254
| (CHANY:1208806 L1 length:1 (9,6,0)-> (9,6,0))                    0.061     1.315
| (CHANX:1024358 L1 length:1 (10,6,0)-> (10,6,0))                  0.061     1.376
| (CHANY:1211786 L4 length:4 (10,7,0)-> (10,10,0))                 0.119     1.495
| (CHANX:1040674 L1 length:1 (11,10,0)-> (11,10,0))                0.061     1.556
| (CHANY:1214958 L4 length:4 (11,11,0)-> (11,14,0))                0.119     1.675
| (CHANX:1056990 L1 length:1 (12,14,0)-> (12,14,0))                0.061     1.736
| (CHANY:1218130 L4 length:4 (12,15,0)-> (12,18,0))                0.119     1.855
| (CHANX:1073306 L1 length:1 (13,18,0)-> (13,18,0))                0.061     1.916
| (CHANY:1221302 L4 length:4 (13,19,0)-> (13,22,0))                0.119     2.034
| (CHANX:1089622 L1 length:1 (14,22,0)-> (14,22,0))                0.061     2.095
| (CHANY:1224474 L4 length:4 (14,23,0)-> (14,26,0))                0.119     2.214
| (CHANX:1105938 L1 length:1 (15,26,0)-> (15,26,0))                0.061     2.275
| (CHANY:1227646 L4 length:4 (15,27,0)-> (15,30,0))                0.119     2.394
| (CHANY:1227790 L1 length:1 (15,30,0)-> (15,30,0))                0.061     2.455
| (CHANX:1122302 L4 length:4 (16,30,0)-> (19,30,0))                0.119     2.574
| (CHANY:1236590 L1 length:1 (18,31,0)-> (18,31,0))                0.061     2.635
| (CHANX:1126558 L4 length:4 (19,31,0)-> (22,31,0))                0.119     2.754
| (CHANY:1248306 L1 length:1 (22,32,0)-> (22,32,0))                0.061     2.815
| (CHANX:1130874 L4 length:4 (23,32,0)-> (26,32,0))                0.119     2.934
| (CHANY:1260022 L1 length:1 (26,33,0)-> (26,33,0))                0.061     2.995
| (CHANX:1135190 L4 length:4 (27,33,0)-> (30,33,0))                0.119     3.114
| (CHANX:1135382 L4 length:4 (30,33,0)-> (33,33,0))                0.119     3.233
| (CHANY:1280474 L1 length:1 (33,34,0)-> (33,34,0))                0.061     3.293
| (CHANX:1139698 L4 length:4 (34,34,0)-> (37,34,0))                0.119     3.412
| (CHANY:1292190 L1 length:1 (37,35,0)-> (37,35,0))                0.061     3.473
| (CHANX:1144014 L4 length:4 (38,35,0)-> (41,35,0))                0.119     3.592
| (CHANY:1303906 L1 length:1 (41,36,0)-> (41,36,0))                0.061     3.653
| (CHANX:1148330 L4 length:4 (42,36,0)-> (45,36,0))                0.119     3.772
| (CHANY:1312690 L1 length:1 (44,37,0)-> (44,37,0))                0.061     3.833
| (CHANX:1152602 L4 length:4 (45,37,0)-> (48,37,0))                0.119     3.952
| (CHANY:1324406 L1 length:1 (48,38,0)-> (48,38,0))                0.061     4.013
| (CHANX:1156918 L4 length:4 (49,38,0)-> (52,38,0))                0.119     4.132
| (CHANX:1156978 L4 length:4 (50,38,0)-> (53,38,0))                0.119     4.251
| (CHANY:1336138 L4 length:4 (52,39,0)-> (52,42,0))                0.119     4.370
| (IPIN:789089 side: (RIGHT,) (52,42,0)0))                         0.101     4.470
| (intra 'bram' routing)                                           0.000     4.470
dout_A[0].WDATA_A1[7] (RS_TDP36K at (52,41))                      -0.000     4.470
data arrival time                                                            4.470

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -4.470
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.675


#Path 2
Startpoint: din_A[6].inpad[0] (.input at (1,3) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[6].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3,0)0))                           0.000     0.894
| (CHANY:1185320 L4 length:4 (1,3,0)-> (1,6,0))                    0.119     1.013
| (CHANX:1023844 L1 length:1 (2,6,0)-> (2,6,0))                    0.061     1.074
| (CHANY:1188492 L4 length:4 (2,7,0)-> (2,10,0))                   0.119     1.193
| (CHANX:1040160 L1 length:1 (3,10,0)-> (3,10,0))                  0.061     1.254
| (CHANY:1191664 L4 length:4 (3,11,0)-> (3,14,0))                  0.119     1.373
| (CHANX:1052420 L1 length:1 (4,13,0)-> (4,13,0))                  0.061     1.434
| (CHANY:1194764 L4 length:4 (4,14,0)-> (4,17,0))                  0.119     1.553
| (CHANY:1194936 L1 length:1 (4,17,0)-> (4,17,0))                  0.061     1.614
| (CHANX:1068756 L4 length:4 (5,17,0)-> (8,17,0))                  0.119     1.733
| (CHANY:1206652 L1 length:1 (8,18,0)-> (8,18,0))                  0.061     1.794
| (CHANX:1073072 L4 length:4 (9,18,0)-> (12,18,0))                 0.119     1.913
| (CHANY:1218368 L1 length:1 (12,19,0)-> (12,19,0))                0.061     1.974
| (CHANX:1077388 L4 length:4 (13,19,0)-> (16,19,0))                0.119     2.092
| (CHANX:1077560 L1 length:1 (16,19,0)-> (16,19,0))                0.061     2.153
| (CHANY:1230104 L4 length:4 (16,20,0)-> (16,23,0))                0.119     2.272
| (CHANX:1093876 L1 length:1 (17,23,0)-> (17,23,0))                0.061     2.333
| (CHANY:1233276 L4 length:4 (17,24,0)-> (17,27,0))                0.119     2.452
| (CHANX:1110192 L1 length:1 (18,27,0)-> (18,27,0))                0.061     2.513
| (CHANY:1236448 L4 length:4 (18,28,0)-> (18,31,0))                0.119     2.632
| (CHANX:1126508 L1 length:1 (19,31,0)-> (19,31,0))                0.061     2.693
| (CHANY:1239620 L4 length:4 (19,32,0)-> (19,35,0))                0.119     2.812
| (CHANX:1142824 L1 length:1 (20,35,0)-> (20,35,0))                0.061     2.873
| (CHANY:1242728 L1 length:1 (20,36,0)-> (20,36,0))                0.061     2.934
| (CHANX:1147012 L4 length:4 (21,36,0)-> (24,36,0))                0.119     3.053
| (CHANY:1254444 L1 length:1 (24,37,0)-> (24,37,0))                0.061     3.114
| (CHANX:1151328 L4 length:4 (25,37,0)-> (28,37,0))                0.119     3.233
| (CHANY:1266160 L1 length:1 (28,38,0)-> (28,38,0))                0.061     3.293
| (CHANX:1155644 L4 length:4 (29,38,0)-> (32,38,0))                0.119     3.412
| (CHANY:1277876 L1 length:1 (32,39,0)-> (32,39,0))                0.061     3.473
| (CHANX:1159960 L4 length:4 (33,39,0)-> (36,39,0))                0.119     3.592
| (CHANX:1160156 L4 length:4 (36,39,0)-> (39,39,0))                0.119     3.711
| (CHANY:1298324 L1 length:1 (39,40,0)-> (39,40,0))                0.061     3.772
| (CHANX:1164472 L4 length:4 (40,40,0)-> (43,40,0))                0.119     3.891
| (CHANX:1164668 L4 length:4 (43,40,0)-> (46,40,0))                0.119     4.010
| (CHANY:1318772 L1 length:1 (46,41,0)-> (46,41,0))                0.061     4.071
| (CHANX:1168984 L4 length:4 (47,41,0)-> (50,41,0))                0.119     4.190
| (CHANY:1330488 L1 length:1 (50,42,0)-> (50,42,0))                0.061     4.251
| (CHANX:1173300 L4 length:4 (51,42,0)-> (54,42,0))                0.119     4.370
| (IPIN:789056 side: (TOP,) (52,42,0)0))                           0.101     4.470
| (intra 'bram' routing)                                           0.000     4.470
dout_A[0].WDATA_A1[6] (RS_TDP36K at (52,41))                       0.000     4.470
data arrival time                                                            4.470

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -4.470
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.675


#Path 3
Startpoint: din_A[5].inpad[0] (.input at (1,3) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[5].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3,0)0))                           0.000     0.894
| (CHANY:1185326 L4 length:4 (1,3,0)-> (1,6,0))                    0.119     1.013
| (CHANX:1023838 L1 length:1 (2,6,0)-> (2,6,0))                    0.061     1.074
| (CHANY:1188498 L4 length:4 (2,7,0)-> (2,10,0))                   0.119     1.193
| (CHANX:1036106 L4 length:4 (3,9,0)-> (6,9,0))                    0.119     1.312
| (CHANY:1197394 L1 length:1 (5,10,0)-> (5,10,0))                  0.061     1.373
| (CHANX:1040378 L4 length:4 (6,10,0)-> (9,10,0))                  0.119     1.492
| (CHANY:1209110 L1 length:1 (9,11,0)-> (9,11,0))                  0.061     1.553
| (CHANX:1044694 L4 length:4 (10,11,0)-> (13,11,0))                0.119     1.672
| (CHANY:1220826 L1 length:1 (13,12,0)-> (13,12,0))                0.061     1.733
| (CHANX:1049010 L4 length:4 (14,12,0)-> (17,12,0))                0.119     1.852
| (CHANY:1232542 L1 length:1 (17,13,0)-> (17,13,0))                0.061     1.913
| (CHANX:1053326 L4 length:4 (18,13,0)-> (21,13,0))                0.119     2.031
| (CHANY:1244258 L1 length:1 (21,14,0)-> (21,14,0))                0.061     2.092
| (CHANX:1057642 L4 length:4 (22,14,0)-> (25,14,0))                0.119     2.211
| (CHANX:1057810 L1 length:1 (25,14,0)-> (25,14,0))                0.061     2.272
| (CHANY:1255998 L4 length:4 (25,15,0)-> (25,18,0))                0.119     2.391
| (CHANX:1074126 L1 length:1 (26,18,0)-> (26,18,0))                0.061     2.452
| (CHANY:1259170 L4 length:4 (26,19,0)-> (26,22,0))                0.119     2.571
| (CHANX:1090442 L1 length:1 (27,22,0)-> (27,22,0))                0.061     2.632
| (CHANY:1262342 L4 length:4 (27,23,0)-> (27,26,0))                0.119     2.751
| (CHANX:1106822 L4 length:4 (28,26,0)-> (31,26,0))                0.119     2.870
| (CHANY:1274186 L1 length:1 (31,27,0)-> (31,27,0))                0.061     2.931
| (CHANX:1111138 L4 length:4 (32,27,0)-> (35,27,0))                0.119     3.050
| (CHANY:1285902 L1 length:1 (35,28,0)-> (35,28,0))                0.061     3.111
| (CHANX:1115454 L4 length:4 (36,28,0)-> (39,28,0))                0.119     3.230
| (CHANY:1297618 L1 length:1 (39,29,0)-> (39,29,0))                0.061     3.290
| (CHANX:1119770 L4 length:4 (40,29,0)-> (43,29,0))                0.119     3.409
| (CHANX:1119970 L4 length:4 (43,29,0)-> (46,29,0))                0.119     3.528
| (CHANY:1318062 L1 length:1 (46,30,0)-> (46,30,0))                0.061     3.589
| (CHANX:1124286 L4 length:4 (47,30,0)-> (50,30,0))                0.119     3.708
| (CHANX:1124430 L1 length:1 (50,30,0)-> (50,30,0))                0.061     3.769
| (CHANY:1329826 L4 length:4 (50,31,0)-> (50,34,0))                0.119     3.888
| (CHANX:1136698 L1 length:1 (51,33,0)-> (51,33,0))                0.061     3.949
| (CHANY:1332918 L4 length:4 (51,34,0)-> (51,37,0))                0.119     4.068
| (CHANX:1153014 L1 length:1 (52,37,0)-> (52,37,0))                0.061     4.129
| (CHANY:1336090 L4 length:4 (52,38,0)-> (52,41,0))                0.119     4.248
| (CHANY:1336158 L4 length:4 (52,39,0)-> (52,42,0))                0.119     4.367
| (IPIN:789081 side: (RIGHT,) (52,42,0)0))                         0.101     4.467
| (intra 'bram' routing)                                           0.000     4.467
dout_A[0].WDATA_A1[5] (RS_TDP36K at (52,41))                       0.000     4.467
data arrival time                                                            4.467

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -4.467
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.672


#Path 4
Startpoint: din_A[8].inpad[0] (.input at (1,4) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[16] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
din_A[8].inpad[0] (.input at (1,4))                                 0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4,0)0))                            0.000     0.894
| (CHANY:1185352 L1 length:1 (1,4,0)-> (1,4,0))                     0.061     0.955
| (CHANX:1015748 L4 length:4 (2,4,0)-> (5,4,0))                     0.119     1.074
| (CHANY:1197068 L1 length:1 (5,5,0)-> (5,5,0))                     0.061     1.135
| (CHANX:1020064 L4 length:4 (6,5,0)-> (9,5,0))                     0.119     1.254
| (CHANY:1208784 L1 length:1 (9,6,0)-> (9,6,0))                     0.061     1.315
| (CHANX:1024380 L4 length:4 (10,6,0)-> (13,6,0))                   0.119     1.434
| (CHANY:1220500 L1 length:1 (13,7,0)-> (13,7,0))                   0.061     1.495
| (CHANX:1028696 L4 length:4 (14,7,0)-> (17,7,0))                   0.119     1.614
| (CHANY:1232216 L1 length:1 (17,8,0)-> (17,8,0))                   0.061     1.675
| (CHANX:1033012 L4 length:4 (18,8,0)-> (21,8,0))                   0.119     1.794
| (CHANY:1243932 L1 length:1 (21,9,0)-> (21,9,0))                   0.061     1.855
| (CHANX:1037328 L4 length:4 (22,9,0)-> (25,9,0))                   0.119     1.974
| (CHANY:1255648 L1 length:1 (25,10,0)-> (25,10,0))                 0.061     2.034
| (CHANX:1041644 L4 length:4 (26,10,0)-> (29,10,0))                 0.119     2.153
| (CHANY:1264440 L1 length:1 (28,11,0)-> (28,11,0))                 0.061     2.214
| (CHANX:1045908 L4 length:4 (29,11,0)-> (32,11,0))                 0.119     2.333
| (CHANY:1276156 L1 length:1 (32,12,0)-> (32,12,0))                 0.061     2.394
| (CHANX:1050224 L4 length:4 (33,12,0)-> (36,12,0))                 0.119     2.513
| (CHANY:1287872 L1 length:1 (36,13,0)-> (36,13,0))                 0.061     2.574
| (CHANX:1054540 L4 length:4 (37,13,0)-> (40,13,0))                 0.119     2.693
| (CHANX:1054712 L1 length:1 (40,13,0)-> (40,13,0))                 0.061     2.754
| (CHANY:1299608 L4 length:4 (40,14,0)-> (40,17,0))                 0.119     2.873
| (CHANX:1071028 L1 length:1 (41,17,0)-> (41,17,0))                 0.061     2.934
| (CHANY:1302780 L4 length:4 (41,18,0)-> (41,21,0))                 0.119     3.053
| (CHANX:1087344 L1 length:1 (42,21,0)-> (42,21,0))                 0.061     3.114
| (CHANY:1305952 L4 length:4 (42,22,0)-> (42,25,0))                 0.119     3.233
| (CHANX:1103660 L1 length:1 (43,25,0)-> (43,25,0))                 0.061     3.293
| (CHANY:1309124 L4 length:4 (43,26,0)-> (43,29,0))                 0.119     3.412
| (CHANY:1309280 L1 length:1 (43,29,0)-> (43,29,0))                 0.061     3.473
| (CHANX:1120012 L4 length:4 (44,29,0)-> (47,29,0))                 0.119     3.592
| (CHANY:1318072 L1 length:1 (46,30,0)-> (46,30,0))                 0.061     3.653
| (CHANX:1124276 L4 length:4 (47,30,0)-> (50,30,0))                 0.119     3.772
| (CHANY:1326896 L4 length:4 (49,31,0)-> (49,34,0))                 0.119     3.891
| (CHANX:1140700 L1 length:1 (50,34,0)-> (50,34,0))                 0.061     3.952
| (CHANY:1330068 L4 length:4 (50,35,0)-> (50,38,0))                 0.119     4.071
| (CHANX:1157016 L1 length:1 (51,38,0)-> (51,38,0))                 0.061     4.132
| (CHANY:1333240 L4 length:4 (51,39,0)-> (51,42,0))                 0.119     4.251
| (CHANX:1173332 L1 length:1 (52,42,0)-> (52,42,0))                 0.061     4.312
| (IPIN:789053 side: (TOP,) (52,42,0)0))                            0.101     4.412
| (intra 'bram' routing)                                            0.000     4.412
dout_A[0].WDATA_A1[16] (RS_TDP36K at (52,41))                       0.000     4.412
data arrival time                                                             4.412

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                          0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.099     0.796
data required time                                                            0.796
-----------------------------------------------------------------------------------
data required time                                                            0.796
data arrival time                                                            -4.412
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.617


#Path 5
Startpoint: din_A[4].inpad[0] (.input at (1,2) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[4].inpad[0] (.input at (1,2))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2,0)0))                           0.000     0.894
| (CHANY:1185266 L4 length:4 (1,2,0)-> (1,5,0))                    0.119     1.013
| (CHANX:1019770 L1 length:1 (2,5,0)-> (2,5,0))                    0.061     1.074
| (CHANY:1188438 L4 length:4 (2,6,0)-> (2,9,0))                    0.119     1.193
| (CHANX:1036086 L1 length:1 (3,9,0)-> (3,9,0))                    0.061     1.254
| (CHANY:1191610 L4 length:4 (3,10,0)-> (3,13,0))                  0.119     1.373
| (CHANX:1052402 L1 length:1 (4,13,0)-> (4,13,0))                  0.061     1.434
| (CHANY:1194782 L4 length:4 (4,14,0)-> (4,17,0))                  0.119     1.553
| (CHANY:1194926 L1 length:1 (4,17,0)-> (4,17,0))                  0.061     1.614
| (CHANX:1068766 L4 length:4 (5,17,0)-> (8,17,0))                  0.119     1.733
| (CHANY:1206642 L1 length:1 (8,18,0)-> (8,18,0))                  0.061     1.794
| (CHANX:1073082 L4 length:4 (9,18,0)-> (12,18,0))                 0.119     1.913
| (CHANY:1218358 L1 length:1 (12,19,0)-> (12,19,0))                0.061     1.974
| (CHANX:1077398 L4 length:4 (13,19,0)-> (16,19,0))                0.119     2.092
| (CHANY:1230074 L1 length:1 (16,20,0)-> (16,20,0))                0.061     2.153
| (CHANX:1081714 L4 length:4 (17,20,0)-> (20,20,0))                0.119     2.272
| (CHANY:1241790 L1 length:1 (20,21,0)-> (20,21,0))                0.061     2.333
| (CHANX:1086030 L4 length:4 (21,21,0)-> (24,21,0))                0.119     2.452
| (CHANY:1253506 L1 length:1 (24,22,0)-> (24,22,0))                0.061     2.513
| (CHANX:1090346 L4 length:4 (25,22,0)-> (28,22,0))                0.119     2.632
| (CHANY:1265222 L1 length:1 (28,23,0)-> (28,23,0))                0.061     2.693
| (CHANX:1094662 L1 length:1 (29,23,0)-> (29,23,0))                0.061     2.754
| (CHANY:1268202 L4 length:4 (29,24,0)-> (29,27,0))                0.119     2.873
| (CHANX:1110978 L1 length:1 (30,27,0)-> (30,27,0))                0.061     2.934
| (CHANY:1271374 L4 length:4 (30,28,0)-> (30,31,0))                0.119     3.053
| (CHANX:1127294 L1 length:1 (31,31,0)-> (31,31,0))                0.061     3.114
| (CHANY:1274546 L4 length:4 (31,32,0)-> (31,35,0))                0.119     3.233
| (CHANX:1143610 L1 length:1 (32,35,0)-> (32,35,0))                0.061     3.293
| (CHANY:1277718 L4 length:4 (32,36,0)-> (32,39,0))                0.119     3.412
| (CHANX:1155894 L4 length:4 (33,38,0)-> (36,38,0))                0.119     3.531
| (CHANX:1156086 L4 length:4 (36,38,0)-> (39,38,0))                0.119     3.650
| (CHANX:1156278 L4 length:4 (39,38,0)-> (42,38,0))                0.119     3.769
| (CHANY:1304118 L4 length:4 (41,39,0)-> (41,42,0))                0.119     3.888
| (CHANX:1168662 L4 length:4 (42,41,0)-> (45,41,0))                0.119     4.007
| (CHANY:1315930 L1 length:1 (45,42,0)-> (45,42,0))                0.061     4.068
| (CHANX:1172978 L4 length:4 (46,42,0)-> (49,42,0))                0.119     4.187
| (CHANX:1173162 L4 length:4 (49,42,0)-> (52,42,0))                0.119     4.306
| (IPIN:789054 side: (TOP,) (52,42,0)0))                           0.101     4.406
| (intra 'bram' routing)                                           0.000     4.406
dout_A[0].WDATA_A1[4] (RS_TDP36K at (52,41))                      -0.000     4.406
data arrival time                                                            4.406

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -4.406
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.611


#Path 6
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].WEN_A2[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                0.119     1.492
| (CHANY:1203930 L1 length:1 (7,21,0)-> (7,21,0))                0.061     1.553
| (CHANX:1085202 L4 length:4 (8,21,0)-> (11,21,0))               0.119     1.672
| (CHANY:1215646 L1 length:1 (11,22,0)-> (11,22,0))              0.061     1.733
| (CHANX:1089518 L4 length:4 (12,22,0)-> (15,22,0))              0.119     1.852
| (CHANY:1227362 L1 length:1 (15,23,0)-> (15,23,0))              0.061     1.913
| (CHANX:1093834 L4 length:4 (16,23,0)-> (19,23,0))              0.119     2.031
| (CHANY:1239078 L1 length:1 (19,24,0)-> (19,24,0))              0.061     2.092
| (CHANX:1098150 L1 length:1 (20,24,0)-> (20,24,0))              0.061     2.153
| (CHANY:1242058 L4 length:4 (20,25,0)-> (20,28,0))              0.119     2.272
| (CHANX:1114466 L1 length:1 (21,28,0)-> (21,28,0))              0.061     2.333
| (CHANY:1245230 L4 length:4 (21,29,0)-> (21,32,0))              0.119     2.452
| (CHANY:1245406 L1 length:1 (21,32,0)-> (21,32,0))              0.061     2.513
| (CHANX:1130798 L4 length:4 (22,32,0)-> (25,32,0))              0.119     2.632
| (CHANY:1257122 L1 length:1 (25,33,0)-> (25,33,0))              0.061     2.693
| (CHANX:1135114 L4 length:4 (26,33,0)-> (29,33,0))              0.119     2.812
| (CHANY:1265906 L1 length:1 (28,34,0)-> (28,34,0))              0.061     2.873
| (CHANX:1139386 L4 length:4 (29,34,0)-> (32,34,0))              0.119     2.992
| (CHANY:1277622 L1 length:1 (32,35,0)-> (32,35,0))              0.061     3.053
| (CHANX:1143702 L4 length:4 (33,35,0)-> (36,35,0))              0.119     3.172
| (CHANY:1289338 L1 length:1 (36,36,0)-> (36,36,0))              0.061     3.233
| (CHANX:1148018 L4 length:4 (37,36,0)-> (40,36,0))              0.119     3.351
| (CHANY:1301054 L1 length:1 (40,37,0)-> (40,37,0))              0.061     3.412
| (CHANX:1152334 L4 length:4 (41,37,0)-> (44,37,0))              0.119     3.531
| (CHANY:1309854 L1 length:1 (43,38,0)-> (43,38,0))              0.061     3.592
| (CHANX:1156590 L4 length:4 (44,38,0)-> (47,38,0))              0.119     3.711
| (CHANY:1315740 L1 length:1 (45,39,0)-> (45,39,0))              0.061     3.772
| (CHANX:1160784 L4 length:4 (46,39,0)-> (49,39,0))              0.119     3.891
| (CHANY:1324548 L1 length:1 (48,40,0)-> (48,40,0))              0.061     3.952
| (CHANX:1165032 L4 length:4 (49,40,0)-> (52,40,0))              0.119     4.071
| (CHANY:1336264 L4 length:4 (52,41,0)-> (52,44,0))              0.119     4.190
| (IPIN:789099 side: (RIGHT,) (52,42,0)0))                       0.101     4.290
| (intra 'bram' routing)                                         0.000     4.290
dout_A[0].WEN_A2[0] (RS_TDP36K at (52,41))                      -0.000     4.290
data arrival time                                                          4.290

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -4.290
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.595


#Path 7
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].WEN_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                0.119     1.492
| (CHANY:1203930 L1 length:1 (7,21,0)-> (7,21,0))                0.061     1.553
| (CHANX:1085202 L4 length:4 (8,21,0)-> (11,21,0))               0.119     1.672
| (CHANY:1215646 L1 length:1 (11,22,0)-> (11,22,0))              0.061     1.733
| (CHANX:1089518 L4 length:4 (12,22,0)-> (15,22,0))              0.119     1.852
| (CHANY:1227362 L1 length:1 (15,23,0)-> (15,23,0))              0.061     1.913
| (CHANX:1093834 L4 length:4 (16,23,0)-> (19,23,0))              0.119     2.031
| (CHANY:1239078 L1 length:1 (19,24,0)-> (19,24,0))              0.061     2.092
| (CHANX:1098150 L1 length:1 (20,24,0)-> (20,24,0))              0.061     2.153
| (CHANY:1242058 L4 length:4 (20,25,0)-> (20,28,0))              0.119     2.272
| (CHANX:1114466 L1 length:1 (21,28,0)-> (21,28,0))              0.061     2.333
| (CHANY:1245230 L4 length:4 (21,29,0)-> (21,32,0))              0.119     2.452
| (CHANY:1245406 L1 length:1 (21,32,0)-> (21,32,0))              0.061     2.513
| (CHANX:1130798 L4 length:4 (22,32,0)-> (25,32,0))              0.119     2.632
| (CHANY:1257122 L1 length:1 (25,33,0)-> (25,33,0))              0.061     2.693
| (CHANX:1135114 L4 length:4 (26,33,0)-> (29,33,0))              0.119     2.812
| (CHANY:1265906 L1 length:1 (28,34,0)-> (28,34,0))              0.061     2.873
| (CHANX:1139386 L4 length:4 (29,34,0)-> (32,34,0))              0.119     2.992
| (CHANY:1277622 L1 length:1 (32,35,0)-> (32,35,0))              0.061     3.053
| (CHANX:1143702 L4 length:4 (33,35,0)-> (36,35,0))              0.119     3.172
| (CHANY:1289338 L1 length:1 (36,36,0)-> (36,36,0))              0.061     3.233
| (CHANX:1148018 L4 length:4 (37,36,0)-> (40,36,0))              0.119     3.351
| (CHANY:1301054 L1 length:1 (40,37,0)-> (40,37,0))              0.061     3.412
| (CHANX:1152334 L4 length:4 (41,37,0)-> (44,37,0))              0.119     3.531
| (CHANY:1309854 L1 length:1 (43,38,0)-> (43,38,0))              0.061     3.592
| (CHANX:1156590 L4 length:4 (44,38,0)-> (47,38,0))              0.119     3.711
| (CHANY:1315740 L1 length:1 (45,39,0)-> (45,39,0))              0.061     3.772
| (CHANX:1160784 L4 length:4 (46,39,0)-> (49,39,0))              0.119     3.891
| (CHANY:1324548 L1 length:1 (48,40,0)-> (48,40,0))              0.061     3.952
| (CHANX:1165032 L4 length:4 (49,40,0)-> (52,40,0))              0.119     4.071
| (CHANY:1336264 L4 length:4 (52,41,0)-> (52,44,0))              0.119     4.190
| (IPIN:789099 side: (RIGHT,) (52,42,0)0))                       0.101     4.290
| (intra 'bram' routing)                                         0.000     4.290
dout_A[0].WEN_A1[0] (RS_TDP36K at (52,41))                      -0.000     4.290
data arrival time                                                          4.290

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -4.290
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.555


#Path 8
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].REN_A2[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068608 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192112 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080868 L1 length:1 (4,20,0)-> (4,20,0))                0.061     1.434
| (CHANY:1195212 L4 length:4 (4,21,0)-> (4,24,0))                0.119     1.553
| (CHANY:1195384 L1 length:1 (4,24,0)-> (4,24,0))                0.061     1.614
| (CHANX:1097204 L4 length:4 (5,24,0)-> (8,24,0))                0.119     1.733
| (CHANY:1207100 L1 length:1 (8,25,0)-> (8,25,0))                0.061     1.794
| (CHANX:1101520 L4 length:4 (9,25,0)-> (12,25,0))               0.119     1.913
| (CHANY:1218816 L1 length:1 (12,26,0)-> (12,26,0))              0.061     1.974
| (CHANX:1105836 L4 length:4 (13,26,0)-> (16,26,0))              0.119     2.092
| (CHANY:1230532 L1 length:1 (16,27,0)-> (16,27,0))              0.061     2.153
| (CHANX:1110152 L4 length:4 (17,27,0)-> (20,27,0))              0.119     2.272
| (CHANY:1242248 L4 length:4 (20,28,0)-> (20,31,0))              0.119     2.391
| (CHANY:1242412 L1 length:1 (20,31,0)-> (20,31,0))              0.061     2.452
| (CHANX:1126688 L4 length:4 (21,31,0)-> (24,31,0))              0.119     2.571
| (CHANY:1254128 L1 length:1 (24,32,0)-> (24,32,0))              0.061     2.632
| (CHANX:1131004 L4 length:4 (25,32,0)-> (28,32,0))              0.119     2.751
| (CHANY:1265844 L1 length:1 (28,33,0)-> (28,33,0))              0.061     2.812
| (CHANX:1135320 L4 length:4 (29,33,0)-> (32,33,0))              0.119     2.931
| (CHANY:1277560 L1 length:1 (32,34,0)-> (32,34,0))              0.061     2.992
| (CHANX:1139636 L4 length:4 (33,34,0)-> (36,34,0))              0.119     3.111
| (CHANX:1139824 L4 length:4 (36,34,0)-> (39,34,0))              0.119     3.230
| (CHANY:1298016 L1 length:1 (39,35,0)-> (39,35,0))              0.061     3.290
| (CHANX:1144140 L4 length:4 (40,35,0)-> (43,35,0))              0.119     3.409
| (CHANY:1309732 L1 length:1 (43,36,0)-> (43,36,0))              0.061     3.470
| (CHANX:1148456 L4 length:4 (44,36,0)-> (47,36,0))              0.119     3.589
| (CHANY:1321448 L4 length:4 (47,37,0)-> (47,40,0))              0.119     3.708
| (CHANY:1321612 L1 length:1 (47,40,0)-> (47,40,0))              0.061     3.769
| (CHANX:1164992 L4 length:4 (48,40,0)-> (51,40,0))              0.119     3.888
| (CHANY:1333328 L1 length:1 (51,41,0)-> (51,41,0))              0.061     3.949
| (CHANX:1169308 L4 length:4 (52,41,0)-> (55,41,0))              0.119     4.068
| (IPIN:788953 side: (TOP,) (52,41,0)0))                         0.101     4.169
| (intra 'bram' routing)                                         0.000     4.169
dout_A[0].REN_A2[0] (RS_TDP36K at (52,41))                      -0.000     4.169
data arrival time                                                          4.169

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.085     0.809
data required time                                                         0.809
--------------------------------------------------------------------------------
data required time                                                         0.809
data arrival time                                                         -4.169
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.360


#Path 9
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[0].REN_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068608 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192112 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080868 L1 length:1 (4,20,0)-> (4,20,0))                0.061     1.434
| (CHANY:1195212 L4 length:4 (4,21,0)-> (4,24,0))                0.119     1.553
| (CHANY:1195384 L1 length:1 (4,24,0)-> (4,24,0))                0.061     1.614
| (CHANX:1097204 L4 length:4 (5,24,0)-> (8,24,0))                0.119     1.733
| (CHANY:1207100 L1 length:1 (8,25,0)-> (8,25,0))                0.061     1.794
| (CHANX:1101520 L4 length:4 (9,25,0)-> (12,25,0))               0.119     1.913
| (CHANY:1218816 L1 length:1 (12,26,0)-> (12,26,0))              0.061     1.974
| (CHANX:1105836 L4 length:4 (13,26,0)-> (16,26,0))              0.119     2.092
| (CHANY:1230532 L1 length:1 (16,27,0)-> (16,27,0))              0.061     2.153
| (CHANX:1110152 L4 length:4 (17,27,0)-> (20,27,0))              0.119     2.272
| (CHANY:1242248 L4 length:4 (20,28,0)-> (20,31,0))              0.119     2.391
| (CHANY:1242412 L1 length:1 (20,31,0)-> (20,31,0))              0.061     2.452
| (CHANX:1126688 L4 length:4 (21,31,0)-> (24,31,0))              0.119     2.571
| (CHANY:1254128 L1 length:1 (24,32,0)-> (24,32,0))              0.061     2.632
| (CHANX:1131004 L4 length:4 (25,32,0)-> (28,32,0))              0.119     2.751
| (CHANY:1265844 L1 length:1 (28,33,0)-> (28,33,0))              0.061     2.812
| (CHANX:1135320 L4 length:4 (29,33,0)-> (32,33,0))              0.119     2.931
| (CHANY:1277560 L1 length:1 (32,34,0)-> (32,34,0))              0.061     2.992
| (CHANX:1139636 L4 length:4 (33,34,0)-> (36,34,0))              0.119     3.111
| (CHANX:1139824 L4 length:4 (36,34,0)-> (39,34,0))              0.119     3.230
| (CHANY:1298016 L1 length:1 (39,35,0)-> (39,35,0))              0.061     3.290
| (CHANX:1144140 L4 length:4 (40,35,0)-> (43,35,0))              0.119     3.409
| (CHANY:1309732 L1 length:1 (43,36,0)-> (43,36,0))              0.061     3.470
| (CHANX:1148456 L4 length:4 (44,36,0)-> (47,36,0))              0.119     3.589
| (CHANY:1321448 L4 length:4 (47,37,0)-> (47,40,0))              0.119     3.708
| (CHANY:1321612 L1 length:1 (47,40,0)-> (47,40,0))              0.061     3.769
| (CHANX:1164992 L4 length:4 (48,40,0)-> (51,40,0))              0.119     3.888
| (CHANY:1333328 L1 length:1 (51,41,0)-> (51,41,0))              0.061     3.949
| (CHANX:1169308 L4 length:4 (52,41,0)-> (55,41,0))              0.119     4.068
| (IPIN:788953 side: (TOP,) (52,41,0)0))                         0.101     4.169
| (intra 'bram' routing)                                         0.000     4.169
dout_A[0].REN_A1[0] (RS_TDP36K at (52,41))                      -0.000     4.169
data arrival time                                                          4.169

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.081     0.813
data required time                                                         0.813
--------------------------------------------------------------------------------
data required time                                                         0.813
data arrival time                                                         -4.169
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.356


#Path 10
Startpoint: din_A[14].inpad[0] (.input at (1,7) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[14].inpad[0] (.input at (1,7))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:258184 side: (RIGHT,) (1,7,0)0))                           0.000     0.894
| (CHANY:1185544 L1 length:1 (1,7,0)-> (1,7,0))                    0.061     0.955
| (CHANX:1027940 L4 length:4 (2,7,0)-> (5,7,0))                    0.119     1.074
| (CHANY:1197260 L1 length:1 (5,8,0)-> (5,8,0))                    0.061     1.135
| (CHANX:1032256 L4 length:4 (6,8,0)-> (9,8,0))                    0.119     1.254
| (CHANY:1208976 L1 length:1 (9,9,0)-> (9,9,0))                    0.061     1.315
| (CHANX:1036572 L4 length:4 (10,9,0)-> (13,9,0))                  0.119     1.434
| (CHANY:1214918 L4 length:4 (11,10,0)-> (11,13,0))                0.119     1.553
| (CHANX:1052966 L4 length:4 (12,13,0)-> (15,13,0))                0.119     1.672
| (CHANY:1226762 L1 length:1 (15,14,0)-> (15,14,0))                0.061     1.733
| (CHANX:1057282 L4 length:4 (16,14,0)-> (19,14,0))                0.119     1.852
| (CHANY:1238478 L1 length:1 (19,15,0)-> (19,15,0))                0.061     1.913
| (CHANX:1061598 L4 length:4 (20,15,0)-> (23,15,0))                0.119     2.031
| (CHANY:1244364 L1 length:1 (21,16,0)-> (21,16,0))                0.061     2.092
| (CHANX:1065792 L4 length:4 (22,16,0)-> (25,16,0))                0.119     2.211
| (CHANY:1256080 L1 length:1 (25,17,0)-> (25,17,0))                0.061     2.272
| (CHANX:1070108 L4 length:4 (26,17,0)-> (29,17,0))                0.119     2.391
| (CHANY:1267796 L1 length:1 (29,18,0)-> (29,18,0))                0.061     2.452
| (CHANX:1074424 L4 length:4 (30,18,0)-> (33,18,0))                0.119     2.571
| (CHANY:1276636 L4 length:4 (32,19,0)-> (32,22,0))                0.119     2.690
| (CHANX:1090832 L1 length:1 (33,22,0)-> (33,22,0))                0.061     2.751
| (CHANY:1279808 L4 length:4 (33,23,0)-> (33,26,0))                0.119     2.870
| (CHANX:1103092 L1 length:1 (34,25,0)-> (34,25,0))                0.061     2.931
| (CHANY:1282908 L4 length:4 (34,26,0)-> (34,29,0))                0.119     3.050
| (CHANX:1119408 L1 length:1 (35,29,0)-> (35,29,0))                0.061     3.111
| (CHANY:1286080 L4 length:4 (35,30,0)-> (35,33,0))                0.119     3.230
| (CHANX:1135724 L1 length:1 (36,33,0)-> (36,33,0))                0.061     3.290
| (CHANY:1289252 L4 length:4 (36,34,0)-> (36,37,0))                0.119     3.409
| (CHANX:1152040 L1 length:1 (37,37,0)-> (37,37,0))                0.061     3.470
| (CHANY:1292360 L1 length:1 (37,38,0)-> (37,38,0))                0.061     3.531
| (CHANX:1156228 L4 length:4 (38,38,0)-> (41,38,0))                0.119     3.650
| (CHANX:1156318 L1 length:1 (40,38,0)-> (40,38,0))                0.061     3.711
| (CHANY:1301202 L4 length:4 (40,39,0)-> (40,42,0))                0.119     3.830
| (IPIN:786313 side: (RIGHT,) (40,42,0)0))                         0.101     3.931
| (intra 'bram' routing)                                           0.000     3.931
dout_A[9].WDATA_A1[5] (RS_TDP36K at (40,41))                       0.000     3.931
data arrival time                                                            3.931

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.931
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.135


#Path 11
Startpoint: din_A[12].inpad[0] (.input at (1,6) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[12].inpad[0] (.input at (1,6))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:244572 side: (RIGHT,) (1,6,0)0))                           0.000     0.894
| (CHANY:1185512 L4 length:4 (1,6,0)-> (1,9,0))                    0.119     1.013
| (CHANY:1185676 L1 length:1 (1,9,0)-> (1,9,0))                    0.061     1.074
| (CHANX:1036064 L4 length:4 (2,9,0)-> (5,9,0))                    0.119     1.193
| (CHANY:1197392 L1 length:1 (5,10,0)-> (5,10,0))                  0.061     1.254
| (CHANX:1040380 L4 length:4 (6,10,0)-> (9,10,0))                  0.119     1.373
| (CHANX:1040518 L4 length:4 (8,10,0)-> (11,10,0))                 0.119     1.492
| (CHANY:1214922 L1 length:1 (11,11,0)-> (11,11,0))                0.061     1.553
| (CHANX:1044834 L4 length:4 (12,11,0)-> (15,11,0))                0.119     1.672
| (CHANY:1226638 L1 length:1 (15,12,0)-> (15,12,0))                0.061     1.733
| (CHANX:1049150 L4 length:4 (16,12,0)-> (19,12,0))                0.119     1.852
| (CHANX:1049294 L1 length:1 (19,12,0)-> (19,12,0))                0.061     1.913
| (CHANY:1238402 L4 length:4 (19,13,0)-> (19,16,0))                0.119     2.031
| (CHANX:1065610 L1 length:1 (20,16,0)-> (20,16,0))                0.061     2.092
| (CHANY:1241574 L4 length:4 (20,17,0)-> (20,20,0))                0.119     2.211
| (CHANX:1081990 L4 length:4 (21,20,0)-> (24,20,0))                0.119     2.330
| (CHANY:1253418 L1 length:1 (24,21,0)-> (24,21,0))                0.061     2.391
| (CHANX:1086306 L4 length:4 (25,21,0)-> (28,21,0))                0.119     2.510
| (CHANY:1265134 L1 length:1 (28,22,0)-> (28,22,0))                0.061     2.571
| (CHANX:1090622 L4 length:4 (29,22,0)-> (32,22,0))                0.119     2.690
| (CHANY:1276850 L1 length:1 (32,23,0)-> (32,23,0))                0.061     2.751
| (CHANX:1094938 L4 length:4 (33,23,0)-> (36,23,0))                0.119     2.870
| (CHANY:1285698 L4 length:4 (35,24,0)-> (35,27,0))                0.119     2.989
| (CHANX:1107290 L1 length:1 (36,26,0)-> (36,26,0))                0.061     3.050
| (CHANY:1288790 L4 length:4 (36,27,0)-> (36,30,0))                0.119     3.169
| (CHANY:1288982 L4 length:4 (36,30,0)-> (36,33,0))                0.119     3.287
| (CHANX:1135798 L1 length:1 (37,33,0)-> (37,33,0))                0.061     3.348
| (CHANY:1292154 L4 length:4 (37,34,0)-> (37,37,0))                0.119     3.467
| (CHANX:1152114 L1 length:1 (38,37,0)-> (38,37,0))                0.061     3.528
| (CHANY:1295326 L4 length:4 (38,38,0)-> (38,41,0))                0.119     3.647
| (CHANY:1295470 L1 length:1 (38,41,0)-> (38,41,0))                0.061     3.708
| (CHANX:1168478 L4 length:4 (39,41,0)-> (42,41,0))                0.119     3.827
| (IPIN:786174 side: (TOP,) (40,41,0)0))                           0.101     3.928
| (intra 'bram' routing)                                           0.000     3.928
dout_A[9].WDATA_A1[3] (RS_TDP36K at (40,41))                       0.000     3.928
data arrival time                                                            3.928

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.928
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.132


#Path 12
Startpoint: din_A[9].inpad[0] (.input at (1,5) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[9].inpad[0] (.input at (1,5))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5,0)0))                           0.000     0.894
| (CHANY:1185454 L4 length:4 (1,5,0)-> (1,8,0))                    0.119     1.013
| (CHANX:1031966 L1 length:1 (2,8,0)-> (2,8,0))                    0.061     1.074
| (CHANY:1188626 L4 length:4 (2,9,0)-> (2,12,0))                   0.119     1.193
| (CHANX:1048282 L1 length:1 (3,12,0)-> (3,12,0))                  0.061     1.254
| (CHANY:1191798 L4 length:4 (3,13,0)-> (3,16,0))                  0.119     1.373
| (CHANX:1064598 L1 length:1 (4,16,0)-> (4,16,0))                  0.061     1.434
| (CHANY:1194970 L4 length:4 (4,17,0)-> (4,20,0))                  0.119     1.553
| (CHANX:1076898 L4 length:4 (5,19,0)-> (8,19,0))                  0.119     1.672
| (CHANY:1206766 L1 length:1 (8,20,0)-> (8,20,0))                  0.061     1.733
| (CHANX:1081214 L4 length:4 (9,20,0)-> (12,20,0))                 0.119     1.852
| (CHANY:1218482 L1 length:1 (12,21,0)-> (12,21,0))                0.061     1.913
| (CHANX:1085530 L4 length:4 (13,21,0)-> (16,21,0))                0.119     2.031
| (CHANY:1230198 L1 length:1 (16,22,0)-> (16,22,0))                0.061     2.092
| (CHANX:1089846 L4 length:4 (17,22,0)-> (20,22,0))                0.119     2.211
| (CHANX:1090038 L4 length:4 (20,22,0)-> (23,22,0))                0.119     2.330
| (CHANY:1247766 L4 length:4 (22,23,0)-> (22,26,0))                0.119     2.449
| (CHANX:1106454 L1 length:1 (23,26,0)-> (23,26,0))                0.061     2.510
| (CHANY:1250938 L4 length:4 (23,27,0)-> (23,30,0))                0.119     2.629
| (CHANX:1122770 L1 length:1 (24,30,0)-> (24,30,0))                0.061     2.690
| (CHANY:1254110 L4 length:4 (24,31,0)-> (24,34,0))                0.119     2.809
| (CHANX:1139086 L1 length:1 (25,34,0)-> (25,34,0))                0.061     2.870
| (CHANY:1257282 L4 length:4 (25,35,0)-> (25,38,0))                0.119     2.989
| (CHANY:1257434 L1 length:1 (25,38,0)-> (25,38,0))                0.061     3.050
| (CHANX:1155442 L4 length:4 (26,38,0)-> (29,38,0))                0.119     3.169
| (CHANY:1269150 L1 length:1 (29,39,0)-> (29,39,0))                0.061     3.230
| (CHANX:1159758 L4 length:4 (30,39,0)-> (33,39,0))                0.119     3.348
| (CHANY:1280866 L1 length:1 (33,40,0)-> (33,40,0))                0.061     3.409
| (CHANX:1164074 L4 length:4 (34,40,0)-> (37,40,0))                0.119     3.528
| (CHANY:1289650 L1 length:1 (36,41,0)-> (36,41,0))                0.061     3.589
| (CHANX:1168346 L4 length:4 (37,41,0)-> (40,41,0))                0.119     3.708
| (CHANY:1301145 L4 length:4 (40,41,0)-> (40,38,0))                0.119     3.827
| (IPIN:786196 side: (RIGHT,) (40,41,0)0))                         0.101     3.928
| (intra 'bram' routing)                                           0.000     3.928
dout_A[9].WDATA_A1[0] (RS_TDP36K at (40,41))                      -0.000     3.928
data arrival time                                                            3.928

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.928
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.132


#Path 13
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].WEN_A2[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                0.119     1.492
| (CHANY:1203930 L1 length:1 (7,21,0)-> (7,21,0))                0.061     1.553
| (CHANX:1085202 L4 length:4 (8,21,0)-> (11,21,0))               0.119     1.672
| (CHANY:1215646 L1 length:1 (11,22,0)-> (11,22,0))              0.061     1.733
| (CHANX:1089518 L4 length:4 (12,22,0)-> (15,22,0))              0.119     1.852
| (CHANY:1227362 L1 length:1 (15,23,0)-> (15,23,0))              0.061     1.913
| (CHANX:1093834 L4 length:4 (16,23,0)-> (19,23,0))              0.119     2.031
| (CHANY:1239078 L1 length:1 (19,24,0)-> (19,24,0))              0.061     2.092
| (CHANX:1098150 L1 length:1 (20,24,0)-> (20,24,0))              0.061     2.153
| (CHANY:1242058 L4 length:4 (20,25,0)-> (20,28,0))              0.119     2.272
| (CHANX:1114466 L1 length:1 (21,28,0)-> (21,28,0))              0.061     2.333
| (CHANY:1245230 L4 length:4 (21,29,0)-> (21,32,0))              0.119     2.452
| (CHANY:1245406 L1 length:1 (21,32,0)-> (21,32,0))              0.061     2.513
| (CHANX:1130798 L4 length:4 (22,32,0)-> (25,32,0))              0.119     2.632
| (CHANY:1257122 L1 length:1 (25,33,0)-> (25,33,0))              0.061     2.693
| (CHANX:1135114 L4 length:4 (26,33,0)-> (29,33,0))              0.119     2.812
| (CHANY:1265906 L1 length:1 (28,34,0)-> (28,34,0))              0.061     2.873
| (CHANX:1139386 L4 length:4 (29,34,0)-> (32,34,0))              0.119     2.992
| (CHANY:1277622 L1 length:1 (32,35,0)-> (32,35,0))              0.061     3.053
| (CHANX:1143702 L4 length:4 (33,35,0)-> (36,35,0))              0.119     3.172
| (CHANY:1286454 L4 length:4 (35,36,0)-> (35,39,0))              0.119     3.290
| (CHANX:1160118 L1 length:1 (36,39,0)-> (36,39,0))              0.061     3.351
| (CHANY:1289626 L4 length:4 (36,40,0)-> (36,43,0))              0.119     3.470
| (CHANX:1172418 L4 length:4 (37,42,0)-> (40,42,0))              0.119     3.589
| (CHANY:1301217 L4 length:4 (40,42,0)-> (40,39,0))              0.119     3.708
| (IPIN:786330 side: (RIGHT,) (40,42,0)0))                       0.101     3.809
| (intra 'bram' routing)                                         0.000     3.809
dout_A[9].WEN_A2[0] (RS_TDP36K at (40,41))                      -0.000     3.809
data arrival time                                                          3.809

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -3.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.113


#Path 14
Startpoint: din_A[10].inpad[0] (.input at (1,5) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[1] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[10].inpad[0] (.input at (1,5))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5,0)0))                           0.000     0.894
| (CHANY:1185448 L4 length:4 (1,5,0)-> (1,8,0))                    0.119     1.013
| (CHANX:1031972 L1 length:1 (2,8,0)-> (2,8,0))                    0.061     1.074
| (CHANY:1188620 L4 length:4 (2,9,0)-> (2,12,0))                   0.119     1.193
| (CHANX:1048288 L1 length:1 (3,12,0)-> (3,12,0))                  0.061     1.254
| (CHANY:1191792 L4 length:4 (3,13,0)-> (3,16,0))                  0.119     1.373
| (CHANX:1064604 L1 length:1 (4,16,0)-> (4,16,0))                  0.061     1.434
| (CHANY:1194964 L4 length:4 (4,17,0)-> (4,20,0))                  0.119     1.553
| (CHANX:1076880 L4 length:4 (5,19,0)-> (8,19,0))                  0.119     1.672
| (CHANY:1206784 L1 length:1 (8,20,0)-> (8,20,0))                  0.061     1.733
| (CHANX:1081196 L4 length:4 (9,20,0)-> (12,20,0))                 0.119     1.852
| (CHANY:1218500 L1 length:1 (12,21,0)-> (12,21,0))                0.061     1.913
| (CHANX:1085512 L4 length:4 (13,21,0)-> (16,21,0))                0.119     2.031
| (CHANY:1230216 L4 length:4 (16,22,0)-> (16,25,0))                0.119     2.150
| (CHANX:1102020 L1 length:1 (17,25,0)-> (17,25,0))                0.061     2.211
| (CHANY:1233388 L4 length:4 (17,26,0)-> (17,29,0))                0.119     2.330
| (CHANY:1233560 L1 length:1 (17,29,0)-> (17,29,0))                0.061     2.391
| (CHANX:1118356 L4 length:4 (18,29,0)-> (21,29,0))                0.119     2.510
| (CHANY:1245276 L1 length:1 (21,30,0)-> (21,30,0))                0.061     2.571
| (CHANX:1122672 L4 length:4 (22,30,0)-> (25,30,0))                0.119     2.690
| (CHANY:1256992 L1 length:1 (25,31,0)-> (25,31,0))                0.061     2.751
| (CHANX:1126988 L4 length:4 (26,31,0)-> (29,31,0))                0.119     2.870
| (CHANY:1268708 L1 length:1 (29,32,0)-> (29,32,0))                0.061     2.931
| (CHANX:1131304 L4 length:4 (30,32,0)-> (33,32,0))                0.119     3.050
| (CHANY:1280424 L4 length:4 (33,33,0)-> (33,36,0))                0.119     3.169
| (CHANY:1280588 L1 length:1 (33,36,0)-> (33,36,0))                0.061     3.230
| (CHANX:1147840 L4 length:4 (34,36,0)-> (37,36,0))                0.119     3.348
| (CHANY:1289396 L1 length:1 (36,37,0)-> (36,37,0))                0.061     3.409
| (CHANX:1152088 L4 length:4 (37,37,0)-> (40,37,0))                0.119     3.528
| (CHANY:1298236 L4 length:4 (39,38,0)-> (39,41,0))                0.119     3.647
| (CHANX:1164424 L1 length:1 (40,40,0)-> (40,40,0))                0.061     3.708
| (CHANY:1301288 L1 length:1 (40,41,0)-> (40,41,0))                0.061     3.769
| (IPIN:786188 side: (RIGHT,) (40,41,0)0))                         0.101     3.870
| (intra 'bram' routing)                                           0.000     3.870
dout_A[9].WDATA_A1[1] (RS_TDP36K at (40,41))                       0.000     3.870
data arrival time                                                            3.870

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.870
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.074


#Path 15
Startpoint: wen_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].WEN_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wen_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304063 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185774 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052286 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188946 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068602 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192118 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080886 L4 length:4 (4,20,0)-> (7,20,0))                0.119     1.492
| (CHANY:1203930 L1 length:1 (7,21,0)-> (7,21,0))                0.061     1.553
| (CHANX:1085202 L4 length:4 (8,21,0)-> (11,21,0))               0.119     1.672
| (CHANY:1215646 L1 length:1 (11,22,0)-> (11,22,0))              0.061     1.733
| (CHANX:1089518 L4 length:4 (12,22,0)-> (15,22,0))              0.119     1.852
| (CHANY:1227362 L1 length:1 (15,23,0)-> (15,23,0))              0.061     1.913
| (CHANX:1093834 L4 length:4 (16,23,0)-> (19,23,0))              0.119     2.031
| (CHANY:1239078 L1 length:1 (19,24,0)-> (19,24,0))              0.061     2.092
| (CHANX:1098150 L1 length:1 (20,24,0)-> (20,24,0))              0.061     2.153
| (CHANY:1242058 L4 length:4 (20,25,0)-> (20,28,0))              0.119     2.272
| (CHANX:1114466 L1 length:1 (21,28,0)-> (21,28,0))              0.061     2.333
| (CHANY:1245230 L4 length:4 (21,29,0)-> (21,32,0))              0.119     2.452
| (CHANY:1245406 L1 length:1 (21,32,0)-> (21,32,0))              0.061     2.513
| (CHANX:1130798 L4 length:4 (22,32,0)-> (25,32,0))              0.119     2.632
| (CHANY:1257122 L1 length:1 (25,33,0)-> (25,33,0))              0.061     2.693
| (CHANX:1135114 L4 length:4 (26,33,0)-> (29,33,0))              0.119     2.812
| (CHANY:1265906 L1 length:1 (28,34,0)-> (28,34,0))              0.061     2.873
| (CHANX:1139386 L4 length:4 (29,34,0)-> (32,34,0))              0.119     2.992
| (CHANY:1277622 L1 length:1 (32,35,0)-> (32,35,0))              0.061     3.053
| (CHANX:1143702 L4 length:4 (33,35,0)-> (36,35,0))              0.119     3.172
| (CHANY:1286454 L4 length:4 (35,36,0)-> (35,39,0))              0.119     3.290
| (CHANX:1160118 L1 length:1 (36,39,0)-> (36,39,0))              0.061     3.351
| (CHANY:1289626 L4 length:4 (36,40,0)-> (36,43,0))              0.119     3.470
| (CHANX:1172418 L4 length:4 (37,42,0)-> (40,42,0))              0.119     3.589
| (CHANY:1301217 L4 length:4 (40,42,0)-> (40,39,0))              0.119     3.708
| (IPIN:786330 side: (RIGHT,) (40,42,0)0))                       0.101     3.809
| (intra 'bram' routing)                                         0.000     3.809
dout_A[9].WEN_A1[0] (RS_TDP36K at (40,41))                      -0.000     3.809
data arrival time                                                          3.809

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -3.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.073


#Path 16
Startpoint: din_A[13].inpad[0] (.input at (1,7) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[13].inpad[0] (.input at (1,7))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:258195 side: (RIGHT,) (1,7,0)0))                           0.000     0.894
| (CHANY:1185566 L1 length:1 (1,7,0)-> (1,7,0))                    0.061     0.955
| (CHANX:1027918 L4 length:4 (2,7,0)-> (5,7,0))                    0.119     1.074
| (CHANY:1197282 L1 length:1 (5,8,0)-> (5,8,0))                    0.061     1.135
| (CHANX:1032234 L4 length:4 (6,8,0)-> (9,8,0))                    0.119     1.254
| (CHANY:1208998 L1 length:1 (9,9,0)-> (9,9,0))                    0.061     1.315
| (CHANX:1036550 L1 length:1 (10,9,0)-> (10,9,0))                  0.061     1.376
| (CHANY:1211978 L4 length:4 (10,10,0)-> (10,13,0))                0.119     1.495
| (CHANX:1052866 L1 length:1 (11,13,0)-> (11,13,0))                0.061     1.556
| (CHANY:1215150 L4 length:4 (11,14,0)-> (11,17,0))                0.119     1.675
| (CHANX:1069182 L1 length:1 (12,17,0)-> (12,17,0))                0.061     1.736
| (CHANY:1218322 L4 length:4 (12,18,0)-> (12,21,0))                0.119     1.855
| (CHANX:1085498 L1 length:1 (13,21,0)-> (13,21,0))                0.061     1.916
| (CHANY:1221494 L4 length:4 (13,22,0)-> (13,25,0))                0.119     2.034
| (CHANX:1101814 L1 length:1 (14,25,0)-> (14,25,0))                0.061     2.095
| (CHANY:1224666 L4 length:4 (14,26,0)-> (14,29,0))                0.119     2.214
| (CHANX:1110048 L4 length:4 (15,27,0)-> (18,27,0))                0.119     2.333
| (CHANY:1236400 L1 length:1 (18,28,0)-> (18,28,0))                0.061     2.394
| (CHANX:1114364 L4 length:4 (19,28,0)-> (22,28,0))                0.119     2.513
| (CHANY:1248116 L1 length:1 (22,29,0)-> (22,29,0))                0.061     2.574
| (CHANX:1118680 L4 length:4 (23,29,0)-> (26,29,0))                0.119     2.693
| (CHANY:1259832 L1 length:1 (26,30,0)-> (26,30,0))                0.061     2.754
| (CHANX:1122996 L4 length:4 (27,30,0)-> (30,30,0))                0.119     2.873
| (CHANY:1271548 L1 length:1 (30,31,0)-> (30,31,0))                0.061     2.934
| (CHANX:1127312 L4 length:4 (31,31,0)-> (34,31,0))                0.119     3.053
| (CHANX:1127492 L1 length:1 (34,31,0)-> (34,31,0))                0.061     3.114
| (CHANY:1283276 L4 length:4 (34,32,0)-> (34,35,0))                0.119     3.233
| (CHANX:1143808 L1 length:1 (35,35,0)-> (35,35,0))                0.061     3.293
| (CHANY:1286448 L4 length:4 (35,36,0)-> (35,39,0))                0.119     3.412
| (CHANX:1160124 L1 length:1 (36,39,0)-> (36,39,0))                0.061     3.473
| (CHANY:1289620 L4 length:4 (36,40,0)-> (36,43,0))                0.119     3.592
| (CHANX:1172400 L4 length:4 (37,42,0)-> (40,42,0))                0.119     3.711
| (IPIN:786282 side: (TOP,) (40,42,0)0))                           0.101     3.812
| (intra 'bram' routing)                                           0.000     3.812
dout_A[9].WDATA_A1[4] (RS_TDP36K at (40,41))                      -0.000     3.812
data arrival time                                                            3.812

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.812
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.016


#Path 17
Startpoint: din_A[11].inpad[0] (.input at (1,6) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[2] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[11].inpad[0] (.input at (1,6))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:244583 side: (RIGHT,) (1,6,0)0))                           0.000     0.894
| (CHANY:1185518 L4 length:4 (1,6,0)-> (1,9,0))                    0.119     1.013
| (CHANY:1185694 L1 length:1 (1,9,0)-> (1,9,0))                    0.061     1.074
| (CHANX:1036046 L4 length:4 (2,9,0)-> (5,9,0))                    0.119     1.193
| (CHANY:1197410 L1 length:1 (5,10,0)-> (5,10,0))                  0.061     1.254
| (CHANX:1040362 L4 length:4 (6,10,0)-> (9,10,0))                  0.119     1.373
| (CHANX:1040530 L1 length:1 (9,10,0)-> (9,10,0))                  0.061     1.434
| (CHANY:1209150 L4 length:4 (9,11,0)-> (9,14,0))                  0.119     1.553
| (CHANX:1052782 L1 length:1 (10,13,0)-> (10,13,0))                0.061     1.614
| (CHANY:1212258 L4 length:4 (10,14,0)-> (10,17,0))                0.119     1.733
| (CHANX:1069098 L1 length:1 (11,17,0)-> (11,17,0))                0.061     1.794
| (CHANY:1215430 L4 length:4 (11,18,0)-> (11,21,0))                0.119     1.913
| (CHANX:1085478 L4 length:4 (12,21,0)-> (15,21,0))                0.119     2.031
| (CHANY:1227274 L1 length:1 (15,22,0)-> (15,22,0))                0.061     2.092
| (CHANX:1089794 L4 length:4 (16,22,0)-> (19,22,0))                0.119     2.211
| (CHANY:1238990 L1 length:1 (19,23,0)-> (19,23,0))                0.061     2.272
| (CHANX:1094110 L4 length:4 (20,23,0)-> (23,23,0))                0.119     2.391
| (CHANY:1250706 L1 length:1 (23,24,0)-> (23,24,0))                0.061     2.452
| (CHANX:1098426 L4 length:4 (24,24,0)-> (27,24,0))                0.119     2.571
| (CHANY:1262422 L1 length:1 (27,25,0)-> (27,25,0))                0.061     2.632
| (CHANX:1102742 L4 length:4 (28,25,0)-> (31,25,0))                0.119     2.751
| (CHANX:1102934 L4 length:4 (31,25,0)-> (34,25,0))                0.119     2.870
| (CHANX:1103126 L4 length:4 (34,25,0)-> (37,25,0))                0.119     2.989
| (CHANY:1288726 L4 length:4 (36,26,0)-> (36,29,0))                0.119     3.108
| (CHANX:1119542 L1 length:1 (37,29,0)-> (37,29,0))                0.061     3.169
| (CHANY:1291898 L4 length:4 (37,30,0)-> (37,33,0))                0.119     3.287
| (CHANX:1135858 L1 length:1 (38,33,0)-> (38,33,0))                0.061     3.348
| (CHANY:1295070 L4 length:4 (38,34,0)-> (38,37,0))                0.119     3.467
| (CHANX:1152174 L1 length:1 (39,37,0)-> (39,37,0))                0.061     3.528
| (CHANY:1298242 L4 length:4 (39,38,0)-> (39,41,0))                0.119     3.647
| (CHANX:1168490 L1 length:1 (40,41,0)-> (40,41,0))                0.061     3.708
| (IPIN:786162 side: (TOP,) (40,41,0)0))                           0.101     3.809
| (intra 'bram' routing)                                           0.000     3.809
dout_A[9].WDATA_A1[2] (RS_TDP36K at (40,41))                      -0.000     3.809
data arrival time                                                            3.809

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.809
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.013


#Path 18
Startpoint: din_A[17].inpad[0] (.input at (1,9) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[16] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
din_A[17].inpad[0] (.input at (1,9))                                0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:290451 side: (RIGHT,) (1,9,0)0))                            0.000     0.894
| (CHANY:1185710 L4 length:4 (1,9,0)-> (1,12,0))                    0.119     1.013
| (CHANX:1048222 L1 length:1 (2,12,0)-> (2,12,0))                   0.061     1.074
| (CHANY:1188882 L4 length:4 (2,13,0)-> (2,16,0))                   0.119     1.193
| (CHANX:1060490 L4 length:4 (3,15,0)-> (6,15,0))                   0.119     1.312
| (CHANY:1200710 L1 length:1 (6,16,0)-> (6,16,0))                   0.061     1.373
| (CHANX:1064806 L1 length:1 (7,16,0)-> (7,16,0))                   0.061     1.434
| (CHANY:1203690 L4 length:4 (7,17,0)-> (7,20,0))                   0.119     1.553
| (CHANY:1203858 L1 length:1 (7,20,0)-> (7,20,0))                   0.061     1.614
| (CHANX:1081146 L4 length:4 (8,20,0)-> (11,20,0))                  0.119     1.733
| (CHANY:1215574 L1 length:1 (11,21,0)-> (11,21,0))                 0.061     1.794
| (CHANX:1085462 L4 length:4 (12,21,0)-> (15,21,0))                 0.119     1.913
| (CHANY:1227290 L1 length:1 (15,22,0)-> (15,22,0))                 0.061     1.974
| (CHANX:1089778 L4 length:4 (16,22,0)-> (19,22,0))                 0.119     2.092
| (CHANY:1239006 L1 length:1 (19,23,0)-> (19,23,0))                 0.061     2.153
| (CHANX:1094094 L4 length:4 (20,23,0)-> (23,23,0))                 0.119     2.272
| (CHANY:1250722 L1 length:1 (23,24,0)-> (23,24,0))                 0.061     2.333
| (CHANX:1098410 L4 length:4 (24,24,0)-> (27,24,0))                 0.119     2.452
| (CHANY:1259506 L1 length:1 (26,25,0)-> (26,25,0))                 0.061     2.513
| (CHANX:1102682 L4 length:4 (27,25,0)-> (30,25,0))                 0.119     2.632
| (CHANY:1268354 L4 length:4 (29,26,0)-> (29,29,0))                 0.119     2.751
| (CHANX:1119082 L1 length:1 (30,29,0)-> (30,29,0))                 0.061     2.812
| (CHANY:1271526 L4 length:4 (30,30,0)-> (30,33,0))                 0.119     2.931
| (CHANX:1135462 L4 length:4 (31,33,0)-> (34,33,0))                 0.119     3.050
| (CHANY:1283370 L1 length:1 (34,34,0)-> (34,34,0))                 0.061     3.111
| (CHANX:1139778 L4 length:4 (35,34,0)-> (38,34,0))                 0.119     3.230
| (CHANX:1139930 L1 length:1 (38,34,0)-> (38,34,0))                 0.061     3.290
| (CHANY:1295126 L4 length:4 (38,35,0)-> (38,38,0))                 0.119     3.409
| (CHANX:1156246 L1 length:1 (39,38,0)-> (39,38,0))                 0.061     3.470
| (CHANY:1298298 L4 length:4 (39,39,0)-> (39,42,0))                 0.119     3.589
| (CHANX:1172562 L1 length:1 (40,42,0)-> (40,42,0))                 0.061     3.650
| (IPIN:786284 side: (TOP,) (40,42,0)0))                            0.101     3.751
| (intra 'bram' routing)                                            0.000     3.751
dout_A[9].WDATA_A1[16] (RS_TDP36K at (40,41))                      -0.000     3.751
data arrival time                                                             3.751

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.099     0.796
data required time                                                            0.796
-----------------------------------------------------------------------------------
data required time                                                            0.796
data arrival time                                                            -3.751
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.955


#Path 19
Startpoint: din_A[16].inpad[0] (.input at (1,8) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[16].inpad[0] (.input at (1,8))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:271796 side: (RIGHT,) (1,8,0)0))                           0.000     0.894
| (CHANY:1185640 L4 length:4 (1,8,0)-> (1,11,0))                   0.119     1.013
| (CHANX:1044164 L1 length:1 (2,11,0)-> (2,11,0))                  0.061     1.074
| (CHANY:1188812 L4 length:4 (2,12,0)-> (2,15,0))                  0.119     1.193
| (CHANX:1060480 L1 length:1 (3,15,0)-> (3,15,0))                  0.061     1.254
| (CHANY:1191984 L4 length:4 (3,16,0)-> (3,19,0))                  0.119     1.373
| (CHANX:1076796 L1 length:1 (4,19,0)-> (4,19,0))                  0.061     1.434
| (CHANY:1195156 L4 length:4 (4,20,0)-> (4,23,0))                  0.119     1.553
| (CHANX:1093112 L1 length:1 (5,23,0)-> (5,23,0))                  0.061     1.614
| (CHANY:1198328 L4 length:4 (5,24,0)-> (5,27,0))                  0.119     1.733
| (CHANX:1105404 L4 length:4 (6,26,0)-> (9,26,0))                  0.119     1.852
| (CHANY:1210132 L1 length:1 (9,27,0)-> (9,27,0))                  0.061     1.913
| (CHANX:1109720 L4 length:4 (10,27,0)-> (13,27,0))                0.119     2.031
| (CHANY:1221848 L1 length:1 (13,28,0)-> (13,28,0))                0.061     2.092
| (CHANX:1114036 L4 length:4 (14,28,0)-> (17,28,0))                0.119     2.211
| (CHANY:1233564 L1 length:1 (17,29,0)-> (17,29,0))                0.061     2.272
| (CHANX:1118352 L4 length:4 (18,29,0)-> (21,29,0))                0.119     2.391
| (CHANY:1245280 L1 length:1 (21,30,0)-> (21,30,0))                0.061     2.452
| (CHANX:1122668 L4 length:4 (22,30,0)-> (25,30,0))                0.119     2.571
| (CHANY:1256996 L1 length:1 (25,31,0)-> (25,31,0))                0.061     2.632
| (CHANX:1126984 L4 length:4 (26,31,0)-> (29,31,0))                0.119     2.751
| (CHANY:1268712 L4 length:4 (29,32,0)-> (29,35,0))                0.119     2.870
| (CHANY:1268876 L1 length:1 (29,35,0)-> (29,35,0))                0.061     2.931
| (CHANX:1143520 L4 length:4 (30,35,0)-> (33,35,0))                0.119     3.050
| (CHANY:1280592 L1 length:1 (33,36,0)-> (33,36,0))                0.061     3.111
| (CHANX:1147836 L4 length:4 (34,36,0)-> (37,36,0))                0.119     3.230
| (CHANY:1292308 L1 length:1 (37,37,0)-> (37,37,0))                0.061     3.290
| (CHANX:1152152 L4 length:4 (38,37,0)-> (41,37,0))                0.119     3.409
| (CHANY:1301148 L4 length:4 (40,38,0)-> (40,41,0))                0.119     3.528
| (CHANY:1301286 L4 length:4 (40,40,0)-> (40,43,0))                0.119     3.647
| (IPIN:786320 side: (RIGHT,) (40,42,0)0))                         0.101     3.748
| (intra 'bram' routing)                                           0.000     3.748
dout_A[9].WDATA_A1[7] (RS_TDP36K at (40,41))                      -0.000     3.748
data arrival time                                                            3.748

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.748
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.952


#Path 20
Startpoint: din_A[15].inpad[0] (.input at (1,8) clocked by clk_A)
Endpoint  : dout_A[9].WDATA_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[15].inpad[0] (.input at (1,8))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:271807 side: (RIGHT,) (1,8,0)0))                           0.000     0.894
| (CHANY:1185646 L4 length:4 (1,8,0)-> (1,11,0))                   0.119     1.013
| (CHANX:1044158 L1 length:1 (2,11,0)-> (2,11,0))                  0.061     1.074
| (CHANY:1188818 L4 length:4 (2,12,0)-> (2,15,0))                  0.119     1.193
| (CHANX:1060474 L1 length:1 (3,15,0)-> (3,15,0))                  0.061     1.254
| (CHANY:1191990 L4 length:4 (3,16,0)-> (3,19,0))                  0.119     1.373
| (CHANX:1076790 L1 length:1 (4,19,0)-> (4,19,0))                  0.061     1.434
| (CHANY:1195162 L4 length:4 (4,20,0)-> (4,23,0))                  0.119     1.553
| (CHANX:1093106 L1 length:1 (5,23,0)-> (5,23,0))                  0.061     1.614
| (CHANY:1198334 L4 length:4 (5,24,0)-> (5,27,0))                  0.119     1.733
| (CHANX:1109422 L1 length:1 (6,27,0)-> (6,27,0))                  0.061     1.794
| (CHANY:1201506 L4 length:4 (6,28,0)-> (6,31,0))                  0.119     1.913
| (CHANX:1125738 L1 length:1 (7,31,0)-> (7,31,0))                  0.061     1.974
| (CHANY:1204678 L4 length:4 (7,32,0)-> (7,35,0))                  0.119     2.092
| (CHANX:1142118 L4 length:4 (8,35,0)-> (11,35,0))                 0.119     2.211
| (CHANY:1216522 L1 length:1 (11,36,0)-> (11,36,0))                0.061     2.272
| (CHANX:1146434 L4 length:4 (12,36,0)-> (15,36,0))                0.119     2.391
| (CHANY:1228238 L1 length:1 (15,37,0)-> (15,37,0))                0.061     2.452
| (CHANX:1150750 L4 length:4 (16,37,0)-> (19,37,0))                0.119     2.571
| (CHANY:1239954 L1 length:1 (19,38,0)-> (19,38,0))                0.061     2.632
| (CHANX:1155066 L4 length:4 (20,38,0)-> (23,38,0))                0.119     2.751
| (CHANY:1251670 L1 length:1 (23,39,0)-> (23,39,0))                0.061     2.812
| (CHANX:1159382 L4 length:4 (24,39,0)-> (27,39,0))                0.119     2.931
| (CHANX:1159574 L4 length:4 (27,39,0)-> (30,39,0))                0.119     3.050
| (CHANY:1272122 L1 length:1 (30,40,0)-> (30,40,0))                0.061     3.111
| (CHANX:1163890 L4 length:4 (31,40,0)-> (34,40,0))                0.119     3.230
| (CHANY:1283838 L1 length:1 (34,41,0)-> (34,41,0))                0.061     3.290
| (CHANX:1168206 L4 length:4 (35,41,0)-> (38,41,0))                0.119     3.409
| (CHANY:1292638 L1 length:1 (37,42,0)-> (37,42,0))                0.061     3.470
| (CHANX:1172462 L4 length:4 (38,42,0)-> (41,42,0))                0.119     3.589
| (IPIN:786285 side: (TOP,) (40,42,0)0))                           0.101     3.690
| (intra 'bram' routing)                                           0.000     3.690
dout_A[9].WDATA_A1[6] (RS_TDP36K at (40,41))                      -0.000     3.690
data arrival time                                                            3.690

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -3.690
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.894


#Path 21
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].REN_A2[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068608 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192112 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080868 L1 length:1 (4,20,0)-> (4,20,0))                0.061     1.434
| (CHANY:1195212 L4 length:4 (4,21,0)-> (4,24,0))                0.119     1.553
| (CHANY:1195384 L1 length:1 (4,24,0)-> (4,24,0))                0.061     1.614
| (CHANX:1097204 L4 length:4 (5,24,0)-> (8,24,0))                0.119     1.733
| (CHANY:1207100 L1 length:1 (8,25,0)-> (8,25,0))                0.061     1.794
| (CHANX:1101520 L4 length:4 (9,25,0)-> (12,25,0))               0.119     1.913
| (CHANY:1218816 L1 length:1 (12,26,0)-> (12,26,0))              0.061     1.974
| (CHANX:1105836 L4 length:4 (13,26,0)-> (16,26,0))              0.119     2.092
| (CHANY:1230532 L1 length:1 (16,27,0)-> (16,27,0))              0.061     2.153
| (CHANX:1110152 L4 length:4 (17,27,0)-> (20,27,0))              0.119     2.272
| (CHANY:1242248 L4 length:4 (20,28,0)-> (20,31,0))              0.119     2.391
| (CHANY:1242412 L1 length:1 (20,31,0)-> (20,31,0))              0.061     2.452
| (CHANX:1126688 L4 length:4 (21,31,0)-> (24,31,0))              0.119     2.571
| (CHANY:1254128 L1 length:1 (24,32,0)-> (24,32,0))              0.061     2.632
| (CHANX:1131004 L4 length:4 (25,32,0)-> (28,32,0))              0.119     2.751
| (CHANY:1265844 L1 length:1 (28,33,0)-> (28,33,0))              0.061     2.812
| (CHANX:1135320 L4 length:4 (29,33,0)-> (32,33,0))              0.119     2.931
| (CHANY:1277560 L1 length:1 (32,34,0)-> (32,34,0))              0.061     2.992
| (CHANX:1139636 L4 length:4 (33,34,0)-> (36,34,0))              0.119     3.111
| (CHANX:1139824 L4 length:4 (36,34,0)-> (39,34,0))              0.119     3.230
| (CHANX:1140004 L1 length:1 (39,34,0)-> (39,34,0))              0.061     3.290
| (CHANY:1298028 L4 length:4 (39,35,0)-> (39,38,0))              0.119     3.409
| (CHANX:1156320 L1 length:1 (40,38,0)-> (40,38,0))              0.061     3.470
| (CHANY:1301200 L4 length:4 (40,39,0)-> (40,42,0))              0.119     3.589
| (IPIN:786214 side: (RIGHT,) (40,41,0)0))                       0.101     3.690
| (intra 'bram' routing)                                         0.000     3.690
dout_A[9].REN_A2[0] (RS_TDP36K at (40,41))                      -0.000     3.690
data arrival time                                                          3.690

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.085     0.809
data required time                                                         0.809
--------------------------------------------------------------------------------
data required time                                                         0.809
data arrival time                                                         -3.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.881


#Path 22
Startpoint: ren_A.inpad[0] (.input at (1,10) clocked by clk_A)
Endpoint  : dout_A[9].REN_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ren_A.inpad[0] (.input at (1,10))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:304052 side: (RIGHT,) (1,10,0)0))                        0.000     0.894
| (CHANY:1185768 L4 length:4 (1,10,0)-> (1,13,0))                0.119     1.013
| (CHANX:1052292 L1 length:1 (2,13,0)-> (2,13,0))                0.061     1.074
| (CHANY:1188940 L4 length:4 (2,14,0)-> (2,17,0))                0.119     1.193
| (CHANX:1068608 L1 length:1 (3,17,0)-> (3,17,0))                0.061     1.254
| (CHANY:1192112 L4 length:4 (3,18,0)-> (3,21,0))                0.119     1.373
| (CHANX:1080868 L1 length:1 (4,20,0)-> (4,20,0))                0.061     1.434
| (CHANY:1195212 L4 length:4 (4,21,0)-> (4,24,0))                0.119     1.553
| (CHANY:1195384 L1 length:1 (4,24,0)-> (4,24,0))                0.061     1.614
| (CHANX:1097204 L4 length:4 (5,24,0)-> (8,24,0))                0.119     1.733
| (CHANY:1207100 L1 length:1 (8,25,0)-> (8,25,0))                0.061     1.794
| (CHANX:1101520 L4 length:4 (9,25,0)-> (12,25,0))               0.119     1.913
| (CHANY:1218816 L1 length:1 (12,26,0)-> (12,26,0))              0.061     1.974
| (CHANX:1105836 L4 length:4 (13,26,0)-> (16,26,0))              0.119     2.092
| (CHANY:1230532 L1 length:1 (16,27,0)-> (16,27,0))              0.061     2.153
| (CHANX:1110152 L4 length:4 (17,27,0)-> (20,27,0))              0.119     2.272
| (CHANY:1242248 L4 length:4 (20,28,0)-> (20,31,0))              0.119     2.391
| (CHANY:1242412 L1 length:1 (20,31,0)-> (20,31,0))              0.061     2.452
| (CHANX:1126688 L4 length:4 (21,31,0)-> (24,31,0))              0.119     2.571
| (CHANY:1254128 L1 length:1 (24,32,0)-> (24,32,0))              0.061     2.632
| (CHANX:1131004 L4 length:4 (25,32,0)-> (28,32,0))              0.119     2.751
| (CHANY:1265844 L1 length:1 (28,33,0)-> (28,33,0))              0.061     2.812
| (CHANX:1135320 L4 length:4 (29,33,0)-> (32,33,0))              0.119     2.931
| (CHANY:1277560 L1 length:1 (32,34,0)-> (32,34,0))              0.061     2.992
| (CHANX:1139636 L4 length:4 (33,34,0)-> (36,34,0))              0.119     3.111
| (CHANX:1139824 L4 length:4 (36,34,0)-> (39,34,0))              0.119     3.230
| (CHANX:1140004 L1 length:1 (39,34,0)-> (39,34,0))              0.061     3.290
| (CHANY:1298028 L4 length:4 (39,35,0)-> (39,38,0))              0.119     3.409
| (CHANX:1156320 L1 length:1 (40,38,0)-> (40,38,0))              0.061     3.470
| (CHANY:1301200 L4 length:4 (40,39,0)-> (40,42,0))              0.119     3.589
| (IPIN:786214 side: (RIGHT,) (40,41,0)0))                       0.101     3.690
| (intra 'bram' routing)                                         0.000     3.690
dout_A[9].REN_A1[0] (RS_TDP36K at (40,41))                      -0.000     3.690
data arrival time                                                          3.690

clock clk_A (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.081     0.813
data required time                                                         0.813
--------------------------------------------------------------------------------
data required time                                                         0.813
data arrival time                                                         -3.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.877


#Path 23
Startpoint: dout_A[9].RDATA_A1[16] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[17].outpad[0] (.output at (51,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[16] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785983 side: (RIGHT,) (40,41,0)0))                          0.000     1.187
| (CHANY:1301344 L4 length:4 (40,41,0)-> (40,44,0))                 0.119     1.306
| (CHANY:1301426 L1 length:1 (40,43,0)-> (40,43,0))                 0.061     1.367
| (CHANX:1176730 L4 length:4 (41,43,0)-> (44,43,0))                 0.119     1.486
| (CHANY:1313142 L1 length:1 (44,44,0)-> (44,44,0))                 0.061     1.547
| (CHANX:1181046 L4 length:4 (45,44,0)-> (48,44,0))                 0.119     1.666
| (CHANX:1181238 L4 length:4 (48,44,0)-> (51,44,0))                 0.119     1.785
| (CHANY:1333483 L4 length:2 (51,44,0)-> (51,43,0))                 0.119     1.903
| (IPIN:966366 side: (RIGHT,) (51,44,0)0))                          0.101     2.004
| (intra 'io' routing)                                              0.733     2.737
out:dout_A[17].outpad[0] (.output at (51,44))                       0.000     2.737
data arrival time                                                             2.737

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.737
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.737


#Path 24
Startpoint: dout_A[9].RDATA_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[16].outpad[0] (.output at (51,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[7] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785974 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168534 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANX:1168726 L4 length:4 (43,41,0)-> (46,41,0))                 0.119     1.425
| (CHANX:1168852 L4 length:4 (45,41,0)-> (48,41,0))                 0.119     1.544
| (CHANX:1169040 L4 length:4 (48,41,0)-> (51,41,0))                 0.119     1.663
| (CHANX:1169220 L1 length:1 (51,41,0)-> (51,41,0))                 0.061     1.724
| (CHANY:1333420 L4 length:3 (51,42,0)-> (51,44,0))                 0.119     1.842
| (CHANY:1333526 L1 length:1 (51,44,0)-> (51,44,0))                 0.061     1.903
| (IPIN:966367 side: (RIGHT,) (51,44,0)0))                          0.101     2.004
| (intra 'io' routing)                                              0.733     2.737
out:dout_A[16].outpad[0] (.output at (51,44))                       0.000     2.737
data arrival time                                                             2.737

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.737
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.737


#Path 25
Startpoint: dout_A[9].RDATA_A1[0] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[9].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[9].RDATA_A1[0] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:785967 side: (TOP,) (40,41,0)0))                           0.000     1.187
| (CHANX:1168536 L4 length:4 (40,41,0)-> (43,41,0))                0.119     1.306
| (CHANY:1310104 L1 length:1 (43,42,0)-> (43,42,0))                0.061     1.367
| (CHANX:1172852 L4 length:4 (44,42,0)-> (47,42,0))                0.119     1.486
| (CHANY:1321820 L1 length:1 (47,43,0)-> (47,43,0))                0.061     1.547
| (CHANX:1177087 L1 length:1 (47,43,0)-> (47,43,0))                0.061     1.608
| (CHANY:1318972 L1 length:1 (46,44,0)-> (46,44,0))                0.061     1.669
| (CHANX:1181168 L4 length:4 (47,44,0)-> (50,44,0))                0.119     1.788
| (CHANY:1327717 L1 length:1 (49,44,0)-> (49,44,0))                0.061     1.849
| (IPIN:960598 side: (RIGHT,) (49,44,0)0))                         0.101     1.949
| (intra 'io' routing)                                             0.733     2.682
out:dout_A[9].outpad[0] (.output at (49,44))                       0.000     2.682
data arrival time                                                            2.682

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.682
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.682


#Path 26
Startpoint: dout_A[9].RDATA_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[14].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[5] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785972 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168546 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1307194 L1 length:1 (42,42,0)-> (42,42,0))                 0.061     1.367
| (CHANX:1172786 L4 length:4 (43,42,0)-> (46,42,0))                 0.119     1.486
| (CHANX:1172904 L4 length:4 (45,42,0)-> (48,42,0))                 0.119     1.605
| (CHANY:1318890 L1 length:1 (46,43,0)-> (46,43,0))                 0.061     1.666
| (CHANX:1177122 L4 length:4 (47,43,0)-> (50,43,0))                 0.119     1.785
| (CHANY:1327706 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.846
| (IPIN:960593 side: (RIGHT,) (49,44,0)0))                          0.101     1.946
| (intra 'io' routing)                                              0.733     2.679
out:dout_A[14].outpad[0] (.output at (49,44))                       0.000     2.679
data arrival time                                                             2.679

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.679


#Path 27
Startpoint: dout_A[9].RDATA_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[13].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[4] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785971 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168544 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1307188 L1 length:1 (42,42,0)-> (42,42,0))                 0.061     1.367
| (CHANX:1172792 L4 length:4 (43,42,0)-> (46,42,0))                 0.119     1.486
| (CHANX:1172988 L4 length:4 (46,42,0)-> (49,42,0))                 0.119     1.605
| (CHANY:1324712 L1 length:1 (48,43,0)-> (48,43,0))                 0.061     1.666
| (CHANX:1177252 L4 length:4 (49,43,0)-> (52,43,0))                 0.119     1.785
| (CHANY:1327708 L1 length:1 (49,44,0)-> (49,44,0))                 0.061     1.846
| (IPIN:960594 side: (RIGHT,) (49,44,0)0))                          0.101     1.946
| (intra 'io' routing)                                              0.733     2.679
out:dout_A[13].outpad[0] (.output at (49,44))                       0.000     2.679
data arrival time                                                             2.679

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.679
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.679


#Path 28
Startpoint: dout_A[9].RDATA_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[12].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[3] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785970 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168542 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1310098 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.367
| (CHANX:1172858 L4 length:4 (44,42,0)-> (47,42,0))                 0.119     1.486
| (CHANY:1321593 L4 length:4 (47,42,0)-> (47,39,0))                 0.119     1.605
| (CHANX:1164986 L4 length:4 (48,40,0)-> (51,40,0))                 0.119     1.724
| (CHANY:1327552 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     1.842
| (IPIN:960595 side: (RIGHT,) (49,44,0)0))                          0.101     1.943
| (intra 'io' routing)                                              0.733     2.676
out:dout_A[12].outpad[0] (.output at (49,44))                       0.000     2.676
data arrival time                                                             2.676

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.676
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.676


#Path 29
Startpoint: dout_A[9].RDATA_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[15].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[6] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785973 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168548 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1310092 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.367
| (CHANX:1172864 L4 length:4 (44,42,0)-> (47,42,0))                 0.119     1.486
| (CHANY:1318900 L1 length:1 (46,43,0)-> (46,43,0))                 0.061     1.547
| (CHANX:1177112 L4 length:4 (47,43,0)-> (50,43,0))                 0.119     1.666
| (CHANY:1327740 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.785
| (IPIN:960592 side: (RIGHT,) (49,44,0)0))                          0.101     1.885
| (intra 'io' routing)                                              0.733     2.618
out:dout_A[15].outpad[0] (.output at (49,44))                       0.000     2.618
data arrival time                                                             2.618

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.618
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.618


#Path 30
Startpoint: dout_A[9].RDATA_A1[2] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[11].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[2] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785969 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168540 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1310100 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.367
| (CHANX:1172856 L4 length:4 (44,42,0)-> (47,42,0))                 0.119     1.486
| (CHANY:1321816 L1 length:1 (47,43,0)-> (47,43,0))                 0.061     1.547
| (CHANX:1177172 L4 length:4 (48,43,0)-> (51,43,0))                 0.119     1.666
| (CHANY:1327726 L4 length:1 (49,44,0)-> (49,44,0))                 0.119     1.785
| (IPIN:960596 side: (RIGHT,) (49,44,0)0))                          0.101     1.885
| (intra 'io' routing)                                              0.733     2.618
out:dout_A[11].outpad[0] (.output at (49,44))                       0.000     2.618
data arrival time                                                             2.618

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.618
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.618


#Path 31
Startpoint: dout_A[9].RDATA_A1[1] (RS_TDP36K at (40,41) clocked by clk_A)
Endpoint  : out:dout_A[10].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[9].RDATA_A1[1] (RS_TDP36K at (40,41)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:785968 side: (TOP,) (40,41,0)0))                            0.000     1.187
| (CHANX:1168538 L4 length:4 (40,41,0)-> (43,41,0))                 0.119     1.306
| (CHANY:1310102 L1 length:1 (43,42,0)-> (43,42,0))                 0.061     1.367
| (CHANX:1172854 L4 length:4 (44,42,0)-> (47,42,0))                 0.119     1.486
| (CHANX:1173046 L4 length:4 (47,42,0)-> (50,42,0))                 0.119     1.605
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                 0.119     1.724
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                          0.101     1.824
| (intra 'io' routing)                                              0.733     2.557
out:dout_A[10].outpad[0] (.output at (49,44))                       0.000     2.557
data arrival time                                                             2.557

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.557
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.557


#Path 32
Startpoint: dout_A[0].RDATA_A1[16] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[8].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                    0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.293     1.187
dout_A[0].RDATA_A1[16] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                            0.000     1.187
| (OPIN:788751 side: (RIGHT,) (52,41,0)0))                          0.000     1.187
| (CHANY:1336288 L4 length:4 (52,41,0)-> (52,44,0))                 0.119     1.306
| (CHANX:1177397 L1 length:1 (52,43,0)-> (52,43,0))                 0.061     1.367
| (CHANY:1333305 L4 length:4 (51,43,0)-> (51,40,0))                 0.119     1.486
| (CHANX:1164989 L4 length:4 (51,40,0)-> (48,40,0))                 0.119     1.605
| (CHANY:1327558 L4 length:4 (49,41,0)-> (49,44,0))                 0.119     1.724
| (IPIN:960599 side: (RIGHT,) (49,44,0)0))                          0.101     1.824
| (intra 'io' routing)                                              0.733     2.557
out:dout_A[8].outpad[0] (.output at (49,44))                        0.000     2.557
data arrival time                                                             2.557

clock clk_A (rise edge)                                             0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.557
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.557


#Path 33
Startpoint: dout_A[0].RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[6].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788741 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169109 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1324601 L1 length:1 (48,41,0)-> (48,41,0))                0.061     1.367
| (CHANX:1165018 L1 length:1 (49,40,0)-> (49,40,0))                0.061     1.428
| (CHANY:1327542 L4 length:4 (49,41,0)-> (49,44,0))                0.119     1.547
| (CHANY:1327668 L4 length:2 (49,43,0)-> (49,44,0))                0.119     1.666
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                         0.101     1.766
| (intra 'io' routing)                                             0.733     2.499
out:dout_A[6].outpad[0] (.output at (49,44))                       0.000     2.499
data arrival time                                                            2.499

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.499
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.499


#Path 34
Startpoint: dout_A[0].RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[5].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788740 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169107 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1324603 L1 length:1 (48,41,0)-> (48,41,0))                0.061     1.367
| (CHANX:1165020 L1 length:1 (49,40,0)-> (49,40,0))                0.061     1.428
| (CHANY:1327540 L4 length:4 (49,41,0)-> (49,44,0))                0.119     1.547
| (CHANY:1327596 L4 length:3 (49,42,0)-> (49,44,0))                0.119     1.666
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                         0.101     1.766
| (intra 'io' routing)                                             0.733     2.499
out:dout_A[5].outpad[0] (.output at (49,44))                       0.000     2.499
data arrival time                                                            2.499

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.499
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.499


#Path 35
Startpoint: dout_A[0].RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[3].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788738 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169103 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1324684 L4 length:3 (48,42,0)-> (48,44,0))                0.119     1.425
| (CHANX:1177206 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.486
| (CHANY:1327738 L4 length:1 (49,44,0)-> (49,44,0))                0.119     1.605
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                         0.101     1.705
| (intra 'io' routing)                                             0.733     2.438
out:dout_A[3].outpad[0] (.output at (49,44))                       0.000     2.438
data arrival time                                                            2.438

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.438
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.438


#Path 36
Startpoint: dout_A[0].RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[2].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788737 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169101 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1324682 L4 length:3 (48,42,0)-> (48,44,0))                0.119     1.425
| (CHANX:1173134 L1 length:1 (49,42,0)-> (49,42,0))                0.061     1.486
| (CHANY:1327682 L4 length:2 (49,43,0)-> (49,44,0))                0.119     1.605
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                         0.101     1.705
| (intra 'io' routing)                                             0.733     2.438
out:dout_A[2].outpad[0] (.output at (49,44))                       0.000     2.438
data arrival time                                                            2.438

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.438
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.438


#Path 37
Startpoint: dout_A[0].RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[4].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788739 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169265 L1 length:1 (52,41,0)-> (52,41,0))                0.061     1.248
| (CHANY:1333390 L1 length:1 (51,42,0)-> (51,42,0))                0.061     1.309
| (CHANX:1173265 L1 length:1 (51,42,0)-> (51,42,0))                0.061     1.370
| (CHANY:1330542 L1 length:1 (50,43,0)-> (50,43,0))                0.061     1.431
| (CHANX:1177265 L1 length:1 (50,43,0)-> (50,43,0))                0.061     1.492
| (CHANY:1327694 L1 length:1 (49,44,0)-> (49,44,0))                0.061     1.553
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                         0.101     1.653
| (intra 'io' routing)                                             0.733     2.386
out:dout_A[4].outpad[0] (.output at (49,44))                       0.000     2.386
data arrival time                                                            2.386

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.386
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.386


#Path 38
Startpoint: dout_A[0].RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[0].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788735 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169097 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1324613 L1 length:1 (48,41,0)-> (48,41,0))                0.061     1.367
| (CHANX:1165030 L1 length:1 (49,40,0)-> (49,40,0))                0.061     1.428
| (CHANY:1327530 L4 length:4 (49,41,0)-> (49,44,0))                0.119     1.547
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                         0.101     1.647
| (intra 'io' routing)                                             0.733     2.380
out:dout_A[0].outpad[0] (.output at (49,44))                       0.000     2.380
data arrival time                                                            2.380

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.380
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.380


#Path 39
Startpoint: dout_A[0].RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[7].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788742 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169111 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1327606 L4 length:3 (49,42,0)-> (49,44,0))                0.119     1.425
| (CHANY:1327732 L4 length:1 (49,44,0)-> (49,44,0))                0.119     1.544
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                         0.101     1.644
| (intra 'io' routing)                                             0.733     2.377
out:dout_A[7].outpad[0] (.output at (49,44))                       0.000     2.377
data arrival time                                                            2.377

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.377
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.377


#Path 40
Startpoint: dout_A[0].RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk_A)
Endpoint  : out:dout_A[1].outpad[0] (.output at (49,44) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
dout_A[0].RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:788736 side: (TOP,) (52,41,0)0))                           0.000     1.187
| (CHANX:1169115 L4 length:4 (52,41,0)-> (49,41,0))                0.119     1.306
| (CHANY:1327618 L4 length:3 (49,42,0)-> (49,44,0))                0.119     1.425
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                         0.101     1.526
| (intra 'io' routing)                                             0.733     2.258
out:dout_A[1].outpad[0] (.output at (49,44))                       0.000     2.258
data arrival time                                                            2.258

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.258
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.258


#Path 41
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[8] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176785 L4 length:4 (45,43,0)-> (42,43,0))               0.119     1.193
| (CHANX:1176773 L1 length:1 (42,43,0)-> (42,43,0))               0.061     1.254
| (CHANY:1304418 L1 length:1 (41,44,0)-> (41,44,0))               0.061     1.315
| (CHANX:1180773 L1 length:1 (41,44,0)-> (41,44,0))               0.061     1.376
| (CHANY:1301345 L4 length:4 (40,44,0)-> (40,41,0))               0.119     1.495
| (CHANX:1176625 L1 length:1 (40,43,0)-> (40,43,0))               0.061     1.556
| (IPIN:786357 side: (TOP,) (40,43,0)0))                          0.101     1.657
| (intra 'bram' routing)                                          0.000     1.657
dout_A[9].ADDR_A1[8] (RS_TDP36K at (40,41))                       0.000     1.657
data arrival time                                                           1.657

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.657
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.974


#Path 42
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176841 L4 length:4 (46,43,0)-> (43,43,0))               0.119     1.193
| (CHANY:1307269 L1 length:1 (42,43,0)-> (42,43,0))               0.061     1.254
| (CHANX:1172525 L4 length:4 (42,42,0)-> (39,42,0))               0.119     1.373
| (CHANX:1172629 L1 length:1 (41,42,0)-> (41,42,0))               0.061     1.434
| (CHANY:1301209 L4 length:4 (40,42,0)-> (40,39,0))               0.119     1.553
| (IPIN:786322 side: (RIGHT,) (40,42,0)0))                        0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A1[7] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.971


#Path 43
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321815 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172859 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANX:1172675 L4 length:4 (44,42,0)-> (41,42,0))               0.119     1.373
| (CHANX:1172635 L1 length:1 (41,42,0)-> (41,42,0))               0.061     1.434
| (CHANY:1301203 L4 length:4 (40,42,0)-> (40,39,0))               0.119     1.553
| (IPIN:786310 side: (RIGHT,) (40,42,0)0))                        0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A1[5] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.971


#Path 44
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44,0)-> (51,41,0))               0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40,0)-> (48,40,0))               0.119     1.132
| (CHANY:1321702 L1 length:1 (47,41,0)-> (47,41,0))               0.061     1.193
| (CHANX:1168777 L4 length:4 (47,41,0)-> (44,41,0))               0.119     1.312
| (CHANY:1310118 L1 length:1 (43,42,0)-> (43,42,0))               0.061     1.373
| (CHANX:1172585 L4 length:4 (43,42,0)-> (40,42,0))               0.119     1.492
| (CHANX:1172557 L1 length:1 (40,42,0)-> (40,42,0))               0.061     1.553
| (IPIN:786281 side: (TOP,) (40,42,0)0))                          0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A1[6] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.971


#Path 45
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[13] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324711 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANY:1324679 L1 length:1 (48,42,0)-> (48,42,0))                0.061     1.074
| (CHANX:1169096 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.193
| (CHANX:1169194 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.254
| (CHANY:1333321 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.315
| (CHANX:1165194 L1 length:1 (52,40,0)-> (52,40,0))                0.061     1.376
| (CHANY:1336294 L4 length:4 (52,41,0)-> (52,44,0))                0.119     1.495
| (IPIN:789087 side: (RIGHT,) (52,42,0)0))                         0.101     1.596
| (intra 'bram' routing)                                           0.000     1.596
dout_A[0].ADDR_A1[13] (RS_TDP36K at (52,41))                       0.000     1.596
data arrival time                                                            1.596

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.596
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.913


#Path 46
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[13] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324711 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANY:1324679 L1 length:1 (48,42,0)-> (48,42,0))                0.061     1.074
| (CHANX:1168843 L4 length:4 (48,41,0)-> (45,41,0))                0.119     1.193
| (CHANY:1312963 L1 length:1 (44,41,0)-> (44,41,0))                0.061     1.254
| (CHANX:1164527 L4 length:4 (44,40,0)-> (41,40,0))                0.119     1.373
| (CHANY:1301324 L4 length:4 (40,41,0)-> (40,44,0))                0.119     1.492
| (IPIN:786323 side: (RIGHT,) (40,42,0)0))                         0.101     1.593
| (intra 'bram' routing)                                           0.000     1.593
dout_A[9].ADDR_A1[13] (RS_TDP36K at (40,41))                       0.000     1.593
data arrival time                                                            1.593

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.593
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.910


#Path 47
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321817 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172857 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANX:1172731 L4 length:4 (45,42,0)-> (42,42,0))               0.119     1.373
| (CHANX:1172609 L4 length:4 (43,42,0)-> (40,42,0))               0.119     1.492
| (IPIN:786290 side: (TOP,) (40,42,0)0))                          0.101     1.593
| (intra 'bram' routing)                                          0.000     1.593
dout_A[9].ADDR_A1[4] (RS_TDP36K at (40,41))                       0.000     1.593
data arrival time                                                           1.593

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.593
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.910


#Path 48
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[8] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176785 L4 length:4 (45,43,0)-> (42,43,0))               0.119     1.193
| (CHANX:1176773 L1 length:1 (42,43,0)-> (42,43,0))               0.061     1.254
| (CHANY:1304418 L1 length:1 (41,44,0)-> (41,44,0))               0.061     1.315
| (CHANX:1180773 L1 length:1 (41,44,0)-> (41,44,0))               0.061     1.376
| (CHANY:1301345 L4 length:4 (40,44,0)-> (40,41,0))               0.119     1.495
| (CHANX:1176625 L1 length:1 (40,43,0)-> (40,43,0))               0.061     1.556
| (IPIN:786357 side: (TOP,) (40,43,0)0))                          0.101     1.657
| (intra 'bram' routing)                                          0.000     1.657
dout_A[9].ADDR_A2[8] (RS_TDP36K at (40,41))                       0.000     1.657
data arrival time                                                           1.657

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.657
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.888


#Path 49
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[5] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333531 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177175 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321815 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172859 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANX:1172675 L4 length:4 (44,42,0)-> (41,42,0))               0.119     1.373
| (CHANX:1172635 L1 length:1 (41,42,0)-> (41,42,0))               0.061     1.434
| (CHANY:1301203 L4 length:4 (40,42,0)-> (40,39,0))               0.119     1.553
| (IPIN:786310 side: (RIGHT,) (40,42,0)0))                        0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A2[5] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.885


#Path 50
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[6] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44,0)-> (51,41,0))               0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40,0)-> (48,40,0))               0.119     1.132
| (CHANY:1321702 L1 length:1 (47,41,0)-> (47,41,0))               0.061     1.193
| (CHANX:1168777 L4 length:4 (47,41,0)-> (44,41,0))               0.119     1.312
| (CHANY:1310118 L1 length:1 (43,42,0)-> (43,42,0))               0.061     1.373
| (CHANX:1172585 L4 length:4 (43,42,0)-> (40,42,0))               0.119     1.492
| (CHANX:1172557 L1 length:1 (40,42,0)-> (40,42,0))               0.061     1.553
| (IPIN:786281 side: (TOP,) (40,42,0)0))                          0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A2[6] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.885


#Path 51
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[7] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176841 L4 length:4 (46,43,0)-> (43,43,0))               0.119     1.193
| (CHANY:1307269 L1 length:1 (42,43,0)-> (42,43,0))               0.061     1.254
| (CHANX:1172525 L4 length:4 (42,42,0)-> (39,42,0))               0.119     1.373
| (CHANX:1172629 L1 length:1 (41,42,0)-> (41,42,0))               0.061     1.434
| (CHANY:1301209 L4 length:4 (40,42,0)-> (40,39,0))               0.119     1.553
| (IPIN:786322 side: (RIGHT,) (40,42,0)0))                        0.101     1.654
| (intra 'bram' routing)                                          0.000     1.654
dout_A[9].ADDR_A2[7] (RS_TDP36K at (40,41))                       0.000     1.654
data arrival time                                                           1.654

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.654
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.885


#Path 52
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[11] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANY:1313075 L1 length:1 (44,43,0)-> (44,43,0))                0.061     1.135
| (CHANX:1172671 L4 length:4 (44,42,0)-> (41,42,0))                0.119     1.254
| (CHANX:1172623 L1 length:1 (41,42,0)-> (41,42,0))                0.061     1.315
| (CHANY:1301420 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.376
| (CHANX:1176623 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.437
| (IPIN:786372 side: (TOP,) (40,43,0)0))                           0.101     1.538
| (intra 'bram' routing)                                           0.000     1.538
dout_A[9].ADDR_A1[11] (RS_TDP36K at (40,41))                       0.000     1.538
data arrival time                                                            1.538

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.538
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.855


#Path 53
Startpoint: addr_A[11].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[14] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[11].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324785 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176993 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANY:1313069 L1 length:1 (44,43,0)-> (44,43,0))                0.061     1.135
| (CHANX:1172677 L4 length:4 (44,42,0)-> (41,42,0))                0.119     1.254
| (CHANY:1301474 L4 length:2 (40,43,0)-> (40,44,0))                0.119     1.373
| (CHANX:1176631 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.434
| (IPIN:786360 side: (TOP,) (40,43,0)0))                           0.101     1.535
| (intra 'bram' routing)                                           0.000     1.535
dout_A[9].ADDR_A1[14] (RS_TDP36K at (40,41))                       0.000     1.535
data arrival time                                                            1.535

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.535
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.852


#Path 54
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321819 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172855 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANY:1310103 L1 length:1 (43,42,0)-> (43,42,0))               0.061     1.315
| (CHANX:1168539 L4 length:4 (43,41,0)-> (40,41,0))               0.119     1.434
| (IPIN:786184 side: (TOP,) (40,41,0)0))                          0.101     1.535
| (intra 'bram' routing)                                          0.000     1.535
dout_A[9].ADDR_A1[3] (RS_TDP36K at (40,41))                       0.000     1.535
data arrival time                                                           1.535

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.535
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.852


#Path 55
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[13] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324711 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANY:1324679 L1 length:1 (48,42,0)-> (48,42,0))                0.061     1.074
| (CHANX:1169096 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.193
| (CHANX:1169194 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.254
| (CHANY:1333321 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.315
| (CHANX:1165194 L1 length:1 (52,40,0)-> (52,40,0))                0.061     1.376
| (CHANY:1336294 L4 length:4 (52,41,0)-> (52,44,0))                0.119     1.495
| (IPIN:789087 side: (RIGHT,) (52,42,0)0))                         0.101     1.596
| (intra 'bram' routing)                                           0.000     1.596
dout_A[0].ADDR_A2[13] (RS_TDP36K at (52,41))                       0.000     1.596
data arrival time                                                            1.596

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.596
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.827


#Path 56
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[4] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321817 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172857 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANX:1172731 L4 length:4 (45,42,0)-> (42,42,0))               0.119     1.373
| (CHANX:1172609 L4 length:4 (43,42,0)-> (40,42,0))               0.119     1.492
| (IPIN:786290 side: (TOP,) (40,42,0)0))                          0.101     1.593
| (intra 'bram' routing)                                          0.000     1.593
dout_A[9].ADDR_A2[4] (RS_TDP36K at (40,41))                       0.000     1.593
data arrival time                                                           1.593

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.593
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.824


#Path 57
Startpoint: addr_A[10].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[13] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[10].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324711 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANY:1324679 L1 length:1 (48,42,0)-> (48,42,0))                0.061     1.074
| (CHANX:1168843 L4 length:4 (48,41,0)-> (45,41,0))                0.119     1.193
| (CHANY:1312963 L1 length:1 (44,41,0)-> (44,41,0))                0.061     1.254
| (CHANX:1164527 L4 length:4 (44,40,0)-> (41,40,0))                0.119     1.373
| (CHANY:1301324 L4 length:4 (40,41,0)-> (40,44,0))                0.119     1.492
| (IPIN:786323 side: (RIGHT,) (40,42,0)0))                         0.101     1.593
| (intra 'bram' routing)                                           0.000     1.593
dout_A[9].ADDR_A2[13] (RS_TDP36K at (40,41))                       0.000     1.593
data arrival time                                                            1.593

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.593
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.824


#Path 58
Startpoint: din_A[1].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[1].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957574 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324781 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1177198 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.016
| (CHANY:1327629 L1 length:1 (49,43,0)-> (49,43,0))                0.061     1.077
| (CHANX:1173198 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.138
| (CHANY:1330477 L1 length:1 (50,42,0)-> (50,42,0))                0.061     1.199
| (CHANX:1169198 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.260
| (CHANY:1333325 L1 length:1 (51,41,0)-> (51,41,0))                0.061     1.321
| (CHANX:1165198 L1 length:1 (52,40,0)-> (52,40,0))                0.061     1.382
| (CHANY:1336290 L4 length:4 (52,41,0)-> (52,44,0))                0.119     1.501
| (IPIN:788960 side: (RIGHT,) (52,41,0)0))                         0.101     1.602
| (intra 'bram' routing)                                           0.000     1.602
dout_A[0].WDATA_A1[1] (RS_TDP36K at (52,41))                      -0.000     1.602
data arrival time                                                            1.602

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.602
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.806


#Path 59
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[12] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANX:1176871 L4 length:4 (46,43,0)-> (43,43,0))                0.119     1.193
| (CHANY:1310183 L1 length:1 (43,43,0)-> (43,43,0))                0.061     1.254
| (CHANX:1172587 L4 length:4 (43,42,0)-> (40,42,0))                0.119     1.373
| (IPIN:786286 side: (TOP,) (40,42,0)0))                           0.101     1.474
| (intra 'bram' routing)                                           0.000     1.474
dout_A[9].ADDR_A1[12] (RS_TDP36K at (40,41))                       0.000     1.474
data arrival time                                                            1.474

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.474
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.791


#Path 60
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[10] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324793 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176985 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANX:1176859 L4 length:4 (46,43,0)-> (43,43,0))                0.119     1.193
| (CHANX:1176675 L4 length:4 (43,43,0)-> (40,43,0))                0.119     1.312
| (CHANX:1176635 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.373
| (IPIN:786362 side: (TOP,) (40,43,0)0))                           0.101     1.474
| (intra 'bram' routing)                                           0.000     1.474
dout_A[9].ADDR_A1[10] (RS_TDP36K at (40,41))                       0.000     1.474
data arrival time                                                            1.474

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.474
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.791


#Path 61
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[11] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANY:1313075 L1 length:1 (44,43,0)-> (44,43,0))                0.061     1.135
| (CHANX:1172671 L4 length:4 (44,42,0)-> (41,42,0))                0.119     1.254
| (CHANX:1172623 L1 length:1 (41,42,0)-> (41,42,0))                0.061     1.315
| (CHANY:1301420 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.376
| (CHANX:1176623 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.437
| (IPIN:786372 side: (TOP,) (40,43,0)0))                           0.101     1.538
| (intra 'bram' routing)                                           0.000     1.538
dout_A[9].ADDR_A2[11] (RS_TDP36K at (40,41))                       0.000     1.538
data arrival time                                                            1.538

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.538
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.769


#Path 62
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[3] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333535 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177171 L4 length:4 (51,43,0)-> (48,43,0))               0.119     1.074
| (CHANY:1321819 L1 length:1 (47,43,0)-> (47,43,0))               0.061     1.135
| (CHANX:1172855 L4 length:4 (47,42,0)-> (44,42,0))               0.119     1.254
| (CHANY:1310103 L1 length:1 (43,42,0)-> (43,42,0))               0.061     1.315
| (CHANX:1168539 L4 length:4 (43,41,0)-> (40,41,0))               0.119     1.434
| (IPIN:786184 side: (TOP,) (40,41,0)0))                          0.101     1.535
| (intra 'bram' routing)                                          0.000     1.535
dout_A[9].ADDR_A2[3] (RS_TDP36K at (40,41))                       0.000     1.535
data arrival time                                                           1.535

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.535
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.766


#Path 63
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333561 L4 length:1 (51,44,0)-> (51,44,0))               0.119     1.013
| (CHANX:1177434 L4 length:4 (52,43,0)-> (55,43,0))               0.119     1.132
| (CHANY:1336223 L4 length:4 (52,43,0)-> (52,40,0))               0.119     1.251
| (CHANX:1169261 L1 length:1 (52,41,0)-> (52,41,0))               0.061     1.312
| (IPIN:788947 side: (TOP,) (52,41,0)0))                          0.101     1.413
| (intra 'bram' routing)                                          0.000     1.413
dout_A[0].ADDR_A1[3] (RS_TDP36K at (52,41))                       0.000     1.413
data arrival time                                                           1.413

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.413
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.730


#Path 64
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A1[9] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324795 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176983 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176791 L4 length:4 (45,43,0)-> (42,43,0))               0.119     1.193
| (CHANX:1176599 L4 length:4 (42,43,0)-> (39,43,0))               0.119     1.312
| (IPIN:786367 side: (TOP,) (40,43,0)0))                          0.101     1.413
| (intra 'bram' routing)                                          0.000     1.413
dout_A[9].ADDR_A1[9] (RS_TDP36K at (40,41))                       0.000     1.413
data arrival time                                                           1.413

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A1[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.413
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.730


#Path 65
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[10] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324793 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176985 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANX:1176859 L4 length:4 (46,43,0)-> (43,43,0))                0.119     1.193
| (CHANX:1176675 L4 length:4 (43,43,0)-> (40,43,0))                0.119     1.312
| (CHANX:1176635 L1 length:1 (40,43,0)-> (40,43,0))                0.061     1.373
| (IPIN:786362 side: (TOP,) (40,43,0)0))                           0.101     1.474
| (intra 'bram' routing)                                           0.000     1.474
dout_A[9].ADDR_A2[10] (RS_TDP36K at (40,41))                       0.000     1.474
data arrival time                                                            1.474

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.474
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.705


#Path 66
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[12] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43,0)-> (45,43,0))                0.119     1.074
| (CHANX:1176871 L4 length:4 (46,43,0)-> (43,43,0))                0.119     1.193
| (CHANY:1310183 L1 length:1 (43,43,0)-> (43,43,0))                0.061     1.254
| (CHANX:1172587 L4 length:4 (43,42,0)-> (40,42,0))                0.119     1.373
| (IPIN:786286 side: (TOP,) (40,42,0)0))                           0.101     1.474
| (intra 'bram' routing)                                           0.000     1.474
dout_A[9].ADDR_A2[12] (RS_TDP36K at (40,41))                       0.000     1.474
data arrival time                                                            1.474

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.474
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.705


#Path 67
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[11] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324790 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1181302 L4 length:4 (49,44,0)-> (52,44,0))                0.119     1.074
| (CHANY:1336395 L4 length:2 (52,44,0)-> (52,43,0))                0.119     1.193
| (CHANX:1177395 L1 length:1 (52,43,0)-> (52,43,0))                0.061     1.254
| (IPIN:789142 side: (TOP,) (52,43,0)0))                           0.101     1.355
| (intra 'bram' routing)                                           0.000     1.355
dout_A[0].ADDR_A1[11] (RS_TDP36K at (52,41))                       0.000     1.355
data arrival time                                                            1.355

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.355
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.672


#Path 68
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324821 L4 length:1 (48,44,0)-> (48,44,0))               0.119     1.013
| (CHANX:1177238 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (CHANY:1336213 L4 length:4 (52,43,0)-> (52,40,0))               0.119     1.251
| (IPIN:789091 side: (RIGHT,) (52,42,0)0))                        0.101     1.352
| (intra 'bram' routing)                                          0.000     1.352
dout_A[0].ADDR_A1[7] (RS_TDP36K at (52,41))                       0.000     1.352
data arrival time                                                           1.352

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.352
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.669


#Path 69
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[9].ADDR_A2[9] (RS_TDP36K at (40,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324795 L1 length:1 (48,44,0)-> (48,44,0))               0.061     0.955
| (CHANX:1176983 L4 length:4 (48,43,0)-> (45,43,0))               0.119     1.074
| (CHANX:1176791 L4 length:4 (45,43,0)-> (42,43,0))               0.119     1.193
| (CHANX:1176599 L4 length:4 (42,43,0)-> (39,43,0))               0.119     1.312
| (IPIN:786367 side: (TOP,) (40,43,0)0))                          0.101     1.413
| (intra 'bram' routing)                                          0.000     1.413
dout_A[9].ADDR_A2[9] (RS_TDP36K at (40,41))                       0.000     1.413
data arrival time                                                           1.413

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[9].CLK_A2[0] (RS_TDP36K at (40,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.413
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.644


#Path 70
Startpoint: addr_A[0].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[0].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966223 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333561 L4 length:1 (51,44,0)-> (51,44,0))               0.119     1.013
| (CHANX:1177434 L4 length:4 (52,43,0)-> (55,43,0))               0.119     1.132
| (CHANY:1336223 L4 length:4 (52,43,0)-> (52,40,0))               0.119     1.251
| (CHANX:1169261 L1 length:1 (52,41,0)-> (52,41,0))               0.061     1.312
| (IPIN:788947 side: (TOP,) (52,41,0)0))                          0.101     1.413
| (intra 'bram' routing)                                          0.000     1.413
dout_A[0].ADDR_A2[3] (RS_TDP36K at (52,41))                       0.000     1.413
data arrival time                                                           1.413

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.413
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.644


#Path 71
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177406 L1 length:1 (52,43,0)-> (52,43,0))               0.061     1.016
| (CHANY:1336381 L1 length:1 (52,43,0)-> (52,43,0))               0.061     1.077
| (CHANX:1173173 L4 length:4 (52,42,0)-> (49,42,0))               0.119     1.196
| (IPIN:789047 side: (TOP,) (52,42,0)0))                          0.101     1.297
| (intra 'bram' routing)                                          0.000     1.297
dout_A[0].ADDR_A1[4] (RS_TDP36K at (52,41))                       0.000     1.297
data arrival time                                                           1.297

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.297
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.614


#Path 72
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333437 L4 length:3 (51,44,0)-> (51,42,0))               0.119     1.013
| (CHANX:1173320 L1 length:1 (52,42,0)-> (52,42,0))               0.061     1.074
| (CHANY:1336167 L4 length:4 (52,42,0)-> (52,39,0))               0.119     1.193
| (IPIN:789078 side: (RIGHT,) (52,42,0)0))                        0.101     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A1[5] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.611


#Path 73
Startpoint: addr_A[8].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[11] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[8].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324790 L1 length:1 (48,44,0)-> (48,44,0))                0.061     0.955
| (CHANX:1181302 L4 length:4 (49,44,0)-> (52,44,0))                0.119     1.074
| (CHANY:1336395 L4 length:2 (52,44,0)-> (52,43,0))                0.119     1.193
| (CHANX:1177395 L1 length:1 (52,43,0)-> (52,43,0))                0.061     1.254
| (IPIN:789142 side: (TOP,) (52,43,0)0))                           0.101     1.355
| (intra 'bram' routing)                                           0.000     1.355
dout_A[0].ADDR_A2[11] (RS_TDP36K at (52,41))                       0.000     1.355
data arrival time                                                            1.355

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.355
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.586


#Path 74
Startpoint: addr_A[4].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[7] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[4].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324821 L4 length:1 (48,44,0)-> (48,44,0))               0.119     1.013
| (CHANX:1177238 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (CHANY:1336213 L4 length:4 (52,43,0)-> (52,40,0))               0.119     1.251
| (IPIN:789091 side: (RIGHT,) (52,42,0)0))                        0.101     1.352
| (intra 'bram' routing)                                          0.000     1.352
dout_A[0].ADDR_A2[7] (RS_TDP36K at (52,41))                       0.000     1.352
data arrival time                                                           1.352

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.352
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.583


#Path 75
Startpoint: din_A[0].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[0].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957575 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324837 L4 length:1 (48,44,0)-> (48,44,0))                0.119     1.013
| (CHANX:1177254 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.132
| (CHANY:1336229 L4 length:4 (52,43,0)-> (52,40,0))                0.119     1.251
| (IPIN:788958 side: (RIGHT,) (52,41,0)0))                         0.101     1.352
| (intra 'bram' routing)                                           0.000     1.352
dout_A[0].WDATA_A1[0] (RS_TDP36K at (52,41))                       0.000     1.352
data arrival time                                                            1.352

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.352
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.556


#Path 76
Startpoint: addr_A[11].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[14] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[11].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324635 L4 length:4 (48,44,0)-> (48,41,0))                0.119     1.013
| (CHANX:1177246 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.132
| (IPIN:789128 side: (TOP,) (52,43,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].ADDR_A1[14] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.550


#Path 77
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[8] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324761 L4 length:2 (48,44,0)-> (48,43,0))               0.119     1.013
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (IPIN:789124 side: (TOP,) (52,43,0)0))                          0.101     1.233
| (intra 'bram' routing)                                          0.000     1.233
dout_A[0].ADDR_A1[8] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                           1.233

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.233
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.550


#Path 78
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[9] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324693 L4 length:3 (48,44,0)-> (48,42,0))               0.119     1.013
| (CHANX:1177230 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (IPIN:789136 side: (TOP,) (52,43,0)0))                          0.101     1.233
| (intra 'bram' routing)                                          0.000     1.233
dout_A[0].ADDR_A1[9] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                           1.233

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.233
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.550


#Path 79
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[10] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324629 L4 length:4 (48,44,0)-> (48,41,0))                0.119     1.013
| (CHANX:1177228 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.132
| (IPIN:789132 side: (TOP,) (52,43,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].ADDR_A1[10] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.550


#Path 80
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[12] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                0.119     1.013
| (CHANX:1173164 L4 length:4 (49,42,0)-> (52,42,0))                0.119     1.132
| (IPIN:789050 side: (TOP,) (52,42,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].ADDR_A1[12] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.212     0.682
data required time                                                           0.682
----------------------------------------------------------------------------------
data required time                                                           0.682
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.550


#Path 81
Startpoint: addr_A[1].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[4] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[1].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))               0.061     0.955
| (CHANX:1177406 L1 length:1 (52,43,0)-> (52,43,0))               0.061     1.016
| (CHANY:1336381 L1 length:1 (52,43,0)-> (52,43,0))               0.061     1.077
| (CHANX:1173173 L4 length:4 (52,42,0)-> (49,42,0))               0.119     1.196
| (IPIN:789047 side: (TOP,) (52,42,0)0))                          0.101     1.297
| (intra 'bram' routing)                                          0.000     1.297
dout_A[0].ADDR_A2[4] (RS_TDP36K at (52,41))                       0.000     1.297
data arrival time                                                           1.297

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.297
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.528


#Path 82
Startpoint: addr_A[2].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[5] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[2].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333437 L4 length:3 (51,44,0)-> (51,42,0))               0.119     1.013
| (CHANX:1173320 L1 length:1 (52,42,0)-> (52,42,0))               0.061     1.074
| (CHANY:1336167 L4 length:4 (52,42,0)-> (52,39,0))               0.119     1.193
| (IPIN:789078 side: (RIGHT,) (52,42,0)0))                        0.101     1.294
| (intra 'bram' routing)                                          0.000     1.294
dout_A[0].ADDR_A2[5] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                           1.294

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.294
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.525


#Path 83
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A1[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44,0)-> (51,41,0))               0.119     1.013
| (CHANX:1173322 L1 length:1 (52,42,0)-> (52,42,0))               0.061     1.074
| (IPIN:789048 side: (TOP,) (52,42,0)0))                          0.101     1.175
| (intra 'bram' routing)                                          0.000     1.175
dout_A[0].ADDR_A1[6] (RS_TDP36K at (52,41))                       0.000     1.175
data arrival time                                                           1.175

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -1.175
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.492


#Path 84
Startpoint: addr_A[5].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[8] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[5].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324761 L4 length:2 (48,44,0)-> (48,43,0))               0.119     1.013
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (IPIN:789124 side: (TOP,) (52,43,0)0))                          0.101     1.233
| (intra 'bram' routing)                                          0.000     1.233
dout_A[0].ADDR_A2[8] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                           1.233

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.233
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.464


#Path 85
Startpoint: addr_A[7].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[10] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[7].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324629 L4 length:4 (48,44,0)-> (48,41,0))                0.119     1.013
| (CHANX:1177228 L4 length:4 (49,43,0)-> (52,43,0))                0.119     1.132
| (IPIN:789132 side: (TOP,) (52,43,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].ADDR_A2[10] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.464


#Path 86
Startpoint: addr_A[6].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[9] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[6].inpad[0] (.input at (48,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                        0.000     0.894
| (CHANY:1324693 L4 length:3 (48,44,0)-> (48,42,0))               0.119     1.013
| (CHANX:1177230 L4 length:4 (49,43,0)-> (52,43,0))               0.119     1.132
| (IPIN:789136 side: (TOP,) (52,43,0)0))                          0.101     1.233
| (intra 'bram' routing)                                          0.000     1.233
dout_A[0].ADDR_A2[9] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                           1.233

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.233
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.464


#Path 87
Startpoint: addr_A[9].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[12] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
addr_A[9].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324747 L4 length:2 (48,44,0)-> (48,43,0))                0.119     1.013
| (CHANX:1173164 L4 length:4 (49,42,0)-> (52,42,0))                0.119     1.132
| (IPIN:789050 side: (TOP,) (52,42,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].ADDR_A2[12] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.125     0.769
data required time                                                           0.769
----------------------------------------------------------------------------------
data required time                                                           0.769
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.464


#Path 88
Startpoint: din_A[2].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[2].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957573 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44,0)-> (48,42,0))                0.119     1.013
| (CHANX:1169098 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.132
| (IPIN:788936 side: (TOP,) (52,41,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].WDATA_A1[2] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.437


#Path 89
Startpoint: din_A[3].inpad[0] (.input at (48,44) clocked by clk_A)
Endpoint  : dout_A[0].WDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
din_A[3].inpad[0] (.input at (48,44))                              0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:957572 side: (RIGHT,) (48,44,0)0))                         0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))                0.119     1.013
| (CHANX:1169116 L4 length:4 (49,41,0)-> (52,41,0))                0.119     1.132
| (IPIN:788948 side: (TOP,) (52,41,0)0))                           0.101     1.233
| (intra 'bram' routing)                                           0.000     1.233
dout_A[0].WDATA_A1[3] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                            1.233

clock clk_A (rise edge)                                            0.000     0.000
clock source latency                                               0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                   0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
dout_A[0].CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.099     0.796
data required time                                                           0.796
----------------------------------------------------------------------------------
data required time                                                           0.796
data arrival time                                                           -1.233
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.437


#Path 90
Startpoint: addr_A[3].inpad[0] (.input at (51,44) clocked by clk_A)
Endpoint  : dout_A[0].ADDR_A2[6] (RS_TDP36K at (52,41) clocked by clk_A)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addr_A[3].inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                        0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44,0)-> (51,41,0))               0.119     1.013
| (CHANX:1173322 L1 length:1 (52,42,0)-> (52,42,0))               0.061     1.074
| (IPIN:789048 side: (TOP,) (52,42,0)0))                          0.101     1.175
| (intra 'bram' routing)                                          0.000     1.175
dout_A[0].ADDR_A2[6] (RS_TDP36K at (52,41))                       0.000     1.175
data arrival time                                                           1.175

clock clk_A (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk_A.inpad[0] (.input at (1,9))                                  0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
dout_A[0].CLK_A2[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -1.175
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.406


#End of timing report
