{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702230331546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230331546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:45:31 2023 " "Processing started: Sun Dec 10 20:45:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230331546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230331546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230331546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702230331953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702230331953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "my_modules/and_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/my_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/my_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_testbench " "Found entity 1: my_testbench" {  } { { "my_modules/my_testbench.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/my_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "my_modules/alu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "my_modules/or_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "my_modules/xor_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "my_modules/nor_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "my_modules/half_adder.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder1bit " "Found entity 1: full_adder1bit" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder8bit " "Found entity 1: full_adder8bit" {  } { { "my_modules/full_adder8bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "my_modules/full_adder_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/not_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/not_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "my_modules/not_32bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/not_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/slt.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "my_modules/slt.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "my_modules/mux2x1.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mux3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mux3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x8 " "Found entity 1: mux3x8" {  } { { "my_modules/mux3x8.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "my_modules/not_gate.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "my_modules/adder.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_4bit " "Found entity 1: carry_lookahead_adder_4bit" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "my_modules/mod_modules/mod.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "my_modules/mod_modules/mod_dp.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/mod_modules/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/mod_modules/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "my_modules/mod_modules/comparator.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_adder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_adder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_16bit " "Found entity 1: carry_lookahead_adder_16bit" {  } { { "my_modules/carry_lookahead_adder_16bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/detect_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/detect_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_overflow " "Found entity 1: detect_overflow" {  } { { "my_modules/detect_overflow.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/detect_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/carry_lookahead_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/carry_lookahead_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_logic " "Found entity 1: carry_lookahead_logic" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "my_modules/and_3bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/or_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/or_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_3bit " "Found entity 1: or_3bit" {  } { { "my_modules/or_3bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/or_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_modules/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file my_modules/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "my_modules/sign_extend.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702230339645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_xor_b full_adder1bit.v(2) " "Verilog HDL Implicit Net warning at full_adder1bit.v(2): created implicit net for \"a_xor_b\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_xor_b_AND_c_in full_adder1bit.v(4) " "Verilog HDL Implicit Net warning at full_adder1bit.v(4): created implicit net for \"a_xor_b_AND_c_in\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_and_b full_adder1bit.v(5) " "Verilog HDL Implicit Net warning at full_adder1bit.v(5): created implicit net for \"a_and_b\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out full_adder1bit.v(6) " "Verilog HDL Implicit Net warning at full_adder1bit.v(6): created implicit net for \"c_out\"" {  } { { "my_modules/full_adder1bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/full_adder1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result1 carry_lookahead_adder_4bit.v(23) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(23): created implicit net for \"result1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 carry_lookahead_adder_4bit.v(27) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(27): created implicit net for \"result6\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result2 carry_lookahead_adder_4bit.v(28) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(28): created implicit net for \"result2\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result3 carry_lookahead_adder_4bit.v(29) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(29): created implicit net for \"result3\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result4 carry_lookahead_adder_4bit.v(30) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(30): created implicit net for \"result4\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result5 carry_lookahead_adder_4bit.v(32) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_4bit.v(32): created implicit net for \"result5\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C32 comparator.v(3) " "Verilog HDL Implicit Net warning at comparator.v(3): created implicit net for \"C32\"" {  } { { "my_modules/mod_modules/comparator.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/comparator.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result1 carry_lookahead_logic.v(3) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(3): created implicit net for \"result1\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result2 carry_lookahead_logic.v(7) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(7): created implicit net for \"result2\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result3 carry_lookahead_logic.v(8) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(8): created implicit net for \"result3\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult1 carry_lookahead_logic.v(9) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(9): created implicit net for \"orResult1\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result4 carry_lookahead_logic.v(12) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(12): created implicit net for \"result4\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result5 carry_lookahead_logic.v(13) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(13): created implicit net for \"result5\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result6 carry_lookahead_logic.v(14) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(14): created implicit net for \"result6\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult2 carry_lookahead_logic.v(15) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(15): created implicit net for \"orResult2\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult3 carry_lookahead_logic.v(16) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(16): created implicit net for \"orResult3\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result7 carry_lookahead_logic.v(20) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(20): created implicit net for \"result7\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result8 carry_lookahead_logic.v(21) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(21): created implicit net for \"result8\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result9 carry_lookahead_logic.v(22) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(22): created implicit net for \"result9\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result10 carry_lookahead_logic.v(23) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(23): created implicit net for \"result10\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult4 carry_lookahead_logic.v(24) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(24): created implicit net for \"orResult4\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult5 carry_lookahead_logic.v(25) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(25): created implicit net for \"orResult5\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orResult6 carry_lookahead_logic.v(26) " "Verilog HDL Implicit Net warning at carry_lookahead_logic.v(26): created implicit net for \"orResult6\"" {  } { { "my_modules/carry_lookahead_logic.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_logic.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702230339677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:and1 " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:and1\"" {  } { { "my_modules/alu.v" "and1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:or1 " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:or1\"" {  } { { "my_modules/alu.v" "or1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xor1 " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xor1\"" {  } { { "my_modules/alu.v" "xor1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit nor_32bit:nor1 " "Elaborating entity \"nor_32bit\" for hierarchy \"nor_32bit:nor1\"" {  } { { "my_modules/alu.v" "nor1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add1 " "Elaborating entity \"adder\" for hierarchy \"adder:add1\"" {  } { { "my_modules/alu.v" "add1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder_16bit adder:add1\|carry_lookahead_adder_16bit:la1 " "Elaborating entity \"carry_lookahead_adder_16bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\"" {  } { { "my_modules/adder.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder_4bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1 " "Elaborating entity \"carry_lookahead_adder_4bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\"" {  } { { "my_modules/carry_lookahead_adder_16bit.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_logic adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|carry_lookahead_logic:la1 " "Elaborating entity \"carry_lookahead_logic\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|carry_lookahead_logic:la1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "la1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|full_adder1bit:fa1 " "Elaborating entity \"full_adder1bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|full_adder1bit:fa1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "fa1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|and_3bit:and1 " "Elaborating entity \"and_3bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|and_3bit:and1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "and1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3bit adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|or_3bit:or1 " "Elaborating entity \"or_3bit\" for hierarchy \"adder:add1\|carry_lookahead_adder_16bit:la1\|carry_lookahead_adder_4bit:la1\|or_3bit:or1\"" {  } { { "my_modules/carry_lookahead_adder_4bit.v" "or1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/carry_lookahead_adder_4bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt slt:slt1 " "Elaborating entity \"slt\" for hierarchy \"slt:slt1\"" {  } { { "my_modules/alu.v" "slt1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_overflow slt:slt1\|detect_overflow:vf1 " "Elaborating entity \"detect_overflow\" for hierarchy \"slt:slt1\|detect_overflow:vf1\"" {  } { { "my_modules/slt.v" "vf1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 slt:slt1\|mux2x1:mux1 " "Elaborating entity \"mux2x1\" for hierarchy \"slt:slt1\|mux2x1:mux1\"" {  } { { "my_modules/slt.v" "mux1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/slt.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32bit slt:slt1\|mux2x1:mux1\|not_32bit:g0 " "Elaborating entity \"not_32bit\" for hierarchy \"slt:slt1\|mux2x1:mux1\|not_32bit:g0\"" {  } { { "my_modules/mux2x1.v" "g0" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mux2x1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "my_modules/alu.v" "mod1" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:control " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:control\"" {  } { { "my_modules/mod_modules/mod.v" "control" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState mod_cu.v(29) " "Verilog HDL Always Construct warning at mod_cu.v(29): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mod_cu.v(46) " "Verilog HDL Always Construct warning at mod_cu.v(46): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mod_cu.v(46) " "Inferred latch for \"result\[0\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mod_cu.v(46) " "Inferred latch for \"result\[1\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mod_cu.v(46) " "Inferred latch for \"result\[2\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mod_cu.v(46) " "Inferred latch for \"result\[3\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mod_cu.v(46) " "Inferred latch for \"result\[4\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mod_cu.v(46) " "Inferred latch for \"result\[5\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mod_cu.v(46) " "Inferred latch for \"result\[6\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mod_cu.v(46) " "Inferred latch for \"result\[7\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mod_cu.v(46) " "Inferred latch for \"result\[8\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mod_cu.v(46) " "Inferred latch for \"result\[9\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mod_cu.v(46) " "Inferred latch for \"result\[10\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mod_cu.v(46) " "Inferred latch for \"result\[11\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mod_cu.v(46) " "Inferred latch for \"result\[12\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mod_cu.v(46) " "Inferred latch for \"result\[13\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mod_cu.v(46) " "Inferred latch for \"result\[14\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mod_cu.v(46) " "Inferred latch for \"result\[15\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mod_cu.v(46) " "Inferred latch for \"result\[16\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339739 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mod_cu.v(46) " "Inferred latch for \"result\[17\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mod_cu.v(46) " "Inferred latch for \"result\[18\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mod_cu.v(46) " "Inferred latch for \"result\[19\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mod_cu.v(46) " "Inferred latch for \"result\[20\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mod_cu.v(46) " "Inferred latch for \"result\[21\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mod_cu.v(46) " "Inferred latch for \"result\[22\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mod_cu.v(46) " "Inferred latch for \"result\[23\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mod_cu.v(46) " "Inferred latch for \"result\[24\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mod_cu.v(46) " "Inferred latch for \"result\[25\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mod_cu.v(46) " "Inferred latch for \"result\[26\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mod_cu.v(46) " "Inferred latch for \"result\[27\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mod_cu.v(46) " "Inferred latch for \"result\[28\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mod_cu.v(46) " "Inferred latch for \"result\[29\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mod_cu.v(46) " "Inferred latch for \"result\[30\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mod_cu.v(46) " "Inferred latch for \"result\[31\]\" at mod_cu.v(46)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.FINISH mod_cu.v(29) " "Inferred latch for \"nextState.FINISH\" at mod_cu.v(29)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SUBSTRACT mod_cu.v(29) " "Inferred latch for \"nextState.SUBSTRACT\" at mod_cu.v(29)" {  } { { "my_modules/mod_modules/mod_cu.v" "" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 "|alu|mod:mod1|mod_cu:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:datapath\"" {  } { { "my_modules/mod_modules/mod.v" "datapath" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator mod:mod1\|mod_dp:datapath\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"mod:mod1\|mod_dp:datapath\|comparator:comp\"" {  } { { "my_modules/mod_modules/mod_dp.v" "comp" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/mod_modules/mod_dp.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x8 mux3x8:mux " "Elaborating entity \"mux3x8\" for hierarchy \"mux3x8:mux\"" {  } { { "my_modules/alu.v" "mux" { Text "C:/Users/akif_/Desktop/quartus/homework2/my_modules/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230339818 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702230340132 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702230340132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702230340917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702230341453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702230341653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702230341653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702230341701 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702230341701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702230341701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702230341701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230341718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:45:41 2023 " "Processing ended: Sun Dec 10 20:45:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230341718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230341718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230341718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702230341718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702230342845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230342845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:45:42 2023 " "Processing started: Sun Dec 10 20:45:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230342845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702230342845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702230342845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702230342951 ""}
{ "Info" "0" "" "Project  = Homework2" {  } {  } 0 0 "Project  = Homework2" 0 0 "Fitter" 0 0 1702230342951 ""}
{ "Info" "0" "" "Revision = Homework2" {  } {  } 0 0 "Revision = Homework2" 0 0 "Fitter" 0 0 1702230342951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702230343073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702230343073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Homework2 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Homework2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702230343084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702230343125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702230343125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702230343494 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702230343513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702230343613 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702230343855 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702230351579 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 34 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702230351953 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702230351953 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230351953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702230351957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702230351957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702230351958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702230351959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702230351959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702230351959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702230351959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702230351959 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702230351959 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230352001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702230357315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Homework2.sdc " "Synopsys Design Constraints File file not found: 'Homework2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702230357316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702230357316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702230357319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702230357319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702230357320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702230357327 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702230357449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230362490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702230375898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702230382213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230382213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702230383306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/akif_/Desktop/quartus/homework2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702230387802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702230387802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702230392528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702230392528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230392532 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702230394022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702230394057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702230394510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702230394510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702230395424 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702230398375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/akif_/Desktop/quartus/homework2/output_files/Homework2.fit.smsg " "Generated suppressed messages file C:/Users/akif_/Desktop/quartus/homework2/output_files/Homework2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702230398660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6950 " "Peak virtual memory: 6950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230399207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:46:39 2023 " "Processing ended: Sun Dec 10 20:46:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230399207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230399207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230399207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702230399207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702230400249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230400249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:46:40 2023 " "Processing started: Sun Dec 10 20:46:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230400249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702230400249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702230400249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702230400894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702230406072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230406426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:46:46 2023 " "Processing ended: Sun Dec 10 20:46:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230406426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230406426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230406426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702230406426 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702230407038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702230407565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230407566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:46:47 2023 " "Processing started: Sun Dec 10 20:46:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230407566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702230407566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Homework2 -c Homework2 " "Command: quartus_sta Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702230407566 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702230407664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702230408188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702230408188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408227 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702230408710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Homework2.sdc " "Synopsys Design Constraints File file not found: 'Homework2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702230408737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod:mod1\|mod_cu:control\|currentState.FINISH mod:mod1\|mod_cu:control\|currentState.FINISH " "create_clock -period 1.000 -name mod:mod1\|mod_cu:control\|currentState.FINISH mod:mod1\|mod_cu:control\|currentState.FINISH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702230408739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702230408739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702230408739 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702230408742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702230408742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702230408743 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702230408751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702230408769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702230408769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.022 " "Worst-case setup slack is -13.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.022            -166.099 mod:mod1\|mod_cu:control\|currentState.FINISH  " "  -13.022            -166.099 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.185            -164.390 CLK  " "   -7.185            -164.390 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.732 " "Worst-case hold slack is 0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 CLK  " "    0.732               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.803               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    2.803               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230408778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230408781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -37.932 CLK  " "   -0.724             -37.932 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    0.185               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230408784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230408784 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702230408796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702230408825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702230410538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702230410675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702230410681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702230410681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.034 " "Worst-case setup slack is -13.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.034            -170.707 mod:mod1\|mod_cu:control\|currentState.FINISH  " "  -13.034            -170.707 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.963            -160.013 CLK  " "   -6.963            -160.013 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230410683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 CLK  " "    0.289               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    2.879               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230410689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230410691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230410694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -37.857 CLK  " "   -0.724             -37.857 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    0.168               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230410697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230410697 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702230410710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702230411010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702230411983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702230412094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702230412096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702230412096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.847 " "Worst-case setup slack is -4.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.847             -52.597 mod:mod1\|mod_cu:control\|currentState.FINISH  " "   -4.847             -52.597 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576             -60.639 CLK  " "   -2.576             -60.639 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLK  " "    0.343               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    1.312               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230412110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230412116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -2.964 CLK  " "   -0.090              -2.964 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    0.238               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702230412142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702230412368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702230412370 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702230412370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.442 " "Worst-case setup slack is -4.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.442             -50.922 mod:mod1\|mod_cu:control\|currentState.FINISH  " "   -4.442             -50.922 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -49.601 CLK  " "   -2.248             -49.601 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLK  " "    0.309               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    1.372               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230412388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702230412393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -3.003 CLK  " "   -0.090              -3.003 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH  " "    0.285               0.000 mod:mod1\|mod_cu:control\|currentState.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702230412397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702230412397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702230414514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702230414523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5234 " "Peak virtual memory: 5234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230414612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:46:54 2023 " "Processing ended: Sun Dec 10 20:46:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230414612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230414612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230414612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702230414612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702230415936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702230415937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:46:55 2023 " "Processing started: Sun Dec 10 20:46:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702230415937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702230415937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Homework2 -c Homework2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Homework2 -c Homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702230415937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702230416887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Homework2.vo C:/Users/akif_/Desktop/quartus/homework2/simulation/modelsim/ simulation " "Generated file Homework2.vo in folder \"C:/Users/akif_/Desktop/quartus/homework2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702230417020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702230417083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:46:57 2023 " "Processing ended: Sun Dec 10 20:46:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702230417083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702230417083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702230417083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702230417083 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702230417749 ""}
