
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000577                       # Number of seconds simulated
sim_ticks                                   577353000                       # Number of ticks simulated
final_tick                                  577353000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142879                       # Simulator instruction rate (inst/s)
host_op_rate                                   277538                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47748884                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450476                       # Number of bytes of host memory used
host_seconds                                    12.09                       # Real time elapsed on the host
sim_insts                                     1727605                       # Number of instructions simulated
sim_ops                                       3355833                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         224448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             325696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           23232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         175365851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         388753501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564119352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    175365851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175365851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40238814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40238814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40238814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        175365851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        388753501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            604358166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000305884500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1306                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1430                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 320960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  325760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                91520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     577351000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1430                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.764310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.073188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.631723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          387     32.58%     32.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          289     24.33%     56.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124     10.44%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      6.14%     73.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      4.80%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      3.20%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.78%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.85%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          165     13.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.952941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.287882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.933411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             59     69.41%     69.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12     14.12%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      7.06%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.18%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.18%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.18%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      2.35%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.18%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.305882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.283555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               74     87.06%     87.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.18%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      9.41%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.18%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       223424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        88704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 168936508.513855487108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 386979889.253195226192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153639108.136616617441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1430                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60096250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    119586250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12957471000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37963.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34099.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9061168.53                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     85651250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               179682500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17079.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35829.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       555.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4156                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      88550.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5633460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2967690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4729320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42760830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1368480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       121763400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        18883680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         42629040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              294545580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            510.165497                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            479809000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1951000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    163815500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     49178750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81865000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    267022750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2955960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1540770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13951560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2505600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43008210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1919040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       101216040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23183520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         50281740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              270065160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.764366                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            478029500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3061000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    195701000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60377250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83782500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    221951250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  203697                       # Number of BP lookups
system.cpu.branchPred.condPredicted            203697                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10871                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                71415                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           71415                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68009                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3406                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1539                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690298                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123606                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1840                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           126                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      207475                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           304                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       577353000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1154707                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             250561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2056857                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      203697                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              92562                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        808512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1605                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          106                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    207279                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3267                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1072112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.696120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.696928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   476416     44.44%     44.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12914      1.20%     45.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50528      4.71%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28278      2.64%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32976      3.08%     56.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28368      2.65%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14366      1.34%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22217      2.07%     62.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   406049     37.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1072112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176406                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.781280                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241535                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                252889                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    550282                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16387                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11019                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3863387                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11019                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   252036                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7245                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    554223                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105296                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3812023                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2911                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11918                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16212                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74001                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4381670                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8498786                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3886384                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2565921                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842643                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   539027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            143                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66920                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694611                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131378                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37855                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11349                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3723398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3605042                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4233                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          367868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       538891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            240                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1072112                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.362561                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.818833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              298728     27.86%     27.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63446      5.92%     33.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105494      9.84%     43.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95700      8.93%     52.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115829     10.80%     63.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91026      8.49%     71.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97597      9.10%     80.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94856      8.85%     89.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              109436     10.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1072112                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13436      9.06%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6772      4.57%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1048      0.71%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             61311     41.34%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36598     24.67%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2306      1.55%     81.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   750      0.51%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26022     17.54%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               47      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8890      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1573167     43.64%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9077      0.25%     44.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1585      0.04%     44.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429866     11.92%     56.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  731      0.02%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19969      0.55%     56.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1991      0.06%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297308      8.25%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                963      0.03%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.55%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8084      0.22%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.77%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               246815      6.85%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99380      2.76%     87.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437466     12.13%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25684      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3605042                       # Type of FU issued
system.cpu.iq.rate                           3.122040                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      148323                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4443877                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2141135                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1638072                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3990875                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1950500                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1925080                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1682793                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2061682                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109167                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52800                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14610                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11019                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98699                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4136                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3723702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               489                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694611                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               131378                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                190                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    648                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3113                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1843                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12649                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14492                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3581346                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                678142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23696                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       801739                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149705                       # Number of branches executed
system.cpu.iew.exec_stores                     123597                       # Number of stores executed
system.cpu.iew.exec_rate                     3.101519                       # Inst execution rate
system.cpu.iew.wb_sent                        3570210                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3563152                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2277538                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3624296                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.085763                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628408                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          367916                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10970                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1015117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.305858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.156463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       317223     31.25%     31.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124405     12.26%     43.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        66946      6.59%     50.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68094      6.71%     56.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78427      7.73%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52454      5.17%     69.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50611      4.99%     74.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42046      4.14%     78.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       214911     21.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1015117                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727605                       # Number of instructions committed
system.cpu.commit.committedOps                3355833                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758579                       # Number of memory references committed
system.cpu.commit.loads                        641811                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133513                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386181     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208573      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355833                       # Class of committed instruction
system.cpu.commit.bw_lim_events                214911                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4523955                       # The number of ROB reads
system.cpu.rob.rob_writes                     7505553                       # The number of ROB writes
system.cpu.timesIdled                             775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727605                       # Number of Instructions Simulated
system.cpu.committedOps                       3355833                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.668386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.668386                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.496141                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.496141                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3495194                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1400774                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542478                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1899154                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    630412                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   779134                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1114684                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1988.063349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               63951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.505137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1988.063349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.485367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.485367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2923                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2894                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.713623                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1392411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1392411                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       562992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562992                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115725                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       678717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678717                       # number of overall hits
system.cpu.dcache.overall_hits::total          678717                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14688                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1047                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15735                       # number of overall misses
system.cpu.dcache.overall_misses::total         15735                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    804005000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    804005000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66840500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66840500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    870845500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    870845500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    870845500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    870845500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       694452                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694452                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025426                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008966                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022658                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022658                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022658                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022658                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54738.902505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54738.902505                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63840.019102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63840.019102                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55344.486813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55344.486813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55344.486813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55344.486813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13561                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          283                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.805000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12228                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2466                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3507                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165249500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65510000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65510000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    230759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    230759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    230759500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    230759500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005050                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67011.151663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67011.151663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62929.875120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62929.875120                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65799.686342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65799.686342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65799.686342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65799.686342                       # average overall mshr miss latency
system.cpu.dcache.replacements                    584                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.103623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.640187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.103623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            416138                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           416138                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       204991                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          204991                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       204991                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           204991                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       204991                       # number of overall hits
system.cpu.icache.overall_hits::total          204991                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2287                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2287                       # number of overall misses
system.cpu.icache.overall_misses::total          2287                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145164998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145164998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    145164998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145164998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145164998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145164998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       207278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207278                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63473.982510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63473.982510                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63473.982510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63473.982510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63473.982510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63473.982510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1811                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.448276                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1070                       # number of writebacks
system.cpu.icache.writebacks::total              1070                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1583                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1583                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110772498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110772498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110772498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110772498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110772498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110772498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007637                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007637                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007637                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007637                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69976.309539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69976.309539                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69976.309539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69976.309539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69976.309539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69976.309539                       # average overall mshr miss latency
system.cpu.icache.replacements                   1070                       # number of replacements
system.membus.snoop_filter.tot_requests          6744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    577353000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1070                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1041                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1041                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2466                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  417408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5090                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001572                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039618                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5082     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5090                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13485500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8377249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18496250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
