#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022428f88930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002242901b690_0 .net "PC", 31 0, L_00000224290a0470;  1 drivers
v000002242901a830_0 .net "cycles_consumed", 31 0, v000002242901ab50_0;  1 drivers
v000002242901a470_0 .var "input_clk", 0 0;
v0000022429019110_0 .var "rst", 0 0;
S_0000022428d89f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000022428f88930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000022428f59980 .functor NOR 1, v000002242901a470_0, v000002242900be80_0, C4<0>, C4<0>;
L_0000022428f598a0 .functor AND 1, v0000022428ff0d80_0, v0000022428ff0ba0_0, C4<1>, C4<1>;
L_0000022428f58f00 .functor AND 1, L_0000022428f598a0, L_00000224290191b0, C4<1>, C4<1>;
L_0000022428f58d40 .functor AND 1, v0000022428fe17c0_0, v0000022428fe0d20_0, C4<1>, C4<1>;
L_0000022428f5a080 .functor AND 1, L_0000022428f58d40, L_000002242901add0, C4<1>, C4<1>;
L_0000022428f59590 .functor AND 1, v000002242900e180_0, v000002242900e0e0_0, C4<1>, C4<1>;
L_0000022428f5a0f0 .functor AND 1, L_0000022428f59590, L_0000022429019250, C4<1>, C4<1>;
L_0000022428f58fe0 .functor AND 1, v0000022428ff0d80_0, v0000022428ff0ba0_0, C4<1>, C4<1>;
L_0000022428f59360 .functor AND 1, L_0000022428f58fe0, L_000002242901ae70, C4<1>, C4<1>;
L_0000022428f58790 .functor AND 1, v0000022428fe17c0_0, v0000022428fe0d20_0, C4<1>, C4<1>;
L_0000022428f59050 .functor AND 1, L_0000022428f58790, L_000002242901afb0, C4<1>, C4<1>;
L_0000022428f592f0 .functor AND 1, v000002242900e180_0, v000002242900e0e0_0, C4<1>, C4<1>;
L_0000022428f59830 .functor AND 1, L_0000022428f592f0, L_0000022429019430, C4<1>, C4<1>;
L_0000022429025a20 .functor NOT 1, L_0000022428f59980, C4<0>, C4<0>, C4<0>;
L_0000022429026270 .functor NOT 1, L_0000022428f59980, C4<0>, C4<0>, C4<0>;
L_000002242903bf80 .functor NOT 1, L_0000022428f59980, C4<0>, C4<0>, C4<0>;
L_000002242903cf40 .functor NOT 1, L_0000022428f59980, C4<0>, C4<0>, C4<0>;
L_000002242903d090 .functor NOT 1, L_0000022428f59980, C4<0>, C4<0>, C4<0>;
L_00000224290a0470 .functor BUFZ 32, v0000022429009540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002242900e540_0 .net "EX1_ALU_OPER1", 31 0, L_0000022429026e40;  1 drivers
v000002242900e900_0 .net "EX1_ALU_OPER2", 31 0, L_000002242903ca00;  1 drivers
v000002242900e7c0_0 .net "EX1_PC", 31 0, v0000022428fee300_0;  1 drivers
v000002242900e5e0_0 .net "EX1_PFC", 31 0, v0000022428fef980_0;  1 drivers
v000002242900e860_0 .net "EX1_PFC_to_IF", 31 0, L_000002242901fbf0;  1 drivers
v000002242900e9a0_0 .net "EX1_forward_to_B", 31 0, v0000022428fedea0_0;  1 drivers
v000002242900e400_0 .net "EX1_is_beq", 0 0, v0000022428fee120_0;  1 drivers
v000002242900e4a0_0 .net "EX1_is_bne", 0 0, v0000022428fef8e0_0;  1 drivers
v0000022429009180_0 .net "EX1_is_jal", 0 0, v0000022428fee3a0_0;  1 drivers
v00000224290071a0_0 .net "EX1_is_jr", 0 0, v0000022428ff0060_0;  1 drivers
v0000022429008be0_0 .net "EX1_is_oper2_immed", 0 0, v0000022428fef5c0_0;  1 drivers
v0000022429006b60_0 .net "EX1_memread", 0 0, v0000022428fee9e0_0;  1 drivers
v0000022429007ec0_0 .net "EX1_memwrite", 0 0, v0000022428fefac0_0;  1 drivers
v00000224290090e0_0 .net "EX1_opcode", 11 0, v0000022428feec60_0;  1 drivers
v0000022429007240_0 .net "EX1_predicted", 0 0, v0000022428fedcc0_0;  1 drivers
v0000022429008280_0 .net "EX1_rd_ind", 4 0, v0000022428fed900_0;  1 drivers
v0000022429006d40_0 .net "EX1_rd_indzero", 0 0, v0000022428fee440_0;  1 drivers
v0000022429008320_0 .net "EX1_regwrite", 0 0, v0000022428fefb60_0;  1 drivers
v0000022429008140_0 .net "EX1_rs1", 31 0, v0000022428fedd60_0;  1 drivers
v0000022429007740_0 .net "EX1_rs1_ind", 4 0, v0000022428feee40_0;  1 drivers
v0000022429007600_0 .net "EX1_rs2", 31 0, v0000022428fedc20_0;  1 drivers
v0000022429008d20_0 .net "EX1_rs2_ind", 4 0, v0000022428fee260_0;  1 drivers
v0000022429006ca0_0 .net "EX1_rs2_out", 31 0, L_000002242903bf10;  1 drivers
v00000224290072e0_0 .net "EX2_ALU_OPER1", 31 0, v0000022428ff1500_0;  1 drivers
v0000022429009220_0 .net "EX2_ALU_OPER2", 31 0, v0000022428ff07e0_0;  1 drivers
v0000022429008b40_0 .net "EX2_ALU_OUT", 31 0, L_000002242901e070;  1 drivers
v0000022429008aa0_0 .net "EX2_PC", 31 0, v0000022428ff15a0_0;  1 drivers
v0000022429006c00_0 .net "EX2_PFC_to_IF", 31 0, v0000022428ff0ec0_0;  1 drivers
v0000022429008960_0 .net "EX2_forward_to_B", 31 0, v0000022428ff0a60_0;  1 drivers
v00000224290088c0_0 .net "EX2_is_beq", 0 0, v0000022428ff0880_0;  1 drivers
v0000022429007d80_0 .net "EX2_is_bne", 0 0, v0000022428ff01a0_0;  1 drivers
v0000022429007c40_0 .net "EX2_is_jal", 0 0, v0000022428ff0920_0;  1 drivers
v0000022429008000_0 .net "EX2_is_jr", 0 0, v0000022428ff16e0_0;  1 drivers
v0000022429006ac0_0 .net "EX2_is_oper2_immed", 0 0, v0000022428ff0e20_0;  1 drivers
v0000022429007380_0 .net "EX2_memread", 0 0, v0000022428ff0240_0;  1 drivers
v0000022429009040_0 .net "EX2_memwrite", 0 0, v0000022428ff0100_0;  1 drivers
v00000224290079c0_0 .net "EX2_opcode", 11 0, v0000022428ff09c0_0;  1 drivers
v0000022429007f60_0 .net "EX2_predicted", 0 0, v0000022428ff0b00_0;  1 drivers
v00000224290085a0_0 .net "EX2_rd_ind", 4 0, v0000022428ff0ce0_0;  1 drivers
v0000022429006de0_0 .net "EX2_rd_indzero", 0 0, v0000022428ff0ba0_0;  1 drivers
v0000022429008e60_0 .net "EX2_regwrite", 0 0, v0000022428ff0d80_0;  1 drivers
v0000022429008460_0 .net "EX2_rs1", 31 0, v0000022428ff1000_0;  1 drivers
v0000022429007920_0 .net "EX2_rs1_ind", 4 0, v0000022428ff10a0_0;  1 drivers
v0000022429006e80_0 .net "EX2_rs2_ind", 4 0, v0000022428ff1140_0;  1 drivers
v0000022429008a00_0 .net "EX2_rs2_out", 31 0, v0000022428ff11e0_0;  1 drivers
v0000022429006fc0_0 .net "ID_INST", 31 0, v0000022428ff70f0_0;  1 drivers
v00000224290081e0_0 .net "ID_PC", 31 0, v0000022428ff5570_0;  1 drivers
v0000022429008c80_0 .net "ID_PFC_to_EX", 31 0, L_000002242901d530;  1 drivers
v00000224290080a0_0 .net "ID_PFC_to_IF", 31 0, L_000002242901c1d0;  1 drivers
v00000224290083c0_0 .net "ID_forward_to_B", 31 0, L_000002242901dad0;  1 drivers
v0000022429006f20_0 .net "ID_is_beq", 0 0, L_000002242901cd10;  1 drivers
v0000022429007420_0 .net "ID_is_bne", 0 0, L_000002242901cdb0;  1 drivers
v0000022429008dc0_0 .net "ID_is_j", 0 0, L_000002242901f330;  1 drivers
v0000022429008500_0 .net "ID_is_jal", 0 0, L_00000224290200f0;  1 drivers
v0000022429008640_0 .net "ID_is_jr", 0 0, L_000002242901ce50;  1 drivers
v0000022429007060_0 .net "ID_is_oper2_immed", 0 0, L_0000022429026a50;  1 drivers
v0000022429007100_0 .net "ID_memread", 0 0, L_000002242901f830;  1 drivers
v0000022429007ce0_0 .net "ID_memwrite", 0 0, L_0000022429020190;  1 drivers
v00000224290074c0_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  1 drivers
v00000224290086e0_0 .net "ID_predicted", 0 0, v0000022428ff95d0_0;  1 drivers
v0000022429007560_0 .net "ID_rd_ind", 4 0, v000002242900b520_0;  1 drivers
v0000022429008f00_0 .net "ID_regwrite", 0 0, L_0000022429020690;  1 drivers
v0000022429008780_0 .net "ID_rs1", 31 0, v0000022428ff4ad0_0;  1 drivers
v0000022429008820_0 .net "ID_rs1_ind", 4 0, v000002242900a940_0;  1 drivers
v0000022429008fa0_0 .net "ID_rs2", 31 0, v0000022428ff2b90_0;  1 drivers
v00000224290076a0_0 .net "ID_rs2_ind", 4 0, v000002242900a1c0_0;  1 drivers
v00000224290077e0_0 .net "IF_INST", 31 0, L_0000022429026580;  1 drivers
v0000022429007880_0 .net "IF_pc", 31 0, v0000022429009540_0;  1 drivers
v0000022429007ba0_0 .net "MEM_ALU_OUT", 31 0, v0000022428fe1360_0;  1 drivers
v0000022429007a60_0 .net "MEM_Data_mem_out", 31 0, v000002242900d000_0;  1 drivers
v0000022429007b00_0 .net "MEM_memread", 0 0, v0000022428fe0aa0_0;  1 drivers
v0000022429007e20_0 .net "MEM_memwrite", 0 0, v0000022428fe0960_0;  1 drivers
v000002242901ac90_0 .net "MEM_opcode", 11 0, v0000022428fe0780_0;  1 drivers
v000002242901b730_0 .net "MEM_rd_ind", 4 0, v0000022428fe1400_0;  1 drivers
v0000022429019ed0_0 .net "MEM_rd_indzero", 0 0, v0000022428fe0d20_0;  1 drivers
v000002242901b7d0_0 .net "MEM_regwrite", 0 0, v0000022428fe17c0_0;  1 drivers
v000002242901b230_0 .net "MEM_rs2", 31 0, v0000022428fe0a00_0;  1 drivers
v000002242901a970_0 .net "PC", 31 0, L_00000224290a0470;  alias, 1 drivers
v00000224290194d0_0 .net "STALL_ID1_FLUSH", 0 0, v0000022428ff97b0_0;  1 drivers
v0000022429019bb0_0 .net "STALL_ID2_FLUSH", 0 0, v0000022428ff7410_0;  1 drivers
v000002242901aa10_0 .net "STALL_IF_FLUSH", 0 0, v0000022428ff9fd0_0;  1 drivers
v000002242901a510_0 .net "WB_ALU_OUT", 31 0, v000002242900e040_0;  1 drivers
v0000022429019890_0 .net "WB_Data_mem_out", 31 0, v000002242900ce20_0;  1 drivers
v00000224290196b0_0 .net "WB_memread", 0 0, v000002242900dfa0_0;  1 drivers
v0000022429019750_0 .net "WB_rd_ind", 4 0, v000002242900cf60_0;  1 drivers
v0000022429019070_0 .net "WB_rd_indzero", 0 0, v000002242900e0e0_0;  1 drivers
v000002242901a5b0_0 .net "WB_regwrite", 0 0, v000002242900e180_0;  1 drivers
v000002242901a290_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  1 drivers
v000002242901a3d0_0 .net *"_ivl_1", 0 0, L_0000022428f598a0;  1 drivers
v0000022429019b10_0 .net *"_ivl_13", 0 0, L_0000022428f59590;  1 drivers
v000002242901b0f0_0 .net *"_ivl_14", 0 0, L_0000022429019250;  1 drivers
v000002242901aab0_0 .net *"_ivl_19", 0 0, L_0000022428f58fe0;  1 drivers
v0000022429019610_0 .net *"_ivl_2", 0 0, L_00000224290191b0;  1 drivers
v0000022429019930_0 .net *"_ivl_20", 0 0, L_000002242901ae70;  1 drivers
v000002242901a6f0_0 .net *"_ivl_25", 0 0, L_0000022428f58790;  1 drivers
v0000022429019c50_0 .net *"_ivl_26", 0 0, L_000002242901afb0;  1 drivers
v000002242901b050_0 .net *"_ivl_31", 0 0, L_0000022428f592f0;  1 drivers
v0000022429019cf0_0 .net *"_ivl_32", 0 0, L_0000022429019430;  1 drivers
v000002242901a8d0_0 .net *"_ivl_40", 31 0, L_000002242901e430;  1 drivers
L_0000022429040c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002242901a0b0_0 .net *"_ivl_43", 26 0, L_0000022429040c58;  1 drivers
L_0000022429040ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224290197f0_0 .net/2u *"_ivl_44", 31 0, L_0000022429040ca0;  1 drivers
v000002242901b190_0 .net *"_ivl_52", 31 0, L_00000224290946d0;  1 drivers
L_0000022429040d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002242901b4b0_0 .net *"_ivl_55", 26 0, L_0000022429040d30;  1 drivers
L_0000022429040d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224290192f0_0 .net/2u *"_ivl_56", 31 0, L_0000022429040d78;  1 drivers
v000002242901b550_0 .net *"_ivl_7", 0 0, L_0000022428f58d40;  1 drivers
v000002242901a650_0 .net *"_ivl_8", 0 0, L_000002242901add0;  1 drivers
v00000224290199d0_0 .net "alu_selA", 1 0, L_000002242901af10;  1 drivers
v0000022429019a70_0 .net "alu_selB", 1 0, L_000002242901bd70;  1 drivers
v000002242901b2d0_0 .net "clk", 0 0, L_0000022428f59980;  1 drivers
v000002242901ab50_0 .var "cycles_consumed", 31 0;
v0000022429019570_0 .net "exhaz", 0 0, L_0000022428f5a080;  1 drivers
v000002242901ad30_0 .net "exhaz2", 0 0, L_0000022428f59050;  1 drivers
v0000022429019d90_0 .net "hlt", 0 0, v000002242900be80_0;  1 drivers
v0000022429019e30_0 .net "idhaz", 0 0, L_0000022428f58f00;  1 drivers
v0000022429019f70_0 .net "idhaz2", 0 0, L_0000022428f59360;  1 drivers
v000002242901a790_0 .net "if_id_write", 0 0, v0000022428ff9f30_0;  1 drivers
v000002242901abf0_0 .net "input_clk", 0 0, v000002242901a470_0;  1 drivers
v000002242901a010_0 .net "is_branch_and_taken", 0 0, L_0000022429025710;  1 drivers
v000002242901b370_0 .net "memhaz", 0 0, L_0000022428f5a0f0;  1 drivers
v0000022429019390_0 .net "memhaz2", 0 0, L_0000022428f59830;  1 drivers
v000002242901b410_0 .net "pc_src", 2 0, L_000002242901dc10;  1 drivers
v000002242901a150_0 .net "pc_write", 0 0, v0000022428ff9cb0_0;  1 drivers
v000002242901b5f0_0 .net "rst", 0 0, v0000022429019110_0;  1 drivers
v000002242901a1f0_0 .net "store_rs2_forward", 1 0, L_000002242901d0d0;  1 drivers
v000002242901a330_0 .net "wdata_to_reg_file", 31 0, L_000002242903d020;  1 drivers
E_0000022428f7bdb0/0 .event negedge, v0000022428ff92b0_0;
E_0000022428f7bdb0/1 .event posedge, v0000022428fe1040_0;
E_0000022428f7bdb0 .event/or E_0000022428f7bdb0/0, E_0000022428f7bdb0/1;
L_00000224290191b0 .cmp/eq 5, v0000022428ff0ce0_0, v0000022428feee40_0;
L_000002242901add0 .cmp/eq 5, v0000022428fe1400_0, v0000022428feee40_0;
L_0000022429019250 .cmp/eq 5, v000002242900cf60_0, v0000022428feee40_0;
L_000002242901ae70 .cmp/eq 5, v0000022428ff0ce0_0, v0000022428fee260_0;
L_000002242901afb0 .cmp/eq 5, v0000022428fe1400_0, v0000022428fee260_0;
L_0000022429019430 .cmp/eq 5, v000002242900cf60_0, v0000022428fee260_0;
L_000002242901e430 .concat [ 5 27 0 0], v000002242900b520_0, L_0000022429040c58;
L_000002242901e250 .cmp/ne 32, L_000002242901e430, L_0000022429040ca0;
L_00000224290946d0 .concat [ 5 27 0 0], v0000022428ff0ce0_0, L_0000022429040d30;
L_0000022429092790 .cmp/ne 32, L_00000224290946d0, L_0000022429040d78;
S_0000022428e3d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000022428f59210 .functor NOT 1, L_0000022428f5a080, C4<0>, C4<0>, C4<0>;
L_0000022428f59d70 .functor AND 1, L_0000022428f5a0f0, L_0000022428f59210, C4<1>, C4<1>;
L_0000022428f59f30 .functor OR 1, L_0000022428f58f00, L_0000022428f59d70, C4<0>, C4<0>;
L_0000022428f58f70 .functor OR 1, L_0000022428f58f00, L_0000022428f5a080, C4<0>, C4<0>;
v0000022428f76ec0_0 .net *"_ivl_12", 0 0, L_0000022428f58f70;  1 drivers
v0000022428f769c0_0 .net *"_ivl_2", 0 0, L_0000022428f59210;  1 drivers
v0000022428f76a60_0 .net *"_ivl_5", 0 0, L_0000022428f59d70;  1 drivers
v0000022428f771e0_0 .net *"_ivl_7", 0 0, L_0000022428f59f30;  1 drivers
v0000022428f77d20_0 .net "alu_selA", 1 0, L_000002242901af10;  alias, 1 drivers
v0000022428f77dc0_0 .net "exhaz", 0 0, L_0000022428f5a080;  alias, 1 drivers
v0000022428f78360_0 .net "idhaz", 0 0, L_0000022428f58f00;  alias, 1 drivers
v0000022428f77820_0 .net "memhaz", 0 0, L_0000022428f5a0f0;  alias, 1 drivers
L_000002242901af10 .concat8 [ 1 1 0 0], L_0000022428f59f30, L_0000022428f58f70;
S_0000022428e3d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000022428f59c90 .functor NOT 1, L_0000022428f59050, C4<0>, C4<0>, C4<0>;
L_0000022428f59de0 .functor AND 1, L_0000022428f59830, L_0000022428f59c90, C4<1>, C4<1>;
L_0000022428f59600 .functor OR 1, L_0000022428f59360, L_0000022428f59de0, C4<0>, C4<0>;
L_0000022428f58720 .functor NOT 1, v0000022428fef5c0_0, C4<0>, C4<0>, C4<0>;
L_0000022428f59670 .functor AND 1, L_0000022428f59600, L_0000022428f58720, C4<1>, C4<1>;
L_0000022428f59fa0 .functor OR 1, L_0000022428f59360, L_0000022428f59050, C4<0>, C4<0>;
L_0000022428f586b0 .functor NOT 1, v0000022428fef5c0_0, C4<0>, C4<0>, C4<0>;
L_0000022428f590c0 .functor AND 1, L_0000022428f59fa0, L_0000022428f586b0, C4<1>, C4<1>;
v0000022428f778c0_0 .net "EX1_is_oper2_immed", 0 0, v0000022428fef5c0_0;  alias, 1 drivers
v0000022428f77000_0 .net *"_ivl_11", 0 0, L_0000022428f59670;  1 drivers
v0000022428f76ba0_0 .net *"_ivl_16", 0 0, L_0000022428f59fa0;  1 drivers
v0000022428f77320_0 .net *"_ivl_17", 0 0, L_0000022428f586b0;  1 drivers
v0000022428f77960_0 .net *"_ivl_2", 0 0, L_0000022428f59c90;  1 drivers
v0000022428f78040_0 .net *"_ivl_20", 0 0, L_0000022428f590c0;  1 drivers
v0000022428f77e60_0 .net *"_ivl_5", 0 0, L_0000022428f59de0;  1 drivers
v0000022428f76c40_0 .net *"_ivl_7", 0 0, L_0000022428f59600;  1 drivers
v0000022428f76ce0_0 .net *"_ivl_8", 0 0, L_0000022428f58720;  1 drivers
v0000022428f77460_0 .net "alu_selB", 1 0, L_000002242901bd70;  alias, 1 drivers
v0000022428f77a00_0 .net "exhaz", 0 0, L_0000022428f59050;  alias, 1 drivers
v0000022428f77fa0_0 .net "idhaz", 0 0, L_0000022428f59360;  alias, 1 drivers
v0000022428f78220_0 .net "memhaz", 0 0, L_0000022428f59830;  alias, 1 drivers
L_000002242901bd70 .concat8 [ 1 1 0 0], L_0000022428f59670, L_0000022428f590c0;
S_0000022428e369c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000022428f596e0 .functor NOT 1, L_0000022428f59050, C4<0>, C4<0>, C4<0>;
L_0000022428f597c0 .functor AND 1, L_0000022428f59830, L_0000022428f596e0, C4<1>, C4<1>;
L_0000022428f59910 .functor OR 1, L_0000022428f59360, L_0000022428f597c0, C4<0>, C4<0>;
L_0000022428f5a010 .functor OR 1, L_0000022428f59360, L_0000022428f59050, C4<0>, C4<0>;
v0000022428f784a0_0 .net *"_ivl_12", 0 0, L_0000022428f5a010;  1 drivers
v0000022428f767e0_0 .net *"_ivl_2", 0 0, L_0000022428f596e0;  1 drivers
v0000022428f78540_0 .net *"_ivl_5", 0 0, L_0000022428f597c0;  1 drivers
v0000022428f766a0_0 .net *"_ivl_7", 0 0, L_0000022428f59910;  1 drivers
v0000022428f76740_0 .net "exhaz", 0 0, L_0000022428f59050;  alias, 1 drivers
v0000022428f76880_0 .net "idhaz", 0 0, L_0000022428f59360;  alias, 1 drivers
v0000022428f025d0_0 .net "memhaz", 0 0, L_0000022428f59830;  alias, 1 drivers
v0000022428f02170_0 .net "store_rs2_forward", 1 0, L_000002242901d0d0;  alias, 1 drivers
L_000002242901d0d0 .concat8 [ 1 1 0 0], L_0000022428f59910, L_0000022428f5a010;
S_0000022428e36b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000022428f02fd0_0 .net "EX_ALU_OUT", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428f02a30_0 .net "EX_memread", 0 0, v0000022428ff0240_0;  alias, 1 drivers
v0000022428eddd30_0 .net "EX_memwrite", 0 0, v0000022428ff0100_0;  alias, 1 drivers
v0000022428eddf10_0 .net "EX_opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
v0000022428fe1720_0 .net "EX_rd_ind", 4 0, v0000022428ff0ce0_0;  alias, 1 drivers
v0000022428fe0c80_0 .net "EX_rd_indzero", 0 0, L_0000022429092790;  1 drivers
v0000022428fe1540_0 .net "EX_regwrite", 0 0, v0000022428ff0d80_0;  alias, 1 drivers
v0000022428fe0be0_0 .net "EX_rs2_out", 31 0, v0000022428ff11e0_0;  alias, 1 drivers
v0000022428fe1360_0 .var "MEM_ALU_OUT", 31 0;
v0000022428fe0aa0_0 .var "MEM_memread", 0 0;
v0000022428fe0960_0 .var "MEM_memwrite", 0 0;
v0000022428fe0780_0 .var "MEM_opcode", 11 0;
v0000022428fe1400_0 .var "MEM_rd_ind", 4 0;
v0000022428fe0d20_0 .var "MEM_rd_indzero", 0 0;
v0000022428fe17c0_0 .var "MEM_regwrite", 0 0;
v0000022428fe0a00_0 .var "MEM_rs2", 31 0;
v0000022428fe03c0_0 .net "clk", 0 0, L_000002242903cf40;  1 drivers
v0000022428fe1040_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7bc70 .event posedge, v0000022428fe1040_0, v0000022428fe03c0_0;
S_0000022428d79aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000022428d61490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428d614c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428d61500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428d61538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428d61570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428d615a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428d615e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428d61618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428d61650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428d61688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428d616c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428d616f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428d61730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428d61768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428d617a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428d617d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428d61810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428d61848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428d61880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428d618b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428d618f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428d61928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428d61960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428d61998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428d619d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002242903c680 .functor XOR 1, L_000002242903c610, v0000022428ff0b00_0, C4<0>, C4<0>;
L_000002242903c6f0 .functor NOT 1, L_000002242903c680, C4<0>, C4<0>, C4<0>;
L_000002242903d250 .functor OR 1, v0000022429019110_0, L_000002242903c6f0, C4<0>, C4<0>;
L_000002242903d1e0 .functor NOT 1, L_000002242903d250, C4<0>, C4<0>, C4<0>;
v0000022428fe2b70_0 .net "ALU_OP", 3 0, v0000022428fe2850_0;  1 drivers
v0000022428fe5550_0 .net "BranchDecision", 0 0, L_000002242903c610;  1 drivers
v0000022428fe5050_0 .net "CF", 0 0, v0000022428fe3f70_0;  1 drivers
v0000022428fe45b0_0 .net "EX_opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
v0000022428fe5870_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  alias, 1 drivers
v0000022428fe5910_0 .net "ZF", 0 0, L_000002242903bc70;  1 drivers
L_0000022429040ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022428fe4470_0 .net/2u *"_ivl_0", 31 0, L_0000022429040ce8;  1 drivers
v0000022428fe46f0_0 .net *"_ivl_11", 0 0, L_000002242903d250;  1 drivers
v0000022428fe4dd0_0 .net *"_ivl_2", 31 0, L_000002242901fc90;  1 drivers
v0000022428fe4fb0_0 .net *"_ivl_6", 0 0, L_000002242903c680;  1 drivers
v0000022428fe5690_0 .net *"_ivl_8", 0 0, L_000002242903c6f0;  1 drivers
v0000022428fe4650_0 .net "alu_out", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428fe5730_0 .net "alu_outw", 31 0, v0000022428fe27b0_0;  1 drivers
v0000022428fe4c90_0 .net "is_beq", 0 0, v0000022428ff0880_0;  alias, 1 drivers
v0000022428fe55f0_0 .net "is_bne", 0 0, v0000022428ff01a0_0;  alias, 1 drivers
v0000022428fe4bf0_0 .net "is_jal", 0 0, v0000022428ff0920_0;  alias, 1 drivers
v0000022428fe4ab0_0 .net "oper1", 31 0, v0000022428ff1500_0;  alias, 1 drivers
v0000022428fe4830_0 .net "oper2", 31 0, v0000022428ff07e0_0;  alias, 1 drivers
v0000022428fe4b50_0 .net "pc", 31 0, v0000022428ff15a0_0;  alias, 1 drivers
v0000022428fe43d0_0 .net "predicted", 0 0, v0000022428ff0b00_0;  alias, 1 drivers
v0000022428fe5190_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
L_000002242901fc90 .arith/sum 32, v0000022428ff15a0_0, L_0000022429040ce8;
L_000002242901e070 .functor MUXZ 32, v0000022428fe27b0_0, L_000002242901fc90, v0000022428ff0920_0, C4<>;
S_0000022428d79c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000022428d79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002242903c530 .functor AND 1, v0000022428ff0880_0, L_000002242903c4c0, C4<1>, C4<1>;
L_000002242903b5e0 .functor NOT 1, L_000002242903c4c0, C4<0>, C4<0>, C4<0>;
L_000002242903c5a0 .functor AND 1, v0000022428ff01a0_0, L_000002242903b5e0, C4<1>, C4<1>;
L_000002242903c610 .functor OR 1, L_000002242903c530, L_000002242903c5a0, C4<0>, C4<0>;
v0000022428fe3ed0_0 .net "BranchDecision", 0 0, L_000002242903c610;  alias, 1 drivers
v0000022428fe1c70_0 .net *"_ivl_2", 0 0, L_000002242903b5e0;  1 drivers
v0000022428fe2cb0_0 .net "is_beq", 0 0, v0000022428ff0880_0;  alias, 1 drivers
v0000022428fe3070_0 .net "is_beq_taken", 0 0, L_000002242903c530;  1 drivers
v0000022428fe3110_0 .net "is_bne", 0 0, v0000022428ff01a0_0;  alias, 1 drivers
v0000022428fe1e50_0 .net "is_bne_taken", 0 0, L_000002242903c5a0;  1 drivers
v0000022428fe1b30_0 .net "is_eq", 0 0, L_000002242903c4c0;  1 drivers
v0000022428fe3a70_0 .net "oper1", 31 0, v0000022428ff1500_0;  alias, 1 drivers
v0000022428fe3390_0 .net "oper2", 31 0, v0000022428ff07e0_0;  alias, 1 drivers
S_0000022428dc0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000022428d79c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002242903bb20 .functor XOR 1, L_0000022429020910, L_0000022429020cd0, C4<0>, C4<0>;
L_000002242903c840 .functor XOR 1, L_0000022429020f50, L_0000022429020e10, C4<0>, C4<0>;
L_000002242903c8b0 .functor XOR 1, L_0000022429020b90, L_00000224290209b0, C4<0>, C4<0>;
L_000002242903b420 .functor XOR 1, L_0000022429020c30, L_0000022429020d70, C4<0>, C4<0>;
L_000002242903b7a0 .functor XOR 1, L_0000022429020af0, L_0000022429020870, C4<0>, C4<0>;
L_000002242903c990 .functor XOR 1, L_0000022429020eb0, L_0000022429020a50, C4<0>, C4<0>;
L_000002242903c290 .functor XOR 1, L_0000022429090b70, L_00000224290925b0, C4<0>, C4<0>;
L_000002242903b810 .functor XOR 1, L_00000224290902b0, L_0000022429092330, C4<0>, C4<0>;
L_000002242903cbc0 .functor XOR 1, L_00000224290921f0, L_0000022429090170, C4<0>, C4<0>;
L_000002242903ca70 .functor XOR 1, L_0000022429090c10, L_0000022429092010, C4<0>, C4<0>;
L_000002242903ced0 .functor XOR 1, L_0000022429090210, L_0000022429091f70, C4<0>, C4<0>;
L_000002242903b960 .functor XOR 1, L_00000224290908f0, L_00000224290903f0, C4<0>, C4<0>;
L_000002242903cae0 .functor XOR 1, L_00000224290911b0, L_00000224290907b0, C4<0>, C4<0>;
L_000002242903bce0 .functor XOR 1, L_0000022429090490, L_0000022429091bb0, C4<0>, C4<0>;
L_000002242903cb50 .functor XOR 1, L_0000022429091890, L_0000022429090350, C4<0>, C4<0>;
L_000002242903c220 .functor XOR 1, L_0000022429090f30, L_00000224290905d0, C4<0>, C4<0>;
L_000002242903b880 .functor XOR 1, L_00000224290912f0, L_0000022429090a30, C4<0>, C4<0>;
L_000002242903cc30 .functor XOR 1, L_0000022429090850, L_0000022429091610, C4<0>, C4<0>;
L_000002242903bc00 .functor XOR 1, L_00000224290917f0, L_0000022429091250, C4<0>, C4<0>;
L_000002242903ce60 .functor XOR 1, L_0000022429091b10, L_00000224290923d0, C4<0>, C4<0>;
L_000002242903c370 .functor XOR 1, L_0000022429091570, L_0000022429091c50, C4<0>, C4<0>;
L_000002242903cd10 .functor XOR 1, L_0000022429090030, L_00000224290916b0, C4<0>, C4<0>;
L_000002242903c060 .functor XOR 1, L_0000022429090530, L_0000022429091750, C4<0>, C4<0>;
L_000002242903b3b0 .functor XOR 1, L_0000022429090670, L_0000022429092290, C4<0>, C4<0>;
L_000002242903b500 .functor XOR 1, L_0000022429091070, L_0000022429091cf0, C4<0>, C4<0>;
L_000002242903cca0 .functor XOR 1, L_00000224290920b0, L_0000022429090fd0, C4<0>, C4<0>;
L_000002242903c0d0 .functor XOR 1, L_0000022429090cb0, L_0000022429091a70, C4<0>, C4<0>;
L_000002242903c140 .functor XOR 1, L_0000022429092470, L_0000022429090d50, C4<0>, C4<0>;
L_000002242903c3e0 .functor XOR 1, L_0000022429090710, L_0000022429091430, C4<0>, C4<0>;
L_000002242903c450 .functor XOR 1, L_0000022429091d90, L_0000022429091930, C4<0>, C4<0>;
L_000002242903b570 .functor XOR 1, L_0000022429091e30, L_00000224290900d0, C4<0>, C4<0>;
L_000002242903c300 .functor XOR 1, L_0000022429091110, L_0000022429092150, C4<0>, C4<0>;
L_000002242903c4c0/0/0 .functor OR 1, L_0000022429091390, L_0000022429090990, L_0000022429092650, L_0000022429092510;
L_000002242903c4c0/0/4 .functor OR 1, L_0000022429090df0, L_00000224290926f0, L_0000022429090e90, L_00000224290914d0;
L_000002242903c4c0/0/8 .functor OR 1, L_0000022429090ad0, L_000002242908ff90, L_00000224290919d0, L_0000022429093f50;
L_000002242903c4c0/0/12 .functor OR 1, L_0000022429094b30, L_0000022429094130, L_0000022429094270, L_00000224290943b0;
L_000002242903c4c0/0/16 .functor OR 1, L_0000022429094d10, L_00000224290932d0, L_0000022429093e10, L_0000022429092c90;
L_000002242903c4c0/0/20 .functor OR 1, L_0000022429093eb0, L_0000022429094810, L_0000022429092e70, L_0000022429093ff0;
L_000002242903c4c0/0/24 .functor OR 1, L_0000022429094e50, L_00000224290948b0, L_0000022429092830, L_0000022429093370;
L_000002242903c4c0/0/28 .functor OR 1, L_0000022429092a10, L_00000224290939b0, L_0000022429092f10, L_0000022429093870;
L_000002242903c4c0/1/0 .functor OR 1, L_000002242903c4c0/0/0, L_000002242903c4c0/0/4, L_000002242903c4c0/0/8, L_000002242903c4c0/0/12;
L_000002242903c4c0/1/4 .functor OR 1, L_000002242903c4c0/0/16, L_000002242903c4c0/0/20, L_000002242903c4c0/0/24, L_000002242903c4c0/0/28;
L_000002242903c4c0 .functor NOR 1, L_000002242903c4c0/1/0, L_000002242903c4c0/1/4, C4<0>, C4<0>;
v0000022428fe0b40_0 .net *"_ivl_0", 0 0, L_000002242903bb20;  1 drivers
v0000022428fe14a0_0 .net *"_ivl_101", 0 0, L_0000022429090a30;  1 drivers
v0000022428fe12c0_0 .net *"_ivl_102", 0 0, L_000002242903cc30;  1 drivers
v0000022428fe0320_0 .net *"_ivl_105", 0 0, L_0000022429090850;  1 drivers
v0000022428fe15e0_0 .net *"_ivl_107", 0 0, L_0000022429091610;  1 drivers
v0000022428fe0500_0 .net *"_ivl_108", 0 0, L_000002242903bc00;  1 drivers
v0000022428fe1680_0 .net *"_ivl_11", 0 0, L_0000022429020e10;  1 drivers
v0000022428fe05a0_0 .net *"_ivl_111", 0 0, L_00000224290917f0;  1 drivers
v0000022428fe1220_0 .net *"_ivl_113", 0 0, L_0000022429091250;  1 drivers
v0000022428fe1860_0 .net *"_ivl_114", 0 0, L_000002242903ce60;  1 drivers
v0000022428fe08c0_0 .net *"_ivl_117", 0 0, L_0000022429091b10;  1 drivers
v0000022428fe1900_0 .net *"_ivl_119", 0 0, L_00000224290923d0;  1 drivers
v0000022428fe0fa0_0 .net *"_ivl_12", 0 0, L_000002242903c8b0;  1 drivers
v0000022428fe19a0_0 .net *"_ivl_120", 0 0, L_000002242903c370;  1 drivers
v0000022428fe0f00_0 .net *"_ivl_123", 0 0, L_0000022429091570;  1 drivers
v0000022428fe10e0_0 .net *"_ivl_125", 0 0, L_0000022429091c50;  1 drivers
v0000022428fe0460_0 .net *"_ivl_126", 0 0, L_000002242903cd10;  1 drivers
v0000022428fe1180_0 .net *"_ivl_129", 0 0, L_0000022429090030;  1 drivers
v0000022428fe0640_0 .net *"_ivl_131", 0 0, L_00000224290916b0;  1 drivers
v0000022428fe0dc0_0 .net *"_ivl_132", 0 0, L_000002242903c060;  1 drivers
v0000022428fe06e0_0 .net *"_ivl_135", 0 0, L_0000022429090530;  1 drivers
v0000022428fe0820_0 .net *"_ivl_137", 0 0, L_0000022429091750;  1 drivers
v0000022428fdfec0_0 .net *"_ivl_138", 0 0, L_000002242903b3b0;  1 drivers
v0000022428fe00a0_0 .net *"_ivl_141", 0 0, L_0000022429090670;  1 drivers
v0000022428fde340_0 .net *"_ivl_143", 0 0, L_0000022429092290;  1 drivers
v0000022428fde700_0 .net *"_ivl_144", 0 0, L_000002242903b500;  1 drivers
v0000022428fdfba0_0 .net *"_ivl_147", 0 0, L_0000022429091070;  1 drivers
v0000022428fde3e0_0 .net *"_ivl_149", 0 0, L_0000022429091cf0;  1 drivers
v0000022428fde480_0 .net *"_ivl_15", 0 0, L_0000022429020b90;  1 drivers
v0000022428fddf80_0 .net *"_ivl_150", 0 0, L_000002242903cca0;  1 drivers
v0000022428fdfb00_0 .net *"_ivl_153", 0 0, L_00000224290920b0;  1 drivers
v0000022428fdfc40_0 .net *"_ivl_155", 0 0, L_0000022429090fd0;  1 drivers
v0000022428fdf2e0_0 .net *"_ivl_156", 0 0, L_000002242903c0d0;  1 drivers
v0000022428fde520_0 .net *"_ivl_159", 0 0, L_0000022429090cb0;  1 drivers
v0000022428fddc60_0 .net *"_ivl_161", 0 0, L_0000022429091a70;  1 drivers
v0000022428fdf600_0 .net *"_ivl_162", 0 0, L_000002242903c140;  1 drivers
v0000022428fdf240_0 .net *"_ivl_165", 0 0, L_0000022429092470;  1 drivers
v0000022428fdfe20_0 .net *"_ivl_167", 0 0, L_0000022429090d50;  1 drivers
v0000022428fdfce0_0 .net *"_ivl_168", 0 0, L_000002242903c3e0;  1 drivers
v0000022428fdfd80_0 .net *"_ivl_17", 0 0, L_00000224290209b0;  1 drivers
v0000022428fde020_0 .net *"_ivl_171", 0 0, L_0000022429090710;  1 drivers
v0000022428fddbc0_0 .net *"_ivl_173", 0 0, L_0000022429091430;  1 drivers
v0000022428fdf7e0_0 .net *"_ivl_174", 0 0, L_000002242903c450;  1 drivers
v0000022428fdf6a0_0 .net *"_ivl_177", 0 0, L_0000022429091d90;  1 drivers
v0000022428fdede0_0 .net *"_ivl_179", 0 0, L_0000022429091930;  1 drivers
v0000022428fded40_0 .net *"_ivl_18", 0 0, L_000002242903b420;  1 drivers
v0000022428fdf740_0 .net *"_ivl_180", 0 0, L_000002242903b570;  1 drivers
v0000022428fdee80_0 .net *"_ivl_183", 0 0, L_0000022429091e30;  1 drivers
v0000022428fddd00_0 .net *"_ivl_185", 0 0, L_00000224290900d0;  1 drivers
v0000022428fdf380_0 .net *"_ivl_186", 0 0, L_000002242903c300;  1 drivers
v0000022428fdec00_0 .net *"_ivl_190", 0 0, L_0000022429091110;  1 drivers
v0000022428fdff60_0 .net *"_ivl_192", 0 0, L_0000022429092150;  1 drivers
v0000022428fdea20_0 .net *"_ivl_194", 0 0, L_0000022429091390;  1 drivers
v0000022428fe0000_0 .net *"_ivl_196", 0 0, L_0000022429090990;  1 drivers
v0000022428fdf100_0 .net *"_ivl_198", 0 0, L_0000022429092650;  1 drivers
v0000022428fdf880_0 .net *"_ivl_200", 0 0, L_0000022429092510;  1 drivers
v0000022428fde840_0 .net *"_ivl_202", 0 0, L_0000022429090df0;  1 drivers
v0000022428fddda0_0 .net *"_ivl_204", 0 0, L_00000224290926f0;  1 drivers
v0000022428fde5c0_0 .net *"_ivl_206", 0 0, L_0000022429090e90;  1 drivers
v0000022428fdeca0_0 .net *"_ivl_208", 0 0, L_00000224290914d0;  1 drivers
v0000022428fe0140_0 .net *"_ivl_21", 0 0, L_0000022429020c30;  1 drivers
v0000022428fde660_0 .net *"_ivl_210", 0 0, L_0000022429090ad0;  1 drivers
v0000022428fde0c0_0 .net *"_ivl_212", 0 0, L_000002242908ff90;  1 drivers
v0000022428fde160_0 .net *"_ivl_214", 0 0, L_00000224290919d0;  1 drivers
v0000022428fdf420_0 .net *"_ivl_216", 0 0, L_0000022429093f50;  1 drivers
v0000022428fde2a0_0 .net *"_ivl_218", 0 0, L_0000022429094b30;  1 drivers
v0000022428fdf4c0_0 .net *"_ivl_220", 0 0, L_0000022429094130;  1 drivers
v0000022428fde7a0_0 .net *"_ivl_222", 0 0, L_0000022429094270;  1 drivers
v0000022428fe01e0_0 .net *"_ivl_224", 0 0, L_00000224290943b0;  1 drivers
v0000022428fdf920_0 .net *"_ivl_226", 0 0, L_0000022429094d10;  1 drivers
v0000022428fe0280_0 .net *"_ivl_228", 0 0, L_00000224290932d0;  1 drivers
v0000022428fdef20_0 .net *"_ivl_23", 0 0, L_0000022429020d70;  1 drivers
v0000022428fdefc0_0 .net *"_ivl_230", 0 0, L_0000022429093e10;  1 drivers
v0000022428fdf9c0_0 .net *"_ivl_232", 0 0, L_0000022429092c90;  1 drivers
v0000022428fde8e0_0 .net *"_ivl_234", 0 0, L_0000022429093eb0;  1 drivers
v0000022428fdfa60_0 .net *"_ivl_236", 0 0, L_0000022429094810;  1 drivers
v0000022428fdf060_0 .net *"_ivl_238", 0 0, L_0000022429092e70;  1 drivers
v0000022428fdf560_0 .net *"_ivl_24", 0 0, L_000002242903b7a0;  1 drivers
v0000022428fddb20_0 .net *"_ivl_240", 0 0, L_0000022429093ff0;  1 drivers
v0000022428fde980_0 .net *"_ivl_242", 0 0, L_0000022429094e50;  1 drivers
v0000022428fdde40_0 .net *"_ivl_244", 0 0, L_00000224290948b0;  1 drivers
v0000022428fdf1a0_0 .net *"_ivl_246", 0 0, L_0000022429092830;  1 drivers
v0000022428fddee0_0 .net *"_ivl_248", 0 0, L_0000022429093370;  1 drivers
v0000022428fde200_0 .net *"_ivl_250", 0 0, L_0000022429092a10;  1 drivers
v0000022428fdeac0_0 .net *"_ivl_252", 0 0, L_00000224290939b0;  1 drivers
v0000022428fdeb60_0 .net *"_ivl_254", 0 0, L_0000022429092f10;  1 drivers
v0000022428f028f0_0 .net *"_ivl_256", 0 0, L_0000022429093870;  1 drivers
v0000022428fe2170_0 .net *"_ivl_27", 0 0, L_0000022429020af0;  1 drivers
v0000022428fe3930_0 .net *"_ivl_29", 0 0, L_0000022429020870;  1 drivers
v0000022428fe2e90_0 .net *"_ivl_3", 0 0, L_0000022429020910;  1 drivers
v0000022428fe2d50_0 .net *"_ivl_30", 0 0, L_000002242903c990;  1 drivers
v0000022428fe34d0_0 .net *"_ivl_33", 0 0, L_0000022429020eb0;  1 drivers
v0000022428fe2df0_0 .net *"_ivl_35", 0 0, L_0000022429020a50;  1 drivers
v0000022428fe31b0_0 .net *"_ivl_36", 0 0, L_000002242903c290;  1 drivers
v0000022428fe3750_0 .net *"_ivl_39", 0 0, L_0000022429090b70;  1 drivers
v0000022428fe3bb0_0 .net *"_ivl_41", 0 0, L_00000224290925b0;  1 drivers
v0000022428fe3e30_0 .net *"_ivl_42", 0 0, L_000002242903b810;  1 drivers
v0000022428fe2f30_0 .net *"_ivl_45", 0 0, L_00000224290902b0;  1 drivers
v0000022428fe1f90_0 .net *"_ivl_47", 0 0, L_0000022429092330;  1 drivers
v0000022428fe1ef0_0 .net *"_ivl_48", 0 0, L_000002242903cbc0;  1 drivers
v0000022428fe2c10_0 .net *"_ivl_5", 0 0, L_0000022429020cd0;  1 drivers
v0000022428fe1d10_0 .net *"_ivl_51", 0 0, L_00000224290921f0;  1 drivers
v0000022428fe2030_0 .net *"_ivl_53", 0 0, L_0000022429090170;  1 drivers
v0000022428fe3c50_0 .net *"_ivl_54", 0 0, L_000002242903ca70;  1 drivers
v0000022428fe3d90_0 .net *"_ivl_57", 0 0, L_0000022429090c10;  1 drivers
v0000022428fe3b10_0 .net *"_ivl_59", 0 0, L_0000022429092010;  1 drivers
v0000022428fe3250_0 .net *"_ivl_6", 0 0, L_000002242903c840;  1 drivers
v0000022428fe20d0_0 .net *"_ivl_60", 0 0, L_000002242903ced0;  1 drivers
v0000022428fe4010_0 .net *"_ivl_63", 0 0, L_0000022429090210;  1 drivers
v0000022428fe40b0_0 .net *"_ivl_65", 0 0, L_0000022429091f70;  1 drivers
v0000022428fe3890_0 .net *"_ivl_66", 0 0, L_000002242903b960;  1 drivers
v0000022428fe1db0_0 .net *"_ivl_69", 0 0, L_00000224290908f0;  1 drivers
v0000022428fe2530_0 .net *"_ivl_71", 0 0, L_00000224290903f0;  1 drivers
v0000022428fe2a30_0 .net *"_ivl_72", 0 0, L_000002242903cae0;  1 drivers
v0000022428fe23f0_0 .net *"_ivl_75", 0 0, L_00000224290911b0;  1 drivers
v0000022428fe36b0_0 .net *"_ivl_77", 0 0, L_00000224290907b0;  1 drivers
v0000022428fe2350_0 .net *"_ivl_78", 0 0, L_000002242903bce0;  1 drivers
v0000022428fe4150_0 .net *"_ivl_81", 0 0, L_0000022429090490;  1 drivers
v0000022428fe2ad0_0 .net *"_ivl_83", 0 0, L_0000022429091bb0;  1 drivers
v0000022428fe37f0_0 .net *"_ivl_84", 0 0, L_000002242903cb50;  1 drivers
v0000022428fe2990_0 .net *"_ivl_87", 0 0, L_0000022429091890;  1 drivers
v0000022428fe2670_0 .net *"_ivl_89", 0 0, L_0000022429090350;  1 drivers
v0000022428fe3430_0 .net *"_ivl_9", 0 0, L_0000022429020f50;  1 drivers
v0000022428fe2210_0 .net *"_ivl_90", 0 0, L_000002242903c220;  1 drivers
v0000022428fe3cf0_0 .net *"_ivl_93", 0 0, L_0000022429090f30;  1 drivers
v0000022428fe2710_0 .net *"_ivl_95", 0 0, L_00000224290905d0;  1 drivers
v0000022428fe1bd0_0 .net *"_ivl_96", 0 0, L_000002242903b880;  1 drivers
v0000022428fe32f0_0 .net *"_ivl_99", 0 0, L_00000224290912f0;  1 drivers
v0000022428fe2fd0_0 .net "a", 31 0, v0000022428ff1500_0;  alias, 1 drivers
v0000022428fe41f0_0 .net "b", 31 0, v0000022428ff07e0_0;  alias, 1 drivers
v0000022428fe2490_0 .net "out", 0 0, L_000002242903c4c0;  alias, 1 drivers
v0000022428fe4290_0 .net "temp", 31 0, L_0000022429091ed0;  1 drivers
L_0000022429020910 .part v0000022428ff1500_0, 0, 1;
L_0000022429020cd0 .part v0000022428ff07e0_0, 0, 1;
L_0000022429020f50 .part v0000022428ff1500_0, 1, 1;
L_0000022429020e10 .part v0000022428ff07e0_0, 1, 1;
L_0000022429020b90 .part v0000022428ff1500_0, 2, 1;
L_00000224290209b0 .part v0000022428ff07e0_0, 2, 1;
L_0000022429020c30 .part v0000022428ff1500_0, 3, 1;
L_0000022429020d70 .part v0000022428ff07e0_0, 3, 1;
L_0000022429020af0 .part v0000022428ff1500_0, 4, 1;
L_0000022429020870 .part v0000022428ff07e0_0, 4, 1;
L_0000022429020eb0 .part v0000022428ff1500_0, 5, 1;
L_0000022429020a50 .part v0000022428ff07e0_0, 5, 1;
L_0000022429090b70 .part v0000022428ff1500_0, 6, 1;
L_00000224290925b0 .part v0000022428ff07e0_0, 6, 1;
L_00000224290902b0 .part v0000022428ff1500_0, 7, 1;
L_0000022429092330 .part v0000022428ff07e0_0, 7, 1;
L_00000224290921f0 .part v0000022428ff1500_0, 8, 1;
L_0000022429090170 .part v0000022428ff07e0_0, 8, 1;
L_0000022429090c10 .part v0000022428ff1500_0, 9, 1;
L_0000022429092010 .part v0000022428ff07e0_0, 9, 1;
L_0000022429090210 .part v0000022428ff1500_0, 10, 1;
L_0000022429091f70 .part v0000022428ff07e0_0, 10, 1;
L_00000224290908f0 .part v0000022428ff1500_0, 11, 1;
L_00000224290903f0 .part v0000022428ff07e0_0, 11, 1;
L_00000224290911b0 .part v0000022428ff1500_0, 12, 1;
L_00000224290907b0 .part v0000022428ff07e0_0, 12, 1;
L_0000022429090490 .part v0000022428ff1500_0, 13, 1;
L_0000022429091bb0 .part v0000022428ff07e0_0, 13, 1;
L_0000022429091890 .part v0000022428ff1500_0, 14, 1;
L_0000022429090350 .part v0000022428ff07e0_0, 14, 1;
L_0000022429090f30 .part v0000022428ff1500_0, 15, 1;
L_00000224290905d0 .part v0000022428ff07e0_0, 15, 1;
L_00000224290912f0 .part v0000022428ff1500_0, 16, 1;
L_0000022429090a30 .part v0000022428ff07e0_0, 16, 1;
L_0000022429090850 .part v0000022428ff1500_0, 17, 1;
L_0000022429091610 .part v0000022428ff07e0_0, 17, 1;
L_00000224290917f0 .part v0000022428ff1500_0, 18, 1;
L_0000022429091250 .part v0000022428ff07e0_0, 18, 1;
L_0000022429091b10 .part v0000022428ff1500_0, 19, 1;
L_00000224290923d0 .part v0000022428ff07e0_0, 19, 1;
L_0000022429091570 .part v0000022428ff1500_0, 20, 1;
L_0000022429091c50 .part v0000022428ff07e0_0, 20, 1;
L_0000022429090030 .part v0000022428ff1500_0, 21, 1;
L_00000224290916b0 .part v0000022428ff07e0_0, 21, 1;
L_0000022429090530 .part v0000022428ff1500_0, 22, 1;
L_0000022429091750 .part v0000022428ff07e0_0, 22, 1;
L_0000022429090670 .part v0000022428ff1500_0, 23, 1;
L_0000022429092290 .part v0000022428ff07e0_0, 23, 1;
L_0000022429091070 .part v0000022428ff1500_0, 24, 1;
L_0000022429091cf0 .part v0000022428ff07e0_0, 24, 1;
L_00000224290920b0 .part v0000022428ff1500_0, 25, 1;
L_0000022429090fd0 .part v0000022428ff07e0_0, 25, 1;
L_0000022429090cb0 .part v0000022428ff1500_0, 26, 1;
L_0000022429091a70 .part v0000022428ff07e0_0, 26, 1;
L_0000022429092470 .part v0000022428ff1500_0, 27, 1;
L_0000022429090d50 .part v0000022428ff07e0_0, 27, 1;
L_0000022429090710 .part v0000022428ff1500_0, 28, 1;
L_0000022429091430 .part v0000022428ff07e0_0, 28, 1;
L_0000022429091d90 .part v0000022428ff1500_0, 29, 1;
L_0000022429091930 .part v0000022428ff07e0_0, 29, 1;
L_0000022429091e30 .part v0000022428ff1500_0, 30, 1;
L_00000224290900d0 .part v0000022428ff07e0_0, 30, 1;
LS_0000022429091ed0_0_0 .concat8 [ 1 1 1 1], L_000002242903bb20, L_000002242903c840, L_000002242903c8b0, L_000002242903b420;
LS_0000022429091ed0_0_4 .concat8 [ 1 1 1 1], L_000002242903b7a0, L_000002242903c990, L_000002242903c290, L_000002242903b810;
LS_0000022429091ed0_0_8 .concat8 [ 1 1 1 1], L_000002242903cbc0, L_000002242903ca70, L_000002242903ced0, L_000002242903b960;
LS_0000022429091ed0_0_12 .concat8 [ 1 1 1 1], L_000002242903cae0, L_000002242903bce0, L_000002242903cb50, L_000002242903c220;
LS_0000022429091ed0_0_16 .concat8 [ 1 1 1 1], L_000002242903b880, L_000002242903cc30, L_000002242903bc00, L_000002242903ce60;
LS_0000022429091ed0_0_20 .concat8 [ 1 1 1 1], L_000002242903c370, L_000002242903cd10, L_000002242903c060, L_000002242903b3b0;
LS_0000022429091ed0_0_24 .concat8 [ 1 1 1 1], L_000002242903b500, L_000002242903cca0, L_000002242903c0d0, L_000002242903c140;
LS_0000022429091ed0_0_28 .concat8 [ 1 1 1 1], L_000002242903c3e0, L_000002242903c450, L_000002242903b570, L_000002242903c300;
LS_0000022429091ed0_1_0 .concat8 [ 4 4 4 4], LS_0000022429091ed0_0_0, LS_0000022429091ed0_0_4, LS_0000022429091ed0_0_8, LS_0000022429091ed0_0_12;
LS_0000022429091ed0_1_4 .concat8 [ 4 4 4 4], LS_0000022429091ed0_0_16, LS_0000022429091ed0_0_20, LS_0000022429091ed0_0_24, LS_0000022429091ed0_0_28;
L_0000022429091ed0 .concat8 [ 16 16 0 0], LS_0000022429091ed0_1_0, LS_0000022429091ed0_1_4;
L_0000022429091110 .part v0000022428ff1500_0, 31, 1;
L_0000022429092150 .part v0000022428ff07e0_0, 31, 1;
L_0000022429091390 .part L_0000022429091ed0, 0, 1;
L_0000022429090990 .part L_0000022429091ed0, 1, 1;
L_0000022429092650 .part L_0000022429091ed0, 2, 1;
L_0000022429092510 .part L_0000022429091ed0, 3, 1;
L_0000022429090df0 .part L_0000022429091ed0, 4, 1;
L_00000224290926f0 .part L_0000022429091ed0, 5, 1;
L_0000022429090e90 .part L_0000022429091ed0, 6, 1;
L_00000224290914d0 .part L_0000022429091ed0, 7, 1;
L_0000022429090ad0 .part L_0000022429091ed0, 8, 1;
L_000002242908ff90 .part L_0000022429091ed0, 9, 1;
L_00000224290919d0 .part L_0000022429091ed0, 10, 1;
L_0000022429093f50 .part L_0000022429091ed0, 11, 1;
L_0000022429094b30 .part L_0000022429091ed0, 12, 1;
L_0000022429094130 .part L_0000022429091ed0, 13, 1;
L_0000022429094270 .part L_0000022429091ed0, 14, 1;
L_00000224290943b0 .part L_0000022429091ed0, 15, 1;
L_0000022429094d10 .part L_0000022429091ed0, 16, 1;
L_00000224290932d0 .part L_0000022429091ed0, 17, 1;
L_0000022429093e10 .part L_0000022429091ed0, 18, 1;
L_0000022429092c90 .part L_0000022429091ed0, 19, 1;
L_0000022429093eb0 .part L_0000022429091ed0, 20, 1;
L_0000022429094810 .part L_0000022429091ed0, 21, 1;
L_0000022429092e70 .part L_0000022429091ed0, 22, 1;
L_0000022429093ff0 .part L_0000022429091ed0, 23, 1;
L_0000022429094e50 .part L_0000022429091ed0, 24, 1;
L_00000224290948b0 .part L_0000022429091ed0, 25, 1;
L_0000022429092830 .part L_0000022429091ed0, 26, 1;
L_0000022429093370 .part L_0000022429091ed0, 27, 1;
L_0000022429092a10 .part L_0000022429091ed0, 28, 1;
L_00000224290939b0 .part L_0000022429091ed0, 29, 1;
L_0000022429092f10 .part L_0000022429091ed0, 30, 1;
L_0000022429093870 .part L_0000022429091ed0, 31, 1;
S_0000022428dc02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000022428d79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000022428f7c6f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002242903bc70 .functor NOT 1, L_000002242901fdd0, C4<0>, C4<0>, C4<0>;
v0000022428fe3610_0 .net "A", 31 0, v0000022428ff1500_0;  alias, 1 drivers
v0000022428fe39d0_0 .net "ALUOP", 3 0, v0000022428fe2850_0;  alias, 1 drivers
v0000022428fe3570_0 .net "B", 31 0, v0000022428ff07e0_0;  alias, 1 drivers
v0000022428fe3f70_0 .var "CF", 0 0;
v0000022428fe22b0_0 .net "ZF", 0 0, L_000002242903bc70;  alias, 1 drivers
v0000022428fe25d0_0 .net *"_ivl_1", 0 0, L_000002242901fdd0;  1 drivers
v0000022428fe27b0_0 .var "res", 31 0;
E_0000022428f7c330 .event anyedge, v0000022428fe39d0_0, v0000022428fe2fd0_0, v0000022428fe41f0_0, v0000022428fe3f70_0;
L_000002242901fdd0 .reduce/or v0000022428fe27b0_0;
S_0000022428dbd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000022428d79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000022428fe62f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428fe6328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428fe6360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428fe6398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428fe63d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428fe6408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428fe6440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428fe6478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428fe64b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428fe64e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428fe6520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428fe6558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428fe6590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428fe65c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428fe6600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428fe6638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428fe6670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428fe66a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428fe66e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428fe6718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428fe6750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428fe6788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428fe67c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428fe67f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428fe6830 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428fe2850_0 .var "ALU_OP", 3 0;
v0000022428fe28f0_0 .net "opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
E_0000022428f7bcb0 .event anyedge, v0000022428eddf10_0;
S_0000022428dbda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000022428fef700_0 .net "EX1_forward_to_B", 31 0, v0000022428fedea0_0;  alias, 1 drivers
v0000022428fef7a0_0 .net "EX_PFC", 31 0, v0000022428fef980_0;  alias, 1 drivers
v0000022428feebc0_0 .net "EX_PFC_to_IF", 31 0, L_000002242901fbf0;  alias, 1 drivers
v0000022428fef480_0 .net "alu_selA", 1 0, L_000002242901af10;  alias, 1 drivers
v0000022428fee1c0_0 .net "alu_selB", 1 0, L_000002242901bd70;  alias, 1 drivers
v0000022428fee800_0 .net "ex_haz", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v0000022428fefa20_0 .net "id_haz", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428fef160_0 .net "is_jr", 0 0, v0000022428ff0060_0;  alias, 1 drivers
v0000022428fedb80_0 .net "mem_haz", 31 0, L_000002242903d020;  alias, 1 drivers
v0000022428fef2a0_0 .net "oper1", 31 0, L_0000022429026e40;  alias, 1 drivers
v0000022428fee760_0 .net "oper2", 31 0, L_000002242903ca00;  alias, 1 drivers
v0000022428feff20_0 .net "pc", 31 0, v0000022428fee300_0;  alias, 1 drivers
v0000022428fef840_0 .net "rs1", 31 0, v0000022428fedd60_0;  alias, 1 drivers
v0000022428fede00_0 .net "rs2_in", 31 0, v0000022428fedc20_0;  alias, 1 drivers
v0000022428fee8a0_0 .net "rs2_out", 31 0, L_000002242903bf10;  alias, 1 drivers
v0000022428fedfe0_0 .net "store_rs2_forward", 1 0, L_000002242901d0d0;  alias, 1 drivers
L_000002242901fbf0 .functor MUXZ 32, v0000022428fef980_0, L_0000022429026e40, v0000022428ff0060_0, C4<>;
S_0000022428d78200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000022428dbda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022428f7c3b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022429026ac0 .functor NOT 1, L_0000022429020730, C4<0>, C4<0>, C4<0>;
L_0000022429025da0 .functor NOT 1, L_000002242901e890, C4<0>, C4<0>, C4<0>;
L_0000022429026b30 .functor NOT 1, L_000002242901e610, C4<0>, C4<0>, C4<0>;
L_0000022429025fd0 .functor NOT 1, L_000002242901e750, C4<0>, C4<0>, C4<0>;
L_00000224290264a0 .functor AND 32, L_0000022429025d30, v0000022428fedd60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429026510 .functor AND 32, L_0000022429025f60, L_000002242903d020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224290265f0 .functor OR 32, L_00000224290264a0, L_0000022429026510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022429026c10 .functor AND 32, L_00000224290262e0, v0000022428fe1360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429026660 .functor OR 32, L_00000224290265f0, L_0000022429026c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022429026dd0 .functor AND 32, L_0000022429026ba0, L_000002242901e070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429026e40 .functor OR 32, L_0000022429026660, L_0000022429026dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022428fe4f10_0 .net *"_ivl_1", 0 0, L_0000022429020730;  1 drivers
v0000022428fe52d0_0 .net *"_ivl_13", 0 0, L_000002242901e610;  1 drivers
v0000022428fe5370_0 .net *"_ivl_14", 0 0, L_0000022429026b30;  1 drivers
v0000022428fe5410_0 .net *"_ivl_19", 0 0, L_000002242901f150;  1 drivers
v0000022428fe54b0_0 .net *"_ivl_2", 0 0, L_0000022429026ac0;  1 drivers
v0000022428feb1c0_0 .net *"_ivl_23", 0 0, L_000002242901f1f0;  1 drivers
v0000022428feb620_0 .net *"_ivl_27", 0 0, L_000002242901e750;  1 drivers
v0000022428fea0e0_0 .net *"_ivl_28", 0 0, L_0000022429025fd0;  1 drivers
v0000022428feb4e0_0 .net *"_ivl_33", 0 0, L_000002242901e110;  1 drivers
v0000022428fea220_0 .net *"_ivl_37", 0 0, L_000002242901e930;  1 drivers
v0000022428feafe0_0 .net *"_ivl_40", 31 0, L_00000224290264a0;  1 drivers
v0000022428fead60_0 .net *"_ivl_42", 31 0, L_0000022429026510;  1 drivers
v0000022428fea7c0_0 .net *"_ivl_44", 31 0, L_00000224290265f0;  1 drivers
v0000022428fea540_0 .net *"_ivl_46", 31 0, L_0000022429026c10;  1 drivers
v0000022428feaa40_0 .net *"_ivl_48", 31 0, L_0000022429026660;  1 drivers
v0000022428fea680_0 .net *"_ivl_50", 31 0, L_0000022429026dd0;  1 drivers
v0000022428feb120_0 .net *"_ivl_7", 0 0, L_000002242901e890;  1 drivers
v0000022428feaae0_0 .net *"_ivl_8", 0 0, L_0000022429025da0;  1 drivers
v0000022428feb3a0_0 .net "ina", 31 0, v0000022428fedd60_0;  alias, 1 drivers
v0000022428feae00_0 .net "inb", 31 0, L_000002242903d020;  alias, 1 drivers
v0000022428feb260_0 .net "inc", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v0000022428fea900_0 .net "ind", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428fea2c0_0 .net "out", 31 0, L_0000022429026e40;  alias, 1 drivers
v0000022428fea720_0 .net "s0", 31 0, L_0000022429025d30;  1 drivers
v0000022428feab80_0 .net "s1", 31 0, L_0000022429025f60;  1 drivers
v0000022428feb6c0_0 .net "s2", 31 0, L_00000224290262e0;  1 drivers
v0000022428fea860_0 .net "s3", 31 0, L_0000022429026ba0;  1 drivers
v0000022428fea400_0 .net "sel", 1 0, L_000002242901af10;  alias, 1 drivers
L_0000022429020730 .part L_000002242901af10, 1, 1;
LS_000002242901f970_0_0 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_4 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_8 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_12 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_16 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_20 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_24 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_0_28 .concat [ 1 1 1 1], L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0, L_0000022429026ac0;
LS_000002242901f970_1_0 .concat [ 4 4 4 4], LS_000002242901f970_0_0, LS_000002242901f970_0_4, LS_000002242901f970_0_8, LS_000002242901f970_0_12;
LS_000002242901f970_1_4 .concat [ 4 4 4 4], LS_000002242901f970_0_16, LS_000002242901f970_0_20, LS_000002242901f970_0_24, LS_000002242901f970_0_28;
L_000002242901f970 .concat [ 16 16 0 0], LS_000002242901f970_1_0, LS_000002242901f970_1_4;
L_000002242901e890 .part L_000002242901af10, 0, 1;
LS_000002242901e570_0_0 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_4 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_8 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_12 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_16 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_20 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_24 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_0_28 .concat [ 1 1 1 1], L_0000022429025da0, L_0000022429025da0, L_0000022429025da0, L_0000022429025da0;
LS_000002242901e570_1_0 .concat [ 4 4 4 4], LS_000002242901e570_0_0, LS_000002242901e570_0_4, LS_000002242901e570_0_8, LS_000002242901e570_0_12;
LS_000002242901e570_1_4 .concat [ 4 4 4 4], LS_000002242901e570_0_16, LS_000002242901e570_0_20, LS_000002242901e570_0_24, LS_000002242901e570_0_28;
L_000002242901e570 .concat [ 16 16 0 0], LS_000002242901e570_1_0, LS_000002242901e570_1_4;
L_000002242901e610 .part L_000002242901af10, 1, 1;
LS_0000022429020050_0_0 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_4 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_8 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_12 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_16 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_20 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_24 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_0_28 .concat [ 1 1 1 1], L_0000022429026b30, L_0000022429026b30, L_0000022429026b30, L_0000022429026b30;
LS_0000022429020050_1_0 .concat [ 4 4 4 4], LS_0000022429020050_0_0, LS_0000022429020050_0_4, LS_0000022429020050_0_8, LS_0000022429020050_0_12;
LS_0000022429020050_1_4 .concat [ 4 4 4 4], LS_0000022429020050_0_16, LS_0000022429020050_0_20, LS_0000022429020050_0_24, LS_0000022429020050_0_28;
L_0000022429020050 .concat [ 16 16 0 0], LS_0000022429020050_1_0, LS_0000022429020050_1_4;
L_000002242901f150 .part L_000002242901af10, 0, 1;
LS_000002242901e6b0_0_0 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_4 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_8 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_12 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_16 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_20 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_24 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_0_28 .concat [ 1 1 1 1], L_000002242901f150, L_000002242901f150, L_000002242901f150, L_000002242901f150;
LS_000002242901e6b0_1_0 .concat [ 4 4 4 4], LS_000002242901e6b0_0_0, LS_000002242901e6b0_0_4, LS_000002242901e6b0_0_8, LS_000002242901e6b0_0_12;
LS_000002242901e6b0_1_4 .concat [ 4 4 4 4], LS_000002242901e6b0_0_16, LS_000002242901e6b0_0_20, LS_000002242901e6b0_0_24, LS_000002242901e6b0_0_28;
L_000002242901e6b0 .concat [ 16 16 0 0], LS_000002242901e6b0_1_0, LS_000002242901e6b0_1_4;
L_000002242901f1f0 .part L_000002242901af10, 1, 1;
LS_000002242901f5b0_0_0 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_4 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_8 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_12 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_16 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_20 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_24 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_0_28 .concat [ 1 1 1 1], L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0, L_000002242901f1f0;
LS_000002242901f5b0_1_0 .concat [ 4 4 4 4], LS_000002242901f5b0_0_0, LS_000002242901f5b0_0_4, LS_000002242901f5b0_0_8, LS_000002242901f5b0_0_12;
LS_000002242901f5b0_1_4 .concat [ 4 4 4 4], LS_000002242901f5b0_0_16, LS_000002242901f5b0_0_20, LS_000002242901f5b0_0_24, LS_000002242901f5b0_0_28;
L_000002242901f5b0 .concat [ 16 16 0 0], LS_000002242901f5b0_1_0, LS_000002242901f5b0_1_4;
L_000002242901e750 .part L_000002242901af10, 0, 1;
LS_000002242901e7f0_0_0 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_4 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_8 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_12 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_16 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_20 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_24 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_0_28 .concat [ 1 1 1 1], L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0, L_0000022429025fd0;
LS_000002242901e7f0_1_0 .concat [ 4 4 4 4], LS_000002242901e7f0_0_0, LS_000002242901e7f0_0_4, LS_000002242901e7f0_0_8, LS_000002242901e7f0_0_12;
LS_000002242901e7f0_1_4 .concat [ 4 4 4 4], LS_000002242901e7f0_0_16, LS_000002242901e7f0_0_20, LS_000002242901e7f0_0_24, LS_000002242901e7f0_0_28;
L_000002242901e7f0 .concat [ 16 16 0 0], LS_000002242901e7f0_1_0, LS_000002242901e7f0_1_4;
L_000002242901e110 .part L_000002242901af10, 1, 1;
LS_0000022429020230_0_0 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_4 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_8 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_12 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_16 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_20 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_24 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_0_28 .concat [ 1 1 1 1], L_000002242901e110, L_000002242901e110, L_000002242901e110, L_000002242901e110;
LS_0000022429020230_1_0 .concat [ 4 4 4 4], LS_0000022429020230_0_0, LS_0000022429020230_0_4, LS_0000022429020230_0_8, LS_0000022429020230_0_12;
LS_0000022429020230_1_4 .concat [ 4 4 4 4], LS_0000022429020230_0_16, LS_0000022429020230_0_20, LS_0000022429020230_0_24, LS_0000022429020230_0_28;
L_0000022429020230 .concat [ 16 16 0 0], LS_0000022429020230_1_0, LS_0000022429020230_1_4;
L_000002242901e930 .part L_000002242901af10, 0, 1;
LS_00000224290205f0_0_0 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_4 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_8 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_12 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_16 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_20 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_24 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_0_28 .concat [ 1 1 1 1], L_000002242901e930, L_000002242901e930, L_000002242901e930, L_000002242901e930;
LS_00000224290205f0_1_0 .concat [ 4 4 4 4], LS_00000224290205f0_0_0, LS_00000224290205f0_0_4, LS_00000224290205f0_0_8, LS_00000224290205f0_0_12;
LS_00000224290205f0_1_4 .concat [ 4 4 4 4], LS_00000224290205f0_0_16, LS_00000224290205f0_0_20, LS_00000224290205f0_0_24, LS_00000224290205f0_0_28;
L_00000224290205f0 .concat [ 16 16 0 0], LS_00000224290205f0_1_0, LS_00000224290205f0_1_4;
S_0000022428d78390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022428d78200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429025d30 .functor AND 32, L_000002242901f970, L_000002242901e570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe4330_0 .net "in1", 31 0, L_000002242901f970;  1 drivers
v0000022428fe57d0_0 .net "in2", 31 0, L_000002242901e570;  1 drivers
v0000022428fe4510_0 .net "out", 31 0, L_0000022429025d30;  alias, 1 drivers
S_0000022428db0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022428d78200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429025f60 .functor AND 32, L_0000022429020050, L_000002242901e6b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe4d30_0 .net "in1", 31 0, L_0000022429020050;  1 drivers
v0000022428fe50f0_0 .net "in2", 31 0, L_000002242901e6b0;  1 drivers
v0000022428fe59b0_0 .net "out", 31 0, L_0000022429025f60;  alias, 1 drivers
S_0000022428db0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022428d78200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224290262e0 .functor AND 32, L_000002242901f5b0, L_000002242901e7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe4790_0 .net "in1", 31 0, L_000002242901f5b0;  1 drivers
v0000022428fe48d0_0 .net "in2", 31 0, L_000002242901e7f0;  1 drivers
v0000022428fe4970_0 .net "out", 31 0, L_00000224290262e0;  alias, 1 drivers
S_0000022428fe7090 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022428d78200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429026ba0 .functor AND 32, L_0000022429020230, L_00000224290205f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe4a10_0 .net "in1", 31 0, L_0000022429020230;  1 drivers
v0000022428fe5230_0 .net "in2", 31 0, L_00000224290205f0;  1 drivers
v0000022428fe4e70_0 .net "out", 31 0, L_0000022429026ba0;  alias, 1 drivers
S_0000022428fe7540 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000022428dbda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022428f7c970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000022429026c80 .functor NOT 1, L_00000224290202d0, C4<0>, C4<0>, C4<0>;
L_0000022429026d60 .functor NOT 1, L_000002242901e1b0, C4<0>, C4<0>, C4<0>;
L_0000022429026f20 .functor NOT 1, L_000002242901ff10, C4<0>, C4<0>, C4<0>;
L_0000022428f59520 .functor NOT 1, L_000002242901e390, C4<0>, C4<0>, C4<0>;
L_000002242903cd80 .functor AND 32, L_0000022429026eb0, v0000022428fedea0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903bab0 .functor AND 32, L_0000022429026cf0, L_000002242903d020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903b650 .functor OR 32, L_000002242903cd80, L_000002242903bab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002242903c920 .functor AND 32, L_0000022429026f90, v0000022428fe1360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903b9d0 .functor OR 32, L_000002242903b650, L_000002242903c920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002242903bff0 .functor AND 32, L_000002242903bea0, L_000002242901e070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903ca00 .functor OR 32, L_000002242903b9d0, L_000002242903bff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022428fea4a0_0 .net *"_ivl_1", 0 0, L_00000224290202d0;  1 drivers
v0000022428fea5e0_0 .net *"_ivl_13", 0 0, L_000002242901ff10;  1 drivers
v0000022428fe89c0_0 .net *"_ivl_14", 0 0, L_0000022429026f20;  1 drivers
v0000022428fe8740_0 .net *"_ivl_19", 0 0, L_000002242901e2f0;  1 drivers
v0000022428fe9780_0 .net *"_ivl_2", 0 0, L_0000022429026c80;  1 drivers
v0000022428fe8ba0_0 .net *"_ivl_23", 0 0, L_000002242901fb50;  1 drivers
v0000022428fe91e0_0 .net *"_ivl_27", 0 0, L_000002242901e390;  1 drivers
v0000022428fe7d40_0 .net *"_ivl_28", 0 0, L_0000022428f59520;  1 drivers
v0000022428fe8d80_0 .net *"_ivl_33", 0 0, L_000002242901ecf0;  1 drivers
v0000022428fe7c00_0 .net *"_ivl_37", 0 0, L_000002242901ffb0;  1 drivers
v0000022428fe8240_0 .net *"_ivl_40", 31 0, L_000002242903cd80;  1 drivers
v0000022428fe78e0_0 .net *"_ivl_42", 31 0, L_000002242903bab0;  1 drivers
v0000022428fe8b00_0 .net *"_ivl_44", 31 0, L_000002242903b650;  1 drivers
v0000022428fe8380_0 .net *"_ivl_46", 31 0, L_000002242903c920;  1 drivers
v0000022428fe8100_0 .net *"_ivl_48", 31 0, L_000002242903b9d0;  1 drivers
v0000022428fe7e80_0 .net *"_ivl_50", 31 0, L_000002242903bff0;  1 drivers
v0000022428fe98c0_0 .net *"_ivl_7", 0 0, L_000002242901e1b0;  1 drivers
v0000022428fe9500_0 .net *"_ivl_8", 0 0, L_0000022429026d60;  1 drivers
v0000022428fe9960_0 .net "ina", 31 0, v0000022428fedea0_0;  alias, 1 drivers
v0000022428fe9be0_0 .net "inb", 31 0, L_000002242903d020;  alias, 1 drivers
v0000022428fe8c40_0 .net "inc", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v0000022428fe7de0_0 .net "ind", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428fe9a00_0 .net "out", 31 0, L_000002242903ca00;  alias, 1 drivers
v0000022428fe9d20_0 .net "s0", 31 0, L_0000022429026eb0;  1 drivers
v0000022428fe7b60_0 .net "s1", 31 0, L_0000022429026cf0;  1 drivers
v0000022428fe9dc0_0 .net "s2", 31 0, L_0000022429026f90;  1 drivers
v0000022428fe9c80_0 .net "s3", 31 0, L_000002242903bea0;  1 drivers
v0000022428fe7a20_0 .net "sel", 1 0, L_000002242901bd70;  alias, 1 drivers
L_00000224290202d0 .part L_000002242901bd70, 1, 1;
LS_000002242901fe70_0_0 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_4 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_8 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_12 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_16 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_20 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_24 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_0_28 .concat [ 1 1 1 1], L_0000022429026c80, L_0000022429026c80, L_0000022429026c80, L_0000022429026c80;
LS_000002242901fe70_1_0 .concat [ 4 4 4 4], LS_000002242901fe70_0_0, LS_000002242901fe70_0_4, LS_000002242901fe70_0_8, LS_000002242901fe70_0_12;
LS_000002242901fe70_1_4 .concat [ 4 4 4 4], LS_000002242901fe70_0_16, LS_000002242901fe70_0_20, LS_000002242901fe70_0_24, LS_000002242901fe70_0_28;
L_000002242901fe70 .concat [ 16 16 0 0], LS_000002242901fe70_1_0, LS_000002242901fe70_1_4;
L_000002242901e1b0 .part L_000002242901bd70, 0, 1;
LS_00000224290207d0_0_0 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_4 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_8 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_12 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_16 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_20 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_24 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_0_28 .concat [ 1 1 1 1], L_0000022429026d60, L_0000022429026d60, L_0000022429026d60, L_0000022429026d60;
LS_00000224290207d0_1_0 .concat [ 4 4 4 4], LS_00000224290207d0_0_0, LS_00000224290207d0_0_4, LS_00000224290207d0_0_8, LS_00000224290207d0_0_12;
LS_00000224290207d0_1_4 .concat [ 4 4 4 4], LS_00000224290207d0_0_16, LS_00000224290207d0_0_20, LS_00000224290207d0_0_24, LS_00000224290207d0_0_28;
L_00000224290207d0 .concat [ 16 16 0 0], LS_00000224290207d0_1_0, LS_00000224290207d0_1_4;
L_000002242901ff10 .part L_000002242901bd70, 1, 1;
LS_000002242901fa10_0_0 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_4 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_8 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_12 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_16 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_20 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_24 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_0_28 .concat [ 1 1 1 1], L_0000022429026f20, L_0000022429026f20, L_0000022429026f20, L_0000022429026f20;
LS_000002242901fa10_1_0 .concat [ 4 4 4 4], LS_000002242901fa10_0_0, LS_000002242901fa10_0_4, LS_000002242901fa10_0_8, LS_000002242901fa10_0_12;
LS_000002242901fa10_1_4 .concat [ 4 4 4 4], LS_000002242901fa10_0_16, LS_000002242901fa10_0_20, LS_000002242901fa10_0_24, LS_000002242901fa10_0_28;
L_000002242901fa10 .concat [ 16 16 0 0], LS_000002242901fa10_1_0, LS_000002242901fa10_1_4;
L_000002242901e2f0 .part L_000002242901bd70, 0, 1;
LS_000002242901ea70_0_0 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_4 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_8 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_12 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_16 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_20 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_24 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_0_28 .concat [ 1 1 1 1], L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0, L_000002242901e2f0;
LS_000002242901ea70_1_0 .concat [ 4 4 4 4], LS_000002242901ea70_0_0, LS_000002242901ea70_0_4, LS_000002242901ea70_0_8, LS_000002242901ea70_0_12;
LS_000002242901ea70_1_4 .concat [ 4 4 4 4], LS_000002242901ea70_0_16, LS_000002242901ea70_0_20, LS_000002242901ea70_0_24, LS_000002242901ea70_0_28;
L_000002242901ea70 .concat [ 16 16 0 0], LS_000002242901ea70_1_0, LS_000002242901ea70_1_4;
L_000002242901fb50 .part L_000002242901bd70, 1, 1;
LS_0000022429020370_0_0 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_4 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_8 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_12 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_16 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_20 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_24 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_0_28 .concat [ 1 1 1 1], L_000002242901fb50, L_000002242901fb50, L_000002242901fb50, L_000002242901fb50;
LS_0000022429020370_1_0 .concat [ 4 4 4 4], LS_0000022429020370_0_0, LS_0000022429020370_0_4, LS_0000022429020370_0_8, LS_0000022429020370_0_12;
LS_0000022429020370_1_4 .concat [ 4 4 4 4], LS_0000022429020370_0_16, LS_0000022429020370_0_20, LS_0000022429020370_0_24, LS_0000022429020370_0_28;
L_0000022429020370 .concat [ 16 16 0 0], LS_0000022429020370_1_0, LS_0000022429020370_1_4;
L_000002242901e390 .part L_000002242901bd70, 0, 1;
LS_000002242901f290_0_0 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_4 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_8 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_12 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_16 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_20 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_24 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_0_28 .concat [ 1 1 1 1], L_0000022428f59520, L_0000022428f59520, L_0000022428f59520, L_0000022428f59520;
LS_000002242901f290_1_0 .concat [ 4 4 4 4], LS_000002242901f290_0_0, LS_000002242901f290_0_4, LS_000002242901f290_0_8, LS_000002242901f290_0_12;
LS_000002242901f290_1_4 .concat [ 4 4 4 4], LS_000002242901f290_0_16, LS_000002242901f290_0_20, LS_000002242901f290_0_24, LS_000002242901f290_0_28;
L_000002242901f290 .concat [ 16 16 0 0], LS_000002242901f290_1_0, LS_000002242901f290_1_4;
L_000002242901ecf0 .part L_000002242901bd70, 1, 1;
LS_000002242901ebb0_0_0 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_4 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_8 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_12 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_16 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_20 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_24 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_0_28 .concat [ 1 1 1 1], L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0, L_000002242901ecf0;
LS_000002242901ebb0_1_0 .concat [ 4 4 4 4], LS_000002242901ebb0_0_0, LS_000002242901ebb0_0_4, LS_000002242901ebb0_0_8, LS_000002242901ebb0_0_12;
LS_000002242901ebb0_1_4 .concat [ 4 4 4 4], LS_000002242901ebb0_0_16, LS_000002242901ebb0_0_20, LS_000002242901ebb0_0_24, LS_000002242901ebb0_0_28;
L_000002242901ebb0 .concat [ 16 16 0 0], LS_000002242901ebb0_1_0, LS_000002242901ebb0_1_4;
L_000002242901ffb0 .part L_000002242901bd70, 0, 1;
LS_0000022429020410_0_0 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_4 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_8 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_12 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_16 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_20 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_24 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_0_28 .concat [ 1 1 1 1], L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0, L_000002242901ffb0;
LS_0000022429020410_1_0 .concat [ 4 4 4 4], LS_0000022429020410_0_0, LS_0000022429020410_0_4, LS_0000022429020410_0_8, LS_0000022429020410_0_12;
LS_0000022429020410_1_4 .concat [ 4 4 4 4], LS_0000022429020410_0_16, LS_0000022429020410_0_20, LS_0000022429020410_0_24, LS_0000022429020410_0_28;
L_0000022429020410 .concat [ 16 16 0 0], LS_0000022429020410_1_0, LS_0000022429020410_1_4;
S_0000022428fe76d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022428fe7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429026eb0 .functor AND 32, L_000002242901fe70, L_00000224290207d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428feb760_0 .net "in1", 31 0, L_000002242901fe70;  1 drivers
v0000022428feb300_0 .net "in2", 31 0, L_00000224290207d0;  1 drivers
v0000022428feaea0_0 .net "out", 31 0, L_0000022429026eb0;  alias, 1 drivers
S_0000022428fe6d70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022428fe7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429026cf0 .functor AND 32, L_000002242901fa10, L_000002242901ea70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428feaf40_0 .net "in1", 31 0, L_000002242901fa10;  1 drivers
v0000022428fea9a0_0 .net "in2", 31 0, L_000002242901ea70;  1 drivers
v0000022428feac20_0 .net "out", 31 0, L_0000022429026cf0;  alias, 1 drivers
S_0000022428fe7220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022428fe7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000022429026f90 .functor AND 32, L_0000022429020370, L_000002242901f290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428feb440_0 .net "in1", 31 0, L_0000022429020370;  1 drivers
v0000022428feb080_0 .net "in2", 31 0, L_000002242901f290;  1 drivers
v0000022428fea360_0 .net "out", 31 0, L_0000022429026f90;  alias, 1 drivers
S_0000022428fe6a50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022428fe7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002242903bea0 .functor AND 32, L_000002242901ebb0, L_0000022429020410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428feb580_0 .net "in1", 31 0, L_000002242901ebb0;  1 drivers
v0000022428feacc0_0 .net "in2", 31 0, L_0000022429020410;  1 drivers
v0000022428fea180_0 .net "out", 31 0, L_000002242903bea0;  alias, 1 drivers
S_0000022428fe6be0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000022428dbda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022428f7b9f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002242903b730 .functor NOT 1, L_00000224290204b0, C4<0>, C4<0>, C4<0>;
L_000002242903b490 .functor NOT 1, L_000002242901f470, C4<0>, C4<0>, C4<0>;
L_000002242903ba40 .functor NOT 1, L_000002242901ec50, C4<0>, C4<0>, C4<0>;
L_000002242903bdc0 .functor NOT 1, L_0000022429020550, C4<0>, C4<0>, C4<0>;
L_000002242903bd50 .functor AND 32, L_000002242903b8f0, v0000022428fedc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903c760 .functor AND 32, L_000002242903b6c0, L_000002242903d020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903bb90 .functor OR 32, L_000002242903bd50, L_000002242903c760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002242903b340 .functor AND 32, L_000002242903cdf0, v0000022428fe1360_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903c7d0 .functor OR 32, L_000002242903bb90, L_000002242903b340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002242903be30 .functor AND 32, L_000002242903c1b0, L_000002242901e070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903bf10 .functor OR 32, L_000002242903c7d0, L_000002242903be30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022428fe7f20_0 .net *"_ivl_1", 0 0, L_00000224290204b0;  1 drivers
v0000022428fe9b40_0 .net *"_ivl_13", 0 0, L_000002242901ec50;  1 drivers
v0000022428fe7fc0_0 .net *"_ivl_14", 0 0, L_000002242903ba40;  1 drivers
v0000022428fe9e60_0 .net *"_ivl_19", 0 0, L_000002242901ef70;  1 drivers
v0000022428fe90a0_0 .net *"_ivl_2", 0 0, L_000002242903b730;  1 drivers
v0000022428fe93c0_0 .net *"_ivl_23", 0 0, L_000002242901fd30;  1 drivers
v0000022428fe9280_0 .net *"_ivl_27", 0 0, L_0000022429020550;  1 drivers
v0000022428fe9320_0 .net *"_ivl_28", 0 0, L_000002242903bdc0;  1 drivers
v0000022428fe9460_0 .net *"_ivl_33", 0 0, L_000002242901eb10;  1 drivers
v0000022428fe8600_0 .net *"_ivl_37", 0 0, L_000002242901f010;  1 drivers
v0000022428fe95a0_0 .net *"_ivl_40", 31 0, L_000002242903bd50;  1 drivers
v0000022428fe9f00_0 .net *"_ivl_42", 31 0, L_000002242903c760;  1 drivers
v0000022428fe8060_0 .net *"_ivl_44", 31 0, L_000002242903bb90;  1 drivers
v0000022428fe9fa0_0 .net *"_ivl_46", 31 0, L_000002242903b340;  1 drivers
v0000022428fe8a60_0 .net *"_ivl_48", 31 0, L_000002242903c7d0;  1 drivers
v0000022428fe87e0_0 .net *"_ivl_50", 31 0, L_000002242903be30;  1 drivers
v0000022428fe86a0_0 .net *"_ivl_7", 0 0, L_000002242901f470;  1 drivers
v0000022428fe8880_0 .net *"_ivl_8", 0 0, L_000002242903b490;  1 drivers
v0000022428fe8420_0 .net "ina", 31 0, v0000022428fedc20_0;  alias, 1 drivers
v0000022428fe9640_0 .net "inb", 31 0, L_000002242903d020;  alias, 1 drivers
v0000022428fe82e0_0 .net "inc", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v0000022428fe8920_0 .net "ind", 31 0, L_000002242901e070;  alias, 1 drivers
v0000022428fe96e0_0 .net "out", 31 0, L_000002242903bf10;  alias, 1 drivers
v0000022428fe9820_0 .net "s0", 31 0, L_000002242903b8f0;  1 drivers
v0000022428fea040_0 .net "s1", 31 0, L_000002242903b6c0;  1 drivers
v0000022428fe7980_0 .net "s2", 31 0, L_000002242903cdf0;  1 drivers
v0000022428feeda0_0 .net "s3", 31 0, L_000002242903c1b0;  1 drivers
v0000022428fefe80_0 .net "sel", 1 0, L_000002242901d0d0;  alias, 1 drivers
L_00000224290204b0 .part L_000002242901d0d0, 1, 1;
LS_000002242901f3d0_0_0 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_4 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_8 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_12 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_16 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_20 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_24 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_0_28 .concat [ 1 1 1 1], L_000002242903b730, L_000002242903b730, L_000002242903b730, L_000002242903b730;
LS_000002242901f3d0_1_0 .concat [ 4 4 4 4], LS_000002242901f3d0_0_0, LS_000002242901f3d0_0_4, LS_000002242901f3d0_0_8, LS_000002242901f3d0_0_12;
LS_000002242901f3d0_1_4 .concat [ 4 4 4 4], LS_000002242901f3d0_0_16, LS_000002242901f3d0_0_20, LS_000002242901f3d0_0_24, LS_000002242901f3d0_0_28;
L_000002242901f3d0 .concat [ 16 16 0 0], LS_000002242901f3d0_1_0, LS_000002242901f3d0_1_4;
L_000002242901f470 .part L_000002242901d0d0, 0, 1;
LS_000002242901f510_0_0 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_4 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_8 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_12 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_16 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_20 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_24 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_0_28 .concat [ 1 1 1 1], L_000002242903b490, L_000002242903b490, L_000002242903b490, L_000002242903b490;
LS_000002242901f510_1_0 .concat [ 4 4 4 4], LS_000002242901f510_0_0, LS_000002242901f510_0_4, LS_000002242901f510_0_8, LS_000002242901f510_0_12;
LS_000002242901f510_1_4 .concat [ 4 4 4 4], LS_000002242901f510_0_16, LS_000002242901f510_0_20, LS_000002242901f510_0_24, LS_000002242901f510_0_28;
L_000002242901f510 .concat [ 16 16 0 0], LS_000002242901f510_1_0, LS_000002242901f510_1_4;
L_000002242901ec50 .part L_000002242901d0d0, 1, 1;
LS_000002242901f790_0_0 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_4 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_8 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_12 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_16 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_20 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_24 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_0_28 .concat [ 1 1 1 1], L_000002242903ba40, L_000002242903ba40, L_000002242903ba40, L_000002242903ba40;
LS_000002242901f790_1_0 .concat [ 4 4 4 4], LS_000002242901f790_0_0, LS_000002242901f790_0_4, LS_000002242901f790_0_8, LS_000002242901f790_0_12;
LS_000002242901f790_1_4 .concat [ 4 4 4 4], LS_000002242901f790_0_16, LS_000002242901f790_0_20, LS_000002242901f790_0_24, LS_000002242901f790_0_28;
L_000002242901f790 .concat [ 16 16 0 0], LS_000002242901f790_1_0, LS_000002242901f790_1_4;
L_000002242901ef70 .part L_000002242901d0d0, 0, 1;
LS_000002242901f8d0_0_0 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_4 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_8 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_12 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_16 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_20 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_24 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_0_28 .concat [ 1 1 1 1], L_000002242901ef70, L_000002242901ef70, L_000002242901ef70, L_000002242901ef70;
LS_000002242901f8d0_1_0 .concat [ 4 4 4 4], LS_000002242901f8d0_0_0, LS_000002242901f8d0_0_4, LS_000002242901f8d0_0_8, LS_000002242901f8d0_0_12;
LS_000002242901f8d0_1_4 .concat [ 4 4 4 4], LS_000002242901f8d0_0_16, LS_000002242901f8d0_0_20, LS_000002242901f8d0_0_24, LS_000002242901f8d0_0_28;
L_000002242901f8d0 .concat [ 16 16 0 0], LS_000002242901f8d0_1_0, LS_000002242901f8d0_1_4;
L_000002242901fd30 .part L_000002242901d0d0, 1, 1;
LS_000002242901eed0_0_0 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_4 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_8 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_12 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_16 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_20 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_24 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_0_28 .concat [ 1 1 1 1], L_000002242901fd30, L_000002242901fd30, L_000002242901fd30, L_000002242901fd30;
LS_000002242901eed0_1_0 .concat [ 4 4 4 4], LS_000002242901eed0_0_0, LS_000002242901eed0_0_4, LS_000002242901eed0_0_8, LS_000002242901eed0_0_12;
LS_000002242901eed0_1_4 .concat [ 4 4 4 4], LS_000002242901eed0_0_16, LS_000002242901eed0_0_20, LS_000002242901eed0_0_24, LS_000002242901eed0_0_28;
L_000002242901eed0 .concat [ 16 16 0 0], LS_000002242901eed0_1_0, LS_000002242901eed0_1_4;
L_0000022429020550 .part L_000002242901d0d0, 0, 1;
LS_000002242901ed90_0_0 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_4 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_8 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_12 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_16 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_20 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_24 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_0_28 .concat [ 1 1 1 1], L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0, L_000002242903bdc0;
LS_000002242901ed90_1_0 .concat [ 4 4 4 4], LS_000002242901ed90_0_0, LS_000002242901ed90_0_4, LS_000002242901ed90_0_8, LS_000002242901ed90_0_12;
LS_000002242901ed90_1_4 .concat [ 4 4 4 4], LS_000002242901ed90_0_16, LS_000002242901ed90_0_20, LS_000002242901ed90_0_24, LS_000002242901ed90_0_28;
L_000002242901ed90 .concat [ 16 16 0 0], LS_000002242901ed90_1_0, LS_000002242901ed90_1_4;
L_000002242901eb10 .part L_000002242901d0d0, 1, 1;
LS_000002242901ee30_0_0 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_4 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_8 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_12 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_16 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_20 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_24 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_0_28 .concat [ 1 1 1 1], L_000002242901eb10, L_000002242901eb10, L_000002242901eb10, L_000002242901eb10;
LS_000002242901ee30_1_0 .concat [ 4 4 4 4], LS_000002242901ee30_0_0, LS_000002242901ee30_0_4, LS_000002242901ee30_0_8, LS_000002242901ee30_0_12;
LS_000002242901ee30_1_4 .concat [ 4 4 4 4], LS_000002242901ee30_0_16, LS_000002242901ee30_0_20, LS_000002242901ee30_0_24, LS_000002242901ee30_0_28;
L_000002242901ee30 .concat [ 16 16 0 0], LS_000002242901ee30_1_0, LS_000002242901ee30_1_4;
L_000002242901f010 .part L_000002242901d0d0, 0, 1;
LS_000002242901fab0_0_0 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_4 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_8 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_12 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_16 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_20 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_24 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_0_28 .concat [ 1 1 1 1], L_000002242901f010, L_000002242901f010, L_000002242901f010, L_000002242901f010;
LS_000002242901fab0_1_0 .concat [ 4 4 4 4], LS_000002242901fab0_0_0, LS_000002242901fab0_0_4, LS_000002242901fab0_0_8, LS_000002242901fab0_0_12;
LS_000002242901fab0_1_4 .concat [ 4 4 4 4], LS_000002242901fab0_0_16, LS_000002242901fab0_0_20, LS_000002242901fab0_0_24, LS_000002242901fab0_0_28;
L_000002242901fab0 .concat [ 16 16 0 0], LS_000002242901fab0_1_0, LS_000002242901fab0_1_4;
S_0000022428fe73b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000022428fe6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002242903b8f0 .functor AND 32, L_000002242901f3d0, L_000002242901f510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe84c0_0 .net "in1", 31 0, L_000002242901f3d0;  1 drivers
v0000022428fe8ce0_0 .net "in2", 31 0, L_000002242901f510;  1 drivers
v0000022428fe8560_0 .net "out", 31 0, L_000002242903b8f0;  alias, 1 drivers
S_0000022428fe68c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000022428fe6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002242903b6c0 .functor AND 32, L_000002242901f790, L_000002242901f8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe9aa0_0 .net "in1", 31 0, L_000002242901f790;  1 drivers
v0000022428fe7ac0_0 .net "in2", 31 0, L_000002242901f8d0;  1 drivers
v0000022428fe8e20_0 .net "out", 31 0, L_000002242903b6c0;  alias, 1 drivers
S_0000022428fe6f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000022428fe6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002242903cdf0 .functor AND 32, L_000002242901eed0, L_000002242901ed90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe8ec0_0 .net "in1", 31 0, L_000002242901eed0;  1 drivers
v0000022428fe8f60_0 .net "in2", 31 0, L_000002242901ed90;  1 drivers
v0000022428fe81a0_0 .net "out", 31 0, L_000002242903cdf0;  alias, 1 drivers
S_0000022428fed050 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000022428fe6be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002242903c1b0 .functor AND 32, L_000002242901ee30, L_000002242901fab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000022428fe9140_0 .net "in1", 31 0, L_000002242901ee30;  1 drivers
v0000022428fe9000_0 .net "in2", 31 0, L_000002242901fab0;  1 drivers
v0000022428fe7ca0_0 .net "out", 31 0, L_000002242903c1b0;  alias, 1 drivers
S_0000022428feba70 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000022428ff18b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ff18e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ff1920 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ff1958 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ff1990 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ff19c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ff1a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ff1a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ff1a70 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ff1aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ff1ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ff1b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ff1b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ff1b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ff1bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ff1bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ff1c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ff1c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ff1ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ff1cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ff1d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ff1d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ff1d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ff1db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ff1df0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428fee300_0 .var "EX1_PC", 31 0;
v0000022428fef980_0 .var "EX1_PFC", 31 0;
v0000022428fedea0_0 .var "EX1_forward_to_B", 31 0;
v0000022428fee120_0 .var "EX1_is_beq", 0 0;
v0000022428fef8e0_0 .var "EX1_is_bne", 0 0;
v0000022428fee3a0_0 .var "EX1_is_jal", 0 0;
v0000022428ff0060_0 .var "EX1_is_jr", 0 0;
v0000022428fef5c0_0 .var "EX1_is_oper2_immed", 0 0;
v0000022428fee9e0_0 .var "EX1_memread", 0 0;
v0000022428fefac0_0 .var "EX1_memwrite", 0 0;
v0000022428feec60_0 .var "EX1_opcode", 11 0;
v0000022428fedcc0_0 .var "EX1_predicted", 0 0;
v0000022428fed900_0 .var "EX1_rd_ind", 4 0;
v0000022428fee440_0 .var "EX1_rd_indzero", 0 0;
v0000022428fefb60_0 .var "EX1_regwrite", 0 0;
v0000022428fedd60_0 .var "EX1_rs1", 31 0;
v0000022428feee40_0 .var "EX1_rs1_ind", 4 0;
v0000022428fedc20_0 .var "EX1_rs2", 31 0;
v0000022428fee260_0 .var "EX1_rs2_ind", 4 0;
v0000022428fed9a0_0 .net "FLUSH", 0 0, v0000022428ff97b0_0;  alias, 1 drivers
v0000022428feeee0_0 .net "ID_PC", 31 0, v0000022428ff5570_0;  alias, 1 drivers
v0000022428fee4e0_0 .net "ID_PFC_to_EX", 31 0, L_000002242901d530;  alias, 1 drivers
v0000022428fefc00_0 .net "ID_forward_to_B", 31 0, L_000002242901dad0;  alias, 1 drivers
v0000022428fee580_0 .net "ID_is_beq", 0 0, L_000002242901cd10;  alias, 1 drivers
v0000022428feed00_0 .net "ID_is_bne", 0 0, L_000002242901cdb0;  alias, 1 drivers
v0000022428fefca0_0 .net "ID_is_jal", 0 0, L_00000224290200f0;  alias, 1 drivers
v0000022428fedf40_0 .net "ID_is_jr", 0 0, L_000002242901ce50;  alias, 1 drivers
v0000022428fef520_0 .net "ID_is_oper2_immed", 0 0, L_0000022429026a50;  alias, 1 drivers
v0000022428fefd40_0 .net "ID_memread", 0 0, L_000002242901f830;  alias, 1 drivers
v0000022428fee080_0 .net "ID_memwrite", 0 0, L_0000022429020190;  alias, 1 drivers
v0000022428fef020_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
v0000022428feeb20_0 .net "ID_predicted", 0 0, v0000022428ff95d0_0;  alias, 1 drivers
v0000022428fee620_0 .net "ID_rd_ind", 4 0, v000002242900b520_0;  alias, 1 drivers
v0000022428fefde0_0 .net "ID_rd_indzero", 0 0, L_000002242901e250;  1 drivers
v0000022428fef3e0_0 .net "ID_regwrite", 0 0, L_0000022429020690;  alias, 1 drivers
v0000022428feea80_0 .net "ID_rs1", 31 0, v0000022428ff4ad0_0;  alias, 1 drivers
v0000022428fedae0_0 .net "ID_rs1_ind", 4 0, v000002242900a940_0;  alias, 1 drivers
v0000022428fee6c0_0 .net "ID_rs2", 31 0, v0000022428ff2b90_0;  alias, 1 drivers
v0000022428feffc0_0 .net "ID_rs2_ind", 4 0, v000002242900a1c0_0;  alias, 1 drivers
v0000022428feda40_0 .net "clk", 0 0, L_0000022429026270;  1 drivers
v0000022428feef80_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7bf70 .event posedge, v0000022428fe1040_0, v0000022428feda40_0;
S_0000022428fecec0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000022428ff1e30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ff1e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ff1ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ff1ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ff1f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ff1f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ff1f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ff1fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ff1ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ff2028 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ff2060 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ff2098 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ff20d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ff2108 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ff2140 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ff2178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ff21b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ff21e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ff2220 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ff2258 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ff2290 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ff22c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ff2300 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ff2338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ff2370 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428fee940_0 .net "EX1_ALU_OPER1", 31 0, L_0000022429026e40;  alias, 1 drivers
v0000022428fef0c0_0 .net "EX1_ALU_OPER2", 31 0, L_000002242903ca00;  alias, 1 drivers
v0000022428fef200_0 .net "EX1_PC", 31 0, v0000022428fee300_0;  alias, 1 drivers
v0000022428fef340_0 .net "EX1_PFC_to_IF", 31 0, L_000002242901fbf0;  alias, 1 drivers
v0000022428fef660_0 .net "EX1_forward_to_B", 31 0, v0000022428fedea0_0;  alias, 1 drivers
v0000022428ff1640_0 .net "EX1_is_beq", 0 0, v0000022428fee120_0;  alias, 1 drivers
v0000022428ff02e0_0 .net "EX1_is_bne", 0 0, v0000022428fef8e0_0;  alias, 1 drivers
v0000022428ff1780_0 .net "EX1_is_jal", 0 0, v0000022428fee3a0_0;  alias, 1 drivers
v0000022428ff1460_0 .net "EX1_is_jr", 0 0, v0000022428ff0060_0;  alias, 1 drivers
v0000022428ff1280_0 .net "EX1_is_oper2_immed", 0 0, v0000022428fef5c0_0;  alias, 1 drivers
v0000022428ff0380_0 .net "EX1_memread", 0 0, v0000022428fee9e0_0;  alias, 1 drivers
v0000022428ff0f60_0 .net "EX1_memwrite", 0 0, v0000022428fefac0_0;  alias, 1 drivers
v0000022428ff1320_0 .net "EX1_opcode", 11 0, v0000022428feec60_0;  alias, 1 drivers
v0000022428ff0420_0 .net "EX1_predicted", 0 0, v0000022428fedcc0_0;  alias, 1 drivers
v0000022428ff04c0_0 .net "EX1_rd_ind", 4 0, v0000022428fed900_0;  alias, 1 drivers
v0000022428ff0560_0 .net "EX1_rd_indzero", 0 0, v0000022428fee440_0;  alias, 1 drivers
v0000022428ff13c0_0 .net "EX1_regwrite", 0 0, v0000022428fefb60_0;  alias, 1 drivers
v0000022428ff0c40_0 .net "EX1_rs1", 31 0, v0000022428fedd60_0;  alias, 1 drivers
v0000022428ff06a0_0 .net "EX1_rs1_ind", 4 0, v0000022428feee40_0;  alias, 1 drivers
v0000022428ff0600_0 .net "EX1_rs2_ind", 4 0, v0000022428fee260_0;  alias, 1 drivers
v0000022428ff0740_0 .net "EX1_rs2_out", 31 0, L_000002242903bf10;  alias, 1 drivers
v0000022428ff1500_0 .var "EX2_ALU_OPER1", 31 0;
v0000022428ff07e0_0 .var "EX2_ALU_OPER2", 31 0;
v0000022428ff15a0_0 .var "EX2_PC", 31 0;
v0000022428ff0ec0_0 .var "EX2_PFC_to_IF", 31 0;
v0000022428ff0a60_0 .var "EX2_forward_to_B", 31 0;
v0000022428ff0880_0 .var "EX2_is_beq", 0 0;
v0000022428ff01a0_0 .var "EX2_is_bne", 0 0;
v0000022428ff0920_0 .var "EX2_is_jal", 0 0;
v0000022428ff16e0_0 .var "EX2_is_jr", 0 0;
v0000022428ff0e20_0 .var "EX2_is_oper2_immed", 0 0;
v0000022428ff0240_0 .var "EX2_memread", 0 0;
v0000022428ff0100_0 .var "EX2_memwrite", 0 0;
v0000022428ff09c0_0 .var "EX2_opcode", 11 0;
v0000022428ff0b00_0 .var "EX2_predicted", 0 0;
v0000022428ff0ce0_0 .var "EX2_rd_ind", 4 0;
v0000022428ff0ba0_0 .var "EX2_rd_indzero", 0 0;
v0000022428ff0d80_0 .var "EX2_regwrite", 0 0;
v0000022428ff1000_0 .var "EX2_rs1", 31 0;
v0000022428ff10a0_0 .var "EX2_rs1_ind", 4 0;
v0000022428ff1140_0 .var "EX2_rs2_ind", 4 0;
v0000022428ff11e0_0 .var "EX2_rs2_out", 31 0;
v0000022428ff8b30_0 .net "FLUSH", 0 0, v0000022428ff7410_0;  alias, 1 drivers
v0000022428ff90d0_0 .net "clk", 0 0, L_000002242903bf80;  1 drivers
v0000022428ff8a90_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7bff0 .event posedge, v0000022428fe1040_0, v0000022428ff90d0_0;
S_0000022428feca10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000022428ffa3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ffa3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ffa430 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ffa468 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ffa4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ffa4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ffa510 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ffa548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ffa580 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ffa5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ffa5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ffa628 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ffa660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ffa698 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ffa6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ffa708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ffa740 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ffa778 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ffa7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ffa7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ffa820 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ffa858 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ffa890 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ffa8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ffa900 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022429026890 .functor OR 1, L_000002242901cd10, L_000002242901cdb0, C4<0>, C4<0>;
L_0000022429025710 .functor AND 1, L_0000022429026890, L_0000022429025c50, C4<1>, C4<1>;
L_0000022429026430 .functor OR 1, L_000002242901cd10, L_000002242901cdb0, C4<0>, C4<0>;
L_0000022429025860 .functor AND 1, L_0000022429026430, L_0000022429025c50, C4<1>, C4<1>;
L_0000022429025320 .functor OR 1, L_000002242901cd10, L_000002242901cdb0, C4<0>, C4<0>;
L_0000022429026200 .functor AND 1, L_0000022429025320, v0000022428ff95d0_0, C4<1>, C4<1>;
v0000022428ff57f0_0 .net "EX1_memread", 0 0, v0000022428fee9e0_0;  alias, 1 drivers
v0000022428ff6330_0 .net "EX1_opcode", 11 0, v0000022428feec60_0;  alias, 1 drivers
v0000022428ff5610_0 .net "EX1_rd_ind", 4 0, v0000022428fed900_0;  alias, 1 drivers
v0000022428ff5f70_0 .net "EX1_rd_indzero", 0 0, v0000022428fee440_0;  alias, 1 drivers
v0000022428ff60b0_0 .net "EX2_memread", 0 0, v0000022428ff0240_0;  alias, 1 drivers
v0000022428ff6470_0 .net "EX2_opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
v0000022428ff6970_0 .net "EX2_rd_ind", 4 0, v0000022428ff0ce0_0;  alias, 1 drivers
v0000022428ff7190_0 .net "EX2_rd_indzero", 0 0, v0000022428ff0ba0_0;  alias, 1 drivers
v0000022428ff59d0_0 .net "ID_EX1_flush", 0 0, v0000022428ff97b0_0;  alias, 1 drivers
v0000022428ff4c10_0 .net "ID_EX2_flush", 0 0, v0000022428ff7410_0;  alias, 1 drivers
v0000022428ff6c90_0 .net "ID_is_beq", 0 0, L_000002242901cd10;  alias, 1 drivers
v0000022428ff6bf0_0 .net "ID_is_bne", 0 0, L_000002242901cdb0;  alias, 1 drivers
v0000022428ff7370_0 .net "ID_is_j", 0 0, L_000002242901f330;  alias, 1 drivers
v0000022428ff7230_0 .net "ID_is_jal", 0 0, L_00000224290200f0;  alias, 1 drivers
v0000022428ff5e30_0 .net "ID_is_jr", 0 0, L_000002242901ce50;  alias, 1 drivers
v0000022428ff6a10_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
v0000022428ff5d90_0 .net "ID_rs1_ind", 4 0, v000002242900a940_0;  alias, 1 drivers
v0000022428ff6790_0 .net "ID_rs2_ind", 4 0, v000002242900a1c0_0;  alias, 1 drivers
v0000022428ff4cb0_0 .net "IF_ID_flush", 0 0, v0000022428ff9fd0_0;  alias, 1 drivers
v0000022428ff72d0_0 .net "IF_ID_write", 0 0, v0000022428ff9f30_0;  alias, 1 drivers
v0000022428ff6b50_0 .net "PC_src", 2 0, L_000002242901dc10;  alias, 1 drivers
v0000022428ff6010_0 .net "PFC_to_EX", 31 0, L_000002242901d530;  alias, 1 drivers
v0000022428ff6510_0 .net "PFC_to_IF", 31 0, L_000002242901c1d0;  alias, 1 drivers
v0000022428ff6fb0_0 .net "WB_rd_ind", 4 0, v000002242900cf60_0;  alias, 1 drivers
v0000022428ff5a70_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  alias, 1 drivers
v0000022428ff5b10_0 .net *"_ivl_11", 0 0, L_0000022429025860;  1 drivers
v0000022428ff6150_0 .net *"_ivl_13", 9 0, L_000002242901d030;  1 drivers
v0000022428ff5750_0 .net *"_ivl_15", 9 0, L_000002242901bf50;  1 drivers
v0000022428ff65b0_0 .net *"_ivl_16", 9 0, L_000002242901df30;  1 drivers
v0000022428ff6290_0 .net *"_ivl_19", 9 0, L_000002242901d3f0;  1 drivers
v0000022428ff6830_0 .net *"_ivl_20", 9 0, L_000002242901de90;  1 drivers
v0000022428ff63d0_0 .net *"_ivl_25", 0 0, L_0000022429025320;  1 drivers
v0000022428ff4d50_0 .net *"_ivl_27", 0 0, L_0000022429026200;  1 drivers
v0000022428ff4df0_0 .net *"_ivl_29", 9 0, L_000002242901c4f0;  1 drivers
v0000022428ff4e90_0 .net *"_ivl_3", 0 0, L_0000022429026890;  1 drivers
L_00000224290401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000022428ff61f0_0 .net/2u *"_ivl_30", 9 0, L_00000224290401f0;  1 drivers
v0000022428ff52f0_0 .net *"_ivl_32", 9 0, L_000002242901d710;  1 drivers
v0000022428ff4f30_0 .net *"_ivl_35", 9 0, L_000002242901c090;  1 drivers
v0000022428ff4fd0_0 .net *"_ivl_37", 9 0, L_000002242901c8b0;  1 drivers
v0000022428ff6d30_0 .net *"_ivl_38", 9 0, L_000002242901bb90;  1 drivers
v0000022428ff6650_0 .net *"_ivl_40", 9 0, L_000002242901c310;  1 drivers
L_0000022429040238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff5890_0 .net/2s *"_ivl_45", 21 0, L_0000022429040238;  1 drivers
L_0000022429040280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff5930_0 .net/2s *"_ivl_50", 21 0, L_0000022429040280;  1 drivers
v0000022428ff5cf0_0 .net *"_ivl_9", 0 0, L_0000022429026430;  1 drivers
v0000022428ff5070_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v0000022428ff6dd0_0 .net "forward_to_B", 31 0, L_000002242901dad0;  alias, 1 drivers
v0000022428ff5110_0 .net "imm", 31 0, v0000022428ff27d0_0;  1 drivers
v0000022428ff51b0_0 .net "inst", 31 0, v0000022428ff70f0_0;  alias, 1 drivers
v0000022428ff66f0_0 .net "is_branch_and_taken", 0 0, L_0000022429025710;  alias, 1 drivers
v0000022428ff6ab0_0 .net "is_oper2_immed", 0 0, L_0000022429026a50;  alias, 1 drivers
v0000022428ff5250_0 .net "mem_read", 0 0, L_000002242901f830;  alias, 1 drivers
v0000022428ff5ed0_0 .net "mem_write", 0 0, L_0000022429020190;  alias, 1 drivers
v0000022428ff56b0_0 .net "pc", 31 0, v0000022428ff5570_0;  alias, 1 drivers
v0000022428ff5390_0 .net "pc_write", 0 0, v0000022428ff9cb0_0;  alias, 1 drivers
v0000022428ff5bb0_0 .net "predicted", 0 0, L_0000022429025c50;  1 drivers
v0000022428ff68d0_0 .net "predicted_to_EX", 0 0, v0000022428ff95d0_0;  alias, 1 drivers
v0000022428ff6e70_0 .net "reg_write", 0 0, L_0000022429020690;  alias, 1 drivers
v0000022428ff5430_0 .net "reg_write_from_wb", 0 0, v000002242900e180_0;  alias, 1 drivers
v0000022428ff5c50_0 .net "rs1", 31 0, v0000022428ff4ad0_0;  alias, 1 drivers
v0000022428ff54d0_0 .net "rs2", 31 0, v0000022428ff2b90_0;  alias, 1 drivers
v0000022428ff6f10_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
v0000022428ff7050_0 .net "wr_reg_data", 31 0, L_000002242903d020;  alias, 1 drivers
L_000002242901dad0 .functor MUXZ 32, v0000022428ff2b90_0, v0000022428ff27d0_0, L_0000022429026a50, C4<>;
L_000002242901d030 .part v0000022428ff5570_0, 0, 10;
L_000002242901bf50 .part v0000022428ff70f0_0, 0, 10;
L_000002242901df30 .arith/sum 10, L_000002242901d030, L_000002242901bf50;
L_000002242901d3f0 .part v0000022428ff70f0_0, 0, 10;
L_000002242901de90 .functor MUXZ 10, L_000002242901d3f0, L_000002242901df30, L_0000022429025860, C4<>;
L_000002242901c4f0 .part v0000022428ff5570_0, 0, 10;
L_000002242901d710 .arith/sum 10, L_000002242901c4f0, L_00000224290401f0;
L_000002242901c090 .part v0000022428ff5570_0, 0, 10;
L_000002242901c8b0 .part v0000022428ff70f0_0, 0, 10;
L_000002242901bb90 .arith/sum 10, L_000002242901c090, L_000002242901c8b0;
L_000002242901c310 .functor MUXZ 10, L_000002242901bb90, L_000002242901d710, L_0000022429026200, C4<>;
L_000002242901c1d0 .concat8 [ 10 22 0 0], L_000002242901de90, L_0000022429040238;
L_000002242901d530 .concat8 [ 10 22 0 0], L_000002242901c310, L_0000022429040280;
S_0000022428fecba0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000022428feca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000022428ffa940 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ffa978 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ffa9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ffa9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ffaa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ffaa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ffaa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ffaac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ffab00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ffab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ffab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ffaba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ffabe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ffac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ffac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ffac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ffacc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ffacf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ffad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ffad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ffada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ffadd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ffae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ffae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ffae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224290260b0 .functor OR 1, L_0000022429025c50, L_000002242901dd50, C4<0>, C4<0>;
L_0000022429025ef0 .functor OR 1, L_00000224290260b0, L_000002242901cbd0, C4<0>, C4<0>;
v0000022428ff7a50_0 .net "EX1_opcode", 11 0, v0000022428feec60_0;  alias, 1 drivers
v0000022428ff88b0_0 .net "EX2_opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
v0000022428ff8130_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
v0000022428ff8bd0_0 .net "PC_src", 2 0, L_000002242901dc10;  alias, 1 drivers
v0000022428ff81d0_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  alias, 1 drivers
L_00000224290403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000022428ff8270_0 .net/2u *"_ivl_0", 2 0, L_00000224290403e8;  1 drivers
v0000022428ff84f0_0 .net *"_ivl_10", 0 0, L_000002242901db70;  1 drivers
L_0000022429040508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000022428ff7690_0 .net/2u *"_ivl_12", 2 0, L_0000022429040508;  1 drivers
L_0000022429040550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff93f0_0 .net/2u *"_ivl_14", 11 0, L_0000022429040550;  1 drivers
v0000022428ff7730_0 .net *"_ivl_16", 0 0, L_000002242901dd50;  1 drivers
v0000022428ff8310_0 .net *"_ivl_19", 0 0, L_00000224290260b0;  1 drivers
L_0000022429040430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff98f0_0 .net/2u *"_ivl_2", 11 0, L_0000022429040430;  1 drivers
L_0000022429040598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff77d0_0 .net/2u *"_ivl_20", 11 0, L_0000022429040598;  1 drivers
v0000022428ff9710_0 .net *"_ivl_22", 0 0, L_000002242901cbd0;  1 drivers
v0000022428ff8db0_0 .net *"_ivl_25", 0 0, L_0000022429025ef0;  1 drivers
L_00000224290405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000022428ff7870_0 .net/2u *"_ivl_26", 2 0, L_00000224290405e0;  1 drivers
L_0000022429040628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000022428ff8e50_0 .net/2u *"_ivl_28", 2 0, L_0000022429040628;  1 drivers
v0000022428ff7c30_0 .net *"_ivl_30", 2 0, L_000002242901b910;  1 drivers
v0000022428ff7af0_0 .net *"_ivl_32", 2 0, L_000002242901b9b0;  1 drivers
v0000022428ff79b0_0 .net *"_ivl_34", 2 0, L_000002242901c9f0;  1 drivers
v0000022428ff8950_0 .net *"_ivl_4", 0 0, L_000002242901c770;  1 drivers
L_0000022429040478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000022428ff8810_0 .net/2u *"_ivl_6", 2 0, L_0000022429040478;  1 drivers
L_00000224290404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022428ff8630_0 .net/2u *"_ivl_8", 11 0, L_00000224290404c0;  1 drivers
v0000022428ff8f90_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v0000022428ff7b90_0 .net "predicted", 0 0, L_0000022429025c50;  alias, 1 drivers
v0000022428ff7cd0_0 .net "predicted_to_EX", 0 0, v0000022428ff95d0_0;  alias, 1 drivers
v0000022428ff9030_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
v0000022428ff7d70_0 .net "state", 1 0, v0000022428ff75f0_0;  1 drivers
L_000002242901c770 .cmp/eq 12, v00000224290092c0_0, L_0000022429040430;
L_000002242901db70 .cmp/eq 12, v0000022428feec60_0, L_00000224290404c0;
L_000002242901dd50 .cmp/eq 12, v00000224290092c0_0, L_0000022429040550;
L_000002242901cbd0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040598;
L_000002242901b910 .functor MUXZ 3, L_0000022429040628, L_00000224290405e0, L_0000022429025ef0, C4<>;
L_000002242901b9b0 .functor MUXZ 3, L_000002242901b910, L_0000022429040508, L_000002242901db70, C4<>;
L_000002242901c9f0 .functor MUXZ 3, L_000002242901b9b0, L_0000022429040478, L_000002242901c770, C4<>;
L_000002242901dc10 .functor MUXZ 3, L_000002242901c9f0, L_00000224290403e8, L_000002242903d1e0, C4<>;
S_0000022428fed1e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000022428fecba0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000022428ffaec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ffaef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ffaf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ffaf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ffafa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ffafd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ffb010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ffb048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ffb080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ffb0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ffb0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ffb128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ffb160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ffb198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ffb1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ffb208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ffb240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ffb278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ffb2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ffb2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ffb320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ffb358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ffb390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ffb3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ffb400 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022429026900 .functor OR 1, L_000002242901be10, L_000002242901bff0, C4<0>, C4<0>;
L_0000022429026970 .functor OR 1, L_000002242901d670, L_000002242901d7b0, C4<0>, C4<0>;
L_00000224290250f0 .functor AND 1, L_0000022429026900, L_0000022429026970, C4<1>, C4<1>;
L_0000022429025630 .functor NOT 1, L_00000224290250f0, C4<0>, C4<0>, C4<0>;
L_0000022429025b70 .functor OR 1, v0000022429019110_0, L_0000022429025630, C4<0>, C4<0>;
L_0000022429025c50 .functor NOT 1, L_0000022429025b70, C4<0>, C4<0>, C4<0>;
v0000022428ff9ad0_0 .net "EX_opcode", 11 0, v0000022428ff09c0_0;  alias, 1 drivers
v0000022428ff9530_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
v0000022428ff74b0_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  alias, 1 drivers
L_00000224290402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff7550_0 .net/2u *"_ivl_0", 11 0, L_00000224290402c8;  1 drivers
L_0000022429040358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022428ff8ef0_0 .net/2u *"_ivl_10", 1 0, L_0000022429040358;  1 drivers
v0000022428ff7eb0_0 .net *"_ivl_12", 0 0, L_000002242901d670;  1 drivers
L_00000224290403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000022428ff8c70_0 .net/2u *"_ivl_14", 1 0, L_00000224290403a0;  1 drivers
v0000022428ff7910_0 .net *"_ivl_16", 0 0, L_000002242901d7b0;  1 drivers
v0000022428ff8090_0 .net *"_ivl_19", 0 0, L_0000022429026970;  1 drivers
v0000022428ff7f50_0 .net *"_ivl_2", 0 0, L_000002242901be10;  1 drivers
v0000022428ff9670_0 .net *"_ivl_21", 0 0, L_00000224290250f0;  1 drivers
v0000022428ff7ff0_0 .net *"_ivl_22", 0 0, L_0000022429025630;  1 drivers
v0000022428ff9350_0 .net *"_ivl_25", 0 0, L_0000022429025b70;  1 drivers
L_0000022429040310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff83b0_0 .net/2u *"_ivl_4", 11 0, L_0000022429040310;  1 drivers
v0000022428ff9210_0 .net *"_ivl_6", 0 0, L_000002242901bff0;  1 drivers
v0000022428ff8770_0 .net *"_ivl_9", 0 0, L_0000022429026900;  1 drivers
v0000022428ff92b0_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v0000022428ff9b70_0 .net "predicted", 0 0, L_0000022429025c50;  alias, 1 drivers
v0000022428ff95d0_0 .var "predicted_to_EX", 0 0;
v0000022428ff8d10_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
v0000022428ff75f0_0 .var "state", 1 0;
E_0000022428f7c0b0 .event posedge, v0000022428ff92b0_0, v0000022428fe1040_0;
L_000002242901be10 .cmp/eq 12, v00000224290092c0_0, L_00000224290402c8;
L_000002242901bff0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040310;
L_000002242901d670 .cmp/eq 2, v0000022428ff75f0_0, L_0000022429040358;
L_000002242901d7b0 .cmp/eq 2, v0000022428ff75f0_0, L_00000224290403a0;
S_0000022428febc00 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000022428feca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000022428ffd450 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ffd488 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ffd4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ffd4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ffd530 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ffd568 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ffd5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ffd5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ffd610 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ffd648 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ffd680 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ffd6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ffd6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ffd728 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ffd760 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ffd798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ffd7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ffd808 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ffd840 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ffd878 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ffd8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ffd8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ffd920 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ffd958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ffd990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428ff8450_0 .net "EX1_memread", 0 0, v0000022428fee9e0_0;  alias, 1 drivers
v0000022428ff8590_0 .net "EX1_rd_ind", 4 0, v0000022428fed900_0;  alias, 1 drivers
v0000022428ff86d0_0 .net "EX1_rd_indzero", 0 0, v0000022428fee440_0;  alias, 1 drivers
v0000022428ff9170_0 .net "EX2_memread", 0 0, v0000022428ff0240_0;  alias, 1 drivers
v0000022428ff89f0_0 .net "EX2_rd_ind", 4 0, v0000022428ff0ce0_0;  alias, 1 drivers
v0000022428ff9490_0 .net "EX2_rd_indzero", 0 0, v0000022428ff0ba0_0;  alias, 1 drivers
v0000022428ff97b0_0 .var "ID_EX1_flush", 0 0;
v0000022428ff7410_0 .var "ID_EX2_flush", 0 0;
v0000022428ff9850_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
v0000022428ff9990_0 .net "ID_rs1_ind", 4 0, v000002242900a940_0;  alias, 1 drivers
v0000022428ff9a30_0 .net "ID_rs2_ind", 4 0, v000002242900a1c0_0;  alias, 1 drivers
v0000022428ff9f30_0 .var "IF_ID_Write", 0 0;
v0000022428ff9fd0_0 .var "IF_ID_flush", 0 0;
v0000022428ff9cb0_0 .var "PC_Write", 0 0;
v0000022428ffa110_0 .net "Wrong_prediction", 0 0, L_000002242903d1e0;  alias, 1 drivers
E_0000022428f7c0f0/0 .event anyedge, v0000022428fe5870_0, v0000022428fee9e0_0, v0000022428fee440_0, v0000022428fedae0_0;
E_0000022428f7c0f0/1 .event anyedge, v0000022428fed900_0, v0000022428feffc0_0, v0000022428f02a30_0, v0000022428ff0ba0_0;
E_0000022428f7c0f0/2 .event anyedge, v0000022428fe1720_0, v0000022428fef020_0;
E_0000022428f7c0f0 .event/or E_0000022428f7c0f0/0, E_0000022428f7c0f0/1, E_0000022428f7c0f0/2;
S_0000022428fecd30 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000022428feca10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000022428ffd9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022428ffda08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022428ffda40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022428ffda78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022428ffdab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022428ffdae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022428ffdb20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022428ffdb58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022428ffdb90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022428ffdbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022428ffdc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022428ffdc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022428ffdc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022428ffdca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022428ffdce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022428ffdd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022428ffdd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022428ffdd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022428ffddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022428ffddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022428ffde30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022428ffde68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022428ffdea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022428ffded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022428ffdf10 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000022429026350 .functor OR 1, L_000002242901dfd0, L_000002242901ba50, C4<0>, C4<0>;
L_00000224290263c0 .functor OR 1, L_0000022429026350, L_000002242901bc30, C4<0>, C4<0>;
L_00000224290251d0 .functor OR 1, L_00000224290263c0, L_000002242901c130, C4<0>, C4<0>;
L_00000224290256a0 .functor OR 1, L_00000224290251d0, L_000002242901c270, C4<0>, C4<0>;
L_00000224290269e0 .functor OR 1, L_00000224290256a0, L_000002242901c3b0, C4<0>, C4<0>;
L_0000022429025780 .functor OR 1, L_00000224290269e0, L_000002242901cc70, C4<0>, C4<0>;
L_0000022429025a90 .functor OR 1, L_0000022429025780, L_000002242901c450, C4<0>, C4<0>;
L_0000022429026a50 .functor OR 1, L_0000022429025a90, L_000002242901c630, C4<0>, C4<0>;
L_0000022429025e80 .functor OR 1, L_000002242901e4d0, L_000002242901f0b0, C4<0>, C4<0>;
L_0000022429025cc0 .functor OR 1, L_0000022429025e80, L_000002242901e9d0, C4<0>, C4<0>;
L_0000022429026120 .functor OR 1, L_0000022429025cc0, L_000002242901f6f0, C4<0>, C4<0>;
L_00000224290258d0 .functor OR 1, L_0000022429026120, L_000002242901f650, C4<0>, C4<0>;
v0000022428ffa250_0 .net "ID_opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
L_0000022429040670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000022428ffa070_0 .net/2u *"_ivl_0", 11 0, L_0000022429040670;  1 drivers
L_0000022429040700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff9d50_0 .net/2u *"_ivl_10", 11 0, L_0000022429040700;  1 drivers
L_0000022429040bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff9df0_0 .net/2u *"_ivl_102", 11 0, L_0000022429040bc8;  1 drivers
L_0000022429040c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ffa2f0_0 .net/2u *"_ivl_106", 11 0, L_0000022429040c10;  1 drivers
v0000022428ffa1b0_0 .net *"_ivl_12", 0 0, L_000002242901bc30;  1 drivers
v0000022428ff9c10_0 .net *"_ivl_15", 0 0, L_00000224290263c0;  1 drivers
L_0000022429040748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff9e90_0 .net/2u *"_ivl_16", 11 0, L_0000022429040748;  1 drivers
v0000022428ff24b0_0 .net *"_ivl_18", 0 0, L_000002242901c130;  1 drivers
v0000022428ff2c30_0 .net *"_ivl_2", 0 0, L_000002242901dfd0;  1 drivers
v0000022428ff2e10_0 .net *"_ivl_21", 0 0, L_00000224290251d0;  1 drivers
L_0000022429040790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3770_0 .net/2u *"_ivl_22", 11 0, L_0000022429040790;  1 drivers
v0000022428ff4850_0 .net *"_ivl_24", 0 0, L_000002242901c270;  1 drivers
v0000022428ff2ff0_0 .net *"_ivl_27", 0 0, L_00000224290256a0;  1 drivers
L_00000224290407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3b30_0 .net/2u *"_ivl_28", 11 0, L_00000224290407d8;  1 drivers
v0000022428ff2eb0_0 .net *"_ivl_30", 0 0, L_000002242901c3b0;  1 drivers
v0000022428ff2910_0 .net *"_ivl_33", 0 0, L_00000224290269e0;  1 drivers
L_0000022429040820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3c70_0 .net/2u *"_ivl_34", 11 0, L_0000022429040820;  1 drivers
v0000022428ff4170_0 .net *"_ivl_36", 0 0, L_000002242901cc70;  1 drivers
v0000022428ff4990_0 .net *"_ivl_39", 0 0, L_0000022429025780;  1 drivers
L_00000224290406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff31d0_0 .net/2u *"_ivl_4", 11 0, L_00000224290406b8;  1 drivers
L_0000022429040868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000022428ff2410_0 .net/2u *"_ivl_40", 11 0, L_0000022429040868;  1 drivers
v0000022428ff45d0_0 .net *"_ivl_42", 0 0, L_000002242901c450;  1 drivers
v0000022428ff4210_0 .net *"_ivl_45", 0 0, L_0000022429025a90;  1 drivers
L_00000224290408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff2550_0 .net/2u *"_ivl_46", 11 0, L_00000224290408b0;  1 drivers
v0000022428ff3630_0 .net *"_ivl_48", 0 0, L_000002242901c630;  1 drivers
L_00000224290408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff42b0_0 .net/2u *"_ivl_52", 11 0, L_00000224290408f8;  1 drivers
L_0000022429040940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff2730_0 .net/2u *"_ivl_56", 11 0, L_0000022429040940;  1 drivers
v0000022428ff4b70_0 .net *"_ivl_6", 0 0, L_000002242901ba50;  1 drivers
L_0000022429040988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022428ff2cd0_0 .net/2u *"_ivl_60", 11 0, L_0000022429040988;  1 drivers
L_00000224290409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff4350_0 .net/2u *"_ivl_64", 11 0, L_00000224290409d0;  1 drivers
L_0000022429040a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3810_0 .net/2u *"_ivl_68", 11 0, L_0000022429040a18;  1 drivers
L_0000022429040a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3d10_0 .net/2u *"_ivl_72", 11 0, L_0000022429040a60;  1 drivers
v0000022428ff47b0_0 .net *"_ivl_74", 0 0, L_000002242901e4d0;  1 drivers
L_0000022429040aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3db0_0 .net/2u *"_ivl_76", 11 0, L_0000022429040aa8;  1 drivers
v0000022428ff3270_0 .net *"_ivl_78", 0 0, L_000002242901f0b0;  1 drivers
v0000022428ff3950_0 .net *"_ivl_81", 0 0, L_0000022429025e80;  1 drivers
L_0000022429040af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3a90_0 .net/2u *"_ivl_82", 11 0, L_0000022429040af0;  1 drivers
v0000022428ff3bd0_0 .net *"_ivl_84", 0 0, L_000002242901e9d0;  1 drivers
v0000022428ff29b0_0 .net *"_ivl_87", 0 0, L_0000022429025cc0;  1 drivers
L_0000022429040b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3e50_0 .net/2u *"_ivl_88", 11 0, L_0000022429040b38;  1 drivers
v0000022428ff4030_0 .net *"_ivl_9", 0 0, L_0000022429026350;  1 drivers
v0000022428ff39f0_0 .net *"_ivl_90", 0 0, L_000002242901f6f0;  1 drivers
v0000022428ff3ef0_0 .net *"_ivl_93", 0 0, L_0000022429026120;  1 drivers
L_0000022429040b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000022428ff3f90_0 .net/2u *"_ivl_94", 11 0, L_0000022429040b80;  1 drivers
v0000022428ff4530_0 .net *"_ivl_96", 0 0, L_000002242901f650;  1 drivers
v0000022428ff40d0_0 .net *"_ivl_99", 0 0, L_00000224290258d0;  1 drivers
v0000022428ff25f0_0 .net "is_beq", 0 0, L_000002242901cd10;  alias, 1 drivers
v0000022428ff2af0_0 .net "is_bne", 0 0, L_000002242901cdb0;  alias, 1 drivers
v0000022428ff4a30_0 .net "is_j", 0 0, L_000002242901f330;  alias, 1 drivers
v0000022428ff43f0_0 .net "is_jal", 0 0, L_00000224290200f0;  alias, 1 drivers
v0000022428ff2690_0 .net "is_jr", 0 0, L_000002242901ce50;  alias, 1 drivers
v0000022428ff2f50_0 .net "is_oper2_immed", 0 0, L_0000022429026a50;  alias, 1 drivers
v0000022428ff4490_0 .net "memread", 0 0, L_000002242901f830;  alias, 1 drivers
v0000022428ff4670_0 .net "memwrite", 0 0, L_0000022429020190;  alias, 1 drivers
v0000022428ff4710_0 .net "regwrite", 0 0, L_0000022429020690;  alias, 1 drivers
L_000002242901dfd0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040670;
L_000002242901ba50 .cmp/eq 12, v00000224290092c0_0, L_00000224290406b8;
L_000002242901bc30 .cmp/eq 12, v00000224290092c0_0, L_0000022429040700;
L_000002242901c130 .cmp/eq 12, v00000224290092c0_0, L_0000022429040748;
L_000002242901c270 .cmp/eq 12, v00000224290092c0_0, L_0000022429040790;
L_000002242901c3b0 .cmp/eq 12, v00000224290092c0_0, L_00000224290407d8;
L_000002242901cc70 .cmp/eq 12, v00000224290092c0_0, L_0000022429040820;
L_000002242901c450 .cmp/eq 12, v00000224290092c0_0, L_0000022429040868;
L_000002242901c630 .cmp/eq 12, v00000224290092c0_0, L_00000224290408b0;
L_000002242901cd10 .cmp/eq 12, v00000224290092c0_0, L_00000224290408f8;
L_000002242901cdb0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040940;
L_000002242901ce50 .cmp/eq 12, v00000224290092c0_0, L_0000022429040988;
L_00000224290200f0 .cmp/eq 12, v00000224290092c0_0, L_00000224290409d0;
L_000002242901f330 .cmp/eq 12, v00000224290092c0_0, L_0000022429040a18;
L_000002242901e4d0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040a60;
L_000002242901f0b0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040aa8;
L_000002242901e9d0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040af0;
L_000002242901f6f0 .cmp/eq 12, v00000224290092c0_0, L_0000022429040b38;
L_000002242901f650 .cmp/eq 12, v00000224290092c0_0, L_0000022429040b80;
L_0000022429020690 .reduce/nor L_00000224290258d0;
L_000002242901f830 .cmp/eq 12, v00000224290092c0_0, L_0000022429040bc8;
L_0000022429020190 .cmp/eq 12, v00000224290092c0_0, L_0000022429040c10;
S_0000022428fed690 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000022428feca10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000022429005f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022429005f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022429005fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022429006008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022429006040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022429006078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224290060b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224290060e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022429006120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022429006158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022429006190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224290061c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022429006200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022429006238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022429006270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224290062a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224290062e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022429006318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022429006350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022429006388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224290063c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224290063f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022429006430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022429006468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224290064a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428ff27d0_0 .var "Immed", 31 0;
v0000022428ff2a50_0 .net "Inst", 31 0, v0000022428ff70f0_0;  alias, 1 drivers
v0000022428ff48f0_0 .net "opcode", 11 0, v00000224290092c0_0;  alias, 1 drivers
E_0000022428f7d870 .event anyedge, v0000022428fef020_0, v0000022428ff2a50_0;
S_0000022428febd90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000022428feca10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000022428ff4ad0_0 .var "Read_data1", 31 0;
v0000022428ff2b90_0 .var "Read_data2", 31 0;
v0000022428ff2d70_0 .net "Read_reg1", 4 0, v000002242900a940_0;  alias, 1 drivers
v0000022428ff3090_0 .net "Read_reg2", 4 0, v000002242900a1c0_0;  alias, 1 drivers
v0000022428ff3130_0 .net "Write_data", 31 0, L_000002242903d020;  alias, 1 drivers
v0000022428ff3310_0 .net "Write_en", 0 0, v000002242900e180_0;  alias, 1 drivers
v0000022428ff33b0_0 .net "Write_reg", 4 0, v000002242900cf60_0;  alias, 1 drivers
v0000022428ff3450_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v0000022428ff34f0_0 .var/i "i", 31 0;
v0000022428ff3590 .array "reg_file", 0 31, 31 0;
v0000022428ff38b0_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7d4b0 .event posedge, v0000022428ff92b0_0;
S_0000022428fec6f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000022428febd90;
 .timescale 0 0;
v0000022428ff36d0_0 .var/i "i", 31 0;
S_0000022428fed500 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000224290064e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022429006518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022429006550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022429006588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224290065c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224290065f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022429006630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022429006668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224290066a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224290066d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022429006710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022429006748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022429006780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224290067b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224290067f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022429006828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022429006860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022429006898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224290068d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022429006908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022429006940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022429006978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224290069b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224290069e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022429006a20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000022428ff70f0_0 .var "ID_INST", 31 0;
v0000022428ff5570_0 .var "ID_PC", 31 0;
v00000224290092c0_0 .var "ID_opcode", 11 0;
v000002242900b520_0 .var "ID_rd_ind", 4 0;
v000002242900a940_0 .var "ID_rs1_ind", 4 0;
v000002242900a1c0_0 .var "ID_rs2_ind", 4 0;
v0000022429009b80_0 .net "IF_FLUSH", 0 0, v0000022428ff9fd0_0;  alias, 1 drivers
v00000224290097c0_0 .net "IF_INST", 31 0, L_0000022429026580;  alias, 1 drivers
v000002242900b5c0_0 .net "IF_PC", 31 0, v0000022429009540_0;  alias, 1 drivers
v000002242900b840_0 .net "clk", 0 0, L_0000022429025a20;  1 drivers
v000002242900a120_0 .net "if_id_Write", 0 0, v0000022428ff9f30_0;  alias, 1 drivers
v000002242900a8a0_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7cbb0 .event posedge, v0000022428fe1040_0, v000002242900b840_0;
S_0000022428fec880 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002242900bca0_0 .net "EX1_PFC", 31 0, L_000002242901fbf0;  alias, 1 drivers
v000002242900d1e0_0 .net "EX2_PFC", 31 0, v0000022428ff0ec0_0;  alias, 1 drivers
v000002242900d320_0 .net "ID_PFC", 31 0, L_000002242901c1d0;  alias, 1 drivers
v000002242900c240_0 .net "PC_src", 2 0, L_000002242901dc10;  alias, 1 drivers
v000002242900d820_0 .net "PC_write", 0 0, v0000022428ff9cb0_0;  alias, 1 drivers
L_0000022429040088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002242900d460_0 .net/2u *"_ivl_0", 31 0, L_0000022429040088;  1 drivers
v000002242900c2e0_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v000002242900db40_0 .net "inst", 31 0, L_0000022429026580;  alias, 1 drivers
v000002242900d8c0_0 .net "inst_mem_in", 31 0, v0000022429009540_0;  alias, 1 drivers
v000002242900d960_0 .net "pc_reg_in", 31 0, L_0000022429025b00;  1 drivers
v000002242900da00_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
L_000002242901cef0 .arith/sum 32, v0000022429009540_0, L_0000022429040088;
S_0000022428fec3d0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000022428fec880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000022429026580 .functor BUFZ 32, L_000002242901d5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022429009720_0 .net "Data_Out", 31 0, L_0000022429026580;  alias, 1 drivers
v000002242900a620 .array "InstMem", 0 1023, 31 0;
v000002242900ab20_0 .net *"_ivl_0", 31 0, L_000002242901d5d0;  1 drivers
v000002242900b8e0_0 .net *"_ivl_3", 9 0, L_000002242901b870;  1 drivers
v000002242900ac60_0 .net *"_ivl_4", 11 0, L_000002242901d990;  1 drivers
L_00000224290401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002242900b340_0 .net *"_ivl_7", 1 0, L_00000224290401a8;  1 drivers
v000002242900b0c0_0 .net "addr", 31 0, v0000022429009540_0;  alias, 1 drivers
v000002242900b980_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v000002242900a4e0_0 .var/i "i", 31 0;
L_000002242901d5d0 .array/port v000002242900a620, L_000002242901d990;
L_000002242901b870 .part v0000022429009540_0, 0, 10;
L_000002242901d990 .concat [ 10 2 0 0], L_000002242901b870, L_00000224290401a8;
S_0000022428feb8e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000022428fec880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000022428f7d930 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002242900b3e0_0 .net "DataIn", 31 0, L_0000022429025b00;  alias, 1 drivers
v0000022429009540_0 .var "DataOut", 31 0;
v000002242900a260_0 .net "PC_Write", 0 0, v0000022428ff9cb0_0;  alias, 1 drivers
v000002242900aee0_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v000002242900a800_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
S_0000022428fed370 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000022428fec880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000022428f7d6f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000022428f599f0 .functor NOT 1, L_000002242901c950, C4<0>, C4<0>, C4<0>;
L_0000022428f59b40 .functor NOT 1, L_000002242901d490, C4<0>, C4<0>, C4<0>;
L_0000022428f59e50 .functor AND 1, L_0000022428f599f0, L_0000022428f59b40, C4<1>, C4<1>;
L_0000022428f5a1d0 .functor NOT 1, L_000002242901d8f0, C4<0>, C4<0>, C4<0>;
L_0000022428eec7c0 .functor AND 1, L_0000022428f59e50, L_0000022428f5a1d0, C4<1>, C4<1>;
L_0000022428eecbb0 .functor AND 32, L_000002242901d170, L_000002242901cef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022428eec1a0 .functor NOT 1, L_000002242901d850, C4<0>, C4<0>, C4<0>;
L_0000022428eecde0 .functor NOT 1, L_000002242901cb30, C4<0>, C4<0>, C4<0>;
L_0000022429025be0 .functor AND 1, L_0000022428eec1a0, L_0000022428eecde0, C4<1>, C4<1>;
L_0000022429025240 .functor AND 1, L_0000022429025be0, L_000002242901d350, C4<1>, C4<1>;
L_0000022429026040 .functor AND 32, L_000002242901c6d0, L_000002242901c1d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429026740 .functor OR 32, L_0000022428eecbb0, L_0000022429026040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022429026820 .functor NOT 1, L_000002242901ddf0, C4<0>, C4<0>, C4<0>;
L_0000022429025160 .functor AND 1, L_0000022429026820, L_000002242901bcd0, C4<1>, C4<1>;
L_0000022429025390 .functor NOT 1, L_000002242901beb0, C4<0>, C4<0>, C4<0>;
L_0000022429025e10 .functor AND 1, L_0000022429025160, L_0000022429025390, C4<1>, C4<1>;
L_0000022429025400 .functor AND 32, L_000002242901d210, v0000022429009540_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224290257f0 .functor OR 32, L_0000022429026740, L_0000022429025400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224290254e0 .functor NOT 1, L_000002242901ca90, C4<0>, C4<0>, C4<0>;
L_00000224290252b0 .functor AND 1, L_00000224290254e0, L_000002242901dcb0, C4<1>, C4<1>;
L_0000022429025470 .functor AND 1, L_00000224290252b0, L_000002242901da30, C4<1>, C4<1>;
L_0000022429025550 .functor AND 32, L_000002242901cf90, L_000002242901fbf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429025080 .functor OR 32, L_00000224290257f0, L_0000022429025550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022429026190 .functor NOT 1, L_000002242901d2b0, C4<0>, C4<0>, C4<0>;
L_00000224290255c0 .functor AND 1, L_000002242901baf0, L_0000022429026190, C4<1>, C4<1>;
L_00000224290266d0 .functor NOT 1, L_000002242901c810, C4<0>, C4<0>, C4<0>;
L_00000224290259b0 .functor AND 1, L_00000224290255c0, L_00000224290266d0, C4<1>, C4<1>;
L_00000224290267b0 .functor AND 32, L_000002242901c590, v0000022428ff0ec0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022429025b00 .functor OR 32, L_0000022429025080, L_00000224290267b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002242900ba20_0 .net *"_ivl_1", 0 0, L_000002242901c950;  1 drivers
v000002242900b480_0 .net *"_ivl_11", 0 0, L_000002242901d8f0;  1 drivers
v0000022429009360_0 .net *"_ivl_12", 0 0, L_0000022428f5a1d0;  1 drivers
v0000022429009400_0 .net *"_ivl_14", 0 0, L_0000022428eec7c0;  1 drivers
v0000022429009cc0_0 .net *"_ivl_16", 31 0, L_000002242901d170;  1 drivers
v000002242900b660_0 .net *"_ivl_18", 31 0, L_0000022428eecbb0;  1 drivers
v000002242900ada0_0 .net *"_ivl_2", 0 0, L_0000022428f599f0;  1 drivers
v00000224290095e0_0 .net *"_ivl_21", 0 0, L_000002242901d850;  1 drivers
v000002242900abc0_0 .net *"_ivl_22", 0 0, L_0000022428eec1a0;  1 drivers
v000002242900b7a0_0 .net *"_ivl_25", 0 0, L_000002242901cb30;  1 drivers
v0000022429009ae0_0 .net *"_ivl_26", 0 0, L_0000022428eecde0;  1 drivers
v00000224290094a0_0 .net *"_ivl_28", 0 0, L_0000022429025be0;  1 drivers
v0000022429009680_0 .net *"_ivl_31", 0 0, L_000002242901d350;  1 drivers
v000002242900b200_0 .net *"_ivl_32", 0 0, L_0000022429025240;  1 drivers
v0000022429009860_0 .net *"_ivl_34", 31 0, L_000002242901c6d0;  1 drivers
v000002242900a300_0 .net *"_ivl_36", 31 0, L_0000022429026040;  1 drivers
v000002242900b160_0 .net *"_ivl_38", 31 0, L_0000022429026740;  1 drivers
v0000022429009900_0 .net *"_ivl_41", 0 0, L_000002242901ddf0;  1 drivers
v000002242900b2a0_0 .net *"_ivl_42", 0 0, L_0000022429026820;  1 drivers
v0000022429009e00_0 .net *"_ivl_45", 0 0, L_000002242901bcd0;  1 drivers
v00000224290099a0_0 .net *"_ivl_46", 0 0, L_0000022429025160;  1 drivers
v0000022429009a40_0 .net *"_ivl_49", 0 0, L_000002242901beb0;  1 drivers
v0000022429009c20_0 .net *"_ivl_5", 0 0, L_000002242901d490;  1 drivers
v0000022429009d60_0 .net *"_ivl_50", 0 0, L_0000022429025390;  1 drivers
v000002242900a580_0 .net *"_ivl_52", 0 0, L_0000022429025e10;  1 drivers
v0000022429009ea0_0 .net *"_ivl_54", 31 0, L_000002242901d210;  1 drivers
v0000022429009f40_0 .net *"_ivl_56", 31 0, L_0000022429025400;  1 drivers
v0000022429009fe0_0 .net *"_ivl_58", 31 0, L_00000224290257f0;  1 drivers
v000002242900a080_0 .net *"_ivl_6", 0 0, L_0000022428f59b40;  1 drivers
v000002242900a3a0_0 .net *"_ivl_61", 0 0, L_000002242901ca90;  1 drivers
v000002242900a440_0 .net *"_ivl_62", 0 0, L_00000224290254e0;  1 drivers
v000002242900ad00_0 .net *"_ivl_65", 0 0, L_000002242901dcb0;  1 drivers
v000002242900a6c0_0 .net *"_ivl_66", 0 0, L_00000224290252b0;  1 drivers
v000002242900a760_0 .net *"_ivl_69", 0 0, L_000002242901da30;  1 drivers
v000002242900a9e0_0 .net *"_ivl_70", 0 0, L_0000022429025470;  1 drivers
v000002242900aa80_0 .net *"_ivl_72", 31 0, L_000002242901cf90;  1 drivers
v000002242900ae40_0 .net *"_ivl_74", 31 0, L_0000022429025550;  1 drivers
v000002242900af80_0 .net *"_ivl_76", 31 0, L_0000022429025080;  1 drivers
v000002242900b020_0 .net *"_ivl_79", 0 0, L_000002242901baf0;  1 drivers
v000002242900bc00_0 .net *"_ivl_8", 0 0, L_0000022428f59e50;  1 drivers
v000002242900cd80_0 .net *"_ivl_81", 0 0, L_000002242901d2b0;  1 drivers
v000002242900bf20_0 .net *"_ivl_82", 0 0, L_0000022429026190;  1 drivers
v000002242900c9c0_0 .net *"_ivl_84", 0 0, L_00000224290255c0;  1 drivers
v000002242900c6a0_0 .net *"_ivl_87", 0 0, L_000002242901c810;  1 drivers
v000002242900c420_0 .net *"_ivl_88", 0 0, L_00000224290266d0;  1 drivers
v000002242900bac0_0 .net *"_ivl_90", 0 0, L_00000224290259b0;  1 drivers
v000002242900dd20_0 .net *"_ivl_92", 31 0, L_000002242901c590;  1 drivers
v000002242900d140_0 .net *"_ivl_94", 31 0, L_00000224290267b0;  1 drivers
v000002242900bb60_0 .net "ina", 31 0, L_000002242901cef0;  1 drivers
v000002242900dbe0_0 .net "inb", 31 0, L_000002242901c1d0;  alias, 1 drivers
v000002242900bfc0_0 .net "inc", 31 0, v0000022429009540_0;  alias, 1 drivers
v000002242900ddc0_0 .net "ind", 31 0, L_000002242901fbf0;  alias, 1 drivers
v000002242900ca60_0 .net "ine", 31 0, v0000022428ff0ec0_0;  alias, 1 drivers
L_00000224290400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002242900daa0_0 .net "inf", 31 0, L_00000224290400d0;  1 drivers
L_0000022429040118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002242900d0a0_0 .net "ing", 31 0, L_0000022429040118;  1 drivers
L_0000022429040160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002242900d6e0_0 .net "inh", 31 0, L_0000022429040160;  1 drivers
v000002242900c7e0_0 .net "out", 31 0, L_0000022429025b00;  alias, 1 drivers
v000002242900cb00_0 .net "sel", 2 0, L_000002242901dc10;  alias, 1 drivers
L_000002242901c950 .part L_000002242901dc10, 2, 1;
L_000002242901d490 .part L_000002242901dc10, 1, 1;
L_000002242901d8f0 .part L_000002242901dc10, 0, 1;
LS_000002242901d170_0_0 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_4 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_8 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_12 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_16 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_20 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_24 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_0_28 .concat [ 1 1 1 1], L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0, L_0000022428eec7c0;
LS_000002242901d170_1_0 .concat [ 4 4 4 4], LS_000002242901d170_0_0, LS_000002242901d170_0_4, LS_000002242901d170_0_8, LS_000002242901d170_0_12;
LS_000002242901d170_1_4 .concat [ 4 4 4 4], LS_000002242901d170_0_16, LS_000002242901d170_0_20, LS_000002242901d170_0_24, LS_000002242901d170_0_28;
L_000002242901d170 .concat [ 16 16 0 0], LS_000002242901d170_1_0, LS_000002242901d170_1_4;
L_000002242901d850 .part L_000002242901dc10, 2, 1;
L_000002242901cb30 .part L_000002242901dc10, 1, 1;
L_000002242901d350 .part L_000002242901dc10, 0, 1;
LS_000002242901c6d0_0_0 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_4 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_8 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_12 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_16 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_20 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_24 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_0_28 .concat [ 1 1 1 1], L_0000022429025240, L_0000022429025240, L_0000022429025240, L_0000022429025240;
LS_000002242901c6d0_1_0 .concat [ 4 4 4 4], LS_000002242901c6d0_0_0, LS_000002242901c6d0_0_4, LS_000002242901c6d0_0_8, LS_000002242901c6d0_0_12;
LS_000002242901c6d0_1_4 .concat [ 4 4 4 4], LS_000002242901c6d0_0_16, LS_000002242901c6d0_0_20, LS_000002242901c6d0_0_24, LS_000002242901c6d0_0_28;
L_000002242901c6d0 .concat [ 16 16 0 0], LS_000002242901c6d0_1_0, LS_000002242901c6d0_1_4;
L_000002242901ddf0 .part L_000002242901dc10, 2, 1;
L_000002242901bcd0 .part L_000002242901dc10, 1, 1;
L_000002242901beb0 .part L_000002242901dc10, 0, 1;
LS_000002242901d210_0_0 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_4 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_8 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_12 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_16 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_20 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_24 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_0_28 .concat [ 1 1 1 1], L_0000022429025e10, L_0000022429025e10, L_0000022429025e10, L_0000022429025e10;
LS_000002242901d210_1_0 .concat [ 4 4 4 4], LS_000002242901d210_0_0, LS_000002242901d210_0_4, LS_000002242901d210_0_8, LS_000002242901d210_0_12;
LS_000002242901d210_1_4 .concat [ 4 4 4 4], LS_000002242901d210_0_16, LS_000002242901d210_0_20, LS_000002242901d210_0_24, LS_000002242901d210_0_28;
L_000002242901d210 .concat [ 16 16 0 0], LS_000002242901d210_1_0, LS_000002242901d210_1_4;
L_000002242901ca90 .part L_000002242901dc10, 2, 1;
L_000002242901dcb0 .part L_000002242901dc10, 1, 1;
L_000002242901da30 .part L_000002242901dc10, 0, 1;
LS_000002242901cf90_0_0 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_4 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_8 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_12 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_16 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_20 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_24 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_0_28 .concat [ 1 1 1 1], L_0000022429025470, L_0000022429025470, L_0000022429025470, L_0000022429025470;
LS_000002242901cf90_1_0 .concat [ 4 4 4 4], LS_000002242901cf90_0_0, LS_000002242901cf90_0_4, LS_000002242901cf90_0_8, LS_000002242901cf90_0_12;
LS_000002242901cf90_1_4 .concat [ 4 4 4 4], LS_000002242901cf90_0_16, LS_000002242901cf90_0_20, LS_000002242901cf90_0_24, LS_000002242901cf90_0_28;
L_000002242901cf90 .concat [ 16 16 0 0], LS_000002242901cf90_1_0, LS_000002242901cf90_1_4;
L_000002242901baf0 .part L_000002242901dc10, 2, 1;
L_000002242901d2b0 .part L_000002242901dc10, 1, 1;
L_000002242901c810 .part L_000002242901dc10, 0, 1;
LS_000002242901c590_0_0 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_4 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_8 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_12 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_16 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_20 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_24 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_0_28 .concat [ 1 1 1 1], L_00000224290259b0, L_00000224290259b0, L_00000224290259b0, L_00000224290259b0;
LS_000002242901c590_1_0 .concat [ 4 4 4 4], LS_000002242901c590_0_0, LS_000002242901c590_0_4, LS_000002242901c590_0_8, LS_000002242901c590_0_12;
LS_000002242901c590_1_4 .concat [ 4 4 4 4], LS_000002242901c590_0_16, LS_000002242901c590_0_20, LS_000002242901c590_0_24, LS_000002242901c590_0_28;
L_000002242901c590 .concat [ 16 16 0 0], LS_000002242901c590_1_0, LS_000002242901c590_1_4;
S_0000022428febf20 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002242900bd40_0 .net "Write_Data", 31 0, v0000022428fe0a00_0;  alias, 1 drivers
v000002242900d3c0_0 .net "addr", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v000002242900bde0_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v000002242900c100_0 .net "mem_out", 31 0, v000002242900d000_0;  alias, 1 drivers
v000002242900cec0_0 .net "mem_read", 0 0, v0000022428fe0aa0_0;  alias, 1 drivers
v000002242900c880_0 .net "mem_write", 0 0, v0000022428fe0960_0;  alias, 1 drivers
S_0000022428fec0b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000022428febf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002242900de60 .array "DataMem", 1023 0, 31 0;
v000002242900c920_0 .net "Data_In", 31 0, v0000022428fe0a00_0;  alias, 1 drivers
v000002242900d000_0 .var "Data_Out", 31 0;
v000002242900dc80_0 .net "Write_en", 0 0, v0000022428fe0960_0;  alias, 1 drivers
v000002242900d500_0 .net "addr", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v000002242900d280_0 .net "clk", 0 0, L_0000022428f59980;  alias, 1 drivers
v000002242900cba0_0 .var/i "i", 31 0;
S_0000022428fec240 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000022429010a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000022429010ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000022429010af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000022429010b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000022429010b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000022429010b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000022429010bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000022429010c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000022429010c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000022429010c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000022429010cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000022429010ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000022429010d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000022429010d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000022429010d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000022429010dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000022429010e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000022429010e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000022429010e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000022429010ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000022429010ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000022429010f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000022429010f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000022429010f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000022429010fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002242900c060_0 .net "MEM_ALU_OUT", 31 0, v0000022428fe1360_0;  alias, 1 drivers
v000002242900d780_0 .net "MEM_Data_mem_out", 31 0, v000002242900d000_0;  alias, 1 drivers
v000002242900d5a0_0 .net "MEM_memread", 0 0, v0000022428fe0aa0_0;  alias, 1 drivers
v000002242900d640_0 .net "MEM_opcode", 11 0, v0000022428fe0780_0;  alias, 1 drivers
v000002242900cc40_0 .net "MEM_rd_ind", 4 0, v0000022428fe1400_0;  alias, 1 drivers
v000002242900df00_0 .net "MEM_rd_indzero", 0 0, v0000022428fe0d20_0;  alias, 1 drivers
v000002242900cce0_0 .net "MEM_regwrite", 0 0, v0000022428fe17c0_0;  alias, 1 drivers
v000002242900e040_0 .var "WB_ALU_OUT", 31 0;
v000002242900ce20_0 .var "WB_Data_mem_out", 31 0;
v000002242900dfa0_0 .var "WB_memread", 0 0;
v000002242900cf60_0 .var "WB_rd_ind", 4 0;
v000002242900e0e0_0 .var "WB_rd_indzero", 0 0;
v000002242900e180_0 .var "WB_regwrite", 0 0;
v000002242900e220_0 .net "clk", 0 0, L_000002242903d090;  1 drivers
v000002242900be80_0 .var "hlt", 0 0;
v000002242900c1a0_0 .net "rst", 0 0, v0000022429019110_0;  alias, 1 drivers
E_0000022428f7d2b0 .event posedge, v0000022428fe1040_0, v000002242900e220_0;
S_0000022428fec560 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000022428d89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002242903d170 .functor AND 32, v000002242900ce20_0, L_0000022429092fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903cfb0 .functor NOT 1, v000002242900dfa0_0, C4<0>, C4<0>, C4<0>;
L_000002242903d100 .functor AND 32, v000002242900e040_0, L_0000022429094090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002242903d020 .functor OR 32, L_000002242903d170, L_000002242903d100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002242900c380_0 .net "Write_Data_RegFile", 31 0, L_000002242903d020;  alias, 1 drivers
v000002242900c4c0_0 .net *"_ivl_0", 31 0, L_0000022429092fb0;  1 drivers
v000002242900c560_0 .net *"_ivl_2", 31 0, L_000002242903d170;  1 drivers
v000002242900c600_0 .net *"_ivl_4", 0 0, L_000002242903cfb0;  1 drivers
v000002242900c740_0 .net *"_ivl_6", 31 0, L_0000022429094090;  1 drivers
v000002242900e680_0 .net *"_ivl_8", 31 0, L_000002242903d100;  1 drivers
v000002242900e2c0_0 .net "alu_out", 31 0, v000002242900e040_0;  alias, 1 drivers
v000002242900e360_0 .net "mem_out", 31 0, v000002242900ce20_0;  alias, 1 drivers
v000002242900e720_0 .net "mem_read", 0 0, v000002242900dfa0_0;  alias, 1 drivers
LS_0000022429092fb0_0_0 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_4 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_8 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_12 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_16 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_20 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_24 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_0_28 .concat [ 1 1 1 1], v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0, v000002242900dfa0_0;
LS_0000022429092fb0_1_0 .concat [ 4 4 4 4], LS_0000022429092fb0_0_0, LS_0000022429092fb0_0_4, LS_0000022429092fb0_0_8, LS_0000022429092fb0_0_12;
LS_0000022429092fb0_1_4 .concat [ 4 4 4 4], LS_0000022429092fb0_0_16, LS_0000022429092fb0_0_20, LS_0000022429092fb0_0_24, LS_0000022429092fb0_0_28;
L_0000022429092fb0 .concat [ 16 16 0 0], LS_0000022429092fb0_1_0, LS_0000022429092fb0_1_4;
LS_0000022429094090_0_0 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_4 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_8 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_12 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_16 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_20 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_24 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_0_28 .concat [ 1 1 1 1], L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0, L_000002242903cfb0;
LS_0000022429094090_1_0 .concat [ 4 4 4 4], LS_0000022429094090_0_0, LS_0000022429094090_0_4, LS_0000022429094090_0_8, LS_0000022429094090_0_12;
LS_0000022429094090_1_4 .concat [ 4 4 4 4], LS_0000022429094090_0_16, LS_0000022429094090_0_20, LS_0000022429094090_0_24, LS_0000022429094090_0_28;
L_0000022429094090 .concat [ 16 16 0 0], LS_0000022429094090_1_0, LS_0000022429094090_1_4;
    .scope S_0000022428feb8e0;
T_0 ;
    %wait E_0000022428f7c0b0;
    %load/vec4 v000002242900a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022429009540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002242900a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002242900b3e0_0;
    %assign/vec4 v0000022429009540_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022428fec3d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002242900a4e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002242900a4e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002242900a4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %load/vec4 v000002242900a4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002242900a4e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900a620, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000022428fed500;
T_2 ;
    %wait E_0000022428f7cbb0;
    %load/vec4 v000002242900a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022428ff5570_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff70f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900b520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900a1c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900a940_0, 0;
    %assign/vec4 v00000224290092c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002242900a120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000022429009b80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000022428ff5570_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff70f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900b520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900a1c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900a940_0, 0;
    %assign/vec4 v00000224290092c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002242900a120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000224290097c0_0;
    %assign/vec4 v0000022428ff70f0_0, 0;
    %load/vec4 v000002242900b5c0_0;
    %assign/vec4 v0000022428ff5570_0, 0;
    %load/vec4 v00000224290097c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002242900a1c0_0, 0;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000224290092c0_0, 4, 5;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000224290092c0_0, 4, 5;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000224290097c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000224290097c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002242900a940_0, 0;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000224290097c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002242900b520_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000224290097c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002242900b520_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000224290097c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002242900b520_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022428febd90;
T_3 ;
    %wait E_0000022428f7c0b0;
    %load/vec4 v0000022428ff38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022428ff34f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000022428ff34f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022428ff34f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022428ff3590, 0, 4;
    %load/vec4 v0000022428ff34f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022428ff34f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022428ff33b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000022428ff3310_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000022428ff3130_0;
    %load/vec4 v0000022428ff33b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022428ff3590, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022428ff3590, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022428febd90;
T_4 ;
    %wait E_0000022428f7d4b0;
    %load/vec4 v0000022428ff33b0_0;
    %load/vec4 v0000022428ff2d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000022428ff33b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022428ff3310_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000022428ff3130_0;
    %assign/vec4 v0000022428ff4ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022428ff2d70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022428ff3590, 4;
    %assign/vec4 v0000022428ff4ad0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022428febd90;
T_5 ;
    %wait E_0000022428f7d4b0;
    %load/vec4 v0000022428ff33b0_0;
    %load/vec4 v0000022428ff3090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000022428ff33b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000022428ff3310_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000022428ff3130_0;
    %assign/vec4 v0000022428ff2b90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022428ff3090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022428ff3590, 4;
    %assign/vec4 v0000022428ff2b90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022428febd90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000022428fec6f0;
    %jmp t_0;
    .scope S_0000022428fec6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022428ff36d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000022428ff36d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000022428ff36d0_0;
    %ix/getv/s 4, v0000022428ff36d0_0;
    %load/vec4a v0000022428ff3590, 4;
    %ix/getv/s 4, v0000022428ff36d0_0;
    %load/vec4a v0000022428ff3590, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022428ff36d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022428ff36d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000022428febd90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000022428fed690;
T_7 ;
    %wait E_0000022428f7d870;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022428ff27d0_0, 0, 32;
    %load/vec4 v0000022428ff48f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022428ff48f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022428ff2a50_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022428ff27d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022428ff48f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022428ff48f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022428ff48f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022428ff2a50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022428ff27d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000022428ff2a50_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000022428ff2a50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022428ff27d0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022428fed1e0;
T_8 ;
    %wait E_0000022428f7c0b0;
    %load/vec4 v0000022428ff8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000022428ff9ad0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022428ff9ad0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000022428ff75f0_0;
    %load/vec4 v0000022428ff74b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022428ff75f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022428fed1e0;
T_9 ;
    %wait E_0000022428f7c0b0;
    %load/vec4 v0000022428ff8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff95d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022428ff9b70_0;
    %assign/vec4 v0000022428ff95d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022428febc00;
T_10 ;
    %wait E_0000022428f7c0f0;
    %load/vec4 v0000022428ffa110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff97b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff7410_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022428ff8450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000022428ff86d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000022428ff9990_0;
    %load/vec4 v0000022428ff8590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000022428ff9a30_0;
    %load/vec4 v0000022428ff8590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000022428ff9170_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000022428ff9490_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000022428ff9990_0;
    %load/vec4 v0000022428ff89f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000022428ff9a30_0;
    %load/vec4 v0000022428ff89f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff7410_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000022428ff9850_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff7410_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022428ff9f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff9fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428ff7410_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022428feba70;
T_11 ;
    %wait E_0000022428f7bf70;
    %load/vec4 v0000022428feef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000022428fee440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fef8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fef5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fedcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fef980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fefac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fefb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedd60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fee300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428fed900_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428fee260_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428feee40_0, 0;
    %assign/vec4 v0000022428feec60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022428fed9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000022428fef020_0;
    %assign/vec4 v0000022428feec60_0, 0;
    %load/vec4 v0000022428fedae0_0;
    %assign/vec4 v0000022428feee40_0, 0;
    %load/vec4 v0000022428feffc0_0;
    %assign/vec4 v0000022428fee260_0, 0;
    %load/vec4 v0000022428fee620_0;
    %assign/vec4 v0000022428fed900_0, 0;
    %load/vec4 v0000022428feeee0_0;
    %assign/vec4 v0000022428fee300_0, 0;
    %load/vec4 v0000022428feea80_0;
    %assign/vec4 v0000022428fedd60_0, 0;
    %load/vec4 v0000022428fee6c0_0;
    %assign/vec4 v0000022428fedc20_0, 0;
    %load/vec4 v0000022428fef3e0_0;
    %assign/vec4 v0000022428fefb60_0, 0;
    %load/vec4 v0000022428fefd40_0;
    %assign/vec4 v0000022428fee9e0_0, 0;
    %load/vec4 v0000022428fee080_0;
    %assign/vec4 v0000022428fefac0_0, 0;
    %load/vec4 v0000022428fee4e0_0;
    %assign/vec4 v0000022428fef980_0, 0;
    %load/vec4 v0000022428feeb20_0;
    %assign/vec4 v0000022428fedcc0_0, 0;
    %load/vec4 v0000022428fef520_0;
    %assign/vec4 v0000022428fef5c0_0, 0;
    %load/vec4 v0000022428fee580_0;
    %assign/vec4 v0000022428fee120_0, 0;
    %load/vec4 v0000022428feed00_0;
    %assign/vec4 v0000022428fef8e0_0, 0;
    %load/vec4 v0000022428fedf40_0;
    %assign/vec4 v0000022428ff0060_0, 0;
    %load/vec4 v0000022428fefca0_0;
    %assign/vec4 v0000022428fee3a0_0, 0;
    %load/vec4 v0000022428fefc00_0;
    %assign/vec4 v0000022428fedea0_0, 0;
    %load/vec4 v0000022428fefde0_0;
    %assign/vec4 v0000022428fee440_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000022428fee440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fef8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fef5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fedcc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fef980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fefac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fee9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fefb60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fedd60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fee300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428fed900_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428fee260_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428feee40_0, 0;
    %assign/vec4 v0000022428feec60_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000022428fecec0;
T_12 ;
    %wait E_0000022428f7bff0;
    %load/vec4 v0000022428ff8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff0a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff16e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff01a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff11e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff1000_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff15a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff0ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff1140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff10a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022428ff09c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff07e0_0, 0;
    %assign/vec4 v0000022428ff1500_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022428ff8b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022428fee940_0;
    %assign/vec4 v0000022428ff1500_0, 0;
    %load/vec4 v0000022428fef0c0_0;
    %assign/vec4 v0000022428ff07e0_0, 0;
    %load/vec4 v0000022428ff1320_0;
    %assign/vec4 v0000022428ff09c0_0, 0;
    %load/vec4 v0000022428ff06a0_0;
    %assign/vec4 v0000022428ff10a0_0, 0;
    %load/vec4 v0000022428ff0600_0;
    %assign/vec4 v0000022428ff1140_0, 0;
    %load/vec4 v0000022428ff04c0_0;
    %assign/vec4 v0000022428ff0ce0_0, 0;
    %load/vec4 v0000022428fef200_0;
    %assign/vec4 v0000022428ff15a0_0, 0;
    %load/vec4 v0000022428ff0c40_0;
    %assign/vec4 v0000022428ff1000_0, 0;
    %load/vec4 v0000022428ff0740_0;
    %assign/vec4 v0000022428ff11e0_0, 0;
    %load/vec4 v0000022428ff13c0_0;
    %assign/vec4 v0000022428ff0d80_0, 0;
    %load/vec4 v0000022428ff0380_0;
    %assign/vec4 v0000022428ff0240_0, 0;
    %load/vec4 v0000022428ff0f60_0;
    %assign/vec4 v0000022428ff0100_0, 0;
    %load/vec4 v0000022428ff0420_0;
    %assign/vec4 v0000022428ff0b00_0, 0;
    %load/vec4 v0000022428ff1280_0;
    %assign/vec4 v0000022428ff0e20_0, 0;
    %load/vec4 v0000022428ff1640_0;
    %assign/vec4 v0000022428ff0880_0, 0;
    %load/vec4 v0000022428ff02e0_0;
    %assign/vec4 v0000022428ff01a0_0, 0;
    %load/vec4 v0000022428ff1460_0;
    %assign/vec4 v0000022428ff16e0_0, 0;
    %load/vec4 v0000022428ff1780_0;
    %assign/vec4 v0000022428ff0920_0, 0;
    %load/vec4 v0000022428fef660_0;
    %assign/vec4 v0000022428ff0a60_0, 0;
    %load/vec4 v0000022428fef340_0;
    %assign/vec4 v0000022428ff0ec0_0, 0;
    %load/vec4 v0000022428ff0560_0;
    %assign/vec4 v0000022428ff0ba0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff0ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff0a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff16e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff01a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428ff0d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff11e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff1000_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff15a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff0ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff1140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428ff10a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022428ff09c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428ff07e0_0, 0;
    %assign/vec4 v0000022428ff1500_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022428dbd8a0;
T_13 ;
    %wait E_0000022428f7bcb0;
    %load/vec4 v0000022428fe28f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022428fe2850_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022428dc02d0;
T_14 ;
    %wait E_0000022428f7c330;
    %load/vec4 v0000022428fe39d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000022428fe3610_0;
    %pad/u 33;
    %load/vec4 v0000022428fe3570_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000022428fe3570_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000022428fe3f70_0;
    %load/vec4 v0000022428fe3570_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022428fe3610_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000022428fe3570_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000022428fe3570_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %load/vec4 v0000022428fe3610_0;
    %ix/getv 4, v0000022428fe3570_0;
    %shiftl 4;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000022428fe3570_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000022428fe3f70_0;
    %load/vec4 v0000022428fe3570_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022428fe3610_0;
    %load/vec4 v0000022428fe3570_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000022428fe3570_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %load/vec4 v0000022428fe3610_0;
    %ix/getv 4, v0000022428fe3570_0;
    %shiftr 4;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %load/vec4 v0000022428fe3610_0;
    %load/vec4 v0000022428fe3570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022428fe3f70_0, 0;
    %load/vec4 v0000022428fe3570_0;
    %load/vec4 v0000022428fe3610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000022428fe27b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022428e36b50;
T_15 ;
    %wait E_0000022428f7bc70;
    %load/vec4 v0000022428fe1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000022428fe0d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fe17c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fe0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022428fe0aa0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000022428fe0780_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022428fe1400_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022428fe0a00_0, 0;
    %assign/vec4 v0000022428fe1360_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022428f02fd0_0;
    %assign/vec4 v0000022428fe1360_0, 0;
    %load/vec4 v0000022428fe0be0_0;
    %assign/vec4 v0000022428fe0a00_0, 0;
    %load/vec4 v0000022428fe1720_0;
    %assign/vec4 v0000022428fe1400_0, 0;
    %load/vec4 v0000022428eddf10_0;
    %assign/vec4 v0000022428fe0780_0, 0;
    %load/vec4 v0000022428f02a30_0;
    %assign/vec4 v0000022428fe0aa0_0, 0;
    %load/vec4 v0000022428eddd30_0;
    %assign/vec4 v0000022428fe0960_0, 0;
    %load/vec4 v0000022428fe1540_0;
    %assign/vec4 v0000022428fe17c0_0, 0;
    %load/vec4 v0000022428fe0c80_0;
    %assign/vec4 v0000022428fe0d20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022428fec0b0;
T_16 ;
    %wait E_0000022428f7d4b0;
    %load/vec4 v000002242900dc80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002242900c920_0;
    %load/vec4 v000002242900d500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900de60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022428fec0b0;
T_17 ;
    %wait E_0000022428f7d4b0;
    %load/vec4 v000002242900d500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002242900de60, 4;
    %assign/vec4 v000002242900d000_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022428fec0b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002242900cba0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002242900cba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002242900cba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002242900de60, 0, 4;
    %load/vec4 v000002242900cba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002242900cba0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000022428fec0b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002242900cba0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002242900cba0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002242900cba0_0;
    %load/vec4a v000002242900de60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002242900cba0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002242900cba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002242900cba0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000022428fec240;
T_20 ;
    %wait E_0000022428f7d2b0;
    %load/vec4 v000002242900c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002242900e0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002242900be80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002242900e180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002242900dfa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002242900cf60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002242900ce20_0, 0;
    %assign/vec4 v000002242900e040_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002242900c060_0;
    %assign/vec4 v000002242900e040_0, 0;
    %load/vec4 v000002242900d780_0;
    %assign/vec4 v000002242900ce20_0, 0;
    %load/vec4 v000002242900d5a0_0;
    %assign/vec4 v000002242900dfa0_0, 0;
    %load/vec4 v000002242900cc40_0;
    %assign/vec4 v000002242900cf60_0, 0;
    %load/vec4 v000002242900cce0_0;
    %assign/vec4 v000002242900e180_0, 0;
    %load/vec4 v000002242900df00_0;
    %assign/vec4 v000002242900e0e0_0, 0;
    %load/vec4 v000002242900d640_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002242900be80_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000022428d89f50;
T_21 ;
    %wait E_0000022428f7bdb0;
    %load/vec4 v000002242901b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002242901ab50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002242901ab50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002242901ab50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022428f88930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002242901a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022429019110_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000022428f88930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002242901a470_0;
    %inv;
    %assign/vec4 v000002242901a470_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022428f88930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022429019110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022429019110_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002242901a830_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
