/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [9:0] _04_;
  wire [2:0] _05_;
  wire [15:0] _06_;
  wire [14:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [14:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 15'h0000;
    else _08_ <= { in_data[45:37], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z };
  assign { _06_[15:13], celloutsig_0_16z, _06_[11:8], _00_, _06_[6:3], _03_, _06_[0] } = _08_;
  assign celloutsig_0_39z = celloutsig_0_10z ^ celloutsig_0_0z;
  assign celloutsig_0_4z = in_data[69] ^ in_data[44];
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_3z;
  assign celloutsig_0_7z = celloutsig_0_3z ^ in_data[66];
  assign celloutsig_0_98z = celloutsig_0_2z ^ celloutsig_0_31z;
  assign celloutsig_1_0z = in_data[158] ^ in_data[165];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[189];
  assign celloutsig_1_3z = in_data[134] ^ _01_;
  assign celloutsig_1_4z = _01_ ^ _02_;
  assign celloutsig_0_10z = in_data[14] ^ celloutsig_0_8z;
  assign celloutsig_1_9z = celloutsig_1_6z ^ celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_0z ^ celloutsig_1_13z;
  assign celloutsig_1_19z = celloutsig_1_5z ^ celloutsig_1_8z;
  assign celloutsig_0_18z = celloutsig_0_15z ^ celloutsig_0_0z;
  assign celloutsig_0_27z = celloutsig_0_14z ^ celloutsig_0_8z;
  assign celloutsig_0_29z = celloutsig_0_14z ^ in_data[45];
  assign celloutsig_0_3z = in_data[34] ^ celloutsig_0_2z;
  assign celloutsig_0_33z = _03_ ^ celloutsig_0_11z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= { in_data[88:83], celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z };
  reg [2:0] _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 3'h0;
    else _28_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_, _05_[1], _01_ } = _28_;
  reg [14:0] _29_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 15'h0000;
    else _29_ <= { in_data[31:20], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z };
  assign { _07_[14:5], celloutsig_0_57z, _07_[3:0] } = _29_;
  assign celloutsig_0_0z = | in_data[67:60];
  assign celloutsig_0_38z = | { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_40z = | _07_[9:5];
  assign celloutsig_0_42z = | { _06_[6:5], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_14z };
  assign celloutsig_0_49z = | { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_52z = | { celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_0_59z = | { _04_[5:3], celloutsig_0_10z, celloutsig_0_49z, celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_61z = | { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_59z, celloutsig_0_33z, celloutsig_0_39z };
  assign celloutsig_0_8z = | { in_data[25:20], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_97z = | { celloutsig_0_0z, celloutsig_0_52z, celloutsig_0_61z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, _02_, _05_[1], _01_, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = | in_data[175:168];
  assign celloutsig_1_8z = | { in_data[160:146], celloutsig_1_7z };
  assign celloutsig_1_10z = | { _05_[1], _01_, _02_, _05_[1], _01_, celloutsig_1_3z, celloutsig_1_0z, _02_, _05_[1], _01_ };
  assign celloutsig_1_11z = | { _05_[1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, _02_, _05_[1], _01_, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_12z = | { _02_, _05_[1], celloutsig_1_11z, _02_, _05_[1], _01_ };
  assign celloutsig_1_13z = | { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_17z = | { in_data[163:156], celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = | { in_data[120:108], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_11z = | { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_13z = | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_14z = | { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_15z = | { _06_[11:8], _00_, _06_[6] };
  assign celloutsig_0_17z = | { _06_[9:8], _00_, _06_[6:3], _03_, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_2z = | { in_data[70:56], celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_23z = | { _00_, _06_[6], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = | { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_25z = | in_data[29:20];
  assign celloutsig_0_28z = | { in_data[64:63], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_0_30z = | { _06_[14:13], celloutsig_0_16z, _06_[11], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_31z = | { _06_[15:13], celloutsig_0_16z, _06_[11:8], _00_, _06_[6:5], celloutsig_0_5z, celloutsig_0_27z };
  assign { _05_[2], _05_[0] } = { _02_, _01_ };
  assign { _06_[12], _06_[7], _06_[2:1] } = { celloutsig_0_16z, _00_, 1'h0, _03_ };
  assign _07_[4] = celloutsig_0_57z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
