-- VHDL for IBM SMS ALD group AddZonesGrouping
-- Title: AddZonesGrouping
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/2/2020 7:58:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddZonesGrouping is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1: in STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2: in STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1: in STD_LOGIC;
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1: in STD_LOGIC;
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2: in STD_LOGIC;
		MS_A_CH_MINUS_SIGN_GATED: in STD_LOGIC;
		MS_A_CH_INV_PLUS_SIGN_GATED: in STD_LOGIC;
		MS_MINUS_SIGN_GATED: in STD_LOGIC;
		MS_A_CH_PLUS_SIGN_GATED: in STD_LOGIC;
		MS_A_CH_INV_MINUS_SIGN_GTD: in STD_LOGIC;
		MS_PLUS_SIGN_LATCH_GATED: in STD_LOGIC;
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES: out STD_LOGIC;
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES: out STD_LOGIC;
		PS_ADDER_ZONES_NOT_B_BIT: out STD_LOGIC;
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES: out STD_LOGIC;
		PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN: out STD_LOGIC;
		PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN: out STD_LOGIC);
end AddZonesGrouping;


ARCHITECTURE structural of AddZonesGrouping is

BEGIN

Page_16_17_01_1: ENTITY ALD_16_17_01_1_ADD_ZONES_GROUPING_A_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	PS_ASM_CH_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES,
	PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES
	);

Page_16_17_02_1: ENTITY ALD_16_17_02_1_ADD_ZONES_GROUPING_B_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	PS_ASM_CH_B_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES,
	PS_ADDER_ZONES_NOT_B_BIT =>
		PS_ADDER_ZONES_NOT_B_BIT
	);

Page_16_17_03_1: ENTITY ALD_16_17_03_1_ADD_ZONES_GROUPING_C_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN =>
		PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN,
	PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN =>
		PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN
	);


END;
