Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct 29 14:34:45 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.453        0.000                      0                   18        0.302        0.000                      0                   18        3.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.453        0.000                      0                   18        0.302        0.000                      0                   18        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.934ns (26.356%)  route 2.610ns (73.644%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          1.224     9.180    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.326     9.506 r  my_display/scan_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.506    my_display/scan_cnt_0[16]
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685    13.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[16]/C
                         clock pessimism              0.489    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.032    13.958    my_display/scan_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.934ns (26.393%)  route 2.605ns (73.607%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          1.219     9.175    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.326     9.501 r  my_display/scan_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.501    my_display/scan_cnt_0[15]
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685    13.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
                         clock pessimism              0.489    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.031    13.957    my_display/scan_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.934ns (27.709%)  route 2.437ns (72.291%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          1.051     9.007    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.326     9.333 r  my_display/scan_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.333    my_display/scan_cnt_0[14]
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685    13.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C
                         clock pessimism              0.489    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.031    13.957    my_display/scan_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.934ns (27.726%)  route 2.435ns (72.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          1.049     9.005    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X112Y88        LUT5 (Prop_lut5_I1_O)        0.326     9.331 r  my_display/scan_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.331    my_display/scan_cnt_0[1]
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.683    13.471    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[1]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDCE (Setup_fdce_C_D)        0.077    13.976    my_display/scan_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.934ns (27.742%)  route 2.433ns (72.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          1.047     9.003    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X112Y88        LUT5 (Prop_lut5_I1_O)        0.326     9.329 r  my_display/scan_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.329    my_display/scan_cnt_0[2]
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.683    13.471    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[2]/C
                         clock pessimism              0.464    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X112Y88        FDCE (Setup_fdce_C_D)        0.081    13.980    my_display/scan_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.980    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.934ns (28.991%)  route 2.288ns (71.009%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.902     8.858    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I1_O)        0.326     9.184 r  my_display/scan_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.184    my_display/scan_cnt_0[10]
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684    13.472    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[10]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_D)        0.031    13.931    my_display/scan_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.934ns (29.163%)  route 2.269ns (70.837%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.883     8.838    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I1_O)        0.326     9.164 r  my_display/scan_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.164    my_display/scan_cnt_0[12]
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684    13.472    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[12]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y90        FDCE (Setup_fdce_C_D)        0.031    13.931    my_display/scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.923ns (60.171%)  route 1.273ns (39.829%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.862     5.960    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.518     6.478 r  my_display/scan_cnt_reg[1]/Q
                         net (fo=2, routed)           0.587     7.065    my_display/scan_cnt[1]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.721 r  my_display/scan_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.721    my_display/scan_cnt0_carry_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  my_display/scan_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    my_display/scan_cnt0_carry__0_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.949 r  my_display/scan_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.949    my_display/scan_cnt0_carry__1_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.171 r  my_display/scan_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.686     8.857    my_display/data0[13]
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.299     9.156 r  my_display/scan_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.156    my_display/scan_cnt_0[13]
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685    13.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[13]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.029    13.930    my_display/scan_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.934ns (29.027%)  route 2.284ns (70.973%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.898     8.853    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X112Y89        LUT5 (Prop_lut5_I1_O)        0.326     9.179 r  my_display/scan_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.179    my_display/scan_cnt_0[5]
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684    13.472    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X112Y89        FDCE (Setup_fdce_C_D)        0.081    13.981    my_display/scan_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 my_display/scan_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.934ns (29.756%)  route 2.205ns (70.244%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.864     5.962    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 f  my_display/scan_cnt_reg[15]/Q
                         net (fo=2, routed)           1.386     7.803    my_display/scan_cnt[15]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.152     7.955 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.819     8.775    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I1_O)        0.326     9.101 r  my_display/scan_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.101    my_display/scan_cnt_0[11]
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684    13.472    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[11]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y90        FDCE (Setup_fdce_C_D)        0.029    13.929    my_display/scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  4.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.371%)  route 0.207ns (52.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.141     1.885 f  my_display/scan_cnt_reg[0]/Q
                         net (fo=3, routed)           0.207     2.092    my_display/scan_cnt[0]
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.137 r  my_display/scan_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.137    my_display/scan_cnt_0[0]
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[0]/C
                         clock pessimism             -0.528     1.744    
    SLICE_X111Y88        FDCE (Hold_fdce_C_D)         0.091     1.835    my_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.254ns (53.096%)  route 0.224ns (46.904%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/scan_cnt_reg[5]/Q
                         net (fo=2, routed)           0.108     2.016    my_display/scan_cnt[5]
    SLICE_X111Y88        LUT4 (Prop_lut4_I3_O)        0.045     2.061 r  my_display/scan_cnt[16]_i_2/O
                         net (fo=17, routed)          0.117     2.177    my_display/scan_cnt[16]_i_2_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I0_O)        0.045     2.222 r  my_display/scan_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.222    my_display/scan_cnt_0[4]
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[4]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X111Y88        FDCE (Hold_fdce_C_D)         0.092     1.852    my_display/scan_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.185%)  route 0.280ns (54.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.635     1.745    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.886 f  my_display/scan_cnt_reg[14]/Q
                         net (fo=2, routed)           0.151     2.037    my_display/scan_cnt[14]
    SLICE_X111Y90        LUT4 (Prop_lut4_I2_O)        0.045     2.082 r  my_display/scan_cnt[16]_i_4/O
                         net (fo=17, routed)          0.129     2.211    my_display/scan_cnt[16]_i_4_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I2_O)        0.045     2.256 r  my_display/scan_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.256    my_display/scan_cnt_0[9]
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[9]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.092     1.853    my_display/scan_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.319ns (57.310%)  route 0.238ns (42.690%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164     1.908 f  my_display/scan_cnt_reg[2]/Q
                         net (fo=2, routed)           0.138     2.046    my_display/scan_cnt[2]
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.048     2.094 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.099     2.194    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.107     2.301 r  my_display/scan_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.301    my_display/scan_cnt_0[3]
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[3]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X111Y88        FDCE (Hold_fdce_C_D)         0.092     1.852    my_display/scan_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.585%)  route 0.384ns (62.415%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  my_display/scan_cnt_reg[7]/Q
                         net (fo=2, routed)           0.200     2.085    my_display/scan_cnt[7]
    SLICE_X111Y89        LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  my_display/scan_cnt[16]_i_5/O
                         net (fo=17, routed)          0.184     2.314    my_display/scan_cnt[16]_i_5_n_0
    SLICE_X112Y89        LUT5 (Prop_lut5_I3_O)        0.045     2.359 r  my_display/scan_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.359    my_display/scan_cnt_0[5]
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.121     1.881    my_display/scan_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.471%)  route 0.340ns (59.529%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  my_display/scan_cnt_reg[7]/Q
                         net (fo=2, routed)           0.200     2.085    my_display/scan_cnt[7]
    SLICE_X111Y89        LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  my_display/scan_cnt[16]_i_5/O
                         net (fo=17, routed)          0.140     2.270    my_display/scan_cnt[16]_i_5_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I3_O)        0.045     2.315 r  my_display/scan_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.315    my_display/scan_cnt_0[10]
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[10]/C
                         clock pessimism             -0.528     1.744    
    SLICE_X111Y89        FDCE (Hold_fdce_C_D)         0.092     1.836    my_display/scan_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.302%)  route 0.388ns (62.698%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.635     1.745    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.886 f  my_display/scan_cnt_reg[14]/Q
                         net (fo=2, routed)           0.151     2.037    my_display/scan_cnt[14]
    SLICE_X111Y90        LUT4 (Prop_lut4_I2_O)        0.045     2.082 r  my_display/scan_cnt[16]_i_4/O
                         net (fo=17, routed)          0.237     2.319    my_display/scan_cnt[16]_i_4_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I2_O)        0.045     2.364 r  my_display/scan_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.364    my_display/scan_cnt_0[12]
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[12]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.092     1.853    my_display/scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/digit_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.319ns (49.188%)  route 0.330ns (50.812%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164     1.908 f  my_display/scan_cnt_reg[2]/Q
                         net (fo=2, routed)           0.138     2.046    my_display/scan_cnt[2]
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.048     2.094 r  my_display/scan_cnt[16]_i_3/O
                         net (fo=17, routed)          0.191     2.286    my_display/scan_cnt[16]_i_3_n_0
    SLICE_X112Y89        LUT5 (Prop_lut5_I1_O)        0.107     2.393 r  my_display/digit_sel_i_1/O
                         net (fo=1, routed)           0.000     2.393    my_display/digit_sel_i_1_n_0
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
                         clock pessimism             -0.512     1.760    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120     1.880    my_display/digit_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.560%)  route 0.401ns (63.440%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.635     1.745    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.886 f  my_display/scan_cnt_reg[14]/Q
                         net (fo=2, routed)           0.151     2.037    my_display/scan_cnt[14]
    SLICE_X111Y90        LUT4 (Prop_lut4_I2_O)        0.045     2.082 r  my_display/scan_cnt[16]_i_4/O
                         net (fo=17, routed)          0.249     2.332    my_display/scan_cnt[16]_i_4_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I2_O)        0.045     2.377 r  my_display/scan_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.377    my_display/scan_cnt_0[8]
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[8]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X111Y89        FDCE (Hold_fdce_C_D)         0.092     1.852    my_display/scan_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 my_display/scan_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_display/scan_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.502%)  route 0.402ns (63.498%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.635     1.745    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.886 f  my_display/scan_cnt_reg[14]/Q
                         net (fo=2, routed)           0.151     2.037    my_display/scan_cnt[14]
    SLICE_X111Y90        LUT4 (Prop_lut4_I2_O)        0.045     2.082 r  my_display/scan_cnt[16]_i_4/O
                         net (fo=17, routed)          0.250     2.333    my_display/scan_cnt[16]_i_4_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I2_O)        0.045     2.378 r  my_display/scan_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.378    my_display/scan_cnt_0[7]
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[7]/C
                         clock pessimism             -0.512     1.760    
    SLICE_X111Y89        FDCE (Hold_fdce_C_D)         0.091     1.851    my_display/scan_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.527    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y89   my_display/digit_sel_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y88   my_display/scan_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y89   my_display/scan_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y90   my_display/scan_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y90   my_display/scan_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   my_display/scan_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   my_display/scan_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   my_display/scan_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   my_display/scan_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   my_display/digit_sel_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   my_display/digit_sel_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   my_display/scan_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   my_display/scan_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   my_display/scan_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   my_display/scan_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   my_display/digit_sel_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   my_display/digit_sel_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   my_display/scan_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   my_display/scan_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   my_display/scan_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y89   my_display/scan_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   my_display/scan_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 5.430ns (56.308%)  route 4.213ns (43.692%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.137     3.616    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.150     3.766 r  my_display/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.076     5.843    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.800     9.643 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.643    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.423ns  (logic 5.481ns (58.166%)  route 3.942ns (41.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.135     3.614    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.150     3.764 r  my_display/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.572    seg_out_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.852     9.423 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.423    seg_out[5]
    Y14                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.403ns  (logic 5.208ns (55.391%)  route 4.195ns (44.609%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.135     3.614    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.124     3.738 r  my_display/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.798    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605     9.403 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.403    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 5.469ns (58.319%)  route 3.908ns (41.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.192     3.672    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.153     3.825 r  my_display/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     5.541    seg_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.836     9.377 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.377    seg_out[0]
    V15                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.273ns  (logic 5.211ns (56.190%)  route 4.063ns (43.810%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.002     3.470    my_display/sw_IBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I4_O)        0.124     3.594 r  my_display/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.654    seg_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         3.619     9.273 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.273    seg_out[6]
    T12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 5.237ns (56.615%)  route 4.013ns (43.385%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.137     3.616    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.124     3.740 r  my_display/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.877     5.617    seg_out_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.634     9.251 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.251    seg_out[1]
    W15                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 5.259ns (57.715%)  route 3.853ns (42.285%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           2.192     3.672    my_display/sw_IBUF[1]
    SLICE_X113Y84        LUT5 (Prop_lut5_I1_O)        0.124     3.796 r  my_display/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.661     5.457    seg_out_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         3.655     9.111 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.111    seg_out[4]
    W14                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.662ns (65.493%)  route 0.875ns (34.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.380     0.678    my_display/sw_IBUF[3]
    SLICE_X113Y84        LUT5 (Prop_lut5_I2_O)        0.045     0.723 r  my_display/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.495     1.218    seg_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         1.319     2.537 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.537    seg_out[6]
    T12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.698ns (65.995%)  route 0.875ns (34.005%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.544     0.842    my_display/sw_IBUF[2]
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.045     0.887 r  my_display/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.332     1.219    seg_out_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         1.355     2.573 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.573    seg_out[4]
    W14                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.676ns (63.587%)  route 0.960ns (36.413%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.845    my_display/sw_IBUF[3]
    SLICE_X113Y84        LUT5 (Prop_lut5_I2_O)        0.045     0.890 r  my_display/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.302    seg_out_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.636 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.636    seg_out[1]
    W15                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.741ns (65.884%)  route 0.902ns (34.116%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.544     0.842    my_display/sw_IBUF[2]
    SLICE_X113Y84        LUT5 (Prop_lut5_I0_O)        0.045     0.887 r  my_display/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.246    seg_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.398     2.643 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.643    seg_out[0]
    V15                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.751ns (65.031%)  route 0.941ns (34.969%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.845    my_display/sw_IBUF[3]
    SLICE_X113Y84        LUT5 (Prop_lut5_I2_O)        0.043     0.888 r  my_display/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.282    seg_out_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.410     2.692 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.692    seg_out[5]
    Y14                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.647ns (60.985%)  route 1.054ns (39.015%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.845    my_display/sw_IBUF[3]
    SLICE_X113Y84        LUT5 (Prop_lut5_I2_O)        0.045     0.890 r  my_display/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.396    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     2.701 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.701    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.702ns (62.036%)  route 1.041ns (37.964%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.845    my_display/sw_IBUF[3]
    SLICE_X113Y84        LUT5 (Prop_lut5_I2_O)        0.044     0.889 r  my_display/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.383    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.360     2.743 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.743    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 4.508ns (60.464%)  route 2.948ns (39.536%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          1.231     7.710    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.154     7.864 r  my_display/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.580    seg_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.836    13.416 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.416    seg_out[0]
    V15                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.261ns (57.751%)  route 3.117ns (42.249%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          1.057     7.536    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.124     7.660 r  my_display/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.720    seg_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         3.619    13.339 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.339    seg_out[6]
    T12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            an_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.450ns (60.855%)  route 2.863ns (39.145%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          1.199     7.678    my_display/an_sel_OBUF[0]
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.150     7.828 r  my_display/an_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.491    an_sel_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.782    13.274 r  an_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.274    an_sel[1]
    T15                                                               r  an_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.297ns (59.772%)  route 2.892ns (40.228%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          1.231     7.710    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.124     7.834 r  my_display/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.661     9.495    seg_out_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         3.655    13.150 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.150    seg_out[4]
    W14                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.436ns (61.961%)  route 2.723ns (38.039%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.647     7.126    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.118     7.244 r  my_display/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.076     9.320    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.800    13.120 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.120    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 4.247ns (61.038%)  route 2.711ns (38.962%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.651     7.130    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.124     7.254 r  my_display/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.060     9.314    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    12.918 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.918    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.489ns (64.612%)  route 2.458ns (35.388%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.651     7.130    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.119     7.249 r  my_display/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.056    seg_out_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.852    12.908 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.908    seg_out[5]
    Y14                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.799ns  (logic 4.276ns (62.884%)  route 2.524ns (37.116%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.647     7.126    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.124     7.250 r  my_display/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.877     9.126    seg_out_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.634    12.760 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.760    seg_out[1]
    W15                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            an_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.101ns (70.728%)  route 1.697ns (29.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.863     5.961    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.479 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          1.697     8.176    an_sel_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583    11.760 r  an_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.760    an_sel[0]
    T14                                                               r  an_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            an_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.448ns (80.421%)  route 0.352ns (19.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.352     2.261    an_sel_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.544 r  an_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.544    an_sel[0]
    T14                                                               r  an_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.543ns (69.540%)  route 0.676ns (30.460%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.263     2.171    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.216 r  my_display/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.629    seg_out_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.334     3.962 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.962    seg_out[1]
    W15                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.623ns (71.146%)  route 0.658ns (28.854%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.264     2.172    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.049     2.221 r  my_display/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.615    seg_out_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.410     4.026 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.026    seg_out[5]
    Y14                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.514ns (66.263%)  route 0.771ns (33.737%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.264     2.172    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.217 r  my_display/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.724    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     4.029 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.029    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.572ns (67.491%)  route 0.757ns (32.509%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.263     2.171    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.048     2.219 r  my_display/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.713    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.360     4.074 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.074    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.564ns (66.351%)  route 0.793ns (33.649%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.461     2.370    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.415 r  my_display/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.746    seg_out_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         1.355     4.101 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.101    seg_out[4]
    W14                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            an_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.555ns (64.770%)  route 0.846ns (35.230%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 f  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.511     2.419    my_display/an_sel_OBUF[0]
    SLICE_X112Y89        LUT1 (Prop_lut1_I0_O)        0.046     2.465 r  my_display/an_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.800    an_sel_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.345     4.144 r  an_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.144    an_sel[1]
    T15                                                               r  an_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.605ns (66.192%)  route 0.820ns (33.808%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.461     2.370    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.043     2.413 r  my_display/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.771    seg_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.398     4.168 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.168    seg_out[0]
    V15                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display/digit_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.528ns (62.951%)  route 0.899ns (37.049%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.634     1.744    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  my_display/digit_sel_reg/Q
                         net (fo=10, routed)          0.404     2.312    my_display/an_sel_OBUF[0]
    SLICE_X113Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.357 r  my_display/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.495     2.852    seg_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         1.319     4.172 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.172    seg_out[6]
    T12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.485ns (33.952%)  route 2.888ns (66.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.888     4.373    my_display/AR[0]
    SLICE_X111Y88        FDCE                                         f  my_display/scan_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.683     5.471    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.485ns (33.952%)  route 2.888ns (66.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.888     4.373    my_display/AR[0]
    SLICE_X111Y88        FDCE                                         f  my_display/scan_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.683     5.471    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.485ns (33.952%)  route 2.888ns (66.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.888     4.373    my_display/AR[0]
    SLICE_X111Y88        FDCE                                         f  my_display/scan_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.683     5.471    my_display/CLK
    SLICE_X111Y88        FDCE                                         r  my_display/scan_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.485ns (36.270%)  route 2.609ns (63.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.609     4.093    my_display/AR[0]
    SLICE_X111Y89        FDCE                                         f  my_display/scan_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684     5.472    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.485ns (36.270%)  route 2.609ns (63.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.609     4.093    my_display/AR[0]
    SLICE_X111Y89        FDCE                                         f  my_display/scan_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684     5.472    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.485ns (36.270%)  route 2.609ns (63.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.609     4.093    my_display/AR[0]
    SLICE_X111Y89        FDCE                                         f  my_display/scan_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.684     5.472    my_display/CLK
    SLICE_X111Y89        FDCE                                         r  my_display/scan_cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.485ns (36.496%)  route 2.583ns (63.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.583     4.068    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685     5.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.485ns (36.496%)  route 2.583ns (63.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.583     4.068    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685     5.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.485ns (36.496%)  route 2.583ns (63.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.583     4.068    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685     5.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.485ns (36.496%)  route 2.583ns (63.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=18, routed)          2.583     4.068    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.685     5.473    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.252ns (23.919%)  route 0.803ns (76.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.803     1.056    my_display/AR[0]
    SLICE_X112Y88        FDCE                                         f  my_display/scan_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.252ns (23.919%)  route 0.803ns (76.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.803     1.056    my_display/AR[0]
    SLICE_X112Y88        FDCE                                         f  my_display/scan_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y88        FDCE                                         r  my_display/scan_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/digit_sel_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.252ns (22.566%)  route 0.866ns (77.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.866     1.119    my_display/AR[0]
    SLICE_X112Y89        FDCE                                         f  my_display/digit_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/digit_sel_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.252ns (22.566%)  route 0.866ns (77.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.866     1.119    my_display/AR[0]
    SLICE_X112Y89        FDCE                                         f  my_display/scan_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.252ns (22.566%)  route 0.866ns (77.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.866     1.119    my_display/AR[0]
    SLICE_X112Y89        FDCE                                         f  my_display/scan_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.906     2.273    my_display/CLK
    SLICE_X112Y89        FDCE                                         r  my_display/scan_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.252ns (20.446%)  route 0.982ns (79.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.982     1.235    my_display/AR[0]
    SLICE_X111Y90        FDCE                                         f  my_display/scan_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.252ns (20.446%)  route 0.982ns (79.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.982     1.235    my_display/AR[0]
    SLICE_X111Y90        FDCE                                         f  my_display/scan_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.252ns (20.446%)  route 0.982ns (79.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          0.982     1.235    my_display/AR[0]
    SLICE_X111Y90        FDCE                                         f  my_display/scan_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y90        FDCE                                         r  my_display/scan_cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.252ns (19.712%)  route 1.028ns (80.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.028     1.281    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_display/scan_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.252ns (19.712%)  route 1.028ns (80.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  rst_IBUF_inst/O
                         net (fo=18, routed)          1.028     1.281    my_display/AR[0]
    SLICE_X111Y91        FDCE                                         f  my_display/scan_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.907     2.274    my_display/CLK
    SLICE_X111Y91        FDCE                                         r  my_display/scan_cnt_reg[14]/C





