// Seed: 571723450
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output wand id_3
    , id_10,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    output uwire id_7,
    output wire id_8
);
  string id_11 = "";
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    output logic id_7,
    output wand id_8,
    output wor id_9,
    output tri id_10,
    input uwire id_11
);
  always @(posedge id_0, posedge id_11) id_7 <= 1;
  nor primCall (id_10, id_2, id_0);
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_8,
      id_6,
      id_5,
      id_5,
      id_9,
      id_10
  );
  id_13(
      id_1, id_8, 1, id_0, 1
  );
endmodule
