gtwizard_ultrascale_v1_7_gthe3_channel.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v,
aurora_64b66b_20g_ip_gt_gthe3_channel_wrapper.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_0/sim/aurora_64b66b_20g_ip_gt_gthe3_channel_wrapper.v,
aurora_64b66b_20g_ip_gt_gtwizard_gthe3.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_0/sim/aurora_64b66b_20g_ip_gt_gtwizard_gthe3.v,
aurora_64b66b_20g_ip_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_0/sim/aurora_64b66b_20g_ip_gt_gtwizard_top.v,
aurora_64b66b_20g_ip_gt.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_0/sim/aurora_64b66b_20g_ip_gt.v,
aurora_64b66b_20g_ip_fifo_gen_master.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_1/sim/aurora_64b66b_20g_ip_fifo_gen_master.v,
aurora_64b66b_20g_ip_fifo_gen_slave.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/ip_2/sim/aurora_64b66b_20g_ip_fifo_gen_slave.v,
aurora_64b66b_20g_ip_aurora_lane.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_aurora_lane.v,
aurora_64b66b_20g_ip_multi_wrapper.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/example_design/gt/aurora_64b66b_20g_ip_multi_wrapper.v,
aurora_64b66b_20g_ip_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/example_design/gt/aurora_64b66b_20g_ip_ultrascale_rx_userclk.v,
aurora_64b66b_20g_ip_standard_cc_module.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_standard_cc_module.v,
aurora_64b66b_20g_ip_reset_logic.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_reset_logic.v,
aurora_64b66b_20g_ip_cdc_sync.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_cdc_sync.v,
aurora_64b66b_20g_ip_core.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip_core.v,
aurora_64b66b_20g_ip_axi_to_ll.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_axi_to_ll.v,
aurora_64b66b_20g_ip_block_sync_sm.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_block_sync_sm.v,
aurora_64b66b_20g_ip_common_reset_cbcc.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_common_reset_cbcc.v,
aurora_64b66b_20g_ip_common_logic_cbcc.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_common_logic_cbcc.v,
aurora_64b66b_20g_ip_cbcc_gtx_6466.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_cbcc_gtx_6466.v,
aurora_64b66b_20g_ip_channel_err_detect.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_channel_err_detect.v,
aurora_64b66b_20g_ip_channel_init_sm.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_channel_init_sm.v,
aurora_64b66b_20g_ip_ch_bond_code_gen.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_ch_bond_code_gen.v,
aurora_64b66b_20g_ip_64b66b_descrambler.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_64b66b_descrambler.v,
aurora_64b66b_20g_ip_err_detect.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_err_detect.v,
aurora_64b66b_20g_ip_global_logic.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_global_logic.v,
aurora_64b66b_20g_ip_polarity_check.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_polarity_check.v,
aurora_64b66b_20g_ip_wrapper.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/example_design/gt/aurora_64b66b_20g_ip_wrapper.v,
aurora_64b66b_20g_ip_lane_init_sm.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_lane_init_sm.v,
aurora_64b66b_20g_ip_ll_to_axi.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_ll_to_axi.v,
aurora_64b66b_20g_ip_rx_ll_datapath.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_rx_ll_datapath.v,
aurora_64b66b_20g_ip_rx_ll.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_rx_ll.v,
aurora_64b66b_20g_ip_width_conversion.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_width_conversion.v,
aurora_64b66b_20g_ip_64b66b_scrambler.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_64b66b_scrambler.v,
aurora_64b66b_20g_ip_sym_dec.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_sym_dec.v,
aurora_64b66b_20g_ip_sym_gen.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_sym_gen.v,
aurora_64b66b_20g_ip_tx_ll_control_sm.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_tx_ll_control_sm.v,
aurora_64b66b_20g_ip_tx_ll_datapath.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_tx_ll_datapath.v,
aurora_64b66b_20g_ip_tx_ll.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip/src/aurora_64b66b_20g_ip_tx_ll.v,
aurora_64b66b_20g_ip.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/aurora_64b66b_20g_ip/aurora_64b66b_20g_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
