// Seed: 3129294385
module module_0;
  assign id_1 = ~1;
  supply0 id_2, id_3;
  assign id_3 = 1;
  assign id_3 = id_3;
  id_4(
      id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13
);
  wire id_15;
  wire id_16;
  module_0();
  wire id_17;
endmodule
