{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492395477973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492395477983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 21:17:57 2017 " "Processing started: Sun Apr 16 21:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492395477983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395477983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395477983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492395478671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492395478671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux_001 " "Found entity 1: Video_System_rsp_xbar_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux " "Found entity 1: Video_System_rsp_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_003 " "Found entity 1: Video_System_rsp_xbar_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_002 " "Found entity 1: Video_System_rsp_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux " "Found entity 1: Video_System_rsp_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_003.sv(36) " "Verilog HDL Declaration information at Video_System_id_router_003.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_003_default_decode " "Found entity 1: Video_System_id_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489919 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_003 " "Found entity 2: Video_System_id_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_002.sv(36) " "Verilog HDL Declaration information at Video_System_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_002_default_decode " "Found entity 1: Video_System_id_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489923 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_002 " "Found entity 2: Video_System_id_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router.sv(36) " "Verilog HDL Declaration information at Video_System_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_default_decode " "Found entity 1: Video_System_id_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489926 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router " "Found entity 2: Video_System_id_router" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: Video_System_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_color_space_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Color_Space_Converter " "Found entity 1: Video_System_Color_Space_Converter" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux_002 " "Found entity 1: Video_System_cmd_xbar_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux " "Found entity 1: Video_System_cmd_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_002 " "Found entity 1: Video_System_cmd_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_001 " "Found entity 1: Video_System_cmd_xbar_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux " "Found entity 1: Video_System_cmd_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Clock_Signals " "Found entity 1: Video_System_Clock_Signals" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Chroma_Resampler " "Found entity 1: Video_System_Chroma_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_002.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_002_default_decode " "Found entity 1: Video_System_addr_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489998 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_002 " "Found entity 2: Video_System_addr_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_001.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_001_default_decode " "Found entity 1: Video_System_addr_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490001 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_001 " "Found entity 2: Video_System_addr_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_default_decode " "Found entity 1: Video_System_addr_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router " "Found entity 2: Video_System_addr_router" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490015 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395490018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490027 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395490030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490105 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_4_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file example_4_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Found entity 1: Example_4_Video_In" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1617) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1617): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1619) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1619): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1777) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1777): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2607) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2607): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492395490246 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Example_4_Video_In.v(105) " "Output port \"LEDR\[17..10\]\" at Example_4_Video_In.v(105) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395490248 "|Example_4_Video_In"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Example_4_Video_In.v(98) " "Output port \"I2C_SCLK\" at Example_4_Video_In.v(98) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395490248 "|Example_4_Video_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "Example_4_Video_In.v" "Video_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490342 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490406 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490425 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395490859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_smg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_tmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395491285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395491285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491780 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft81 " "Found entity 1: altsyncram_ft81" {  } { { "db/altsyncram_ft81.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ft81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395492041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395492041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft81 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated " "Elaborating entity \"altsyncram_ft81\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_input_tm_cnt Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_wrptr_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_cnt_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_cnt_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492655 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Video_System_CPU_oci_test_bench " "Entity \"Video_System_CPU_oci_test_bench\" contains only dangling pins" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1492395492655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395492799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Clock_Signals Video_System:Video_System\|Video_System_Clock_Signals:clock_signals " "Elaborating entity \"Video_System_Clock_Signals\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\"" {  } { { "Video_System/synthesis/Video_System.v" "clock_signals" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK Video_System_Clock_Signals.v(97) " "Verilog HDL or VHDL warning at Video_System_Clock_Signals.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395493574 "|Example_4_Video_In|Video_System:Video_System|Video_System_Clock_Signals:clock_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""}  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395493770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altpll_6rb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395493834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395493834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395494561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395495166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgh1 " "Found entity 1: altsyncram_qgh1" {  } { { "db/altsyncram_qgh1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_qgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgh1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated " "Elaborating entity \"altsyncram_qgh1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495527 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495527 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495528 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495528 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495529 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495529 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395495845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395496277 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496301 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496301 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496302 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395496864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497539 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497576 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497576 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497627 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497627 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497654 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497654 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(191) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(191): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497669 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(194) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(194): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497669 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395498086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j6l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j6l1 " "Found entity 1: dcfifo_j6l1" {  } { { "db/dcfifo_j6l1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j6l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated " "Elaborating entity \"dcfifo_j6l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b421 " "Found entity 1: altsyncram_b421" {  } { { "db/altsyncram_b421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_b421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b421 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram " "Elaborating entity \"altsyncram_b421\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram\"" {  } { { "db/dcfifo_j6l1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_j6l1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j6l1.tdf" "rdempty_eq_comp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395498405 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395498428 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395498429 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498554 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "video_bayer_resampler_0 Video_System_video_bayer_resampler_0 " "Node instance \"video_bayer_resampler_0\" instantiates undefined entity \"Video_System_video_bayer_resampler_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "video_bayer_resampler_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 420 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 Video_System_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"Video_System_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 488 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "avalon_st_adapter Video_System_avalon_st_adapter " "Node instance \"avalon_st_adapter\" instantiates undefined entity \"Video_System_avalon_st_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "avalon_st_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 526 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg " "Generated suppressed messages file C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 16 21:18:19 2017 " "Processing ended: Sun Apr 16 21:18:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395499594 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395500226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492395477973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492395477983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 21:17:57 2017 " "Processing started: Sun Apr 16 21:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492395477983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395477983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395477983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492395478671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492395478671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux_001 " "Found entity 1: Video_System_rsp_xbar_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux " "Found entity 1: Video_System_rsp_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_003 " "Found entity 1: Video_System_rsp_xbar_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_002 " "Found entity 1: Video_System_rsp_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux " "Found entity 1: Video_System_rsp_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_003.sv(36) " "Verilog HDL Declaration information at Video_System_id_router_003.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_003_default_decode " "Found entity 1: Video_System_id_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489919 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_003 " "Found entity 2: Video_System_id_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router_002.sv(36) " "Verilog HDL Declaration information at Video_System_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_002_default_decode " "Found entity 1: Video_System_id_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489923 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_002 " "Found entity 2: Video_System_id_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_id_router.sv(36) " "Verilog HDL Declaration information at Video_System_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_default_decode " "Found entity 1: Video_System_id_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489926 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router " "Found entity 2: Video_System_id_router" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: Video_System_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_color_space_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Color_Space_Converter " "Found entity 1: Video_System_Color_Space_Converter" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux_002 " "Found entity 1: Video_System_cmd_xbar_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux " "Found entity 1: Video_System_cmd_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_002 " "Found entity 1: Video_System_cmd_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_001 " "Found entity 1: Video_System_cmd_xbar_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux " "Found entity 1: Video_System_cmd_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Clock_Signals " "Found entity 1: Video_System_Clock_Signals" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Chroma_Resampler " "Found entity 1: Video_System_Chroma_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_002.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395489997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_002_default_decode " "Found entity 1: Video_System_addr_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489998 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_002 " "Found entity 2: Video_System_addr_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395489998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395489998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router_001.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_001_default_decode " "Found entity 1: Video_System_addr_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490001 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_001 " "Found entity 2: Video_System_addr_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid Video_System_addr_router.sv(36) " "Verilog HDL Declaration information at Video_System_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_default_decode " "Found entity 1: Video_System_addr_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router " "Found entity 2: Video_System_addr_router" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490015 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395490018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490027 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492395490030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490105 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492395490123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_4_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file example_4_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Found entity 1: Example_4_Video_In" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1617) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1617): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1619) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1619): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1777) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1777): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2607) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2607): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1492395490184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492395490246 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Example_4_Video_In.v(105) " "Output port \"LEDR\[17..10\]\" at Example_4_Video_In.v(105) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395490248 "|Example_4_Video_In"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Example_4_Video_In.v(98) " "Output port \"I2C_SCLK\" at Example_4_Video_In.v(98) has no driver" {  } { { "Example_4_Video_In.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492395490248 "|Example_4_Video_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "Example_4_Video_In.v" "Video_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490342 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490406 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395490425 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395490859 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395490859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_smg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395490914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395490914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395490915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491229 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_tmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395491285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395491285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491780 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395491959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395491959 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395491959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft81 " "Found entity 1: altsyncram_ft81" {  } { { "db/altsyncram_ft81.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ft81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395492041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395492041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft81 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated " "Elaborating entity \"altsyncram_ft81\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_input_tm_cnt Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_wrptr_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_cnt_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_cnt_inc" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492655 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Video_System_CPU_oci_test_bench " "Entity \"Video_System_CPU_oci_test_bench\" contains only dangling pins" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1492395492655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395492799 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395492799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395492816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Clock_Signals Video_System:Video_System\|Video_System_Clock_Signals:clock_signals " "Elaborating entity \"Video_System_Clock_Signals\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\"" {  } { { "Video_System/synthesis/Video_System.v" "clock_signals" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK Video_System_Clock_Signals.v(97) " "Verilog HDL or VHDL warning at Video_System_Clock_Signals.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395493574 "|Example_4_Video_In|Video_System:Video_System|Video_System_Clock_Signals:clock_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395493770 ""}  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395493770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altpll_6rb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395493834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395493834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"Video_System:Video_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395493885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395494561 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395494561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395494983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395494983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395494984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495166 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395495166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgh1 " "Found entity 1: altsyncram_qgh1" {  } { { "db/altsyncram_qgh1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_qgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgh1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated " "Elaborating entity \"altsyncram_qgh1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495527 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495527 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495528 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495528 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495529 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395495529 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395495845 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395495845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395495993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395495993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395495994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395496277 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496301 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496301 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395496302 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395496864 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395496864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395496973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395496973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395496973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395497524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395497524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497539 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497576 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497576 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497627 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497627 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497654 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497654 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(191) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(191): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497669 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(194) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(194): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497669 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395497691 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395497777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492395498086 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492395498086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j6l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j6l1 " "Found entity 1: dcfifo_j6l1" {  } { { "db/dcfifo_j6l1.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j6l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated " "Elaborating entity \"dcfifo_j6l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b421 " "Found entity 1: altsyncram_b421" {  } { { "db/altsyncram_b421.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/altsyncram_b421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b421 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram " "Elaborating entity \"altsyncram_b421\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|altsyncram_b421:fifo_ram\"" {  } { { "db/dcfifo_j6l1.tdf" "fifo_ram" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_j6l1.tdf" "rs_dgwp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_j6l1.tdf" "ws_dgrp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492395498392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_j6l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j6l1.tdf" "rdempty_eq_comp" { Text "C:/Users/William/Documents/ECE385/Final/verilog/db/dcfifo_j6l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492395498405 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395498428 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492395498429 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492395498554 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "video_bayer_resampler_0 Video_System_video_bayer_resampler_0 " "Node instance \"video_bayer_resampler_0\" instantiates undefined entity \"Video_System_video_bayer_resampler_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "video_bayer_resampler_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 420 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 Video_System_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"Video_System_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 488 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "avalon_st_adapter Video_System_avalon_st_adapter " "Node instance \"avalon_st_adapter\" instantiates undefined entity \"Video_System_avalon_st_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Video_System/synthesis/Video_System.v" "avalon_st_adapter" { Text "C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/Video_System.v" 526 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1492395498571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg " "Generated suppressed messages file C:/Users/William/Documents/ECE385/Final/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395498760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 16 21:18:19 2017 " "Processing ended: Sun Apr 16 21:18:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492395499594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492395499594 ""}
