# Reading pref.tcl
# do {D:/FPGA/6162025/Safety/Rev_2/test/test.mdo}
# Loading project test
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/adc_current_check.v 
# -- Compiling module adc_current_check
# 
# Top level modules:
# 	adc_current_check
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/adc_check.v 
# -- Compiling module adc_check
# 
# Top level modules:
# 	adc_check
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/logic_check.v 
# -- Compiling module logic_check
# 
# Top level modules:
# 	logic_check
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/limit_check.v 
# -- Compiling module limit_check
# 
# Top level modules:
# 	limit_check
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/heart_beat.v 
# -- Compiling module heart_beat
# 
# Top level modules:
# 	heart_beat
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/reset_generator.v 
# -- Compiling module reset_generator
# 
# Top level modules:
# 	reset_generator
# End time: 20:29:10 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:10 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/adc_control.v 
# -- Compiling module adc_control
# 
# Top level modules:
# 	adc_control
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2cslave_controller.v 
# -- Compiling module i2cslave_controller
# 
# Top level modules:
# 	i2cslave_controller
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/filter.v 
# -- Compiling module filter
# 
# Top level modules:
# 	filter
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2cslave_controller_top.v 
# -- Compiling module i2cslave_controller_top
# 
# Top level modules:
# 	i2cslave_controller_top
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2c_slave_top.v 
# -- Compiling module i2c_slave_top
# 
# Top level modules:
# 	i2c_slave_top
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2c_master_top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:11 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/i2c_test_bench.v 
# -- Compiling module i2c_test_bench
# 
# Top level modules:
# 	i2c_test_bench
# End time: 20:29:11 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/reset_laser.v 
# -- Compiling module reset_laser
# 
# Top level modules:
# 	reset_laser
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/i2c_master2.v 
# -- Compiling module i2c_master2
# 
# Top level modules:
# 	i2c_master2
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/tb_i2c_master.v 
# -- Compiling module tb_i2c_master
# 
# Top level modules:
# 	tb_i2c_master
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/src" -work work D:/FPGA/6162025/Safety/Rev_2/src/top.v 
# -- Compiling module top
# ** Warning: D:/FPGA/6162025/Safety/Rev_2/src/top.v(101): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: D:/FPGA/6162025/Safety/Rev_2/src/top.v(103): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# 
# Top level modules:
# 	top
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/tb_defines.v 
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 20:29:12 on Jun 19,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/6162025/Safety/Rev_2/TestBench" -work work D:/FPGA/6162025/Safety/Rev_2/TestBench/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 20:29:12 on Jun 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 tb_i2c_master 
# Start time: 20:29:13 on Jun 19,2025
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb_i2c_master
# Loading work.i2c_master2
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $stop    : D:/FPGA/6162025/Safety/Rev_2/TestBench/tb_i2c_master.v(212)
#    Time: 930 ns  Iteration: 0  Instance: /tb_i2c_master
# Break in Module tb_i2c_master at D:/FPGA/6162025/Safety/Rev_2/TestBench/tb_i2c_master.v line 212
run -all
# Break key hit
# Break in Module tb_i2c_master at D:/FPGA/6162025/Safety/Rev_2/TestBench/tb_i2c_master.v line 150
# End time: 07:24:50 on Jun 20,2025, Elapsed time: 10:55:37
# Errors: 0, Warnings: 27
