

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0'
================================================================
* Date:           Mon Aug 12 13:34:51 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.426 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 11.112 ns | 11.112 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 7 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 14 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1116_cast16_cast68 = sext i8 %data_0_V_read_1 to i11" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 15 'sext' 'sext_ln1116_cast16_cast68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1116_cast_cast67 = sext i8 %data_0_V_read_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'sext' 'sext_ln1116_cast_cast67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_0_V_read_1, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %shl_ln to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_15 = sub i12 0, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln1118_16 = sub i12 %sub_ln1118_15, %sext_ln1116_cast_cast67" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sub' 'sub_ln1118_16' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_110 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118_16, i32 2, i32 11)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i10 %tmp_110 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'sext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sub_ln1118_16, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i1 %tmp_111 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_0_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i10 %shl_ln1118_s to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln1118 = add i11 %sext_ln1116_cast16_cast68, %sext_ln1118_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'add' 'add_ln1118' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_112 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %add_ln1118, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln415_38 = sext i9 %tmp_112 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'sext' 'sext_ln415_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln415_42_cast = zext i1 %tmp_113 to i2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'zext' 'zext_ln415_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1116_13_cast15 = sext i8 %data_1_V_read_1 to i11" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 32 'sext' 'sext_ln1116_13_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1116_13_cast = sext i8 %data_1_V_read_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 33 'sext' 'sext_ln1116_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_1_V_read_1, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i11 %tmp to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.53ns)   --->   "%sub_ln1118_26 = sub i12 %sext_ln1116_13_cast, %sext_ln1118_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sub' 'sub_ln1118_26' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118_26, i32 2, i32 11)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln415_39 = sext i10 %trunc_ln708_s to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln415_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_1_V_read_1, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i1 %tmp_114 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_1_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i10 %shl_ln1118_3 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_17 = sub i11 0, %sext_ln1118_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sub' 'sub_ln1118_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1118_18 = sub i11 %sub_ln1118_17, %sext_ln1116_13_cast15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'sub' 'sub_ln1118_18' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_115 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_18, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln415_40 = sext i9 %tmp_115 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'sext' 'sext_ln415_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_18, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i1 %tmp_116 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.54ns)   --->   "%sub_ln1118_27 = sub i11 %sext_ln1116_13_cast15, %sext_ln1118_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'sub' 'sub_ln1118_27' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_117 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_27, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln415_41 = sext i9 %tmp_117 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'sext' 'sext_ln415_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_27, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln415_45_cast = zext i1 %tmp_118 to i2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'zext' 'zext_ln415_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116_14_cast14 = sext i8 %data_2_V_read_1 to i9" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 54 'sext' 'sext_ln1116_14_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1116_14_cast = sext i8 %data_2_V_read_1 to i13" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 55 'sext' 'sext_ln1116_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %data_2_V_read_1, i32 2, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln415_42 = sext i6 %trunc_ln708_39 to i7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'sext' 'sext_ln415_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_2_V_read_1, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i1 %tmp_119 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.55ns)   --->   "%mul_ln1118 = mul i13 %sext_ln1116_14_cast, 11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_120 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %mul_ln1118, i32 2, i32 12)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln415_43 = sext i11 %tmp_120 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sext' 'sext_ln415_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %mul_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%sub_ln1118 = sub i9 0, %sext_ln1116_14_cast14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %sub_ln1118, i32 2, i32 8)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln415_44 = sext i7 %trunc_ln708_40 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'sext' 'sext_ln415_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_122 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i8 %data_3_V_read_1 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_3_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i10 %shl_ln1118_4 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_19 = sub i11 0, %sext_ln1118_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'sub' 'sub_ln1118_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1118_20 = sub i11 %sub_ln1118_19, %sext_ln1118_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'sub' 'sub_ln1118_20' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_123 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_20, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln415_45 = sext i9 %tmp_123 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln415_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_20, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_124 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'zext' 'zext_ln415_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.51ns)   --->   "%add_ln415 = add i10 %zext_ln415_24, %sext_ln415_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'add' 'add_ln415' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln415_46 = sext i10 %add_ln415 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln415_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %data_3_V_read_1, i5 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i13 %shl_ln1118_5 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_3_V_read_1, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i11 %shl_ln1118_6 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.54ns)   --->   "%sub_ln1118_21 = sub i14 %sext_ln1118_46, %sext_ln1118_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'sub' 'sub_ln1118_21' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %sub_ln1118_21, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'partselect' 'trunc_ln708_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116_16_cast11 = sext i8 %data_4_V_read_1 to i13" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 86 'sext' 'sext_ln1116_16_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116_16_cast = sext i8 %data_4_V_read_1 to i14" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 87 'sext' 'sext_ln1116_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.55ns)   --->   "%mul_ln1118_18 = mul i14 %sext_ln1116_16_cast, -21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %mul_ln1118_18, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'partselect' 'trunc_ln708_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln415_49 = sext i12 %trunc_ln708_43 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'sext' 'sext_ln415_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul_ln1118_18, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_126 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'zext' 'zext_ln415_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.52ns)   --->   "%add_ln415_25 = add i13 %zext_ln415_26, %sext_ln415_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'add' 'add_ln415_25' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.55ns)   --->   "%mul_ln1118_19 = mul i13 %sext_ln1116_16_cast11, 11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %mul_ln1118_19, i32 2, i32 12)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %mul_ln1118_19, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %data_4_V_read_1, i32 2, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln415_51 = sext i6 %trunc_ln708_45 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sext' 'sext_ln415_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_4_V_read_1, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln415_54_cast = zext i1 %tmp_128 to i2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'zext' 'zext_ln415_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116_17_cast9 = sext i8 %data_5_V_read_1 to i11" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 101 'sext' 'sext_ln1116_17_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_5_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i10 %tmp_8 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.54ns)   --->   "%sub_ln1118_28 = sub i11 %sext_ln1116_17_cast9, %sext_ln1118_56" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'sub' 'sub_ln1118_28' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_28, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_28, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %data_5_V_read_1, i5 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i13 %shl_ln1118_8 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i10 %tmp_8 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.54ns)   --->   "%sub_ln1118_23 = sub i14 %sext_ln1118_49, %sext_ln1118_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'sub' 'sub_ln1118_23' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %sub_ln1118_23, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'partselect' 'trunc_ln708_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln708_3_cast = sext i12 %trunc_ln708_48 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'sext' 'sext_ln708_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %data_6_V_read_1, i32 2, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_6_V_read_1, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1116_19_cast8 = sext i8 %data_7_V_read_1 to i9" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 115 'sext' 'sext_ln1116_19_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %data_7_V_read_1, i32 2, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %data_7_V_read_1, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.48ns)   --->   "%sub_ln1118_14 = sub i9 0, %sext_ln1116_19_cast8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %sub_ln1118_14, i32 2, i32 8)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'trunc_ln708_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln415_62 = sext i7 %trunc_ln708_53 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'sext' 'sext_ln415_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln1118_14, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln415_33 = zext i1 %tmp_135 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'zext' 'zext_ln415_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.40ns)   --->   "%add_ln415_32 = add i8 %zext_ln415_33, %sext_ln415_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'add' 'add_ln415_32' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln415_70_cast = sext i8 %add_ln415_32 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'sext' 'sext_ln415_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.53ns)   --->   "%add_ln1192 = add i11 %sext_ln1116_cast16_cast68, -864" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 125 'add' 'add_ln1192' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_45 = add i11 %sext_ln415_39, %add_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 126 'add' 'add_ln1192_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.13ns)   --->   "%add_ln1192_49 = add i2 %zext_ln1118_10, %zext_ln1118_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 127 'add' 'add_ln1192_49' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i2 %add_ln1192_49 to i7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 128 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.43ns)   --->   "%add_ln1192_60 = add i7 %sext_ln415_42, %zext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 129 'add' 'add_ln1192_60' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i7 %add_ln1192_60 to i11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 130 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_61 = add i11 %add_ln1192_45, %sext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 131 'add' 'add_ln1192_61' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i11 %add_ln1192_61 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 132 'zext' 'zext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.54ns)   --->   "%add_ln1192_62 = add i11 %sext_ln415_40, %sext_ln415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 133 'add' 'add_ln1192_62' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i11 %add_ln1192_62 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 134 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.53ns)   --->   "%add_ln1192_63 = add i12 %sext_ln415_43, %sext_ln1192_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 135 'add' 'add_ln1192_63' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.13ns)   --->   "%add_ln1192_64 = add i2 %zext_ln1118_11, %zext_ln1118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 136 'add' 'add_ln1192_64' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.51ns)   --->   "%add_ln1192_67 = add i10 %sext_ln415_41, %sext_ln415_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 137 'add' 'add_ln1192_67' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i10 %add_ln1192_67 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 138 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_68 = add i12 %sext_ln1192_13, -608" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 139 'add' 'add_ln1192_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_69 = add i8 %zext_ln415, %sext_ln415_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 140 'add' 'add_ln1192_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.13ns)   --->   "%add_ln1192_70 = add i2 %zext_ln415_45_cast, %zext_ln415_42_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 141 'add' 'add_ln1192_70' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1192_10 = zext i2 %add_ln1192_70 to i8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 142 'zext' 'zext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1192_71 = add i8 %add_ln1192_69, %zext_ln1192_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 143 'add' 'add_ln1192_71' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i8 %add_ln1192_71 to i12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 144 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_72 = add i12 %add_ln1192_68, %sext_ln1192_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 145 'add' 'add_ln1192_72' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 146 [1/1] (0.53ns)   --->   "%add_ln703 = add i12 %sext_ln415_46, %zext_ln1192_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 146 'add' 'add_ln703' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_75 = add i11 %sext_ln415_51, -672" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 147 'add' 'add_ln1192_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [1/1] (0.13ns)   --->   "%add_ln1192_76 = add i2 %zext_ln1118_12, %zext_ln415_54_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 148 'add' 'add_ln1192_76' <Predicate = true> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1192_11 = zext i2 %add_ln1192_76 to i7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 149 'zext' 'zext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.43ns)   --->   "%add_ln1192_77 = add i7 %sext_ln415_42, %zext_ln1192_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 150 'add' 'add_ln1192_77' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i7 %add_ln1192_77 to i11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 151 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192_78 = add i11 %add_ln1192_75, %sext_ln1192_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 152 'add' 'add_ln1192_78' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i11 %add_ln1192_78 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 153 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_3_V = add i13 %sext_ln708_3_cast, %sext_ln703_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 154 'add' 'acc_3_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 155 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%acc_3_V_2 = add i13 %sext_ln415_70_cast, %acc_3_V" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 155 'add' 'acc_3_V_2' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1116_15_cast12 = sext i8 %data_3_V_read_1 to i9" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 156 'sext' 'sext_ln1116_15_cast12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.48ns)   --->   "%sub_ln1118_13 = sub i9 0, %sext_ln1116_15_cast12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %sub_ln1118_13, i32 2, i32 8)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln415_47 = sext i7 %trunc_ln708_41 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'sext' 'sext_ln415_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln1118_13, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_125 to i8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'zext' 'zext_ln415_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.40ns)   --->   "%add_ln415_24 = add i8 %zext_ln415_25, %sext_ln415_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'add' 'add_ln415_24' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln415_48 = sext i8 %add_ln415_24 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'sext' 'sext_ln415_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln708_cast63 = sext i12 %trunc_ln708_42 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln708_cast63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i13 %add_ln415_25 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln415_50 = sext i11 %trunc_ln708_44 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'sext' 'sext_ln415_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_127 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'zext' 'zext_ln415_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.53ns)   --->   "%add_ln415_26 = add i12 %zext_ln415_27, %sext_ln415_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'add' 'add_ln415_26' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i12 %add_ln415_26 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %data_4_V_read_1, i1 false)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i9 %shl_ln1 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %data_5_V_read_1, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i12 %shl_ln1118_7 to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.52ns)   --->   "%sub_ln1118_22 = sub i13 0, %sext_ln1118_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'sub' 'sub_ln1118_22' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %sub_ln1118_22, i32 2, i32 12)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i11 %trunc_ln708_46 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln415_52 = sext i9 %trunc_ln708_47 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'sext' 'sext_ln415_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_129 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln415_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.51ns)   --->   "%add_ln415_27 = add i10 %zext_ln415_28, %sext_ln415_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln415_27' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln415_53 = sext i10 %add_ln415_27 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'sext' 'sext_ln415_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i8 %data_6_V_read_1 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_6_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i10 %shl_ln1118_1 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.54ns)   --->   "%add_ln1118_2 = add i11 %sext_ln1118_51, %sext_ln1118_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'add' 'add_ln1118_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_130 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %add_ln1118_2, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln1118_2, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln415_56 = sext i6 %trunc_ln708_49 to i7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'sext' 'sext_ln415_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_132 to i7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'zext' 'zext_ln415_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.43ns)   --->   "%add_ln415_29 = add i7 %zext_ln415_30, %sext_ln415_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'add' 'add_ln415_29' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln415_57 = sext i7 %add_ln415_29 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'sext' 'sext_ln415_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1116_19_cast = sext i8 %data_7_V_read_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 191 'sext' 'sext_ln1116_19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_7_V_read_1, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i11 %tmp_9 to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.53ns)   --->   "%sub_ln1118_29 = sub i12 %sext_ln1116_19_cast, %sext_ln1118_57" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'sub' 'sub_ln1118_29' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118_29, i32 2, i32 11)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln415_58 = sext i10 %trunc_ln708_50 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln415_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sub_ln1118_29, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_133 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'zext' 'zext_ln415_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln415_30 = add i11 %zext_ln415_31, %sext_ln415_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'add' 'add_ln415_30' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln415_59 = sext i11 %add_ln415_30 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'sext' 'sext_ln415_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i8 %data_8_V_read_1 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i12 %add_ln1192_63 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 202 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 -80, i1 %tmp_121)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 203 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i9 %or_ln to i10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 204 'zext' 'zext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i2 %add_ln1192_64 to i10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 205 'zext' 'zext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.51ns)   --->   "%add_ln1192_65 = add i10 %zext_ln1192_7, %zext_ln1192_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 206 'add' 'add_ln1192_65' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i10 %add_ln1192_65 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 207 'zext' 'zext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.52ns)   --->   "%add_ln1192_66 = add i13 %sext_ln1192_16, %zext_ln1192_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 208 'add' 'add_ln1192_66' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %add_ln1192_72 to i13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 209 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1192_12 = zext i12 %add_ln703 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 210 'zext' 'zext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_73 = add i13 %add_ln1192_66, %sext_ln415_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 211 'add' 'add_ln1192_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_2_V = add i13 %sext_ln708_cast63, %sext_ln703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 212 'add' 'acc_2_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.54ns)   --->   "%add_ln1192_42 = add i14 %sext_ln1118_55, %zext_ln1192_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 213 'add' 'add_ln1192_42' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i14 %add_ln1192_42 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 214 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i13 %sext_ln708, %add_ln1192_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 215 'add' 'acc_1_V' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i13 %acc_1_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 216 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%acc_2_V_8 = add i13 %sext_ln708_4, %acc_2_V" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 217 'add' 'acc_2_V_8' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i13 %acc_2_V_8 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 218 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i14 %add_ln1192_42 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 219 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i11 %trunc_ln708_46 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 220 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.55ns)   --->   "%add_ln1192_46 = add nsw i17 %sext_ln703_9, %sext_ln703_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 221 'add' 'add_ln1192_46' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_46, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 222 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.55ns)   --->   "%add_ln703_1 = add i16 %sext_ln708_1, %sext_ln703_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 223 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_1, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 224 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_139, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 225 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_138, %xor_ln786" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 226 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%xor_ln340 = xor i1 %tmp_138, %tmp_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 227 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%xor_ln340_2 = xor i1 %tmp_138, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 228 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%or_ln340 = or i1 %tmp_139, %xor_ln340_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 229 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%select_ln340 = select i1 %xor_ln340, i16 32767, i16 %add_ln703_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 230 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i16 -32768, i16 %add_ln703_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 231 'select' 'select_ln388' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 232 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i13 %acc_1_V to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 233 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.54ns)   --->   "%add_ln1192_47 = add nsw i17 %sext_ln703_9, %sext_ln703_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 234 'add' 'add_ln1192_47' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_47, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 235 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.54ns)   --->   "%acc_1_V_2 = add i16 %sext_ln708_1, %sext_ln703_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 236 'add' 'acc_1_V_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_1_V_2, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 237 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i13 %acc_2_V_8 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 238 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i10 %add_ln415_27 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 239 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.54ns)   --->   "%add_ln1192_48 = add nsw i17 %sext_ln703_12, %sext_ln703_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 240 'add' 'add_ln1192_48' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_48, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 241 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.54ns)   --->   "%acc_2_V_9 = add i16 %sext_ln415_53, %sext_ln703_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 242 'add' 'acc_2_V_9' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_2_V_9, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 243 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_10 = xor i1 %tmp_143, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 244 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_16 = and i1 %tmp_142, %xor_ln786_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 245 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%xor_ln340_5 = xor i1 %tmp_142, %tmp_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 246 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%xor_ln340_6 = xor i1 %tmp_142, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 247 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_27 = or i1 %tmp_143, %xor_ln340_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 248 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%select_ln340_22 = select i1 %xor_ln340_5, i16 32767, i16 %acc_2_V_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 249 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_16, i16 -32768, i16 %acc_2_V_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 250 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_27, i16 %select_ln340_22, i16 %select_ln388_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 251 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i16 %select_ln340_23 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 252 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i7 %add_ln415_29 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 253 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.60ns)   --->   "%add_ln1192_51 = add nsw i17 %sext_ln703_16, %sext_ln703_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 254 'add' 'add_ln1192_51' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_51, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 255 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.60ns)   --->   "%acc_2_V_10 = add i16 %sext_ln415_57, %select_ln340_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 256 'add' 'acc_2_V_10' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_2_V_10, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 257 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i16 %select_ln340_19 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 258 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i11 %add_ln415_30 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 259 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.60ns)   --->   "%add_ln1192_52 = add nsw i17 %sext_ln703_18, %sext_ln703_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 260 'add' 'add_ln1192_52' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_52, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 261 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.60ns)   --->   "%add_ln703_6 = add i16 %sext_ln415_59, %select_ln340_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 262 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_6, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 263 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i13 %acc_3_V_2 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 264 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i13 %acc_3_V_2 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 265 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i8 %data_8_V_read_1 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 266 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.54ns)   --->   "%add_ln1192_59 = add nsw i17 %sext_ln703_30, %sext_ln703_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 267 'add' 'add_ln1192_59' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_59, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 268 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.54ns)   --->   "%acc_3_V_3 = add i16 %sext_ln708_3, %sext_ln703_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 269 'add' 'acc_3_V_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_3_V_3, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 270 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node acc_3_V_4)   --->   "%xor_ln786_19 = xor i1 %tmp_161, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 271 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node acc_3_V_4)   --->   "%and_ln786_25 = and i1 %tmp_160, %xor_ln786_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 272 'and' 'and_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%xor_ln340_23 = xor i1 %tmp_160, %tmp_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 273 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%xor_ln340_24 = xor i1 %tmp_160, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 274 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%or_ln340_36 = or i1 %tmp_161, %xor_ln340_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 275 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_41)   --->   "%select_ln340_40 = select i1 %xor_ln340_23, i16 32767, i16 %acc_3_V_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 276 'select' 'select_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.24ns) (out node of the LUT)   --->   "%acc_3_V_4 = select i1 %and_ln786_25, i16 -32768, i16 %acc_3_V_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 277 'select' 'acc_3_V_4' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_41 = select i1 %or_ln340_36, i16 %select_ln340_40, i16 %acc_3_V_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 278 'select' 'select_ln340_41' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln415_54 = sext i9 %tmp_130 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'sext' 'sext_ln415_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_131 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'zext' 'zext_ln415_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.51ns)   --->   "%add_ln415_28 = add i10 %zext_ln415_29, %sext_ln415_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'add' 'add_ln415_28' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln415_55 = sext i10 %add_ln415_28 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'sext' 'sext_ln415_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln415_60 = sext i6 %trunc_ln708_51 to i7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'sext' 'sext_ln415_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln415_32 = zext i1 %tmp_134 to i7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'zext' 'zext_ln415_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.43ns)   --->   "%add_ln415_31 = add i7 %zext_ln415_32, %sext_ln415_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'add' 'add_ln415_31' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln415_61 = sext i7 %add_ln415_31 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'sext' 'sext_ln415_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_7_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i10 %shl_ln1118_2 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.54ns)   --->   "%sub_ln1118_24 = sub i11 0, %sext_ln1118_53" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sub' 'sub_ln1118_24' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_24, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'partselect' 'trunc_ln708_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i9 %trunc_ln708_52 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1116_20_cast6 = sext i8 %data_8_V_read_1 to i13" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 292 'sext' 'sext_ln1116_20_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1116_20_cast = sext i8 %data_8_V_read_1 to i11" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 293 'sext' 'sext_ln1116_20_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_8_V_read_1, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i10 %shl_ln1118_9 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.54ns)   --->   "%sub_ln1118_25 = sub i11 %sext_ln1118_54, %sext_ln1116_20_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'sub' 'sub_ln1118_25' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_25, i32 2, i32 10)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln415_63 = sext i9 %trunc_ln708_54 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'sext' 'sext_ln415_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_25, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln415_34 = zext i1 %tmp_136 to i10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln415_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.51ns)   --->   "%add_ln415_33 = add i10 %zext_ln415_34, %sext_ln415_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln415_33' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln415_64 = sext i10 %add_ln415_33 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'sext' 'sext_ln415_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (1.55ns)   --->   "%mul_ln1118_20 = mul i13 %sext_ln1116_20_cast6, -11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %mul_ln1118_20, i32 2, i32 12)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %mul_ln1118_20, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_9 = xor i1 %tmp_141, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 306 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_15 = and i1 %tmp_140, %xor_ln786_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 307 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%xor_ln340_3 = xor i1 %tmp_140, %tmp_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 308 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%xor_ln340_4 = xor i1 %tmp_140, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 309 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_26 = or i1 %tmp_141, %xor_ln340_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 310 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%select_ln340_20 = select i1 %xor_ln340_3, i16 32767, i16 %acc_1_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 311 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_15, i16 -32768, i16 %acc_1_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 312 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_26, i16 %select_ln340_20, i16 %select_ln388_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 313 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i16 %select_ln340_21 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 314 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i10 %add_ln415_28 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 315 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.60ns)   --->   "%add_ln1192_50 = add nsw i17 %sext_ln703_14, %sext_ln703_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 316 'add' 'add_ln1192_50' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_50, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 317 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.60ns)   --->   "%acc_1_V_3 = add i16 %sext_ln415_55, %select_ln340_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 318 'add' 'acc_1_V_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_1_V_3, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 319 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_11 = xor i1 %tmp_145, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 320 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_17 = and i1 %tmp_144, %xor_ln786_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 321 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%xor_ln340_7 = xor i1 %tmp_144, %tmp_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 322 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%xor_ln340_8 = xor i1 %tmp_144, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 323 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_28 = or i1 %tmp_145, %xor_ln340_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 324 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%select_ln340_24 = select i1 %xor_ln340_7, i16 32767, i16 %acc_1_V_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 325 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_17, i16 -32768, i16 %acc_1_V_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 326 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_28, i16 %select_ln340_24, i16 %select_ln388_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 327 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_12 = xor i1 %tmp_147, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 328 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_18 = and i1 %tmp_146, %xor_ln786_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 329 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%xor_ln340_9 = xor i1 %tmp_146, %tmp_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 330 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%xor_ln340_10 = xor i1 %tmp_146, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 331 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%or_ln340_29 = or i1 %tmp_147, %xor_ln340_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 332 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%select_ln340_26 = select i1 %xor_ln340_9, i16 32767, i16 %acc_2_V_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 333 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_18, i16 -32768, i16 %acc_2_V_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 334 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %or_ln340_29, i16 %select_ln340_26, i16 %select_ln388_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 335 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_13 = xor i1 %tmp_149, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 336 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_19 = and i1 %tmp_148, %xor_ln786_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 337 'and' 'and_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%xor_ln340_11 = xor i1 %tmp_148, %tmp_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 338 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%xor_ln340_12 = xor i1 %tmp_148, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 339 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%or_ln340_30 = or i1 %tmp_149, %xor_ln340_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 340 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%select_ln340_28 = select i1 %xor_ln340_11, i16 32767, i16 %add_ln703_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_19, i16 -32768, i16 %add_ln703_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_29 = select i1 %or_ln340_30, i16 %select_ln340_28, i16 %select_ln388_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i16 %select_ln340_25 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i7 %add_ln415_31 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.60ns)   --->   "%add_ln1192_53 = add nsw i17 %sext_ln703_20, %sext_ln703_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'add' 'add_ln1192_53' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_53, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.60ns)   --->   "%acc_1_V_4 = add i16 %sext_ln415_61, %select_ln340_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'add' 'acc_1_V_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_1_V_4, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i16 %select_ln340_27 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i9 %trunc_ln708_52 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.60ns)   --->   "%add_ln1192_54 = add nsw i17 %sext_ln703_22, %sext_ln703_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'add' 'add_ln1192_54' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_54, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.60ns)   --->   "%acc_2_V_11 = add i16 %sext_ln708_2, %select_ln340_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'add' 'acc_2_V_11' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_2_V_11, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_15 = xor i1 %tmp_153, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_21 = and i1 %tmp_152, %xor_ln786_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'and' 'and_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_15 = xor i1 %tmp_152, %tmp_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_16 = xor i1 %tmp_152, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_32 = or i1 %tmp_153, %xor_ln340_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln340_32 = select i1 %xor_ln340_15, i16 32767, i16 %acc_2_V_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_21, i16 -32768, i16 %acc_2_V_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_32, i16 %select_ln340_32, i16 %select_ln388_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i16 %select_ln340_29 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i10 %add_ln415_33 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.60ns)   --->   "%add_ln1192_56 = add nsw i17 %sext_ln703_25, %sext_ln703_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'add' 'add_ln1192_56' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_56, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.60ns)   --->   "%add_ln703_9 = add i16 %sext_ln415_64, %select_ln340_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_9, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_16 = xor i1 %tmp_155, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 370 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_22 = and i1 %tmp_154, %xor_ln786_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 371 'and' 'and_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln340_17 = xor i1 %tmp_154, %tmp_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 372 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%xor_ln340_18 = xor i1 %tmp_154, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 373 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_33 = or i1 %tmp_155, %xor_ln340_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 374 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%select_ln340_34 = select i1 %xor_ln340_17, i16 32767, i16 %add_ln703_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 375 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_22, i16 -32768, i16 %add_ln703_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 376 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_33, i16 %select_ln340_34, i16 %select_ln388_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 377 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i16 %select_ln340_33 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 378 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.60ns)   --->   "%add_ln1192_58 = add nsw i17 %sext_ln703_25, %sext_ln703_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 379 'add' 'add_ln1192_58' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_58, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 380 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.60ns)   --->   "%acc_2_V_12 = add i16 %sext_ln415_64, %select_ln340_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 381 'add' 'acc_2_V_12' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_2_V_12, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 382 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.94ns)   --->   "%res_3_V_write_assign = call fastcc i8 @"cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>"(i16 %select_ln340_41)" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 383 'call' 'res_3_V_write_assign' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln415_65 = sext i11 %trunc_ln708_55 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln415_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln415_35 = zext i1 %tmp_137 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'zext' 'zext_ln415_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.53ns)   --->   "%add_ln415_34 = add i12 %zext_ln415_35, %sext_ln415_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'add' 'add_ln415_34' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln415_66 = sext i12 %add_ln415_34 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln415_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_14 = xor i1 %tmp_151, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 388 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_20 = and i1 %tmp_150, %xor_ln786_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 389 'and' 'and_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%xor_ln340_13 = xor i1 %tmp_150, %tmp_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 390 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%xor_ln340_14 = xor i1 %tmp_150, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 391 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%or_ln340_31 = or i1 %tmp_151, %xor_ln340_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 392 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%select_ln340_30 = select i1 %xor_ln340_13, i16 32767, i16 %acc_1_V_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 393 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_20, i16 -32768, i16 %acc_1_V_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 394 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_31 = select i1 %or_ln340_31, i16 %select_ln340_30, i16 %select_ln388_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 395 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i16 %select_ln340_31 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 396 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i12 %add_ln415_34 to i17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 397 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.60ns)   --->   "%add_ln1192_57 = add nsw i17 %sext_ln703_27, %sext_ln703_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 398 'add' 'add_ln1192_57' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_57, i32 16)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 399 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.60ns)   --->   "%acc_1_V_5 = add i16 %sext_ln415_66, %select_ln340_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 400 'add' 'acc_1_V_5' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %acc_1_V_5, i32 15)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 401 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node acc_1_V_6)   --->   "%xor_ln786_17 = xor i1 %tmp_157, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 402 'xor' 'xor_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node acc_1_V_6)   --->   "%and_ln786_23 = and i1 %tmp_156, %xor_ln786_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 403 'and' 'and_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%xor_ln340_19 = xor i1 %tmp_156, %tmp_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 404 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%xor_ln340_20 = xor i1 %tmp_156, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 405 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%or_ln340_34 = or i1 %tmp_157, %xor_ln340_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 406 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_37)   --->   "%select_ln340_36 = select i1 %xor_ln340_19, i16 32767, i16 %acc_1_V_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 407 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.24ns) (out node of the LUT)   --->   "%acc_1_V_6 = select i1 %and_ln786_23, i16 -32768, i16 %acc_1_V_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 408 'select' 'acc_1_V_6' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_37 = select i1 %or_ln340_34, i16 %select_ln340_36, i16 %acc_1_V_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 409 'select' 'select_ln340_37' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node acc_2_V_13)   --->   "%xor_ln786_18 = xor i1 %tmp_159, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 410 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node acc_2_V_13)   --->   "%and_ln786_24 = and i1 %tmp_158, %xor_ln786_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 411 'and' 'and_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%xor_ln340_21 = xor i1 %tmp_158, %tmp_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 412 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%xor_ln340_22 = xor i1 %tmp_158, true" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 413 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%or_ln340_35 = or i1 %tmp_159, %xor_ln340_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 414 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_39)   --->   "%select_ln340_38 = select i1 %xor_ln340_21, i16 32767, i16 %acc_2_V_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 415 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.24ns) (out node of the LUT)   --->   "%acc_2_V_13 = select i1 %and_ln786_24, i16 -32768, i16 %acc_2_V_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 416 'select' 'acc_2_V_13' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_39 = select i1 %or_ln340_35, i16 %select_ln340_38, i16 %acc_2_V_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 417 'select' 'select_ln340_39' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (1.94ns)   --->   "%res_0_V_write_assign = call fastcc i8 @"cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>"(i16 %select_ln340_35)" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 418 'call' 'res_0_V_write_assign' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 419 [1/1] (1.94ns)   --->   "%res_2_V_write_assign = call fastcc i8 @"cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>"(i16 %select_ln340_39)" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 419 'call' 'res_2_V_write_assign' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 420 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 36, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 421 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.94ns)   --->   "%res_1_V_write_assign = call fastcc i8 @"cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>"(i16 %select_ln340_37)" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 422 'call' 'res_1_V_write_assign' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8 } undef, i8 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 423 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8 } %mrv, i8 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 424 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8 } %mrv_1, i8 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 425 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8 } %mrv_2, i8 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 426 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8 } %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 427 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 2.28ns
The critical path consists of the following:
	wire read on port 'data_1_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [17]  (0 ns)
	'sub' operation ('sub_ln1118_27', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [55]  (0.543 ns)
	'add' operation ('add_ln1192_70', firmware/nnet_utils/nnet_dense_latency.h:58) [231]  (0.138 ns)
	'add' operation ('add_ln1192_71', firmware/nnet_utils/nnet_dense_latency.h:58) [233]  (0.838 ns)
	'add' operation ('add_ln1192_72', firmware/nnet_utils/nnet_dense_latency.h:58) [235]  (0.756 ns)

 <State 2>: 2.37ns
The critical path consists of the following:
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [240]  (0 ns)
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [245]  (0.736 ns)
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [285]  (0.54 ns)
	'select' operation ('select_ln388_8', firmware/nnet_utils/nnet_dense_latency.h:58) [293]  (0.243 ns)
	'select' operation ('select_ln340_23', firmware/nnet_utils/nnet_dense_latency.h:58) [294]  (0.243 ns)
	'add' operation ('add_ln1192_51', firmware/nnet_utils/nnet_dense_latency.h:58) [312]  (0.608 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln1118_24', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [179]  (0.543 ns)
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [356]  (0.608 ns)
	'select' operation ('select_ln388_13', firmware/nnet_utils/nnet_dense_latency.h:58) [364]  (0.243 ns)
	'select' operation ('select_ln340_33', firmware/nnet_utils/nnet_dense_latency.h:58) [365]  (0.243 ns)
	'add' operation ('add_ln1192_58', firmware/nnet_utils/nnet_dense_latency.h:58) [397]  (0.608 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_18', firmware/nnet_utils/nnet_dense_latency.h:58) [401]  (0 ns)
	'and' operation ('and_ln786_24', firmware/nnet_utils/nnet_dense_latency.h:58) [402]  (0 ns)
	'select' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [407]  (0.243 ns)
	'select' operation ('select_ln340_39', firmware/nnet_utils/nnet_dense_latency.h:58) [408]  (0.243 ns)
	'call' operation ('res[2].V', firmware/nnet_utils/nnet_dense_latency.h:66) to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>' [425]  (1.94 ns)

 <State 5>: 1.94ns
The critical path consists of the following:
	'call' operation ('res[1].V', firmware/nnet_utils/nnet_dense_latency.h:66) to 'cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult>' [424]  (1.94 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
