#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 19 15:02:13 2019
# Process ID: 17934
# Current directory: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_data_generator_0_0_synth_1
# Command line: vivado -log design_1_data_generator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_data_generator_0_0.tcl
# Log file: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_data_generator_0_0_synth_1/design_1_data_generator_0_0.vds
# Journal file: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_data_generator_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_data_generator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/umram/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_data_generator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.254 ; gain = 152.684 ; free physical = 1191 ; free virtual = 6078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_data_generator_0_0' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_0/synth/design_1_data_generator_0_0.vhd:66]
INFO: [Synth 8-3491] module 'data_generator' declared at '/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/data_generator.vhd:5' bound to instance 'U0' of component 'data_generator' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_0/synth/design_1_data_generator_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'data_generator' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/data_generator.vhd:13]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/btn_debounce.vhd:27' bound to instance 'btn_debounce' of component 'debounce' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/data_generator.vhd:35]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/btn_debounce.vhd:36]
	Parameter counter_size bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/btn_debounce.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'data_generator' (2#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/da49/src/data_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_data_generator_0_0' (3#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_data_generator_0_0/synth/design_1_data_generator_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.973 ; gain = 210.402 ; free physical = 1250 ; free virtual = 6125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1778.941 ; gain = 213.371 ; free physical = 1246 ; free virtual = 6122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1778.941 ; gain = 213.371 ; free physical = 1246 ; free virtual = 6122
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.715 ; gain = 0.000 ; free physical = 1144 ; free virtual = 6029
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1908.684 ; gain = 2.969 ; free physical = 1142 ; free virtual = 6027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1182 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1182 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1182 ; free virtual = 6068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1168 ; free virtual = 6053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_data_generator_0_0 has port data_out[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1186 ; free virtual = 6071
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1077 ; free virtual = 5954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1077 ; free virtual = 5954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |FDRE   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |    40|
|2     |  U0             |data_generator |    40|
|3     |    btn_debounce |debounce       |    32|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1076 ; free virtual = 5952
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1908.684 ; gain = 213.371 ; free physical = 1133 ; free virtual = 6010
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.684 ; gain = 343.113 ; free physical = 1133 ; free virtual = 6010
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1925.527 ; gain = 0.000 ; free physical = 1080 ; free virtual = 5957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1925.527 ; gain = 522.375 ; free physical = 1177 ; free virtual = 6053
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.527 ; gain = 0.000 ; free physical = 1177 ; free virtual = 6053
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_data_generator_0_0_synth_1/design_1_data_generator_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_data_generator_0_0, cache-ID = afa76eb48d43672e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1949.539 ; gain = 0.000 ; free physical = 1181 ; free virtual = 6054
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_data_generator_0_0_synth_1/design_1_data_generator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_data_generator_0_0_utilization_synth.rpt -pb design_1_data_generator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 15:02:37 2019...
