#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 22 19:12:25 2018
# Process ID: 14308
# Current directory: C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1
# Command line: vivado.exe -log design_1_Adder2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Adder2_0_0.tcl
# Log file: C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/design_1_Adder2_0_0.vds
# Journal file: C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_Adder2_0_0.tcl -notrace
Command: synth_design -top design_1_Adder2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.770 ; gain = 102.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Adder2_0_0' [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/synth/design_1_Adder2_0_0.vhd:99]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Adder2' declared at 'c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:12' bound to instance 'U0' of component 'Adder2' [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/synth/design_1_Adder2_0_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Adder2' [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:58]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:336]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Adder2_CONTROL_BUS_s_axi' declared at 'c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2_CONTROL_BUS_s_axi.vhd:12' bound to instance 'Adder2_CONTROL_BUS_s_axi_U' of component 'Adder2_CONTROL_BUS_s_axi' [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:392]
INFO: [Synth 8-638] synthesizing module 'Adder2_CONTROL_BUS_s_axi' [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2_CONTROL_BUS_s_axi.vhd:114]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Adder2_CONTROL_BUS_s_axi' (1#1) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2_CONTROL_BUS_s_axi.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Adder2' (2#1) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ipshared/940a/hdl/vhdl/Adder2.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_Adder2_0_0' (3#1) [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/synth/design_1_Adder2_0_0.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 506.898 ; gain = 158.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.898 ; gain = 158.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.898 ; gain = 158.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/constraints/Adder2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/constraints/Adder2_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 876.090 ; gain = 1.637
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Adder2_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Adder2_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_dest_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_id_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_keep_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_strb_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INPUT_STREAM_V_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_dest_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_id_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_strb_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OUTPUT_STREAM_V_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Adder2_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Adder2_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 15    
	               23 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder2_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Adder2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[0]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[0]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[0]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[0]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[1]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[1]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[1]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[1]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[2]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[2]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[2]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[2]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[3]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[3]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[3]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[3]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[4]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[4]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[4]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[4]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[5]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[5]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[5]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[5]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[6]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[6]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[6]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[6]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[7]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[7]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[7]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[7]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[8]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[8]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[8]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[8]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[9]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[9]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[9]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[9]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[10]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[10]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[10]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[10]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[11]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[11]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[11]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[12]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[12]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[12]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[12]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[13]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[13]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[13]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[13]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[14]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[14]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[14]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[14]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[15]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[15]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[15]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[15]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[16]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[16]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[16]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[16]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[17]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[17]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[17]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[17]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[18]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[18]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[18]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[18]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[19]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[19]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[19]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[19]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[20]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[20]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[20]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[20]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[21]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[21]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[21]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[21]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[22]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[22]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[22]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[22]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[23]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[23]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[23]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[23]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[24]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_e_reg[24]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_d_reg[24]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[24]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[25]' (FDRE) to 'U0/Adder2_CONTROL_BUS_s_axi_U/int_agg_result_f_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Adder2_CONTROL_BUS_s_axi_U/int_agg_result_c_reg[31]) is unused and will be removed from module Adder2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 876.090 ; gain = 527.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 894.090 ; gain = 545.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     2|
|3     |LUT2   |    11|
|4     |LUT3   |   189|
|5     |LUT4   |    87|
|6     |LUT5   |    44|
|7     |LUT6   |   181|
|8     |FDRE   |   646|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |  1177|
|2     |  U0                           |Adder2                   |  1177|
|3     |    Adder2_CONTROL_BUS_s_axi_U |Adder2_CONTROL_BUS_s_axi |   290|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 903.117 ; gain = 185.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 903.117 ; gain = 554.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 903.117 ; gain = 566.371
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/design_1_Adder2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Digilent19/Sobel_zybo_z7/block_compile.srcs/sources_1/bd/design_1/ip/design_1_Adder2_0_0/design_1_Adder2_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Sobel_zybo_z7/block_compile.runs/design_1_Adder2_0_0_synth_1/design_1_Adder2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Adder2_0_0_utilization_synth.rpt -pb design_1_Adder2_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 903.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 19:12:59 2018...
