{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533228579975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533228579975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  2 12:49:39 2018 " "Processing started: Thu Aug  2 12:49:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533228579975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228579975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228579976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533228580151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533228580151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output7Seg " "Found entity 1: Output7Seg" {  } { { "../../HDL/Output7Seg.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228591147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228591147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Found entity 1: PS2Keyboard" {  } { { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228591147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228591147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.sv 1 1 " "Found 1 design units, including 1 entities, in source file Main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardTest " "Found entity 1: PS2KeyboardTest" {  } { { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228591148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228591148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_A ascii_a PS2KeyboardMemory.sv(118) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(118): object \"ascii_A\" differs only in case from object \"ascii_a\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_B ascii_b PS2KeyboardMemory.sv(119) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(119): object \"ascii_B\" differs only in case from object \"ascii_b\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_C ascii_c PS2KeyboardMemory.sv(120) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(120): object \"ascii_C\" differs only in case from object \"ascii_c\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_D ascii_d PS2KeyboardMemory.sv(121) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(121): object \"ascii_D\" differs only in case from object \"ascii_d\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_E ascii_e PS2KeyboardMemory.sv(122) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(122): object \"ascii_E\" differs only in case from object \"ascii_e\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_F ascii_f PS2KeyboardMemory.sv(123) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(123): object \"ascii_F\" differs only in case from object \"ascii_f\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_G ascii_g PS2KeyboardMemory.sv(124) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(124): object \"ascii_G\" differs only in case from object \"ascii_g\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_H ascii_h PS2KeyboardMemory.sv(125) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(125): object \"ascii_H\" differs only in case from object \"ascii_h\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_I ascii_i PS2KeyboardMemory.sv(126) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(126): object \"ascii_I\" differs only in case from object \"ascii_i\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_J ascii_j PS2KeyboardMemory.sv(127) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(127): object \"ascii_J\" differs only in case from object \"ascii_j\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_K ascii_k PS2KeyboardMemory.sv(128) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(128): object \"ascii_K\" differs only in case from object \"ascii_k\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_L ascii_l PS2KeyboardMemory.sv(129) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(129): object \"ascii_L\" differs only in case from object \"ascii_l\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_M ascii_m PS2KeyboardMemory.sv(130) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(130): object \"ascii_M\" differs only in case from object \"ascii_m\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_N ascii_n PS2KeyboardMemory.sv(131) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(131): object \"ascii_N\" differs only in case from object \"ascii_n\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_O ascii_o PS2KeyboardMemory.sv(132) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(132): object \"ascii_O\" differs only in case from object \"ascii_o\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_P ascii_p PS2KeyboardMemory.sv(133) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(133): object \"ascii_P\" differs only in case from object \"ascii_p\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Q ascii_q PS2KeyboardMemory.sv(134) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(134): object \"ascii_Q\" differs only in case from object \"ascii_q\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_R ascii_r PS2KeyboardMemory.sv(135) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(135): object \"ascii_R\" differs only in case from object \"ascii_r\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_S ascii_s PS2KeyboardMemory.sv(136) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(136): object \"ascii_S\" differs only in case from object \"ascii_s\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_T ascii_t PS2KeyboardMemory.sv(137) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(137): object \"ascii_T\" differs only in case from object \"ascii_t\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_U ascii_u PS2KeyboardMemory.sv(138) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(138): object \"ascii_U\" differs only in case from object \"ascii_u\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_V ascii_v PS2KeyboardMemory.sv(139) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(139): object \"ascii_V\" differs only in case from object \"ascii_v\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_W ascii_w PS2KeyboardMemory.sv(140) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(140): object \"ascii_W\" differs only in case from object \"ascii_w\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_X ascii_x PS2KeyboardMemory.sv(141) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(141): object \"ascii_X\" differs only in case from object \"ascii_x\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Y ascii_y PS2KeyboardMemory.sv(142) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(142): object \"ascii_Y\" differs only in case from object \"ascii_y\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ascii_Z ascii_z PS2KeyboardMemory.sv(143) " "Verilog HDL Declaration information at PS2KeyboardMemory.sv(143): object \"ascii_Z\" differs only in case from object \"ascii_z\" in the same scope" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardMemoryCodes (SystemVerilog) " "Found design unit 1: PS2KeyboardMemoryCodes (SystemVerilog)" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228591150 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardMemory " "Found entity 1: PS2KeyboardMemory" {  } { { "../../HDL/PS2KeyboardMemory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228591150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228591150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PS2KeyboardTest " "Elaborating entity \"PS2KeyboardTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533228591196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Keyboard PS2Keyboard:ps2kb " "Elaborating entity \"PS2Keyboard\" for hierarchy \"PS2Keyboard:ps2kb\"" {  } { { "Main.sv" "ps2kb" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533228591203 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2Keyboard.sv(123) " "Verilog HDL Case Statement information at PS2Keyboard.sv(123): all case item expressions in this case statement are onehot" {  } { { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533228591205 "|PS2KeyboardTest|PS2Keyboard:ps2kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output7Seg Output7Seg:seg0 " "Elaborating entity \"Output7Seg\" for hierarchy \"Output7Seg:seg0\"" {  } { { "Main.sv" "seg0" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533228591218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ghp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ghp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ghp " "Found entity 1: sld_ela_trigger_ghp" {  } { { "db/sld_ela_trigger_ghp.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/sld_ela_trigger_ghp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228592362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228592362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c " "Found entity 1: sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c" {  } { { "db/sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/sld_reserved_PS2KeyboardTest_auto_signaltap_0_1_b01c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228592522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228592522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah24 " "Found entity 1: altsyncram_ah24" {  } { { "db/altsyncram_ah24.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/altsyncram_ah24.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228593609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228593609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228593804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228593804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qb " "Found entity 1: mux_9qb" {  } { { "db/mux_9qb.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/mux_9qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228593841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228593841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228593943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228593943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228593986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228593986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cntr_mcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228594272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228594272 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533228594850 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533228595033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.08.02.12:49:58 Progress: Loading sld767d1e55/alt_sld_fab_wrapper_hw.tcl " "2018.08.02.12:49:58 Progress: Loading sld767d1e55/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228598745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228600591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228600735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228601689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228601852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228602004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228602180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228602184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228602185 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1533228602852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld767d1e55/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld767d1e55/alt_sld_fab.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/db/ip/sld767d1e55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533228603624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228603624 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|PS2KeyboardTest\|PS2Keyboard:ps2kb\|state " "Flipped 1 bits in user-encoded state machine \|PS2KeyboardTest\|PS2Keyboard:ps2kb\|state" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228605030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 18 -1 0 } } { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 54 -1 0 } } { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 20 -1 0 } } { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 71 -1 0 } } { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 27 -1 0 } } { "../../HDL/PS2Keyboard.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533228605324 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1533228605325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533228605464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533228605897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/output_files/PS2KeyboardTest.map.smsg " "Generated suppressed messages file /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/output_files/PS2KeyboardTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228606240 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1533228607732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533228607870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533228607870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2137 " "Implemented 2137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533228608183 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533228608183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1726 " "Implemented 1726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533228608183 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1533228608183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533228608183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533228608196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  2 12:50:08 2018 " "Processing ended: Thu Aug  2 12:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533228608196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533228608196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533228608196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533228608196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1533228609115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533228609116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  2 12:50:08 2018 " "Processing started: Thu Aug  2 12:50:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533228609116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533228609116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533228609116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1533228609150 ""}
{ "Info" "0" "" "Project  = PS2KeyboardTest" {  } {  } 0 0 "Project  = PS2KeyboardTest" 0 0 "Fitter" 0 0 1533228609150 ""}
{ "Info" "0" "" "Revision = PS2KeyboardTest" {  } {  } 0 0 "Revision = PS2KeyboardTest" 0 0 "Fitter" 0 0 1533228609151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1533228609270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1533228609271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PS2KeyboardTest EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"PS2KeyboardTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533228609300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533228609396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533228609396 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533228609818 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533228609826 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533228610076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533228610076 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533228610090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533228610090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533228610090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533228610090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/imaustyn/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533228610090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533228610090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1533228610095 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1533228610556 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533228611782 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533228611782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533228611782 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1533228611782 ""}
{ "Info" "ISTA_SDC_FOUND" "PS2KeyboardTest.out.sdc " "Reading SDC File: 'PS2KeyboardTest.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533228611800 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1533228611801 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1533228611832 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 120.000         clk2 " " 120.000         clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "74028.000      PS2_CLK " "74028.000      PS2_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533228611833 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1533228611833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533228612256 ""}  } { { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 15488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533228612256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533228612256 ""}  } { { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533228612256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2  " "Automatically promoted node clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533228612256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk2~0 " "Destination node clk2~0" {  } { { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533228612256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533228612256 ""}  } { { "Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/Main.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533228612256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533228612256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 3359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533228612256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533228612256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533228612256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533228612256 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 0 { 0 ""} 0 2606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533228612256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533228612761 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533228612764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533228612764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533228612769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533228612775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533228612781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533228612781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533228612784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533228613075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1533228613081 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533228613081 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533228613564 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1533228613572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533228617180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533228617857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533228617930 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533228624348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533228624348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533228625034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1533228633571 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533228633571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1533228635246 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1533228635246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1533228635246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533228635248 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.61 " "Total time spent on timing analysis during the Fitter is 2.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1533228635554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533228635678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533228636475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533228636478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533228637194 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533228639191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/output_files/PS2KeyboardTest.fit.smsg " "Generated suppressed messages file /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/output_files/PS2KeyboardTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533228640232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1496 " "Peak virtual memory: 1496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533228641312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  2 12:50:41 2018 " "Processing ended: Thu Aug  2 12:50:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533228641312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533228641312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533228641312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533228641312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1533228642238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533228642238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  2 12:50:42 2018 " "Processing started: Thu Aug  2 12:50:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533228642238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1533228642238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1533228642239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1533228642517 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1533228646035 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1533228646138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533228646419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  2 12:50:46 2018 " "Processing ended: Thu Aug  2 12:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533228646419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533228646419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533228646419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1533228646419 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1533228646578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1533228647322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533228647323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  2 12:50:47 2018 " "Processing started: Thu Aug  2 12:50:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533228647323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1533228647323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PS2KeyboardTest -c PS2KeyboardTest " "Command: quartus_sta PS2KeyboardTest -c PS2KeyboardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1533228647323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1533228647362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1533228647529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1533228647529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228647605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228647605 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533228648335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533228648335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533228648335 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1533228648335 ""}
{ "Info" "ISTA_SDC_FOUND" "PS2KeyboardTest.out.sdc " "Reading SDC File: 'PS2KeyboardTest.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1533228648359 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1533228648359 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1533228648386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1533228648392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.241 " "Worst-case setup slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 clk  " "    0.241               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.024               0.000 clk2  " "    2.024               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.481               0.000 altera_reserved_tck  " "   42.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228648509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk2  " "    0.403               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228648530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.004 " "Worst-case recovery slack is 94.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.004               0.000 altera_reserved_tck  " "   94.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228648537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.455 " "Worst-case removal slack is 1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455               0.000 altera_reserved_tck  " "    1.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228648543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 clk  " "    9.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.750               0.000 clk2  " "   59.750               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "74024.000               0.000 PS2_CLK  " "74024.000               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228648545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228648545 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 88.097 ns " "Worst Case Available Settling Time: 88.097 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228648691 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1533228648691 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1533228648696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1533228648727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1533228649558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.494 " "Worst-case setup slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 clk  " "    0.494               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.502               0.000 clk2  " "    2.502               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.114               0.000 altera_reserved_tck  " "   43.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228649852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk2  " "    0.354               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228649871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.482 " "Worst-case recovery slack is 94.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.482               0.000 altera_reserved_tck  " "   94.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228649875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.310 " "Worst-case removal slack is 1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 altera_reserved_tck  " "    1.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228649880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.496               0.000 altera_reserved_tck  " "   49.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.778               0.000 clk2  " "   59.778               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "74024.000               0.000 PS2_CLK  " "74024.000               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228649883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228649883 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 88.905 ns " "Worst Case Available Settling Time: 88.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228649994 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1533228649994 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1533228649999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.771 " "Worst-case setup slack is 0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 clk  " "    0.771               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.537               0.000 clk2  " "    3.537               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.463               0.000 altera_reserved_tck  " "   46.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228650220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk  " "    0.155               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 altera_reserved_tck  " "    0.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk2  " "    0.179               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228650238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.755 " "Worst-case recovery slack is 96.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.755               0.000 altera_reserved_tck  " "   96.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228650244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228650250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk  " "    9.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.733               0.000 clk2  " "   59.733               0.000 clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "74024.000               0.000 PS2_CLK  " "74024.000               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533228650256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1533228650256 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 93.608 ns " "Worst Case Available Settling Time: 93.608 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1533228650378 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1533228650378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1533228650688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1533228650688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533228650768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  2 12:50:50 2018 " "Processing ended: Thu Aug  2 12:50:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533228650768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533228650768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533228650768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1533228650768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1533228651654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533228651655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  2 12:50:51 2018 " "Processing started: Thu Aug  2 12:50:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533228651655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1533228651655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PS2KeyboardTest -c PS2KeyboardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1533228651655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1533228651968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_7_1200mv_85c_slow.svo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_7_1200mv_85c_slow.svo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228653395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_7_1200mv_0c_slow.svo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_7_1200mv_0c_slow.svo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228653579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_min_1200mv_0c_fast.svo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_min_1200mv_0c_fast.svo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228653767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest.svo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest.svo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228653959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_7_1200mv_85c_v_slow.sdo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_7_1200mv_85c_v_slow.sdo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228654247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_7_1200mv_0c_v_slow.sdo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_7_1200mv_0c_v_slow.sdo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228654534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_min_1200mv_0c_v_fast.sdo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_min_1200mv_0c_v_fast.sdo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228654814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PS2KeyboardTest_v.sdo /home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/ simulation " "Generated file PS2KeyboardTest_v.sdo in folder \"/home/imaustyn/Desktop/FPGAComputer/OtherTests/PS2KeyboardTest/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533228655121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1118 " "Peak virtual memory: 1118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533228657242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  2 12:50:57 2018 " "Processing ended: Thu Aug  2 12:50:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533228657242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533228657242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533228657242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1533228657242 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus Prime Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1533228657400 ""}
