
# Data Propagation Report

- **STAT1** : Number of instructions that hit unique coverpoints and update the signature.
- **STAT2** : Number of instructions that hit covepoints which are not unique but still update the signature
- **STAT3** : Number of instructions that hit a unique coverpoint but do not update signature
- **STAT4** : Number of multiple signature updates for the same coverpoint
- **STAT5** : Number of times the signature was overwritten

| Param                     | Value    |
|---------------------------|----------|
| XLEN                      | 32      |
| TEST_REGION               | [('0x800000f8', '0x800004c0')]      |
| SIG_REGION                | [('0x80002210', '0x80002330', '72 words')]      |
| COV_LABELS                | clrs32      |
| TEST_NAME                 | /scratch/git-repo/riscof/riscof_run/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs32-01.S    |
| Total Number of coverpoints| 137     |
| Total Coverpoints Hit     | 133      |
| Total Signature Updates   | 70      |
| STAT1                     | 68      |
| STAT2                     | 2      |
| STAT3                     | 0     |
| STAT4                     | 0     |
| STAT5                     | 0     |

## Details for STAT2:

```
Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x8000033c]:CLRS32 t6, t5
      [0x80000340]:sw t6, 56(ra)
 -- Signature Address: 0x800022ac Data: 0x0000001F
 -- Redundant Coverpoints hit by the op
      - opcode : clrs32
      - rs1 : x30
      - rd : x31
      - rs1_w0_val == 0




Op without unique coverpoint updates Signature
 -- Code Sequence:
      [0x800004a0]:CLRS32 t6, t5
      [0x800004a4]:sw t6, 172(ra)
 -- Signature Address: 0x80002320 Data: 0x00000004
 -- Redundant Coverpoints hit by the op
      - opcode : clrs32
      - rs1 : x30
      - rd : x31
      - rs1_w0_val == -67108865






```

## Details of STAT3

```


```

## Details of STAT4:

```

```

## Details of STAT5:



## Details of STAT1:

- The first column indicates the signature address and the data at that location in hexadecimal in the following format: 
  ```
  [Address]
  Data
  ```

- The second column captures all the coverpoints which have been captured by that particular signature location

- The third column captures all the insrtuctions since the time a coverpoint was
  hit to the point when a store to the signature was performed. Each line has
  the following format:
  ```
  [PC of instruction] : mnemonic
  ```
- The order in the table is based on the order of signatures occuring in the
  test. These need not necessarily be in increasing or decreasing order of the
  address in the signature region.

|s.no|        signature         |                                     coverpoints                                     |                               code                               |
|---:|--------------------------|-------------------------------------------------------------------------------------|------------------------------------------------------------------|
|   1|[0x80002210]<br>0x00000000|- opcode : clrs32<br> - rs1 : x27<br> - rd : x18<br> - rs1_w0_val == -2147483648<br> |[0x80000104]:CLRS32 s2, s11<br> [0x80000108]:sw s2, 0(a7)<br>     |
|   2|[0x80002214]<br>0x00000000|- rs1 : x5<br> - rd : x4<br> - rs1_w0_val == -1431655766<br>                         |[0x80000114]:CLRS32 tp, t0<br> [0x80000118]:sw tp, 4(a7)<br>      |
|   3|[0x80002218]<br>0x00000000|- rs1 : x22<br> - rd : x15<br> - rs1_w0_val == 1431655765<br>                        |[0x80000124]:CLRS32 a5, s6<br> [0x80000128]:sw a5, 8(a7)<br>      |
|   4|[0x8000221c]<br>0x00000000|- rs1 : x23<br> - rd : x24<br> - rs1_w0_val == 2147483647<br>                        |[0x80000134]:CLRS32 s8, s7<br> [0x80000138]:sw s8, 12(a7)<br>     |
|   5|[0x80002220]<br>0x00000000|- rs1 : x4<br> - rd : x21<br> - rs1_w0_val == -1073741825<br>                        |[0x80000144]:CLRS32 s5, tp<br> [0x80000148]:sw s5, 16(a7)<br>     |
|   6|[0x80002224]<br>0x00000001|- rs1 : x24<br> - rd : x25<br> - rs1_w0_val == -536870913<br>                        |[0x80000154]:CLRS32 s9, s8<br> [0x80000158]:sw s9, 20(a7)<br>     |
|   7|[0x80002228]<br>0x00000002|- rs1 : x19<br> - rd : x10<br> - rs1_w0_val == -268435457<br>                        |[0x80000164]:CLRS32 a0, s3<br> [0x80000168]:sw a0, 24(a7)<br>     |
|   8|[0x8000222c]<br>0x00000003|- rs1 : x25<br> - rd : x1<br> - rs1_w0_val == -134217729<br>                         |[0x80000174]:CLRS32 ra, s9<br> [0x80000178]:sw ra, 28(a7)<br>     |
|   9|[0x80002230]<br>0x00000000|- rs1 : x30<br> - rd : x0<br> - rs1_w0_val == -67108865<br>                          |[0x80000184]:CLRS32 zero, t5<br> [0x80000188]:sw zero, 32(a7)<br> |
|  10|[0x80002234]<br>0x00000005|- rs1 : x7<br> - rd : x28<br> - rs1_w0_val == -33554433<br>                          |[0x80000194]:CLRS32 t3, t2<br> [0x80000198]:sw t3, 36(a7)<br>     |
|  11|[0x80002238]<br>0x00000006|- rs1 : x29<br> - rd : x12<br> - rs1_w0_val == -16777217<br>                         |[0x800001a4]:CLRS32 a2, t4<br> [0x800001a8]:sw a2, 40(a7)<br>     |
|  12|[0x8000223c]<br>0x00000007|- rs1 : x1<br> - rd : x23<br> - rs1_w0_val == -8388609<br>                           |[0x800001b4]:CLRS32 s7, ra<br> [0x800001b8]:sw s7, 44(a7)<br>     |
|  13|[0x80002240]<br>0x00000008|- rs1 : x3<br> - rd : x2<br> - rs1_w0_val == -4194305<br>                            |[0x800001c4]:CLRS32 sp, gp<br> [0x800001c8]:sw sp, 48(a7)<br>     |
|  14|[0x80002244]<br>0x00000009|- rs1 : x8<br> - rd : x11<br> - rs1_w0_val == -2097153<br>                           |[0x800001d4]:CLRS32 a1, fp<br> [0x800001d8]:sw a1, 52(a7)<br>     |
|  15|[0x80002248]<br>0x0000000A|- rs1 : x21<br> - rd : x9<br> - rs1_w0_val == -1048577<br>                           |[0x800001e4]:CLRS32 s1, s5<br> [0x800001e8]:sw s1, 56(a7)<br>     |
|  16|[0x8000224c]<br>0x0000000B|- rs1 : x10<br> - rd : x19<br> - rs1_w0_val == -524289<br>                           |[0x800001f4]:CLRS32 s3, a0<br> [0x800001f8]:sw s3, 60(a7)<br>     |
|  17|[0x80002250]<br>0x0000000C|- rs1 : x15<br> - rd : x13<br> - rs1_w0_val == -262145<br>                           |[0x80000204]:CLRS32 a3, a5<br> [0x80000208]:sw a3, 64(a7)<br>     |
|  18|[0x80002254]<br>0x0000000D|- rs1 : x6<br> - rd : x27<br> - rs1_w0_val == -131073<br>                            |[0x80000214]:CLRS32 s11, t1<br> [0x80000218]:sw s11, 68(a7)<br>   |
|  19|[0x80002258]<br>0x0000000E|- rs1 : x11<br> - rd : x5<br> - rs1_w0_val == -65537<br>                             |[0x80000224]:CLRS32 t0, a1<br> [0x80000228]:sw t0, 72(a7)<br>     |
|  20|[0x8000225c]<br>0x0000000F|- rs1 : x26<br> - rd : x22<br> - rs1_w0_val == -32769<br>                            |[0x80000234]:CLRS32 s6, s10<br> [0x80000238]:sw s6, 76(a7)<br>    |
|  21|[0x80002260]<br>0x00000010|- rs1 : x2<br> - rd : x29<br> - rs1_w0_val == -16385<br>                             |[0x80000244]:CLRS32 t4, sp<br> [0x80000248]:sw t4, 80(a7)<br>     |
|  22|[0x80002264]<br>0x00000011|- rs1 : x13<br> - rd : x6<br> - rs1_w0_val == -8193<br>                              |[0x80000254]:CLRS32 t1, a3<br> [0x80000258]:sw t1, 84(a7)<br>     |
|  23|[0x80002268]<br>0x00000012|- rs1 : x18<br> - rd : x7<br> - rs1_w0_val == -4097<br>                              |[0x80000264]:CLRS32 t2, s2<br> [0x80000268]:sw t2, 88(a7)<br>     |
|  24|[0x8000226c]<br>0x00000013|- rs1 : x20<br> - rd : x8<br> - rs1_w0_val == -2049<br>                              |[0x80000274]:CLRS32 fp, s4<br> [0x80000278]:sw fp, 92(a7)<br>     |
|  25|[0x80002270]<br>0x00000014|- rs1 : x16<br> - rd : x14<br> - rs1_w0_val == -1025<br>                             |[0x80000280]:CLRS32 a4, a6<br> [0x80000284]:sw a4, 96(a7)<br>     |
|  26|[0x80002274]<br>0x00000015|- rs1 : x9<br> - rd : x26<br> - rs1_w0_val == -513<br>                               |[0x80000294]:CLRS32 s10, s1<br> [0x80000298]:sw s10, 0(ra)<br>    |
|  27|[0x80002278]<br>0x0000001F|- rs1 : x0<br> - rd : x3<br> - rs1_w0_val == 0<br>                                   |[0x800002a0]:CLRS32 gp, zero<br> [0x800002a4]:sw gp, 4(ra)<br>    |
|  28|[0x8000227c]<br>0x00000017|- rs1 : x14<br> - rd : x20<br> - rs1_w0_val == -129<br>                              |[0x800002ac]:CLRS32 s4, a4<br> [0x800002b0]:sw s4, 8(ra)<br>      |
|  29|[0x80002280]<br>0x00000018|- rs1 : x17<br> - rd : x16<br> - rs1_w0_val == -65<br>                               |[0x800002b8]:CLRS32 a6, a7<br> [0x800002bc]:sw a6, 12(ra)<br>     |
|  30|[0x80002284]<br>0x00000019|- rs1 : x12<br> - rd : x17<br> - rs1_w0_val == -33<br>                               |[0x800002c4]:CLRS32 a7, a2<br> [0x800002c8]:sw a7, 16(ra)<br>     |
|  31|[0x80002288]<br>0x0000001A|- rs1 : x28<br> - rd : x30<br> - rs1_w0_val == -17<br>                               |[0x800002d0]:CLRS32 t5, t3<br> [0x800002d4]:sw t5, 20(ra)<br>     |
|  32|[0x8000228c]<br>0x0000001B|- rs1 : x31<br> - rs1_w0_val == -9<br>                                               |[0x800002dc]:CLRS32 s6, t6<br> [0x800002e0]:sw s6, 24(ra)<br>     |
|  33|[0x80002290]<br>0x0000001C|- rd : x31<br> - rs1_w0_val == -5<br>                                                |[0x800002e8]:CLRS32 t6, t5<br> [0x800002ec]:sw t6, 28(ra)<br>     |
|  34|[0x80002294]<br>0x0000001D|- rs1_w0_val == -3<br>                                                               |[0x800002f4]:CLRS32 t6, t5<br> [0x800002f8]:sw t6, 32(ra)<br>     |
|  35|[0x80002298]<br>0x0000001E|- rs1_w0_val == -2<br>                                                               |[0x80000300]:CLRS32 t6, t5<br> [0x80000304]:sw t6, 36(ra)<br>     |
|  36|[0x8000229c]<br>0x00000000|- rs1_w0_val == 1073741824<br>                                                       |[0x8000030c]:CLRS32 t6, t5<br> [0x80000310]:sw t6, 40(ra)<br>     |
|  37|[0x800022a0]<br>0x00000001|- rs1_w0_val == 536870912<br>                                                        |[0x80000318]:CLRS32 t6, t5<br> [0x8000031c]:sw t6, 44(ra)<br>     |
|  38|[0x800022a4]<br>0x0000001D|- rs1_w0_val == 2<br>                                                                |[0x80000324]:CLRS32 t6, t5<br> [0x80000328]:sw t6, 48(ra)<br>     |
|  39|[0x800022a8]<br>0x0000001E|- rs1_w0_val == 1<br>                                                                |[0x80000330]:CLRS32 t6, t5<br> [0x80000334]:sw t6, 52(ra)<br>     |
|  40|[0x800022b0]<br>0x0000001F|- rs1_w0_val == -1<br>                                                               |[0x80000348]:CLRS32 t6, t5<br> [0x8000034c]:sw t6, 60(ra)<br>     |
|  41|[0x800022b4]<br>0x00000002|- rs1_w0_val == 268435456<br>                                                        |[0x80000354]:CLRS32 t6, t5<br> [0x80000358]:sw t6, 64(ra)<br>     |
|  42|[0x800022b8]<br>0x00000003|- rs1_w0_val == 134217728<br>                                                        |[0x80000360]:CLRS32 t6, t5<br> [0x80000364]:sw t6, 68(ra)<br>     |
|  43|[0x800022bc]<br>0x00000004|- rs1_w0_val == 67108864<br>                                                         |[0x8000036c]:CLRS32 t6, t5<br> [0x80000370]:sw t6, 72(ra)<br>     |
|  44|[0x800022c0]<br>0x00000005|- rs1_w0_val == 33554432<br>                                                         |[0x80000378]:CLRS32 t6, t5<br> [0x8000037c]:sw t6, 76(ra)<br>     |
|  45|[0x800022c4]<br>0x00000006|- rs1_w0_val == 16777216<br>                                                         |[0x80000384]:CLRS32 t6, t5<br> [0x80000388]:sw t6, 80(ra)<br>     |
|  46|[0x800022c8]<br>0x00000007|- rs1_w0_val == 8388608<br>                                                          |[0x80000390]:CLRS32 t6, t5<br> [0x80000394]:sw t6, 84(ra)<br>     |
|  47|[0x800022cc]<br>0x00000008|- rs1_w0_val == 4194304<br>                                                          |[0x8000039c]:CLRS32 t6, t5<br> [0x800003a0]:sw t6, 88(ra)<br>     |
|  48|[0x800022d0]<br>0x00000009|- rs1_w0_val == 2097152<br>                                                          |[0x800003a8]:CLRS32 t6, t5<br> [0x800003ac]:sw t6, 92(ra)<br>     |
|  49|[0x800022d4]<br>0x0000000A|- rs1_w0_val == 1048576<br>                                                          |[0x800003b4]:CLRS32 t6, t5<br> [0x800003b8]:sw t6, 96(ra)<br>     |
|  50|[0x800022d8]<br>0x0000000B|- rs1_w0_val == 524288<br>                                                           |[0x800003c0]:CLRS32 t6, t5<br> [0x800003c4]:sw t6, 100(ra)<br>    |
|  51|[0x800022dc]<br>0x0000000C|- rs1_w0_val == 262144<br>                                                           |[0x800003cc]:CLRS32 t6, t5<br> [0x800003d0]:sw t6, 104(ra)<br>    |
|  52|[0x800022e0]<br>0x0000000D|- rs1_w0_val == 131072<br>                                                           |[0x800003d8]:CLRS32 t6, t5<br> [0x800003dc]:sw t6, 108(ra)<br>    |
|  53|[0x800022e4]<br>0x0000000E|- rs1_w0_val == 65536<br>                                                            |[0x800003e4]:CLRS32 t6, t5<br> [0x800003e8]:sw t6, 112(ra)<br>    |
|  54|[0x800022e8]<br>0x0000000F|- rs1_w0_val == 32768<br>                                                            |[0x800003f0]:CLRS32 t6, t5<br> [0x800003f4]:sw t6, 116(ra)<br>    |
|  55|[0x800022ec]<br>0x00000010|- rs1_w0_val == 16384<br>                                                            |[0x800003fc]:CLRS32 t6, t5<br> [0x80000400]:sw t6, 120(ra)<br>    |
|  56|[0x800022f0]<br>0x00000011|- rs1_w0_val == 8192<br>                                                             |[0x80000408]:CLRS32 t6, t5<br> [0x8000040c]:sw t6, 124(ra)<br>    |
|  57|[0x800022f4]<br>0x00000012|- rs1_w0_val == 4096<br>                                                             |[0x80000414]:CLRS32 t6, t5<br> [0x80000418]:sw t6, 128(ra)<br>    |
|  58|[0x800022f8]<br>0x00000013|- rs1_w0_val == 2048<br>                                                             |[0x80000424]:CLRS32 t6, t5<br> [0x80000428]:sw t6, 132(ra)<br>    |
|  59|[0x800022fc]<br>0x00000014|- rs1_w0_val == 1024<br>                                                             |[0x80000430]:CLRS32 t6, t5<br> [0x80000434]:sw t6, 136(ra)<br>    |
|  60|[0x80002300]<br>0x00000015|- rs1_w0_val == 512<br>                                                              |[0x8000043c]:CLRS32 t6, t5<br> [0x80000440]:sw t6, 140(ra)<br>    |
|  61|[0x80002304]<br>0x00000016|- rs1_w0_val == 256<br>                                                              |[0x80000448]:CLRS32 t6, t5<br> [0x8000044c]:sw t6, 144(ra)<br>    |
|  62|[0x80002308]<br>0x00000017|- rs1_w0_val == 128<br>                                                              |[0x80000454]:CLRS32 t6, t5<br> [0x80000458]:sw t6, 148(ra)<br>    |
|  63|[0x8000230c]<br>0x00000018|- rs1_w0_val == 64<br>                                                               |[0x80000460]:CLRS32 t6, t5<br> [0x80000464]:sw t6, 152(ra)<br>    |
|  64|[0x80002310]<br>0x00000019|- rs1_w0_val == 32<br>                                                               |[0x8000046c]:CLRS32 t6, t5<br> [0x80000470]:sw t6, 156(ra)<br>    |
|  65|[0x80002314]<br>0x0000001A|- rs1_w0_val == 16<br>                                                               |[0x80000478]:CLRS32 t6, t5<br> [0x8000047c]:sw t6, 160(ra)<br>    |
|  66|[0x80002318]<br>0x0000001B|- rs1_w0_val == 8<br>                                                                |[0x80000484]:CLRS32 t6, t5<br> [0x80000488]:sw t6, 164(ra)<br>    |
|  67|[0x8000231c]<br>0x0000001C|- rs1_w0_val == 4<br>                                                                |[0x80000490]:CLRS32 t6, t5<br> [0x80000494]:sw t6, 168(ra)<br>    |
|  68|[0x80002324]<br>0x00000016|- rs1_w0_val == -257<br>                                                             |[0x800004ac]:CLRS32 t6, t5<br> [0x800004b0]:sw t6, 176(ra)<br>    |
