{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 02:20:16 2013 " "Info: Processing started: Sat Oct 12 02:20:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Test1 -c Test1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Test1 -c Test1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MultiPlexed7Seg:inst\|inst38 " "Info: Detected ripple clock \"MultiPlexed7Seg:inst\|inst38\" as buffer" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MultiPlexed7Seg:inst\|inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] register MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 136.24 MHz 7.34 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 136.24 MHz between source register \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]\" and destination register \"MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]\" (period= 7.34 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns + Longest register register " "Info: + Longest register to register delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LC_X6_Y5_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N0; Fanout = 6; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 1.380 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LC_X6_Y6_N0 1 " "Info: 2: + IC(1.266 ns) + CELL(0.114 ns) = 1.380 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.114 ns) 2.694 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LC_X5_Y5_N9 1 " "Info: 3: + IC(1.200 ns) + CELL(0.114 ns) = 2.694 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.114 ns) 3.501 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X6_Y5_N9 1 " "Info: 4: + IC(0.693 ns) + CELL(0.114 ns) = 3.501 ns; Loc. = LC_X6_Y5_N9; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 4.526 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LC_X6_Y5_N8 17 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.526 ns; Loc. = LC_X6_Y5_N8; Fanout = 17; COMB Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(1.225 ns) 7.079 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LC_X6_Y6_N6 5 " "Info: 6: + IC(1.328 ns) + CELL(1.225 ns) = 7.079 ns; Loc. = LC_X6_Y6_N6; Fanout = 5; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 30.47 % ) " "Info: Total cell delay = 2.157 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 69.53 % ) " "Info: Total interconnect delay = 4.922 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.266ns 1.200ns 0.693ns 0.435ns 1.328ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 2 REG LC_X6_Y6_N6 5 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X6_Y6_N6; Fanout = 5; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 2 REG LC_X6_Y5_N0 6 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X6_Y5_N0; Fanout = 6; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.266ns 1.200ns 0.693ns 0.435ns 1.328ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { CLK MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED1 MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 16.502 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED1\" through register \"MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]\" is 16.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.648 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 320 368 536 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns MultiPlexed7Seg:inst\|inst38 2 REG LC_X5_Y5_N6 2 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y5_N6; Fanout = 2; REG Node = 'MultiPlexed7Seg:inst\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { CLK MultiPlexed7Seg:inst|inst38 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Test/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.811 ns) + CELL(0.711 ns) 8.648 ns MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 3 REG LC_X11_Y18_N1 12 " "Info: 3: + IC(4.811 ns) + CELL(0.711 ns) = 8.648 ns; Loc. = LC_X11_Y18_N1; Fanout = 12; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.02 % ) " "Info: Total cell delay = 3.115 ns ( 36.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.533 ns ( 63.98 % ) " "Info: Total interconnect delay = 5.533 ns ( 63.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CLK MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|inst38 {} MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.722ns 4.811ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.630 ns + Longest register pin " "Info: + Longest register to pin delay is 7.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 1 REG LC_X11_Y18_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y18_N1; Fanout = 12; REG Node = 'MultiPlexed7Seg:inst\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.590 ns) 1.260 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~18 2 COMB LC_X11_Y18_N5 2 " "Info: 2: + IC(0.670 ns) + CELL(0.590 ns) = 1.260 ns; Loc. = LC_X11_Y18_N5; Fanout = 2; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.442 ns) 2.112 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19 3 COMB LC_X11_Y18_N6 3 " "Info: 3: + IC(0.410 ns) + CELL(0.442 ns) = 2.112 ns; Loc. = LC_X11_Y18_N6; Fanout = 3; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.108 ns) 7.630 ns LED1 4 PIN PIN_197 0 " "Info: 4: + IC(3.410 ns) + CELL(2.108 ns) = 7.630 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 208 760 936 224 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 41.15 % ) " "Info: Total cell delay = 3.140 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 58.85 % ) " "Info: Total interconnect delay = 4.490 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.670ns 0.410ns 3.410ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CLK MultiPlexed7Seg:inst|inst38 MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CLK {} CLK~out0 {} MultiPlexed7Seg:inst|inst38 {} MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.722ns 4.811ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.630 ns" { MultiPlexed7Seg:inst|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~18 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.670ns 0.410ns 3.410ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s2 LED1 16.464 ns Longest " "Info: Longest tpd from source pin \"s2\" to destination pin \"LED1\" is 16.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns s2 1 PIN PIN_113 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_113; Fanout = 2; PIN Node = 's2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 288 384 552 304 "s2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.591 ns) + CELL(0.114 ns) 10.180 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|_~144 2 COMB LC_X11_Y18_N7 1 " "Info: 2: + IC(8.591 ns) + CELL(0.114 ns) = 10.180 ns; Loc. = LC_X11_Y18_N7; Fanout = 1; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|_~144'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.705 ns" { s2 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.292 ns) 10.946 ns MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19 3 COMB LC_X11_Y18_N6 3 " "Info: 3: + IC(0.474 ns) + CELL(0.292 ns) = 10.946 ns; Loc. = LC_X11_Y18_N6; Fanout = 3; COMB Node = 'MultiPlexed7Seg:inst\|lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Test/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(2.108 ns) 16.464 ns LED1 4 PIN PIN_197 0 " "Info: 4: + IC(3.410 ns) + CELL(2.108 ns) = 16.464 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "../TRex-Multiplex-7Seg/Test1.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/Test1.bdf" { { 208 760 936 224 "LED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.989 ns ( 24.23 % ) " "Info: Total cell delay = 3.989 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.475 ns ( 75.77 % ) " "Info: Total interconnect delay = 12.475 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.464 ns" { s2 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 LED1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.464 ns" { s2 {} s2~out0 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|_~144 {} MultiPlexed7Seg:inst|lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[1]~19 {} LED1 {} } { 0.000ns 0.000ns 8.591ns 0.474ns 3.410ns } { 0.000ns 1.475ns 0.114ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 02:20:16 2013 " "Info: Processing ended: Sat Oct 12 02:20:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
