library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 4
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (2 downto 0);
begin
  o <= n2362_o;
  -- vhdl_source/peres.vhdl:13:17
  n2353_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2354_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2355_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2356_o <= n2354_o xor n2355_o;
  -- vhdl_source/peres.vhdl:15:17
  n2357_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2358_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2359_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2360_o <= n2358_o and n2359_o;
  -- vhdl_source/peres.vhdl:15:21
  n2361_o <= n2357_o xor n2360_o;
  n2362_o <= n2353_o & n2356_o & n2361_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1849 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1857 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1865 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1873 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1881 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1889 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1897 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1905 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1913 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1925 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1933 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1941 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1949 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1957 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1965 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1973 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1981 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1993 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2004 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2015 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2026 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2037 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2048 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2059 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic_vector (1 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2070 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2081 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2092 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic_vector (1 downto 0);
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2102 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (1 downto 0);
  signal n2111_o : std_logic;
  signal n2112_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2113 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (1 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2124 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (1 downto 0);
  signal n2133_o : std_logic;
  signal n2134_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2135 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (1 downto 0);
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2146 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2157 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (1 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2168 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2179 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2190 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2201 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2209 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2217 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2225 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2233 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2241 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2249 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2257 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2269 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2277 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2285 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2293 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2301 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2309 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2317 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2325 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2333 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (9 downto 0);
  signal n2339_o : std_logic_vector (9 downto 0);
  signal n2340_o : std_logic_vector (9 downto 0);
  signal n2341_o : std_logic_vector (9 downto 0);
  signal n2342_o : std_logic_vector (9 downto 0);
  signal n2343_o : std_logic_vector (9 downto 0);
  signal n2344_o : std_logic_vector (9 downto 0);
  signal n2345_o : std_logic_vector (9 downto 0);
  signal n2346_o : std_logic_vector (9 downto 0);
  signal n2347_o : std_logic_vector (9 downto 0);
  signal n2348_o : std_logic_vector (9 downto 0);
  signal n2349_o : std_logic_vector (9 downto 0);
  signal n2350_o : std_logic_vector (9 downto 0);
  signal n2351_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2338_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2339_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2340_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2341_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2342_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2343_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2344_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2345_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2346_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2347_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2348_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2349_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2350_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2351_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1846_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1847_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1849 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1848_o,
    o => gen1_n1_cnot1_j_o);
  n1852_o <= gen1_n1_cnot1_j_n1849 (1);
  n1853_o <= gen1_n1_cnot1_j_n1849 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1854_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1855_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1857 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1856_o,
    o => gen1_n2_cnot1_j_o);
  n1860_o <= gen1_n2_cnot1_j_n1857 (1);
  n1861_o <= gen1_n2_cnot1_j_n1857 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1862_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1863_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1865 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1864_o,
    o => gen1_n3_cnot1_j_o);
  n1868_o <= gen1_n3_cnot1_j_n1865 (1);
  n1869_o <= gen1_n3_cnot1_j_n1865 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1870_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1871_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1873 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1872_o,
    o => gen1_n4_cnot1_j_o);
  n1876_o <= gen1_n4_cnot1_j_n1873 (1);
  n1877_o <= gen1_n4_cnot1_j_n1873 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1878_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1879_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1881 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1880_o,
    o => gen1_n5_cnot1_j_o);
  n1884_o <= gen1_n5_cnot1_j_n1881 (1);
  n1885_o <= gen1_n5_cnot1_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1886_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1887_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1889 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1888_o,
    o => gen1_n6_cnot1_j_o);
  n1892_o <= gen1_n6_cnot1_j_n1889 (1);
  n1893_o <= gen1_n6_cnot1_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1894_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1895_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1897 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1896_o,
    o => gen1_n7_cnot1_j_o);
  n1900_o <= gen1_n7_cnot1_j_n1897 (1);
  n1901_o <= gen1_n7_cnot1_j_n1897 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1902_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1903_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1905 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1904_o,
    o => gen1_n8_cnot1_j_o);
  n1908_o <= gen1_n8_cnot1_j_n1905 (1);
  n1909_o <= gen1_n8_cnot1_j_n1905 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1910_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1911_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1913 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1912_o,
    o => gen1_n9_cnot1_j_o);
  n1916_o <= gen1_n9_cnot1_j_n1913 (1);
  n1917_o <= gen1_n9_cnot1_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1918_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1919_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1920_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1921_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1922_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1923_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1925 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1924_o,
    o => gen2_n9_cnot2_j_o);
  n1928_o <= gen2_n9_cnot2_j_n1925 (1);
  n1929_o <= gen2_n9_cnot2_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1930_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1931_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1933 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1932_o,
    o => gen2_n8_cnot2_j_o);
  n1936_o <= gen2_n8_cnot2_j_n1933 (1);
  n1937_o <= gen2_n8_cnot2_j_n1933 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1938_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1939_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1940_o <= n1938_o & n1939_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1941 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1940_o,
    o => gen2_n7_cnot2_j_o);
  n1944_o <= gen2_n7_cnot2_j_n1941 (1);
  n1945_o <= gen2_n7_cnot2_j_n1941 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1946_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1947_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1949 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1948_o,
    o => gen2_n6_cnot2_j_o);
  n1952_o <= gen2_n6_cnot2_j_n1949 (1);
  n1953_o <= gen2_n6_cnot2_j_n1949 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1954_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1955_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1957 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1956_o,
    o => gen2_n5_cnot2_j_o);
  n1960_o <= gen2_n5_cnot2_j_n1957 (1);
  n1961_o <= gen2_n5_cnot2_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1962_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1963_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1965 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1964_o,
    o => gen2_n4_cnot2_j_o);
  n1968_o <= gen2_n4_cnot2_j_n1965 (1);
  n1969_o <= gen2_n4_cnot2_j_n1965 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1970_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1971_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1973 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1972_o,
    o => gen2_n3_cnot2_j_o);
  n1976_o <= gen2_n3_cnot2_j_n1973 (1);
  n1977_o <= gen2_n3_cnot2_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1978_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1979_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1980_o <= n1978_o & n1979_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1981 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1980_o,
    o => gen2_n2_cnot2_j_o);
  n1984_o <= gen2_n2_cnot2_j_n1981 (1);
  n1985_o <= gen2_n2_cnot2_j_n1981 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1986_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1987_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1988_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1989_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1991_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1993 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1992_o,
    o => gen3_n1_ccnot3_j_o);
  n1996_o <= gen3_n1_ccnot3_j_n1993 (2);
  n1997_o <= gen3_n1_ccnot3_j_n1993 (1);
  n1998_o <= gen3_n1_ccnot3_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1999_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2000_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2001_o <= n1999_o & n2000_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2002_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2004 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2003_o,
    o => gen3_n2_ccnot3_j_o);
  n2007_o <= gen3_n2_ccnot3_j_n2004 (2);
  n2008_o <= gen3_n2_ccnot3_j_n2004 (1);
  n2009_o <= gen3_n2_ccnot3_j_n2004 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2010_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2011_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2013_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2015 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2014_o,
    o => gen3_n3_ccnot3_j_o);
  n2018_o <= gen3_n3_ccnot3_j_n2015 (2);
  n2019_o <= gen3_n3_ccnot3_j_n2015 (1);
  n2020_o <= gen3_n3_ccnot3_j_n2015 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2021_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2022_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2024_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2025_o <= n2023_o & n2024_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2026 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2025_o,
    o => gen3_n4_ccnot3_j_o);
  n2029_o <= gen3_n4_ccnot3_j_n2026 (2);
  n2030_o <= gen3_n4_ccnot3_j_n2026 (1);
  n2031_o <= gen3_n4_ccnot3_j_n2026 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2032_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2033_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2035_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2037 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2036_o,
    o => gen3_n5_ccnot3_j_o);
  n2040_o <= gen3_n5_ccnot3_j_n2037 (2);
  n2041_o <= gen3_n5_ccnot3_j_n2037 (1);
  n2042_o <= gen3_n5_ccnot3_j_n2037 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2043_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2044_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2046_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2048 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2047_o,
    o => gen3_n6_ccnot3_j_o);
  n2051_o <= gen3_n6_ccnot3_j_n2048 (2);
  n2052_o <= gen3_n6_ccnot3_j_n2048 (1);
  n2053_o <= gen3_n6_ccnot3_j_n2048 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2054_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2055_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2057_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2058_o <= n2056_o & n2057_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2059 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2058_o,
    o => gen3_n7_ccnot3_j_o);
  n2062_o <= gen3_n7_ccnot3_j_n2059 (2);
  n2063_o <= gen3_n7_ccnot3_j_n2059 (1);
  n2064_o <= gen3_n7_ccnot3_j_n2059 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2065_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2066_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2067_o <= n2065_o & n2066_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2068_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2070 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2069_o,
    o => gen3_n8_ccnot3_j_o);
  n2073_o <= gen3_n8_ccnot3_j_n2070 (2);
  n2074_o <= gen3_n8_ccnot3_j_n2070 (1);
  n2075_o <= gen3_n8_ccnot3_j_n2070 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2076_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2077_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2079_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2080_o <= n2078_o & n2079_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2081 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2080_o,
    o => gen3_n9_ccnot3_j_o);
  n2084_o <= gen3_n9_ccnot3_j_n2081 (2);
  n2085_o <= gen3_n9_ccnot3_j_n2081 (1);
  n2086_o <= gen3_n9_ccnot3_j_n2081 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2087_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2088_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2089_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2090_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2091_o <= n2089_o & n2090_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2092 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2091_o,
    o => cnot_4_o);
  n2095_o <= cnot_4_n2092 (1);
  n2096_o <= cnot_4_n2092 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2097_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2098_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2099_o <= n2097_o & n2098_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2100_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2102 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2101_o,
    o => gen4_n8_peres4_j_o);
  n2105_o <= gen4_n8_peres4_j_n2102 (2);
  n2106_o <= gen4_n8_peres4_j_n2102 (1);
  n2107_o <= gen4_n8_peres4_j_n2102 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2108_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2109_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2111_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2112_o <= n2110_o & n2111_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2113 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2112_o,
    o => gen4_n7_peres4_j_o);
  n2116_o <= gen4_n7_peres4_j_n2113 (2);
  n2117_o <= gen4_n7_peres4_j_n2113 (1);
  n2118_o <= gen4_n7_peres4_j_n2113 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2119_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2120_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2122_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2123_o <= n2121_o & n2122_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2124 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2123_o,
    o => gen4_n6_peres4_j_o);
  n2127_o <= gen4_n6_peres4_j_n2124 (2);
  n2128_o <= gen4_n6_peres4_j_n2124 (1);
  n2129_o <= gen4_n6_peres4_j_n2124 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2130_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2131_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2133_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2134_o <= n2132_o & n2133_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2135 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2134_o,
    o => gen4_n5_peres4_j_o);
  n2138_o <= gen4_n5_peres4_j_n2135 (2);
  n2139_o <= gen4_n5_peres4_j_n2135 (1);
  n2140_o <= gen4_n5_peres4_j_n2135 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2141_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2142_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2144_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2146 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2145_o,
    o => gen4_n4_peres4_j_o);
  n2149_o <= gen4_n4_peres4_j_n2146 (2);
  n2150_o <= gen4_n4_peres4_j_n2146 (1);
  n2151_o <= gen4_n4_peres4_j_n2146 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2152_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2153_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2155_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2156_o <= n2154_o & n2155_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2157 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2156_o,
    o => gen4_n3_peres4_j_o);
  n2160_o <= gen4_n3_peres4_j_n2157 (2);
  n2161_o <= gen4_n3_peres4_j_n2157 (1);
  n2162_o <= gen4_n3_peres4_j_n2157 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2163_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2164_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2166_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2168 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2167_o,
    o => gen4_n2_peres4_j_o);
  n2171_o <= gen4_n2_peres4_j_n2168 (2);
  n2172_o <= gen4_n2_peres4_j_n2168 (1);
  n2173_o <= gen4_n2_peres4_j_n2168 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2174_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2175_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2177_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2178_o <= n2176_o & n2177_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2179 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2178_o,
    o => gen4_n1_peres4_j_o);
  n2182_o <= gen4_n1_peres4_j_n2179 (2);
  n2183_o <= gen4_n1_peres4_j_n2179 (1);
  n2184_o <= gen4_n1_peres4_j_n2179 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2185_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2186_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2188_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2190 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2189_o,
    o => gen4_n0_peres4_j_o);
  n2193_o <= gen4_n0_peres4_j_n2190 (2);
  n2194_o <= gen4_n0_peres4_j_n2190 (1);
  n2195_o <= gen4_n0_peres4_j_n2190 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2196_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2197_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2198_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2199_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2200_o <= n2198_o & n2199_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2201 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2200_o,
    o => gen5_n1_cnot5_j_o);
  n2204_o <= gen5_n1_cnot5_j_n2201 (1);
  n2205_o <= gen5_n1_cnot5_j_n2201 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2206_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2207_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2209 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2208_o,
    o => gen5_n2_cnot5_j_o);
  n2212_o <= gen5_n2_cnot5_j_n2209 (1);
  n2213_o <= gen5_n2_cnot5_j_n2209 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2214_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2215_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2216_o <= n2214_o & n2215_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2217 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2216_o,
    o => gen5_n3_cnot5_j_o);
  n2220_o <= gen5_n3_cnot5_j_n2217 (1);
  n2221_o <= gen5_n3_cnot5_j_n2217 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2222_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2223_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2225 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2224_o,
    o => gen5_n4_cnot5_j_o);
  n2228_o <= gen5_n4_cnot5_j_n2225 (1);
  n2229_o <= gen5_n4_cnot5_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2230_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2231_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2232_o <= n2230_o & n2231_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2233 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2232_o,
    o => gen5_n5_cnot5_j_o);
  n2236_o <= gen5_n5_cnot5_j_n2233 (1);
  n2237_o <= gen5_n5_cnot5_j_n2233 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2238_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2239_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2240_o <= n2238_o & n2239_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2241 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2240_o,
    o => gen5_n6_cnot5_j_o);
  n2244_o <= gen5_n6_cnot5_j_n2241 (1);
  n2245_o <= gen5_n6_cnot5_j_n2241 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2246_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2247_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2249 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2248_o,
    o => gen5_n7_cnot5_j_o);
  n2252_o <= gen5_n7_cnot5_j_n2249 (1);
  n2253_o <= gen5_n7_cnot5_j_n2249 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2254_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2255_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2256_o <= n2254_o & n2255_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2257 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2256_o,
    o => gen5_n8_cnot5_j_o);
  n2260_o <= gen5_n8_cnot5_j_n2257 (1);
  n2261_o <= gen5_n8_cnot5_j_n2257 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2262_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2263_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2264_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2265_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2266_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2267_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2269 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2268_o,
    o => gen6_n1_cnot1_j_o);
  n2272_o <= gen6_n1_cnot1_j_n2269 (1);
  n2273_o <= gen6_n1_cnot1_j_n2269 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2274_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2275_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2277 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2276_o,
    o => gen6_n2_cnot1_j_o);
  n2280_o <= gen6_n2_cnot1_j_n2277 (1);
  n2281_o <= gen6_n2_cnot1_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2282_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2283_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2285 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2284_o,
    o => gen6_n3_cnot1_j_o);
  n2288_o <= gen6_n3_cnot1_j_n2285 (1);
  n2289_o <= gen6_n3_cnot1_j_n2285 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2290_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2291_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2293 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2292_o,
    o => gen6_n4_cnot1_j_o);
  n2296_o <= gen6_n4_cnot1_j_n2293 (1);
  n2297_o <= gen6_n4_cnot1_j_n2293 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2298_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2299_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2301 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2300_o,
    o => gen6_n5_cnot1_j_o);
  n2304_o <= gen6_n5_cnot1_j_n2301 (1);
  n2305_o <= gen6_n5_cnot1_j_n2301 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2306_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2307_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2309 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2308_o,
    o => gen6_n6_cnot1_j_o);
  n2312_o <= gen6_n6_cnot1_j_n2309 (1);
  n2313_o <= gen6_n6_cnot1_j_n2309 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2314_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2315_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2317 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2316_o,
    o => gen6_n7_cnot1_j_o);
  n2320_o <= gen6_n7_cnot1_j_n2317 (1);
  n2321_o <= gen6_n7_cnot1_j_n2317 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2322_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2323_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2324_o <= n2322_o & n2323_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2325 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2324_o,
    o => gen6_n8_cnot1_j_o);
  n2328_o <= gen6_n8_cnot1_j_n2325 (1);
  n2329_o <= gen6_n8_cnot1_j_n2325 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2330_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2331_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2332_o <= n2330_o & n2331_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2333 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2332_o,
    o => gen6_n9_cnot1_j_o);
  n2336_o <= gen6_n9_cnot1_j_n2333 (1);
  n2337_o <= gen6_n9_cnot1_j_n2333 (0);
  n2338_o <= n1916_o & n1908_o & n1900_o & n1892_o & n1884_o & n1876_o & n1868_o & n1860_o & n1852_o & n1918_o;
  n2339_o <= n1917_o & n1909_o & n1901_o & n1893_o & n1885_o & n1877_o & n1869_o & n1861_o & n1853_o & n1919_o;
  n2340_o <= n1921_o & n1928_o & n1936_o & n1944_o & n1952_o & n1960_o & n1968_o & n1976_o & n1984_o & n1920_o;
  n2341_o <= n1929_o & n1937_o & n1945_o & n1953_o & n1961_o & n1969_o & n1977_o & n1985_o & n1986_o;
  n2342_o <= n2086_o & n2075_o & n2064_o & n2053_o & n2042_o & n2031_o & n2020_o & n2009_o & n1998_o & n1987_o;
  n2343_o <= n2087_o & n2085_o & n2074_o & n2063_o & n2052_o & n2041_o & n2030_o & n2019_o & n2008_o & n1997_o;
  n2344_o <= n2088_o & n2084_o & n2073_o & n2062_o & n2051_o & n2040_o & n2029_o & n2018_o & n2007_o & n1996_o;
  n2345_o <= n2095_o & n2105_o & n2116_o & n2127_o & n2138_o & n2149_o & n2160_o & n2171_o & n2182_o & n2193_o;
  n2346_o <= n2107_o & n2118_o & n2129_o & n2140_o & n2151_o & n2162_o & n2173_o & n2184_o & n2195_o & n2196_o;
  n2347_o <= n2096_o & n2106_o & n2117_o & n2128_o & n2139_o & n2150_o & n2161_o & n2172_o & n2183_o & n2194_o;
  n2348_o <= n2261_o & n2253_o & n2245_o & n2237_o & n2229_o & n2221_o & n2213_o & n2205_o & n2197_o;
  n2349_o <= n2263_o & n2260_o & n2252_o & n2244_o & n2236_o & n2228_o & n2220_o & n2212_o & n2204_o & n2262_o;
  n2350_o <= n2336_o & n2328_o & n2320_o & n2312_o & n2304_o & n2296_o & n2288_o & n2280_o & n2272_o & n2264_o;
  n2351_o <= n2337_o & n2329_o & n2321_o & n2313_o & n2305_o & n2297_o & n2289_o & n2281_o & n2273_o & n2265_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1837_o : std_logic_vector (1 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (2 downto 0);
begin
  o <= n1843_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1837_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1838_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1839_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1840_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1841_o <= n1839_o and n1840_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1842_o <= n1838_o xor n1841_o;
  n1843_o <= n1837_o & n1842_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
begin
  o <= n1835_o;
  -- vhdl_source/cnot.vhdl:24:17
  n1831_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n1832_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n1833_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n1834_o <= n1832_o xor n1833_o;
  n1835_o <= n1831_o & n1834_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (8 downto 0);
begin
  o <= n1829_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1819_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1820_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1821_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1822_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1823_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1824_o <= not n1823_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1825_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1826_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1827_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1828_o <= i (0);
  n1829_o <= n1819_o & n1820_o & n1821_o & n1822_o & n1824_o & n1825_o & n1826_o & n1827_o & n1828_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1786 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1794 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1802 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1810 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic_vector (3 downto 0);
  signal n1817_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n1815_o;
  o <= n1816_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1817_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1783_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1784_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1785_o <= n1783_o & n1784_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1786 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1785_o,
    o => gen1_n0_cnot0_o);
  n1789_o <= gen1_n0_cnot0_n1786 (1);
  n1790_o <= gen1_n0_cnot0_n1786 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1791_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1792_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1794 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1793_o,
    o => gen1_n1_cnot0_o);
  n1797_o <= gen1_n1_cnot0_n1794 (1);
  n1798_o <= gen1_n1_cnot0_n1794 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1799_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1800_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1802 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1801_o,
    o => gen1_n2_cnot0_o);
  n1805_o <= gen1_n2_cnot0_n1802 (1);
  n1806_o <= gen1_n2_cnot0_n1802 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1807_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1808_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1810 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1809_o,
    o => gen1_n3_cnot0_o);
  n1813_o <= gen1_n3_cnot0_n1810 (1);
  n1814_o <= gen1_n3_cnot0_n1810 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1815_o <= ctrl_prop (4);
  n1816_o <= n1814_o & n1806_o & n1798_o & n1790_o;
  n1817_o <= n1813_o & n1805_o & n1797_o & n1789_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (8 downto 0);
begin
  o <= n1780_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1770_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1771_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1772_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1773_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1774_o <= not n1773_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1775_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1776_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1777_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1778_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1779_o <= i (0);
  n1780_o <= n1770_o & n1771_o & n1772_o & n1774_o & n1775_o & n1776_o & n1777_o & n1778_o & n1779_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1745 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1753 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1761 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (2 downto 0);
  signal n1768_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1766_o;
  o <= n1767_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1768_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1742_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1743_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1745 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1744_o,
    o => gen1_n0_cnot0_o);
  n1748_o <= gen1_n0_cnot0_n1745 (1);
  n1749_o <= gen1_n0_cnot0_n1745 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1750_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1751_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1753 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1752_o,
    o => gen1_n1_cnot0_o);
  n1756_o <= gen1_n1_cnot0_n1753 (1);
  n1757_o <= gen1_n1_cnot0_n1753 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1758_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1759_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1761 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1760_o,
    o => gen1_n2_cnot0_o);
  n1764_o <= gen1_n2_cnot0_n1761 (1);
  n1765_o <= gen1_n2_cnot0_n1761 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1766_o <= ctrl_prop (3);
  n1767_o <= n1765_o & n1757_o & n1749_o;
  n1768_o <= n1764_o & n1756_o & n1748_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic_vector (8 downto 0);
begin
  o <= n1739_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1728_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1729_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1730_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1731_o <= not n1730_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1732_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1733_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1734_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1735_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1736_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1737_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1738_o <= not n1737_o;
  n1739_o <= n1728_o & n1729_o & n1731_o & n1732_o & n1733_o & n1734_o & n1735_o & n1736_o & n1738_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1711 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1719 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic_vector (1 downto 0);
  signal n1726_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1724_o;
  o <= n1725_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1726_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1708_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1709_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1711 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1710_o,
    o => gen1_n0_cnot0_o);
  n1714_o <= gen1_n0_cnot0_n1711 (1);
  n1715_o <= gen1_n0_cnot0_n1711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1716_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1717_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1719 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1718_o,
    o => gen1_n1_cnot0_o);
  n1722_o <= gen1_n1_cnot0_n1719 (1);
  n1723_o <= gen1_n1_cnot0_n1719 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1724_o <= ctrl_prop (2);
  n1725_o <= n1723_o & n1715_o;
  n1726_o <= n1722_o & n1714_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic_vector (8 downto 0);
begin
  o <= n1705_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1693_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1694_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1695_o <= not n1694_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1696_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1697_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1698_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1699_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1700_o <= not n1699_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1701_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1702_o <= not n1701_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1703_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1704_o <= i (0);
  n1705_o <= n1693_o & n1695_o & n1696_o & n1697_o & n1698_o & n1700_o & n1702_o & n1703_o & n1704_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1628 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1636 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1644 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1652 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1660 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1668 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1676 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1684 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (7 downto 0);
  signal n1691_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1689_o;
  o <= n1690_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1691_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1625_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1626_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1627_o <= n1625_o & n1626_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1628 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1627_o,
    o => gen1_n0_cnot0_o);
  n1631_o <= gen1_n0_cnot0_n1628 (1);
  n1632_o <= gen1_n0_cnot0_n1628 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1633_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1634_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1635_o <= n1633_o & n1634_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1636 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1635_o,
    o => gen1_n1_cnot0_o);
  n1639_o <= gen1_n1_cnot0_n1636 (1);
  n1640_o <= gen1_n1_cnot0_n1636 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1641_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1642_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1644 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1643_o,
    o => gen1_n2_cnot0_o);
  n1647_o <= gen1_n2_cnot0_n1644 (1);
  n1648_o <= gen1_n2_cnot0_n1644 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1649_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1650_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1651_o <= n1649_o & n1650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1652 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1651_o,
    o => gen1_n3_cnot0_o);
  n1655_o <= gen1_n3_cnot0_n1652 (1);
  n1656_o <= gen1_n3_cnot0_n1652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1657_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1658_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1659_o <= n1657_o & n1658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1660 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1659_o,
    o => gen1_n4_cnot0_o);
  n1663_o <= gen1_n4_cnot0_n1660 (1);
  n1664_o <= gen1_n4_cnot0_n1660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1665_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1666_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1668 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1667_o,
    o => gen1_n5_cnot0_o);
  n1671_o <= gen1_n5_cnot0_n1668 (1);
  n1672_o <= gen1_n5_cnot0_n1668 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1673_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1674_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1676 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1675_o,
    o => gen1_n6_cnot0_o);
  n1679_o <= gen1_n6_cnot0_n1676 (1);
  n1680_o <= gen1_n6_cnot0_n1676 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1681_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1682_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1683_o <= n1681_o & n1682_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1684 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1683_o,
    o => gen1_n7_cnot0_o);
  n1687_o <= gen1_n7_cnot0_n1684 (1);
  n1688_o <= gen1_n7_cnot0_n1684 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1689_o <= ctrl_prop (8);
  n1690_o <= n1688_o & n1680_o & n1672_o & n1664_o & n1656_o & n1648_o & n1640_o & n1632_o;
  n1691_o <= n1687_o & n1679_o & n1671_o & n1663_o & n1655_o & n1647_o & n1639_o & n1631_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1551 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1559 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1567 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1575 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1583 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1591 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1599 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1607 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1615 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (8 downto 0);
  signal n1622_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1620_o;
  o <= n1621_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1622_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1548_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1549_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1551 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1550_o,
    o => gen1_n0_cnot0_o);
  n1554_o <= gen1_n0_cnot0_n1551 (1);
  n1555_o <= gen1_n0_cnot0_n1551 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1556_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1557_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1559 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1558_o,
    o => gen1_n1_cnot0_o);
  n1562_o <= gen1_n1_cnot0_n1559 (1);
  n1563_o <= gen1_n1_cnot0_n1559 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1564_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1565_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1566_o <= n1564_o & n1565_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1567 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1566_o,
    o => gen1_n2_cnot0_o);
  n1570_o <= gen1_n2_cnot0_n1567 (1);
  n1571_o <= gen1_n2_cnot0_n1567 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1572_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1573_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1575 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1574_o,
    o => gen1_n3_cnot0_o);
  n1578_o <= gen1_n3_cnot0_n1575 (1);
  n1579_o <= gen1_n3_cnot0_n1575 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1580_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1581_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1583 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1582_o,
    o => gen1_n4_cnot0_o);
  n1586_o <= gen1_n4_cnot0_n1583 (1);
  n1587_o <= gen1_n4_cnot0_n1583 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1588_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1589_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1591 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1590_o,
    o => gen1_n5_cnot0_o);
  n1594_o <= gen1_n5_cnot0_n1591 (1);
  n1595_o <= gen1_n5_cnot0_n1591 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1596_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1597_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1599 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1598_o,
    o => gen1_n6_cnot0_o);
  n1602_o <= gen1_n6_cnot0_n1599 (1);
  n1603_o <= gen1_n6_cnot0_n1599 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1604_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1605_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1607 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1606_o,
    o => gen1_n7_cnot0_o);
  n1610_o <= gen1_n7_cnot0_n1607 (1);
  n1611_o <= gen1_n7_cnot0_n1607 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1612_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1613_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1615 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1614_o,
    o => gen1_n8_cnot0_o);
  n1618_o <= gen1_n8_cnot0_n1615 (1);
  n1619_o <= gen1_n8_cnot0_n1615 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1620_o <= ctrl_prop (9);
  n1621_o <= n1619_o & n1611_o & n1603_o & n1595_o & n1587_o & n1579_o & n1571_o & n1563_o & n1555_o;
  n1622_o <= n1618_o & n1610_o & n1602_o & n1594_o & n1586_o & n1578_o & n1570_o & n1562_o & n1554_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1097 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1105 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1113 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1121 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1129 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1137 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1145 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1153 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1165 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1173 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1181 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1189 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1197 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1205 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1213 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic_vector (1 downto 0);
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1225 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1236 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic_vector (1 downto 0);
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1247 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1258 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic_vector (1 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1269 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1280 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic_vector (1 downto 0);
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1291 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1302 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1313 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic_vector (1 downto 0);
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1323 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic_vector (1 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1334 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic_vector (1 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1345 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (1 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1356 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (1 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1367 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1378 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1389 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1400 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (1 downto 0);
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1411 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1419 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1427 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1435 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1443 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1451 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1459 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1471 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1479 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1487 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1495 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1503 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1511 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1519 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1527 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (8 downto 0);
  signal n1533_o : std_logic_vector (8 downto 0);
  signal n1534_o : std_logic_vector (8 downto 0);
  signal n1535_o : std_logic_vector (8 downto 0);
  signal n1536_o : std_logic_vector (8 downto 0);
  signal n1537_o : std_logic_vector (8 downto 0);
  signal n1538_o : std_logic_vector (8 downto 0);
  signal n1539_o : std_logic_vector (8 downto 0);
  signal n1540_o : std_logic_vector (8 downto 0);
  signal n1541_o : std_logic_vector (8 downto 0);
  signal n1542_o : std_logic_vector (8 downto 0);
  signal n1543_o : std_logic_vector (8 downto 0);
  signal n1544_o : std_logic_vector (8 downto 0);
  signal n1545_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1532_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1533_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1534_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1535_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1536_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1537_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1538_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1539_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1540_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1541_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1542_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1543_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1544_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1545_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1094_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1095_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1096_o <= n1094_o & n1095_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1097 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1096_o,
    o => gen1_n1_cnot1_j_o);
  n1100_o <= gen1_n1_cnot1_j_n1097 (1);
  n1101_o <= gen1_n1_cnot1_j_n1097 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1102_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1103_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1105 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1104_o,
    o => gen1_n2_cnot1_j_o);
  n1108_o <= gen1_n2_cnot1_j_n1105 (1);
  n1109_o <= gen1_n2_cnot1_j_n1105 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1110_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1111_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1112_o <= n1110_o & n1111_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1113 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1112_o,
    o => gen1_n3_cnot1_j_o);
  n1116_o <= gen1_n3_cnot1_j_n1113 (1);
  n1117_o <= gen1_n3_cnot1_j_n1113 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1118_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1119_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1120_o <= n1118_o & n1119_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1121 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1120_o,
    o => gen1_n4_cnot1_j_o);
  n1124_o <= gen1_n4_cnot1_j_n1121 (1);
  n1125_o <= gen1_n4_cnot1_j_n1121 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1126_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1127_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1128_o <= n1126_o & n1127_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1129 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1128_o,
    o => gen1_n5_cnot1_j_o);
  n1132_o <= gen1_n5_cnot1_j_n1129 (1);
  n1133_o <= gen1_n5_cnot1_j_n1129 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1134_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1135_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1136_o <= n1134_o & n1135_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1137 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1136_o,
    o => gen1_n6_cnot1_j_o);
  n1140_o <= gen1_n6_cnot1_j_n1137 (1);
  n1141_o <= gen1_n6_cnot1_j_n1137 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1142_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1143_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1144_o <= n1142_o & n1143_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1145 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1144_o,
    o => gen1_n7_cnot1_j_o);
  n1148_o <= gen1_n7_cnot1_j_n1145 (1);
  n1149_o <= gen1_n7_cnot1_j_n1145 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1150_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1151_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1152_o <= n1150_o & n1151_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1153 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1152_o,
    o => gen1_n8_cnot1_j_o);
  n1156_o <= gen1_n8_cnot1_j_n1153 (1);
  n1157_o <= gen1_n8_cnot1_j_n1153 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1158_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1159_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1160_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1161_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1162_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1163_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1165 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1164_o,
    o => gen2_n8_cnot2_j_o);
  n1168_o <= gen2_n8_cnot2_j_n1165 (1);
  n1169_o <= gen2_n8_cnot2_j_n1165 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1170_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1171_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1173 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1172_o,
    o => gen2_n7_cnot2_j_o);
  n1176_o <= gen2_n7_cnot2_j_n1173 (1);
  n1177_o <= gen2_n7_cnot2_j_n1173 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1178_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1179_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1181 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1180_o,
    o => gen2_n6_cnot2_j_o);
  n1184_o <= gen2_n6_cnot2_j_n1181 (1);
  n1185_o <= gen2_n6_cnot2_j_n1181 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1186_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1187_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1188_o <= n1186_o & n1187_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1189 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1188_o,
    o => gen2_n5_cnot2_j_o);
  n1192_o <= gen2_n5_cnot2_j_n1189 (1);
  n1193_o <= gen2_n5_cnot2_j_n1189 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1194_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1195_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1197 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1196_o,
    o => gen2_n4_cnot2_j_o);
  n1200_o <= gen2_n4_cnot2_j_n1197 (1);
  n1201_o <= gen2_n4_cnot2_j_n1197 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1202_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1203_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1204_o <= n1202_o & n1203_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1205 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1204_o,
    o => gen2_n3_cnot2_j_o);
  n1208_o <= gen2_n3_cnot2_j_n1205 (1);
  n1209_o <= gen2_n3_cnot2_j_n1205 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1210_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1211_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1213 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1212_o,
    o => gen2_n2_cnot2_j_o);
  n1216_o <= gen2_n2_cnot2_j_n1213 (1);
  n1217_o <= gen2_n2_cnot2_j_n1213 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1218_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1219_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1220_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1221_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1222_o <= n1220_o & n1221_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1223_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1225 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1224_o,
    o => gen3_n1_ccnot3_j_o);
  n1228_o <= gen3_n1_ccnot3_j_n1225 (2);
  n1229_o <= gen3_n1_ccnot3_j_n1225 (1);
  n1230_o <= gen3_n1_ccnot3_j_n1225 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1231_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1232_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1233_o <= n1231_o & n1232_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1234_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1236 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1235_o,
    o => gen3_n2_ccnot3_j_o);
  n1239_o <= gen3_n2_ccnot3_j_n1236 (2);
  n1240_o <= gen3_n2_ccnot3_j_n1236 (1);
  n1241_o <= gen3_n2_ccnot3_j_n1236 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1242_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1243_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1244_o <= n1242_o & n1243_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1245_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1247 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1246_o,
    o => gen3_n3_ccnot3_j_o);
  n1250_o <= gen3_n3_ccnot3_j_n1247 (2);
  n1251_o <= gen3_n3_ccnot3_j_n1247 (1);
  n1252_o <= gen3_n3_ccnot3_j_n1247 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1253_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1254_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1256_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1258 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1257_o,
    o => gen3_n4_ccnot3_j_o);
  n1261_o <= gen3_n4_ccnot3_j_n1258 (2);
  n1262_o <= gen3_n4_ccnot3_j_n1258 (1);
  n1263_o <= gen3_n4_ccnot3_j_n1258 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1264_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1265_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1266_o <= n1264_o & n1265_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1267_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1269 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1268_o,
    o => gen3_n5_ccnot3_j_o);
  n1272_o <= gen3_n5_ccnot3_j_n1269 (2);
  n1273_o <= gen3_n5_ccnot3_j_n1269 (1);
  n1274_o <= gen3_n5_ccnot3_j_n1269 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1275_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1276_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1278_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1280 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1279_o,
    o => gen3_n6_ccnot3_j_o);
  n1283_o <= gen3_n6_ccnot3_j_n1280 (2);
  n1284_o <= gen3_n6_ccnot3_j_n1280 (1);
  n1285_o <= gen3_n6_ccnot3_j_n1280 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1286_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1287_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1288_o <= n1286_o & n1287_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1289_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1291 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1290_o,
    o => gen3_n7_ccnot3_j_o);
  n1294_o <= gen3_n7_ccnot3_j_n1291 (2);
  n1295_o <= gen3_n7_ccnot3_j_n1291 (1);
  n1296_o <= gen3_n7_ccnot3_j_n1291 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1297_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1298_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1300_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1302 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1301_o,
    o => gen3_n8_ccnot3_j_o);
  n1305_o <= gen3_n8_ccnot3_j_n1302 (2);
  n1306_o <= gen3_n8_ccnot3_j_n1302 (1);
  n1307_o <= gen3_n8_ccnot3_j_n1302 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1308_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1309_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1310_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1311_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1313 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1312_o,
    o => cnot_4_o);
  n1316_o <= cnot_4_n1313 (1);
  n1317_o <= cnot_4_n1313 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1318_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1319_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1320_o <= n1318_o & n1319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1321_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1323 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1322_o,
    o => gen4_n7_peres4_j_o);
  n1326_o <= gen4_n7_peres4_j_n1323 (2);
  n1327_o <= gen4_n7_peres4_j_n1323 (1);
  n1328_o <= gen4_n7_peres4_j_n1323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1329_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1330_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1331_o <= n1329_o & n1330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1332_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1334 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1333_o,
    o => gen4_n6_peres4_j_o);
  n1337_o <= gen4_n6_peres4_j_n1334 (2);
  n1338_o <= gen4_n6_peres4_j_n1334 (1);
  n1339_o <= gen4_n6_peres4_j_n1334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1340_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1341_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1342_o <= n1340_o & n1341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1343_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1344_o <= n1342_o & n1343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1345 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1344_o,
    o => gen4_n5_peres4_j_o);
  n1348_o <= gen4_n5_peres4_j_n1345 (2);
  n1349_o <= gen4_n5_peres4_j_n1345 (1);
  n1350_o <= gen4_n5_peres4_j_n1345 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1351_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1352_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1353_o <= n1351_o & n1352_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1354_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1356 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1355_o,
    o => gen4_n4_peres4_j_o);
  n1359_o <= gen4_n4_peres4_j_n1356 (2);
  n1360_o <= gen4_n4_peres4_j_n1356 (1);
  n1361_o <= gen4_n4_peres4_j_n1356 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1362_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1363_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1365_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1366_o <= n1364_o & n1365_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1367 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1366_o,
    o => gen4_n3_peres4_j_o);
  n1370_o <= gen4_n3_peres4_j_n1367 (2);
  n1371_o <= gen4_n3_peres4_j_n1367 (1);
  n1372_o <= gen4_n3_peres4_j_n1367 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1373_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1374_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1376_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1378 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1377_o,
    o => gen4_n2_peres4_j_o);
  n1381_o <= gen4_n2_peres4_j_n1378 (2);
  n1382_o <= gen4_n2_peres4_j_n1378 (1);
  n1383_o <= gen4_n2_peres4_j_n1378 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1384_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1385_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1387_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1389 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1388_o,
    o => gen4_n1_peres4_j_o);
  n1392_o <= gen4_n1_peres4_j_n1389 (2);
  n1393_o <= gen4_n1_peres4_j_n1389 (1);
  n1394_o <= gen4_n1_peres4_j_n1389 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1395_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1396_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1398_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1400 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1399_o,
    o => gen4_n0_peres4_j_o);
  n1403_o <= gen4_n0_peres4_j_n1400 (2);
  n1404_o <= gen4_n0_peres4_j_n1400 (1);
  n1405_o <= gen4_n0_peres4_j_n1400 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1406_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1407_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1408_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1409_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1411 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1410_o,
    o => gen5_n1_cnot5_j_o);
  n1414_o <= gen5_n1_cnot5_j_n1411 (1);
  n1415_o <= gen5_n1_cnot5_j_n1411 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1416_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1417_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1419 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1418_o,
    o => gen5_n2_cnot5_j_o);
  n1422_o <= gen5_n2_cnot5_j_n1419 (1);
  n1423_o <= gen5_n2_cnot5_j_n1419 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1424_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1425_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1427 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1426_o,
    o => gen5_n3_cnot5_j_o);
  n1430_o <= gen5_n3_cnot5_j_n1427 (1);
  n1431_o <= gen5_n3_cnot5_j_n1427 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1432_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1433_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1435 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1434_o,
    o => gen5_n4_cnot5_j_o);
  n1438_o <= gen5_n4_cnot5_j_n1435 (1);
  n1439_o <= gen5_n4_cnot5_j_n1435 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1440_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1441_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1443 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1442_o,
    o => gen5_n5_cnot5_j_o);
  n1446_o <= gen5_n5_cnot5_j_n1443 (1);
  n1447_o <= gen5_n5_cnot5_j_n1443 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1448_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1449_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1451 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1450_o,
    o => gen5_n6_cnot5_j_o);
  n1454_o <= gen5_n6_cnot5_j_n1451 (1);
  n1455_o <= gen5_n6_cnot5_j_n1451 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1456_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1457_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1459 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1458_o,
    o => gen5_n7_cnot5_j_o);
  n1462_o <= gen5_n7_cnot5_j_n1459 (1);
  n1463_o <= gen5_n7_cnot5_j_n1459 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1464_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1465_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1466_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1467_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1468_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1469_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1471 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1470_o,
    o => gen6_n1_cnot1_j_o);
  n1474_o <= gen6_n1_cnot1_j_n1471 (1);
  n1475_o <= gen6_n1_cnot1_j_n1471 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1476_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1477_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1479 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1478_o,
    o => gen6_n2_cnot1_j_o);
  n1482_o <= gen6_n2_cnot1_j_n1479 (1);
  n1483_o <= gen6_n2_cnot1_j_n1479 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1484_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1485_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1487 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1486_o,
    o => gen6_n3_cnot1_j_o);
  n1490_o <= gen6_n3_cnot1_j_n1487 (1);
  n1491_o <= gen6_n3_cnot1_j_n1487 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1492_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1493_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1495 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1494_o,
    o => gen6_n4_cnot1_j_o);
  n1498_o <= gen6_n4_cnot1_j_n1495 (1);
  n1499_o <= gen6_n4_cnot1_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1500_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1501_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1503 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1502_o,
    o => gen6_n5_cnot1_j_o);
  n1506_o <= gen6_n5_cnot1_j_n1503 (1);
  n1507_o <= gen6_n5_cnot1_j_n1503 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1508_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1509_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1511 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1510_o,
    o => gen6_n6_cnot1_j_o);
  n1514_o <= gen6_n6_cnot1_j_n1511 (1);
  n1515_o <= gen6_n6_cnot1_j_n1511 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1516_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1517_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1519 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1518_o,
    o => gen6_n7_cnot1_j_o);
  n1522_o <= gen6_n7_cnot1_j_n1519 (1);
  n1523_o <= gen6_n7_cnot1_j_n1519 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1524_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1525_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1527 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1526_o,
    o => gen6_n8_cnot1_j_o);
  n1530_o <= gen6_n8_cnot1_j_n1527 (1);
  n1531_o <= gen6_n8_cnot1_j_n1527 (0);
  n1532_o <= n1156_o & n1148_o & n1140_o & n1132_o & n1124_o & n1116_o & n1108_o & n1100_o & n1158_o;
  n1533_o <= n1157_o & n1149_o & n1141_o & n1133_o & n1125_o & n1117_o & n1109_o & n1101_o & n1159_o;
  n1534_o <= n1161_o & n1168_o & n1176_o & n1184_o & n1192_o & n1200_o & n1208_o & n1216_o & n1160_o;
  n1535_o <= n1169_o & n1177_o & n1185_o & n1193_o & n1201_o & n1209_o & n1217_o & n1218_o;
  n1536_o <= n1307_o & n1296_o & n1285_o & n1274_o & n1263_o & n1252_o & n1241_o & n1230_o & n1219_o;
  n1537_o <= n1308_o & n1306_o & n1295_o & n1284_o & n1273_o & n1262_o & n1251_o & n1240_o & n1229_o;
  n1538_o <= n1309_o & n1305_o & n1294_o & n1283_o & n1272_o & n1261_o & n1250_o & n1239_o & n1228_o;
  n1539_o <= n1316_o & n1326_o & n1337_o & n1348_o & n1359_o & n1370_o & n1381_o & n1392_o & n1403_o;
  n1540_o <= n1328_o & n1339_o & n1350_o & n1361_o & n1372_o & n1383_o & n1394_o & n1405_o & n1406_o;
  n1541_o <= n1317_o & n1327_o & n1338_o & n1349_o & n1360_o & n1371_o & n1382_o & n1393_o & n1404_o;
  n1542_o <= n1463_o & n1455_o & n1447_o & n1439_o & n1431_o & n1423_o & n1415_o & n1407_o;
  n1543_o <= n1465_o & n1462_o & n1454_o & n1446_o & n1438_o & n1430_o & n1422_o & n1414_o & n1464_o;
  n1544_o <= n1530_o & n1522_o & n1514_o & n1506_o & n1498_o & n1490_o & n1482_o & n1474_o & n1466_o;
  n1545_o <= n1531_o & n1523_o & n1515_o & n1507_o & n1499_o & n1491_o & n1483_o & n1475_o & n1467_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1085 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1090_o;
  o <= n1089_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1091_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1083_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1084_o <= n1083_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1085 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1084_o,
    o => gen1_n0_cnot0_o);
  n1088_o <= gen1_n0_cnot0_n1085 (1);
  n1089_o <= gen1_n0_cnot0_n1085 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1090_o <= ctrl_prop (1);
  n1091_o <= n1088_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1001 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1009 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1017 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1025 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1033 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1041 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1049 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal n1056_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1057 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1065 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1073 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (9 downto 0);
  signal n1080_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1078_o;
  o <= n1079_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1080_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n998_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n999_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1000_o <= n998_o & n999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1001 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1000_o,
    o => gen1_n0_cnot0_o);
  n1004_o <= gen1_n0_cnot0_n1001 (1);
  n1005_o <= gen1_n0_cnot0_n1001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1006_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1007_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1009 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1008_o,
    o => gen1_n1_cnot0_o);
  n1012_o <= gen1_n1_cnot0_n1009 (1);
  n1013_o <= gen1_n1_cnot0_n1009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1014_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1015_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1016_o <= n1014_o & n1015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1017 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1016_o,
    o => gen1_n2_cnot0_o);
  n1020_o <= gen1_n2_cnot0_n1017 (1);
  n1021_o <= gen1_n2_cnot0_n1017 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1022_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1023_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1024_o <= n1022_o & n1023_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1025 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1024_o,
    o => gen1_n3_cnot0_o);
  n1028_o <= gen1_n3_cnot0_n1025 (1);
  n1029_o <= gen1_n3_cnot0_n1025 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1030_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1031_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1033 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1032_o,
    o => gen1_n4_cnot0_o);
  n1036_o <= gen1_n4_cnot0_n1033 (1);
  n1037_o <= gen1_n4_cnot0_n1033 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1038_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1039_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1040_o <= n1038_o & n1039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1041 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1040_o,
    o => gen1_n5_cnot0_o);
  n1044_o <= gen1_n5_cnot0_n1041 (1);
  n1045_o <= gen1_n5_cnot0_n1041 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1046_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1047_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1048_o <= n1046_o & n1047_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1049 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1048_o,
    o => gen1_n6_cnot0_o);
  n1052_o <= gen1_n6_cnot0_n1049 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1053_o <= gen1_n6_cnot0_n1049 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1054_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1055_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1056_o <= n1054_o & n1055_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1057 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1056_o,
    o => gen1_n7_cnot0_o);
  n1060_o <= gen1_n7_cnot0_n1057 (1);
  n1061_o <= gen1_n7_cnot0_n1057 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1062_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1063_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1065 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1064_o,
    o => gen1_n8_cnot0_o);
  n1068_o <= gen1_n8_cnot0_n1065 (1);
  n1069_o <= gen1_n8_cnot0_n1065 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1070_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1071_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1072_o <= n1070_o & n1071_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1073 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1072_o,
    o => gen1_n9_cnot0_o);
  n1076_o <= gen1_n9_cnot0_n1073 (1);
  n1077_o <= gen1_n9_cnot0_n1073 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1078_o <= ctrl_prop (10);
  n1079_o <= n1077_o & n1069_o & n1061_o & n1053_o & n1045_o & n1037_o & n1029_o & n1021_o & n1013_o & n1005_o;
  n1080_o <= n1076_o & n1068_o & n1060_o & n1052_o & n1044_o & n1036_o & n1028_o & n1020_o & n1012_o & n1004_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n984 : std_logic;
  signal cnotr_n985 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n990 : std_logic_vector (9 downto 0);
  signal add_n991 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n984;
  a_out <= add_n990;
  s <= add_n991;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n985; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n984 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n985 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n990 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n991 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic_vector (1 downto 0);
  signal cnota_n562 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic_vector (1 downto 0);
  signal cnotb_n569 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic_vector (1 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic_vector (2 downto 0);
  signal ccnotc_n577 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (1 downto 0);
  signal n586_o : std_logic;
  signal n587_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n588 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n598 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (1 downto 0);
  signal n608_o : std_logic;
  signal n609_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n610 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n620 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (1 downto 0);
  signal n630_o : std_logic;
  signal n631_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n632 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n642 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (1 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n654 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n664 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (1 downto 0);
  signal n674_o : std_logic;
  signal n675_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n676 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n686 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (1 downto 0);
  signal n696_o : std_logic;
  signal n697_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n698 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n708 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (1 downto 0);
  signal n718_o : std_logic;
  signal n719_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n720 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n730 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (1 downto 0);
  signal n740_o : std_logic;
  signal n741_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n742 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n752 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (1 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n764 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n774 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (1 downto 0);
  signal n784_o : std_logic;
  signal n785_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n786 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n796 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (1 downto 0);
  signal n806_o : std_logic;
  signal n807_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n808 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal n816_o : std_logic;
  signal n817_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n818 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (1 downto 0);
  signal n828_o : std_logic;
  signal n829_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n830 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n840 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n847_o : std_logic;
  signal n848_o : std_logic;
  signal n849_o : std_logic_vector (1 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n852 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n862 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (1 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n874 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n884 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (1 downto 0);
  signal n894_o : std_logic;
  signal n895_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n896 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n906 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (1 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n918 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n928 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (1 downto 0);
  signal cnoteb_n938 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (1 downto 0);
  signal cnotea_n945 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic_vector (9 downto 0);
  signal n951_o : std_logic_vector (9 downto 0);
  signal n952_o : std_logic_vector (9 downto 0);
  signal n953_o : std_logic_vector (8 downto 0);
  signal n954_o : std_logic_vector (8 downto 0);
  signal n955_o : std_logic_vector (8 downto 0);
  signal n956_o : std_logic_vector (8 downto 0);
  signal n957_o : std_logic_vector (3 downto 0);
  signal n958_o : std_logic_vector (3 downto 0);
  signal n959_o : std_logic_vector (3 downto 0);
  signal n960_o : std_logic_vector (3 downto 0);
  signal n961_o : std_logic_vector (3 downto 0);
  signal n962_o : std_logic_vector (3 downto 0);
  signal n963_o : std_logic_vector (3 downto 0);
  signal n964_o : std_logic_vector (3 downto 0);
  signal n965_o : std_logic_vector (3 downto 0);
  signal n966_o : std_logic_vector (3 downto 0);
  signal n967_o : std_logic_vector (3 downto 0);
  signal n968_o : std_logic_vector (3 downto 0);
  signal n969_o : std_logic_vector (3 downto 0);
  signal n970_o : std_logic_vector (3 downto 0);
  signal n971_o : std_logic_vector (3 downto 0);
  signal n972_o : std_logic_vector (3 downto 0);
  signal n973_o : std_logic_vector (3 downto 0);
  signal n974_o : std_logic_vector (3 downto 0);
  signal n975_o : std_logic_vector (3 downto 0);
  signal n976_o : std_logic_vector (3 downto 0);
  signal n977_o : std_logic_vector (3 downto 0);
  signal n978_o : std_logic_vector (3 downto 0);
  signal n979_o : std_logic_vector (3 downto 0);
  signal n980_o : std_logic_vector (3 downto 0);
begin
  a_out <= n950_o;
  b_out <= n951_o;
  s <= n952_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n953_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n954_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n955_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n956_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n565_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n572_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n566_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n942_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n559_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n560_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n561_o <= n559_o & n560_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n562 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n561_o,
    o => cnota_o);
  n565_o <= cnota_n562 (1);
  n566_o <= cnota_n562 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n567_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n568_o <= n567_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n569 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n568_o,
    o => cnotb_o);
  n572_o <= cnotb_n569 (1);
  n573_o <= cnotb_n569 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n574_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n575_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n576_o <= n574_o & n575_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n577 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n576_o,
    o => ccnotc_o);
  n580_o <= ccnotc_n577 (2);
  n581_o <= ccnotc_n577 (1);
  n582_o <= ccnotc_n577 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n957_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n958_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n959_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n583_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n584_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n585_o <= n583_o & n584_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n586_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n587_o <= n585_o & n586_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n588 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n587_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n591_o <= gen1_n1_ccnot1_n588 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n592_o <= gen1_n1_ccnot1_n588 (1);
  n593_o <= gen1_n1_ccnot1_n588 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n594_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n595_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n596_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n597_o <= n595_o & n596_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n598 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n597_o,
    o => gen1_n1_cnot1_o);
  n601_o <= gen1_n1_cnot1_n598 (1);
  n602_o <= gen1_n1_cnot1_n598 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n603_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n604_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n605_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n606_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n608_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n609_o <= n607_o & n608_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n610 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n609_o,
    o => gen1_n1_ccnot2_o);
  n613_o <= gen1_n1_ccnot2_n610 (2);
  n614_o <= gen1_n1_ccnot2_n610 (1);
  n615_o <= gen1_n1_ccnot2_n610 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n616_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n617_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n618_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n619_o <= n617_o & n618_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n620 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n619_o,
    o => gen1_n1_cnot2_o);
  n623_o <= gen1_n1_cnot2_n620 (1);
  n624_o <= gen1_n1_cnot2_n620 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n625_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n626_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n960_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n961_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n962_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n627_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n628_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n630_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n631_o <= n629_o & n630_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n632 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n631_o,
    o => gen1_n2_ccnot1_o);
  n635_o <= gen1_n2_ccnot1_n632 (2);
  n636_o <= gen1_n2_ccnot1_n632 (1);
  n637_o <= gen1_n2_ccnot1_n632 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n638_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n639_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n640_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n641_o <= n639_o & n640_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n642 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n641_o,
    o => gen1_n2_cnot1_o);
  n645_o <= gen1_n2_cnot1_n642 (1);
  n646_o <= gen1_n2_cnot1_n642 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n647_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n648_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n649_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n650_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n651_o <= n649_o & n650_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n652_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n653_o <= n651_o & n652_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n654 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n653_o,
    o => gen1_n2_ccnot2_o);
  n657_o <= gen1_n2_ccnot2_n654 (2);
  n658_o <= gen1_n2_ccnot2_n654 (1);
  n659_o <= gen1_n2_ccnot2_n654 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n660_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n661_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n662_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n663_o <= n661_o & n662_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n664 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n663_o,
    o => gen1_n2_cnot2_o);
  n667_o <= gen1_n2_cnot2_n664 (1);
  n668_o <= gen1_n2_cnot2_n664 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n669_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n670_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n963_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n964_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n965_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n671_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n672_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n673_o <= n671_o & n672_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n674_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n675_o <= n673_o & n674_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n676 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n675_o,
    o => gen1_n3_ccnot1_o);
  n679_o <= gen1_n3_ccnot1_n676 (2);
  n680_o <= gen1_n3_ccnot1_n676 (1);
  n681_o <= gen1_n3_ccnot1_n676 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n682_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n683_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n684_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n685_o <= n683_o & n684_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n686 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n685_o,
    o => gen1_n3_cnot1_o);
  n689_o <= gen1_n3_cnot1_n686 (1);
  n690_o <= gen1_n3_cnot1_n686 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n691_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n692_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n693_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n694_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n695_o <= n693_o & n694_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n696_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n697_o <= n695_o & n696_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n698 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n697_o,
    o => gen1_n3_ccnot2_o);
  n701_o <= gen1_n3_ccnot2_n698 (2);
  n702_o <= gen1_n3_ccnot2_n698 (1);
  n703_o <= gen1_n3_ccnot2_n698 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n704_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n705_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n706_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n707_o <= n705_o & n706_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n708 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n707_o,
    o => gen1_n3_cnot2_o);
  n711_o <= gen1_n3_cnot2_n708 (1);
  n712_o <= gen1_n3_cnot2_n708 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n713_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n714_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n966_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n967_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n968_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n715_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n716_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n717_o <= n715_o & n716_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n718_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n719_o <= n717_o & n718_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n720 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n719_o,
    o => gen1_n4_ccnot1_o);
  n723_o <= gen1_n4_ccnot1_n720 (2);
  n724_o <= gen1_n4_ccnot1_n720 (1);
  n725_o <= gen1_n4_ccnot1_n720 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n726_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n727_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n728_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n729_o <= n727_o & n728_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n730 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n729_o,
    o => gen1_n4_cnot1_o);
  n733_o <= gen1_n4_cnot1_n730 (1);
  n734_o <= gen1_n4_cnot1_n730 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n735_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n736_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n737_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n738_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n740_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n741_o <= n739_o & n740_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n742 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n741_o,
    o => gen1_n4_ccnot2_o);
  n745_o <= gen1_n4_ccnot2_n742 (2);
  n746_o <= gen1_n4_ccnot2_n742 (1);
  n747_o <= gen1_n4_ccnot2_n742 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n748_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n749_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n750_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n751_o <= n749_o & n750_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n752 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n751_o,
    o => gen1_n4_cnot2_o);
  n755_o <= gen1_n4_cnot2_n752 (1);
  n756_o <= gen1_n4_cnot2_n752 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n757_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n758_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n969_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n970_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n971_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n759_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n760_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n762_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n763_o <= n761_o & n762_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n764 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n763_o,
    o => gen1_n5_ccnot1_o);
  n767_o <= gen1_n5_ccnot1_n764 (2);
  n768_o <= gen1_n5_ccnot1_n764 (1);
  n769_o <= gen1_n5_ccnot1_n764 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n770_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n771_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n772_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n773_o <= n771_o & n772_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n774 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n773_o,
    o => gen1_n5_cnot1_o);
  n777_o <= gen1_n5_cnot1_n774 (1);
  n778_o <= gen1_n5_cnot1_n774 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n779_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n780_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n781_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n782_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n784_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n785_o <= n783_o & n784_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n786 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n785_o,
    o => gen1_n5_ccnot2_o);
  n789_o <= gen1_n5_ccnot2_n786 (2);
  n790_o <= gen1_n5_ccnot2_n786 (1);
  n791_o <= gen1_n5_ccnot2_n786 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n792_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n793_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n794_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n795_o <= n793_o & n794_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n796 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n795_o,
    o => gen1_n5_cnot2_o);
  n799_o <= gen1_n5_cnot2_n796 (1);
  n800_o <= gen1_n5_cnot2_n796 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n801_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n802_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n972_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n973_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n974_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n803_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n804_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n805_o <= n803_o & n804_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n806_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n807_o <= n805_o & n806_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n808 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n807_o,
    o => gen1_n6_ccnot1_o);
  n811_o <= gen1_n6_ccnot1_n808 (2);
  n812_o <= gen1_n6_ccnot1_n808 (1);
  n813_o <= gen1_n6_ccnot1_n808 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n814_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n815_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n816_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n817_o <= n815_o & n816_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n818 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n817_o,
    o => gen1_n6_cnot1_o);
  n821_o <= gen1_n6_cnot1_n818 (1);
  n822_o <= gen1_n6_cnot1_n818 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n823_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n824_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n825_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n826_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n827_o <= n825_o & n826_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n828_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n829_o <= n827_o & n828_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n830 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n829_o,
    o => gen1_n6_ccnot2_o);
  n833_o <= gen1_n6_ccnot2_n830 (2);
  n834_o <= gen1_n6_ccnot2_n830 (1);
  n835_o <= gen1_n6_ccnot2_n830 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n836_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n837_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n838_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n840 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n839_o,
    o => gen1_n6_cnot2_o);
  n843_o <= gen1_n6_cnot2_n840 (1);
  n844_o <= gen1_n6_cnot2_n840 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n845_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n846_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n977_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n847_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n848_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n849_o <= n847_o & n848_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n850_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n851_o <= n849_o & n850_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n852 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n851_o,
    o => gen1_n7_ccnot1_o);
  n855_o <= gen1_n7_ccnot1_n852 (2);
  n856_o <= gen1_n7_ccnot1_n852 (1);
  n857_o <= gen1_n7_ccnot1_n852 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n858_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n859_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n860_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n861_o <= n859_o & n860_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n862 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n861_o,
    o => gen1_n7_cnot1_o);
  n865_o <= gen1_n7_cnot1_n862 (1);
  n866_o <= gen1_n7_cnot1_n862 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n867_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n868_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n869_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n870_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n872_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n873_o <= n871_o & n872_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n874 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n873_o,
    o => gen1_n7_ccnot2_o);
  n877_o <= gen1_n7_ccnot2_n874 (2);
  n878_o <= gen1_n7_ccnot2_n874 (1);
  n879_o <= gen1_n7_ccnot2_n874 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n880_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n881_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n882_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n883_o <= n881_o & n882_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n884 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n883_o,
    o => gen1_n7_cnot2_o);
  n887_o <= gen1_n7_cnot2_n884 (1);
  n888_o <= gen1_n7_cnot2_n884 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n889_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n890_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n978_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n979_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n980_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n891_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n892_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n894_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n895_o <= n893_o & n894_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n896 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n895_o,
    o => gen1_n8_ccnot1_o);
  n899_o <= gen1_n8_ccnot1_n896 (2);
  n900_o <= gen1_n8_ccnot1_n896 (1);
  n901_o <= gen1_n8_ccnot1_n896 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n902_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n903_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n904_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n905_o <= n903_o & n904_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n906 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n905_o,
    o => gen1_n8_cnot1_o);
  n909_o <= gen1_n8_cnot1_n906 (1);
  n910_o <= gen1_n8_cnot1_n906 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n911_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n912_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n913_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n914_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n916_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n917_o <= n915_o & n916_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n918 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n917_o,
    o => gen1_n8_ccnot2_o);
  n921_o <= gen1_n8_ccnot2_n918 (2);
  n922_o <= gen1_n8_ccnot2_n918 (1);
  n923_o <= gen1_n8_ccnot2_n918 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n924_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n925_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n926_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n927_o <= n925_o & n926_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n928 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n927_o,
    o => gen1_n8_cnot2_o);
  n931_o <= gen1_n8_cnot2_n928 (1);
  n932_o <= gen1_n8_cnot2_n928 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n933_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n934_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n935_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n936_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n938 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n937_o,
    o => cnoteb_o);
  n941_o <= cnoteb_n938 (1);
  n942_o <= cnoteb_n938 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n943_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n944_o <= n943_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n945 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n944_o,
    o => cnotea_o);
  n948_o <= cnotea_n945 (1);
  n949_o <= cnotea_n945 (0);
  n950_o <= n948_o & a_s;
  n951_o <= n941_o & b_s;
  n952_o <= n949_o & s_s;
  n953_o <= n931_o & n887_o & n843_o & n799_o & n755_o & n711_o & n667_o & n623_o & n580_o;
  n954_o <= n933_o & n889_o & n845_o & n801_o & n757_o & n713_o & n669_o & n625_o & n581_o;
  n955_o <= n932_o & n888_o & n844_o & n800_o & n756_o & n712_o & n668_o & n624_o & n573_o;
  n956_o <= n934_o & n890_o & n846_o & n802_o & n758_o & n714_o & n670_o & n626_o & n582_o;
  n957_o <= n593_o & n592_o & n591_o & n594_o;
  n958_o <= n604_o & n602_o & n601_o & n603_o;
  n959_o <= n615_o & n614_o & n616_o & n613_o;
  n960_o <= n637_o & n636_o & n635_o & n638_o;
  n961_o <= n648_o & n646_o & n645_o & n647_o;
  n962_o <= n659_o & n658_o & n660_o & n657_o;
  n963_o <= n681_o & n680_o & n679_o & n682_o;
  n964_o <= n692_o & n690_o & n689_o & n691_o;
  n965_o <= n703_o & n702_o & n704_o & n701_o;
  n966_o <= n725_o & n724_o & n723_o & n726_o;
  n967_o <= n736_o & n734_o & n733_o & n735_o;
  n968_o <= n747_o & n746_o & n748_o & n745_o;
  n969_o <= n769_o & n768_o & n767_o & n770_o;
  n970_o <= n780_o & n778_o & n777_o & n779_o;
  n971_o <= n791_o & n790_o & n792_o & n789_o;
  n972_o <= n813_o & n812_o & n811_o & n814_o;
  n973_o <= n824_o & n822_o & n821_o & n823_o;
  n974_o <= n835_o & n834_o & n836_o & n833_o;
  n975_o <= n857_o & n856_o & n855_o & n858_o;
  n976_o <= n868_o & n866_o & n865_o & n867_o;
  n977_o <= n879_o & n878_o & n880_o & n877_o;
  n978_o <= n901_o & n900_o & n899_o & n902_o;
  n979_o <= n912_o & n910_o & n909_o & n911_o;
  n980_o <= n923_o & n922_o & n924_o & n921_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n451_o : std_logic_vector (9 downto 0);
  signal add1_n452 : std_logic_vector (9 downto 0);
  signal add1_n453 : std_logic_vector (9 downto 0);
  signal add1_n454 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n461_o : std_logic;
  signal addsub_n462 : std_logic;
  signal addsub_n463 : std_logic_vector (9 downto 0);
  signal addsub_n464 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n471_o : std_logic;
  signal cnotr1_n472 : std_logic;
  signal cnotr1_n473 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n478_o : std_logic;
  signal cnotr2_n479 : std_logic;
  signal cnotr2_n480 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n487 : std_logic;
  signal gen0_cnotr3_n488 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n493_o : std_logic_vector (4 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n496 : std_logic;
  signal gen0_cnotr4_n497 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n502_o : std_logic_vector (4 downto 0);
  signal n503_o : std_logic_vector (3 downto 0);
  signal n504_o : std_logic_vector (8 downto 0);
  signal n505_o : std_logic;
  signal gen0_cnotr5_n506 : std_logic;
  signal gen0_cnotr5_n507 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n512_o : std_logic_vector (4 downto 0);
  signal n513_o : std_logic_vector (3 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic_vector (7 downto 0);
  signal n516_o : std_logic_vector (8 downto 0);
  signal add2_n517 : std_logic_vector (8 downto 0);
  signal add2_n518 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal cnotr6_n528 : std_logic;
  signal cnotr6_n529 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (7 downto 0);
  signal cnotr7_n536 : std_logic;
  signal cnotr7_n537 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n542_o : std_logic;
  signal alut1_n543 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n546 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n549_o : std_logic_vector (14 downto 0);
  signal n550_o : std_logic_vector (8 downto 0);
  signal n551_o : std_logic_vector (9 downto 0);
  signal n552_o : std_logic_vector (9 downto 0);
  signal n553_o : std_logic_vector (9 downto 0);
  signal n554_o : std_logic_vector (5 downto 0);
begin
  g <= n549_o;
  a_out <= add2_n518;
  c_out <= n550_o;
  x_out <= add1_n454;
  y_out <= addsub_n464;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n452; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n551_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n552_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n473; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n453; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n480; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n553_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n554_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n543; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n529; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n517; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n546; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n497; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n516_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n451_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n452 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n453 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n454 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n451_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n461_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n462 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n463 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n464 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n461_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n471_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n472 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n473 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n471_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n478_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n479 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n480 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n478_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n485_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n486_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n487 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n488 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n485_o,
    i => n486_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n493_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n494_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n495_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n496 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n497 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n494_o,
    i => n495_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n502_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n503_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n504_o <= n502_o & n503_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n505_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n506 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n507 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n505_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n512_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n513_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n514_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n515_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n516_o <= n514_o & n515_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n517 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n518 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n523_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n524_o <= not n523_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n525_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n526_o <= not n525_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n527_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n528 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n529 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n527_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n534_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n535_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n536 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n537 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n534_o,
    i => n535_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n542_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n543 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n546 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n549_o <= n513_o & addsub_n463 & cnotr7_n536;
  n550_o <= cnotr7_n537 & n542_o;
  n551_o <= gen0_cnotr5_n507 & gen0_cnotr5_n506 & n512_o;
  n552_o <= gen0_cnotr3_n488 & gen0_cnotr3_n487 & n493_o;
  n553_o <= gen0_cnotr4_n496 & n504_o;
  n554_o <= n526_o & addsub_n462 & cnotr6_n528 & cnotr2_n479 & cnotr1_n472 & n524_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n341_o : std_logic_vector (9 downto 0);
  signal add1_n342 : std_logic_vector (9 downto 0);
  signal add1_n343 : std_logic_vector (9 downto 0);
  signal add1_n344 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n351_o : std_logic;
  signal addsub_n352 : std_logic;
  signal addsub_n353 : std_logic_vector (9 downto 0);
  signal addsub_n354 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n361_o : std_logic;
  signal cnotr1_n362 : std_logic;
  signal cnotr1_n363 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n368_o : std_logic;
  signal cnotr2_n369 : std_logic;
  signal cnotr2_n370 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n377 : std_logic;
  signal gen0_cnotr3_n378 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n383_o : std_logic_vector (5 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n386 : std_logic;
  signal gen0_cnotr4_n387 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n392_o : std_logic_vector (5 downto 0);
  signal n393_o : std_logic_vector (2 downto 0);
  signal n394_o : std_logic_vector (8 downto 0);
  signal n395_o : std_logic;
  signal gen0_cnotr5_n396 : std_logic;
  signal gen0_cnotr5_n397 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n402_o : std_logic_vector (5 downto 0);
  signal n403_o : std_logic_vector (2 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (7 downto 0);
  signal n406_o : std_logic_vector (8 downto 0);
  signal add2_n407 : std_logic_vector (8 downto 0);
  signal add2_n408 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal cnotr6_n418 : std_logic;
  signal cnotr6_n419 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (7 downto 0);
  signal cnotr7_n426 : std_logic;
  signal cnotr7_n427 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n432_o : std_logic;
  signal alut1_n433 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n436 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n439_o : std_logic_vector (13 downto 0);
  signal n440_o : std_logic_vector (8 downto 0);
  signal n441_o : std_logic_vector (9 downto 0);
  signal n442_o : std_logic_vector (9 downto 0);
  signal n443_o : std_logic_vector (9 downto 0);
  signal n444_o : std_logic_vector (5 downto 0);
begin
  g <= n439_o;
  a_out <= add2_n408;
  c_out <= n440_o;
  x_out <= add1_n344;
  y_out <= addsub_n354;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n342; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n441_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n442_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n363; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n343; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n370; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n443_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n444_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n433; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n419; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n407; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n436; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n387; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n406_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n341_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n342 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n343 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n344 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n341_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n351_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n352 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n353 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n354 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n351_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n361_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n362 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n363 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n361_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n368_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n369 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n370 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n368_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n375_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n376_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n377 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n378 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n375_o,
    i => n376_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n383_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n384_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n385_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n386 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n387 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n384_o,
    i => n385_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n392_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n393_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n394_o <= n392_o & n393_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n395_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n396 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n397 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n395_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n402_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n403_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n404_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n405_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n406_o <= n404_o & n405_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n407 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n408 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n413_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n414_o <= not n413_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n415_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n416_o <= not n415_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n417_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n418 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n419 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n417_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n424_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n425_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n426 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n427 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n424_o,
    i => n425_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n432_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n433 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n436 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n439_o <= n403_o & addsub_n353 & cnotr7_n426;
  n440_o <= cnotr7_n427 & n432_o;
  n441_o <= gen0_cnotr5_n397 & gen0_cnotr5_n396 & n402_o;
  n442_o <= gen0_cnotr3_n378 & gen0_cnotr3_n377 & n383_o;
  n443_o <= gen0_cnotr4_n386 & n394_o;
  n444_o <= n416_o & addsub_n352 & cnotr6_n418 & cnotr2_n369 & cnotr1_n362 & n414_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n231_o : std_logic_vector (9 downto 0);
  signal add1_n232 : std_logic_vector (9 downto 0);
  signal add1_n233 : std_logic_vector (9 downto 0);
  signal add1_n234 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n241_o : std_logic;
  signal addsub_n242 : std_logic;
  signal addsub_n243 : std_logic_vector (9 downto 0);
  signal addsub_n244 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n251_o : std_logic;
  signal cnotr1_n252 : std_logic;
  signal cnotr1_n253 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n258_o : std_logic;
  signal cnotr2_n259 : std_logic;
  signal cnotr2_n260 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n267 : std_logic;
  signal gen0_cnotr3_n268 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n273_o : std_logic_vector (6 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n276 : std_logic;
  signal gen0_cnotr4_n277 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n282_o : std_logic_vector (6 downto 0);
  signal n283_o : std_logic_vector (1 downto 0);
  signal n284_o : std_logic_vector (8 downto 0);
  signal n285_o : std_logic;
  signal gen0_cnotr5_n286 : std_logic;
  signal gen0_cnotr5_n287 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n292_o : std_logic_vector (6 downto 0);
  signal n293_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic_vector (7 downto 0);
  signal n296_o : std_logic_vector (8 downto 0);
  signal add2_n297 : std_logic_vector (8 downto 0);
  signal add2_n298 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal cnotr6_n308 : std_logic;
  signal cnotr6_n309 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic_vector (7 downto 0);
  signal cnotr7_n316 : std_logic;
  signal cnotr7_n317 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n322_o : std_logic;
  signal alut1_n323 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n326 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n329_o : std_logic_vector (12 downto 0);
  signal n330_o : std_logic_vector (8 downto 0);
  signal n331_o : std_logic_vector (9 downto 0);
  signal n332_o : std_logic_vector (9 downto 0);
  signal n333_o : std_logic_vector (9 downto 0);
  signal n334_o : std_logic_vector (5 downto 0);
begin
  g <= n329_o;
  a_out <= add2_n298;
  c_out <= n330_o;
  x_out <= add1_n234;
  y_out <= addsub_n244;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n232; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n331_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n332_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n233; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n260; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n333_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n334_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n309; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n297; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n326; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n277; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n296_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n231_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n232 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n233 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n234 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n231_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n241_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n242 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n243 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n244 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n241_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n251_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n252 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n253 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n251_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n258_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n259 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n260 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n258_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n265_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n266_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n267 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n268 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n265_o,
    i => n266_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n273_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n274_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n275_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n276 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n277 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n274_o,
    i => n275_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n282_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n283_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n284_o <= n282_o & n283_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n285_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n286 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n287 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n285_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n292_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n293_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n294_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n295_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n296_o <= n294_o & n295_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n297 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n298 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n303_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n304_o <= not n303_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n305_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n306_o <= not n305_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n307_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n308 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n309 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n307_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n314_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n315_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n316 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n317 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n314_o,
    i => n315_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n322_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n323 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n326 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n329_o <= n293_o & addsub_n243 & cnotr7_n316;
  n330_o <= cnotr7_n317 & n322_o;
  n331_o <= gen0_cnotr5_n287 & gen0_cnotr5_n286 & n292_o;
  n332_o <= gen0_cnotr3_n268 & gen0_cnotr3_n267 & n273_o;
  n333_o <= gen0_cnotr4_n276 & n284_o;
  n334_o <= n306_o & addsub_n242 & cnotr6_n308 & cnotr2_n259 & cnotr1_n252 & n304_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n121_o : std_logic_vector (9 downto 0);
  signal add1_n122 : std_logic_vector (9 downto 0);
  signal add1_n123 : std_logic_vector (9 downto 0);
  signal add1_n124 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n131_o : std_logic;
  signal addsub_n132 : std_logic;
  signal addsub_n133 : std_logic_vector (9 downto 0);
  signal addsub_n134 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n141_o : std_logic;
  signal cnotr1_n142 : std_logic;
  signal cnotr1_n143 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n148_o : std_logic;
  signal cnotr2_n149 : std_logic;
  signal cnotr2_n150 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal gen0_cnotr3_n157 : std_logic;
  signal gen0_cnotr3_n158 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n163_o : std_logic_vector (7 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal gen0_cnotr4_n166 : std_logic;
  signal gen0_cnotr4_n167 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n172_o : std_logic_vector (7 downto 0);
  signal n173_o : std_logic;
  signal n174_o : std_logic_vector (8 downto 0);
  signal n175_o : std_logic;
  signal gen0_cnotr5_n176 : std_logic;
  signal gen0_cnotr5_n177 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n182_o : std_logic_vector (7 downto 0);
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic_vector (7 downto 0);
  signal n186_o : std_logic_vector (8 downto 0);
  signal add2_n187 : std_logic_vector (8 downto 0);
  signal add2_n188 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal cnotr6_n198 : std_logic;
  signal cnotr6_n199 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic_vector (7 downto 0);
  signal cnotr7_n206 : std_logic;
  signal cnotr7_n207 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n212_o : std_logic;
  signal alut1_n213 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n216 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n219_o : std_logic_vector (11 downto 0);
  signal n220_o : std_logic_vector (8 downto 0);
  signal n221_o : std_logic_vector (9 downto 0);
  signal n222_o : std_logic_vector (9 downto 0);
  signal n223_o : std_logic_vector (9 downto 0);
  signal n224_o : std_logic_vector (5 downto 0);
begin
  g <= n219_o;
  a_out <= add2_n188;
  c_out <= n220_o;
  x_out <= add1_n124;
  y_out <= addsub_n134;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n122; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n221_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n222_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n143; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n123; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n150; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n223_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n224_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n199; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n187; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n216; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n167; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n186_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n121_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n122 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n123 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n124 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n121_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n131_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n132 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n133 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n134 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n131_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n141_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n142 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n143 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n141_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n148_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n149 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n150 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n148_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n155_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n156_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n157 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n158 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n155_o,
    i => n156_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n163_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n164_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n165_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n166 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n167 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n164_o,
    i => n165_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n172_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n173_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n174_o <= n172_o & n173_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n175_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n176 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n177 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n175_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n182_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n183_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n184_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n185_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n186_o <= n184_o & n185_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n187 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n188 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n193_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n194_o <= not n193_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n195_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n196_o <= not n195_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n197_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n198 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n199 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n197_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n204_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n205_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n206 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n207 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n204_o,
    i => n205_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n212_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n213 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n216 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n219_o <= n183_o & addsub_n133 & cnotr7_n206;
  n220_o <= cnotr7_n207 & n212_o;
  n221_o <= gen0_cnotr5_n177 & gen0_cnotr5_n176 & n182_o;
  n222_o <= gen0_cnotr3_n158 & gen0_cnotr3_n157 & n163_o;
  n223_o <= gen0_cnotr4_n166 & n174_o;
  n224_o <= n196_o & addsub_n132 & cnotr6_n198 & cnotr2_n149 & cnotr1_n142 & n194_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_4;

architecture rtl of inith_lookup_9_4 is
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic;
  signal n108_o : std_logic;
  signal n109_o : std_logic;
  signal n110_o : std_logic;
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal n115_o : std_logic_vector (8 downto 0);
begin
  o <= n115_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n102_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n103_o <= not n102_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n104_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n105_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n106_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n107_o <= not n106_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n108_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n109_o <= not n108_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n110_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n111_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n112_o <= not n111_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n113_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n114_o <= i (0);
  n115_o <= n103_o & n104_o & n105_o & n107_o & n109_o & n110_o & n112_o & n113_o & n114_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (65 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (65 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (44 downto 0);
  signal as : std_logic_vector (44 downto 0);
  signal xs : std_logic_vector (49 downto 0);
  signal ys : std_logic_vector (49 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n96_o : std_logic_vector (65 downto 0);
  signal n97_o : std_logic_vector (44 downto 0);
  signal n98_o : std_logic_vector (44 downto 0);
  signal n99_o : std_logic_vector (49 downto 0);
  signal n100_o : std_logic_vector (49 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n96_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n97_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n98_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n99_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n100_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_4 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  n96_o <= (11 downto 0 => 'Z') & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n97_o <= gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n98_o <= gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n99_o <= gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n100_o <= gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
