module top_module(
  output reg zero
);
  
  // Assign the output zero to a value of 0
  assign zero = 0;

endmodule
