*
*/*
!*/

.idea
.bsp
/verilog-gen/
/target/

!build.sbt
!*.scala