<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>irioCoreCpp Library Module: irio::TerminalsDMAIMAQ Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">irioCoreCpp Library Module
   &#160;<span id="projectnumber">2.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classirio_1_1TerminalsDMAIMAQ.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classirio_1_1TerminalsDMAIMAQ-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">irio::TerminalsDMAIMAQ Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class managing the resources used for IMAQ DAQ operations.  
 <a href="classirio_1_1TerminalsDMAIMAQ.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="terminalsDMAIMAQ_8h_source.html">terminalsDMAIMAQ.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for irio::TerminalsDMAIMAQ:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classirio_1_1TerminalsDMAIMAQ__inherit__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad16d68d6b7319cb2337d71e54bbde2fc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#ad16d68d6b7319cb2337d71e54bbde2fc">TerminalsDMAIMAQ</a> (std::shared_ptr&lt; TerminalsDMAIMAQImpl &gt; impl)</td></tr>
<tr class="memdesc:ad16d68d6b7319cb2337d71e54bbde2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manages finding IMAQ resources.  <a href="classirio_1_1TerminalsDMAIMAQ.html#ad16d68d6b7319cb2337d71e54bbde2fc">More...</a><br /></td></tr>
<tr class="separator:ad16d68d6b7319cb2337d71e54bbde2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b46aa39d3750f130d749760a26cc18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#ad5b46aa39d3750f130d749760a26cc18">configCameraLink</a> (const std::int32_t fvalHigh, const std::int32_t lvalHigh, const std::int32_t dvalHigh, const std::int32_t spareHigh, const std::int32_t controlEnable, const std::int32_t linescan, const CLSignalMapping &amp;signalMapping, const CLMode &amp;mode) const</td></tr>
<tr class="memdesc:ad5b46aa39d3750f130d749760a26cc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure CameraLink frame grabber.  <a href="classirio_1_1TerminalsDMAIMAQ.html#ad5b46aa39d3750f130d749760a26cc18">More...</a><br /></td></tr>
<tr class="separator:ad5b46aa39d3750f130d749760a26cc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865bc918ca9ff60e876916d004c2954b"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#a865bc918ca9ff60e876916d004c2954b">readImageNonBlocking</a> (const std::uint32_t n, const size_t imagePixelSize, std::uint64_t *imageRead) const</td></tr>
<tr class="memdesc:a865bc918ca9ff60e876916d004c2954b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to read an specifeid number of pixels.  <a href="classirio_1_1TerminalsDMAIMAQ.html#a865bc918ca9ff60e876916d004c2954b">More...</a><br /></td></tr>
<tr class="separator:a865bc918ca9ff60e876916d004c2954b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23f3e3f9a2d3202262bd4431d9cf838"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#ad23f3e3f9a2d3202262bd4431d9cf838">readImageBlocking</a> (const std::uint32_t n, const size_t imagePixelSize, std::uint64_t *imageRead, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:ad23f3e3f9a2d3202262bd4431d9cf838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits to read an specified number of pixels from a DMA group.  <a href="classirio_1_1TerminalsDMAIMAQ.html#ad23f3e3f9a2d3202262bd4431d9cf838">More...</a><br /></td></tr>
<tr class="separator:ad23f3e3f9a2d3202262bd4431d9cf838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf783054429cf873aa7c7315389b3789"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#aaf783054429cf873aa7c7315389b3789">readImage</a> (const std::uint32_t n, const size_t imagePixelSize, std::uint64_t *imageRead, const bool blockRead, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:aaf783054429cf873aa7c7315389b3789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an specified number of pixels from a DMA group.  <a href="classirio_1_1TerminalsDMAIMAQ.html#aaf783054429cf873aa7c7315389b3789">More...</a><br /></td></tr>
<tr class="separator:aaf783054429cf873aa7c7315389b3789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5f08d2163dc82bc99107b0b5eeaa50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#aff5f08d2163dc82bc99107b0b5eeaa50">sendUARTMsg</a> (const std::vector&lt; std::uint8_t &gt; &amp;msg, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:aff5f08d2163dc82bc99107b0b5eeaa50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends an UART message to the CameraLink system.  <a href="classirio_1_1TerminalsDMAIMAQ.html#aff5f08d2163dc82bc99107b0b5eeaa50">More...</a><br /></td></tr>
<tr class="separator:aff5f08d2163dc82bc99107b0b5eeaa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82735294aeb940a77278697adce4890c"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#a82735294aeb940a77278697adce4890c">recvUARTMsg</a> (const size_t bytesToRecv=0, const std::uint32_t timeout=1000) const</td></tr>
<tr class="memdesc:a82735294aeb940a77278697adce4890c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an UART message from the CameraLink system.  <a href="classirio_1_1TerminalsDMAIMAQ.html#a82735294aeb940a77278697adce4890c">More...</a><br /></td></tr>
<tr class="separator:a82735294aeb940a77278697adce4890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e9e9c37f555af2a28505b61b886229"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#ab3e9e9c37f555af2a28505b61b886229">setUARTBaudRate</a> (const UARTBaudRates &amp;baudRate, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:ab3e9e9c37f555af2a28505b61b886229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets UART baud rate.  <a href="classirio_1_1TerminalsDMAIMAQ.html#ab3e9e9c37f555af2a28505b61b886229">More...</a><br /></td></tr>
<tr class="separator:ab3e9e9c37f555af2a28505b61b886229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefaa4b6ff02d6065205c412de35afaae"><td class="memItemLeft" align="right" valign="top">UARTBaudRates&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#aefaa4b6ff02d6065205c412de35afaae">getUARTBaudRate</a> () const</td></tr>
<tr class="memdesc:aefaa4b6ff02d6065205c412de35afaae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read UART baud rate.  <a href="classirio_1_1TerminalsDMAIMAQ.html#aefaa4b6ff02d6065205c412de35afaae">More...</a><br /></td></tr>
<tr class="separator:aefaa4b6ff02d6065205c412de35afaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97ea0a73375b31eb41f25cfffa305c9"><td class="memItemLeft" align="right" valign="top">std::uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#ad97ea0a73375b31eb41f25cfffa305c9">getUARTBreakIndicator</a> () const</td></tr>
<tr class="memdesc:ad97ea0a73375b31eb41f25cfffa305c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read UART Break Indicator.  <a href="classirio_1_1TerminalsDMAIMAQ.html#ad97ea0a73375b31eb41f25cfffa305c9">More...</a><br /></td></tr>
<tr class="separator:ad97ea0a73375b31eb41f25cfffa305c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b79b5da97f27b0b91bffe8554e1d75"><td class="memItemLeft" align="right" valign="top">std::uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#aa7b79b5da97f27b0b91bffe8554e1d75">getUARTFramingError</a> () const</td></tr>
<tr class="memdesc:aa7b79b5da97f27b0b91bffe8554e1d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read UART Framing Error.  <a href="classirio_1_1TerminalsDMAIMAQ.html#aa7b79b5da97f27b0b91bffe8554e1d75">More...</a><br /></td></tr>
<tr class="separator:aa7b79b5da97f27b0b91bffe8554e1d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964ca3d3c0d7c2f3bc9e0af1a45ed353"><td class="memItemLeft" align="right" valign="top">std::uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html#a964ca3d3c0d7c2f3bc9e0af1a45ed353">getUARTOverrunError</a> () const</td></tr>
<tr class="memdesc:a964ca3d3c0d7c2f3bc9e0af1a45ed353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read UART Overrun Error.  <a href="classirio_1_1TerminalsDMAIMAQ.html#a964ca3d3c0d7c2f3bc9e0af1a45ed353">More...</a><br /></td></tr>
<tr class="separator:a964ca3d3c0d7c2f3bc9e0af1a45ed353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classirio_1_1TerminalsDMACommon"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classirio_1_1TerminalsDMACommon')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classirio_1_1TerminalsDMACommon.html">irio::TerminalsDMACommon</a></td></tr>
<tr class="memitem:adca5686942237798a5904266997814c9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#adca5686942237798a5904266997814c9">TerminalsDMACommon</a> (std::shared_ptr&lt; TerminalsDMACommonImpl &gt; impl)</td></tr>
<tr class="memdesc:adca5686942237798a5904266997814c9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manages finding DMA resources common to all terminals that use them, DAQ/IMAQ.  <a href="classirio_1_1TerminalsDMACommon.html#adca5686942237798a5904266997814c9">More...</a><br /></td></tr>
<tr class="separator:adca5686942237798a5904266997814c9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23444f46655f800469080897fd99b133 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">std::uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a23444f46655f800469080897fd99b133">getNCh</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a23444f46655f800469080897fd99b133 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns number of channels in specific DMA.  <a href="classirio_1_1TerminalsDMACommon.html#a23444f46655f800469080897fd99b133">More...</a><br /></td></tr>
<tr class="separator:a23444f46655f800469080897fd99b133 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2554a4e8af0699888800475800eb1477 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a2554a4e8af0699888800475800eb1477">getDMAOverflow</a> (const std::uint16_t n) const</td></tr>
<tr class="memdesc:a2554a4e8af0699888800475800eb1477 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the FPGA DMA Overflow register of a specific DMA.  <a href="classirio_1_1TerminalsDMACommon.html#a2554a4e8af0699888800475800eb1477">More...</a><br /></td></tr>
<tr class="separator:a2554a4e8af0699888800475800eb1477 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a942a3ce83a9d437516af4f970c6e28 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">std::uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a6a942a3ce83a9d437516af4f970c6e28">getAllDMAOverflows</a> () const</td></tr>
<tr class="memdesc:a6a942a3ce83a9d437516af4f970c6e28 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the FPGA DMA Overflow register.  <a href="classirio_1_1TerminalsDMACommon.html#a6a942a3ce83a9d437516af4f970c6e28">More...</a><br /></td></tr>
<tr class="separator:a6a942a3ce83a9d437516af4f970c6e28 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedef0709d0c2ff0ab61f825f678110ee inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">FrameType&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#aedef0709d0c2ff0ab61f825f678110ee">getFrameType</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:aedef0709d0c2ff0ab61f825f678110ee inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of frame used in a specific DMA.  <a href="classirio_1_1TerminalsDMACommon.html#aedef0709d0c2ff0ab61f825f678110ee">More...</a><br /></td></tr>
<tr class="separator:aedef0709d0c2ff0ab61f825f678110ee inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7083589e82f1026f90b10deaa67bfa13 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">std::vector&lt; FrameType &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a7083589e82f1026f90b10deaa67bfa13">getAllFrameType</a> () const</td></tr>
<tr class="memdesc:a7083589e82f1026f90b10deaa67bfa13 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of the frame types used by each DMA in the FPGA.  <a href="classirio_1_1TerminalsDMACommon.html#a7083589e82f1026f90b10deaa67bfa13">More...</a><br /></td></tr>
<tr class="separator:a7083589e82f1026f90b10deaa67bfa13 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2bf28fcb310b6a6c535d8c7dd9a1f6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">std::uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a4b2bf28fcb310b6a6c535d8c7dd9a1f6">getSampleSize</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a4b2bf28fcb310b6a6c535d8c7dd9a1f6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the sample size of each data for a specific DMA.  <a href="classirio_1_1TerminalsDMACommon.html#a4b2bf28fcb310b6a6c535d8c7dd9a1f6">More...</a><br /></td></tr>
<tr class="separator:a4b2bf28fcb310b6a6c535d8c7dd9a1f6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae38d6a71e009a19ea1b9fb3ad1bde99 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#aae38d6a71e009a19ea1b9fb3ad1bde99">getAllSampleSizes</a> () const</td></tr>
<tr class="memdesc:aae38d6a71e009a19ea1b9fb3ad1bde99 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of sample sizes used by each DMA in the FPGA.  <a href="classirio_1_1TerminalsDMACommon.html#aae38d6a71e009a19ea1b9fb3ad1bde99">More...</a><br /></td></tr>
<tr class="separator:aae38d6a71e009a19ea1b9fb3ad1bde99 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c22c97bb650038c7a2558f061e4a0c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a40c22c97bb650038c7a2558f061e4a0c">startDMA</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a40c22c97bb650038c7a2558f061e4a0c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a specified DMA, start it and clean its contents.  <a href="classirio_1_1TerminalsDMACommon.html#a40c22c97bb650038c7a2558f061e4a0c">More...</a><br /></td></tr>
<tr class="separator:a40c22c97bb650038c7a2558f061e4a0c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f8c78a92480610455efc0a99816178 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#ad2f8c78a92480610455efc0a99816178">startAllDMAs</a> () const</td></tr>
<tr class="memdesc:ad2f8c78a92480610455efc0a99816178 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures and starts all DMAs in the FPGA.  <a href="classirio_1_1TerminalsDMACommon.html#ad2f8c78a92480610455efc0a99816178">More...</a><br /></td></tr>
<tr class="separator:ad2f8c78a92480610455efc0a99816178 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40d9c483f0b370229d47f489f7023e6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#ab40d9c483f0b370229d47f489f7023e6">stopDMA</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:ab40d9c483f0b370229d47f489f7023e6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops the specified DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#ab40d9c483f0b370229d47f489f7023e6">More...</a><br /></td></tr>
<tr class="separator:ab40d9c483f0b370229d47f489f7023e6 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a058ed8367e2e1184e08af9e70c31256b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a058ed8367e2e1184e08af9e70c31256b">stopAllDMAs</a> () const</td></tr>
<tr class="memdesc:a058ed8367e2e1184e08af9e70c31256b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops all DMAs in the FPGA.  <a href="classirio_1_1TerminalsDMACommon.html#a058ed8367e2e1184e08af9e70c31256b">More...</a><br /></td></tr>
<tr class="separator:a058ed8367e2e1184e08af9e70c31256b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d5d13978a4095fc6a314bf5f723e33 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#ae5d5d13978a4095fc6a314bf5f723e33">cleanDMA</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:ae5d5d13978a4095fc6a314bf5f723e33 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans the contents of a specified DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#ae5d5d13978a4095fc6a314bf5f723e33">More...</a><br /></td></tr>
<tr class="separator:ae5d5d13978a4095fc6a314bf5f723e33 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a1aa5e5e072f806e90795f358bc00f inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a19a1aa5e5e072f806e90795f358bc00f">cleanAllDMAs</a> () const</td></tr>
<tr class="memdesc:a19a1aa5e5e072f806e90795f358bc00f inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans the contents of all DMAs in the FPGA.  <a href="classirio_1_1TerminalsDMACommon.html#a19a1aa5e5e072f806e90795f358bc00f">More...</a><br /></td></tr>
<tr class="separator:a19a1aa5e5e072f806e90795f358bc00f inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b85f652244e275975492cb8c6214c8d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a0b85f652244e275975492cb8c6214c8d">isDMAEnable</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a0b85f652244e275975492cb8c6214c8d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if a DMA group is enabled or not.  <a href="classirio_1_1TerminalsDMACommon.html#a0b85f652244e275975492cb8c6214c8d">More...</a><br /></td></tr>
<tr class="separator:a0b85f652244e275975492cb8c6214c8d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104af2e8dc61b2edc77d94048a2b2ce1 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a104af2e8dc61b2edc77d94048a2b2ce1">enableDMA</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a104af2e8dc61b2edc77d94048a2b2ce1 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#a104af2e8dc61b2edc77d94048a2b2ce1">More...</a><br /></td></tr>
<tr class="separator:a104af2e8dc61b2edc77d94048a2b2ce1 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b178c5289aecccb09595172e3d34984 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a3b178c5289aecccb09595172e3d34984">disableDMA</a> (const std::uint32_t n) const</td></tr>
<tr class="memdesc:a3b178c5289aecccb09595172e3d34984 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#a3b178c5289aecccb09595172e3d34984">More...</a><br /></td></tr>
<tr class="separator:a3b178c5289aecccb09595172e3d34984 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603b53a00e0da2a131b0642f9d4059c4 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a603b53a00e0da2a131b0642f9d4059c4">enaDisDMA</a> (const std::uint32_t n, bool enaDis) const</td></tr>
<tr class="memdesc:a603b53a00e0da2a131b0642f9d4059c4 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#a603b53a00e0da2a131b0642f9d4059c4">More...</a><br /></td></tr>
<tr class="separator:a603b53a00e0da2a131b0642f9d4059c4 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6e89d16149bf71f3484dac745a9e4d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#aaf6e89d16149bf71f3484dac745a9e4d">readDataNonBlocking</a> (const std::uint32_t n, const size_t elementsToRead, std::uint64_t *data) const</td></tr>
<tr class="memdesc:aaf6e89d16149bf71f3484dac745a9e4d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tries to read an specified number of elements from a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#aaf6e89d16149bf71f3484dac745a9e4d">More...</a><br /></td></tr>
<tr class="separator:aaf6e89d16149bf71f3484dac745a9e4d inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dedbe6faea6e0cde5c2ea7a13ff8ff9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a3dedbe6faea6e0cde5c2ea7a13ff8ff9">readDataBlocking</a> (const std::uint32_t n, const size_t elementsToRead, std::uint64_t *data, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:a3dedbe6faea6e0cde5c2ea7a13ff8ff9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits to read an specified number of elements from a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#a3dedbe6faea6e0cde5c2ea7a13ff8ff9">More...</a><br /></td></tr>
<tr class="separator:a3dedbe6faea6e0cde5c2ea7a13ff8ff9 inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabde6d3a5c9df1a3d7d2e0bac33b55c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#afabde6d3a5c9df1a3d7d2e0bac33b55c">readData</a> (const std::uint32_t n, const size_t elementsToRead, std::uint64_t *data, const bool blockRead, const std::uint32_t timeout=0) const</td></tr>
<tr class="memdesc:afabde6d3a5c9df1a3d7d2e0bac33b55c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an specified number of elements from a DMA group.  <a href="classirio_1_1TerminalsDMACommon.html#afabde6d3a5c9df1a3d7d2e0bac33b55c">More...</a><br /></td></tr>
<tr class="separator:afabde6d3a5c9df1a3d7d2e0bac33b55c inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90641e09cccbc96dcf248a098300535b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsDMACommon.html#a90641e09cccbc96dcf248a098300535b">countDMAs</a> () const</td></tr>
<tr class="memdesc:a90641e09cccbc96dcf248a098300535b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of DMAs found.  <a href="classirio_1_1TerminalsDMACommon.html#a90641e09cccbc96dcf248a098300535b">More...</a><br /></td></tr>
<tr class="separator:a90641e09cccbc96dcf248a098300535b inherit pub_methods_classirio_1_1TerminalsDMACommon"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classirio_1_1TerminalsBase"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classirio_1_1TerminalsBase')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classirio_1_1TerminalsBase.html">irio::TerminalsBase</a></td></tr>
<tr class="memitem:ad024180e5576458cbee715e5dc1dcdea inherit pub_methods_classirio_1_1TerminalsBase"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsBase.html#ad024180e5576458cbee715e5dc1dcdea">TerminalsBase</a> (std::shared_ptr&lt; TerminalsBaseImpl &gt; impl)</td></tr>
<tr class="memdesc:ad024180e5576458cbee715e5dc1dcdea inherit pub_methods_classirio_1_1TerminalsBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class used for terminals.  <a href="classirio_1_1TerminalsBase.html#ad024180e5576458cbee715e5dc1dcdea">More...</a><br /></td></tr>
<tr class="separator:ad024180e5576458cbee715e5dc1dcdea inherit pub_methods_classirio_1_1TerminalsBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_attribs_classirio_1_1TerminalsBase"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classirio_1_1TerminalsBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classirio_1_1TerminalsBase.html">irio::TerminalsBase</a></td></tr>
<tr class="memitem:a0b9f039d3b34da879440637610995ac2 inherit pro_attribs_classirio_1_1TerminalsBase"><td class="memItemLeft" align="right" valign="top"><a id="a0b9f039d3b34da879440637610995ac2"></a>
std::shared_ptr&lt; TerminalsBaseImpl &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classirio_1_1TerminalsBase.html#a0b9f039d3b34da879440637610995ac2">m_impl</a></td></tr>
<tr class="memdesc:a0b9f039d3b34da879440637610995ac2 inherit pro_attribs_classirio_1_1TerminalsBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart pointer with the terminal implementation. <br /></td></tr>
<tr class="separator:a0b9f039d3b34da879440637610995ac2 inherit pro_attribs_classirio_1_1TerminalsBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class managing the resources used for IMAQ DAQ operations. </p>

<p class="definition">Definition at line <a class="el" href="terminalsDMAIMAQ_8h_source.html#l00017">17</a> of file <a class="el" href="terminalsDMAIMAQ_8h_source.html">terminalsDMAIMAQ.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad16d68d6b7319cb2337d71e54bbde2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16d68d6b7319cb2337d71e54bbde2fc">&#9670;&nbsp;</a></span>TerminalsDMAIMAQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">irio::TerminalsDMAIMAQ::TerminalsDMAIMAQ </td>
          <td>(</td>
          <td class="paramtype">std::shared_ptr&lt; TerminalsDMAIMAQImpl &gt;&#160;</td>
          <td class="paramname"><em>impl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Manages finding IMAQ resources. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error reading resources from the FPGA</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">impl</td><td>Shared pointer to a class implementing the functionality </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad5b46aa39d3750f130d749760a26cc18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b46aa39d3750f130d749760a26cc18">&#9670;&nbsp;</a></span>configCameraLink()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void irio::TerminalsDMAIMAQ::configCameraLink </td>
          <td>(</td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>fvalHigh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>lvalHigh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>dvalHigh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>spareHigh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>controlEnable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::int32_t&#160;</td>
          <td class="paramname"><em>linescan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const CLSignalMapping &amp;&#160;</td>
          <td class="paramname"><em>signalMapping</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const CLMode &amp;&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure CameraLink frame grabber. </p>
<p>Configure CameraLink frame grabber with the camera parameters. This configuration includes:</p><ul>
<li>Set whether the CaneraLink signals FVAL, LVAL, DVAL, and SPARE are active high or active low.</li>
<li>Set whether the CameraLink control signals will be driven by the FPGA or not.</li>
<li>Set the scanning mode between regular and line scan.</li>
<li>Set the signal mapping when using extended configuration mode.</li>
<li>Set the configuration mode.</li>
</ul>
<p>This configuration must be done before running the FPGA.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fvalHigh</td><td>0=FVAL active low 1=FVAL active high </td></tr>
    <tr><td class="paramname">lvalHigh</td><td>0=LVAL active low 1=LVAL active high </td></tr>
    <tr><td class="paramname">dvalHigh</td><td>0=DVAL active low 1=DVAL active high </td></tr>
    <tr><td class="paramname">spareHigh</td><td>0=SPARE active low 1=SPARE active high </td></tr>
    <tr><td class="paramname">controlEnable</td><td>0=High impedance on conrol signals 1=Control signals driver by the FPGA. </td></tr>
    <tr><td class="paramname">linescan</td><td>0=Regular scan (complete image) 1=Line scan </td></tr>
    <tr><td class="paramname">signalMapping</td><td>Signal map to be used. </td></tr>
    <tr><td class="paramname">mode</td><td>Configuration to be used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aefaa4b6ff02d6065205c412de35afaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefaa4b6ff02d6065205c412de35afaae">&#9670;&nbsp;</a></span>getUARTBaudRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UARTBaudRates irio::TerminalsDMAIMAQ::getUARTBaudRate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read UART baud rate. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1CLUARTInvalidBaudRate.html" title="Exception when the baud rate read is not a valid value.">irio::errors::CLUARTInvalidBaudRate</a></td><td>The baud rate read from the FPGA does nto match any of the expected values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Baud rate read </dd></dl>

</div>
</div>
<a id="ad97ea0a73375b31eb41f25cfffa305c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97ea0a73375b31eb41f25cfffa305c9">&#9670;&nbsp;</a></span>getUARTBreakIndicator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint16_t irio::TerminalsDMAIMAQ::getUARTBreakIndicator </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read UART Break Indicator. </p>
<p>Reads the value from CameraLink UART break indicator port. A non-zero value returned indicates an interruption in the UART communication.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current value of the UART Break Indicator </dd></dl>

</div>
</div>
<a id="aa7b79b5da97f27b0b91bffe8554e1d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b79b5da97f27b0b91bffe8554e1d75">&#9670;&nbsp;</a></span>getUARTFramingError()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint16_t irio::TerminalsDMAIMAQ::getUARTFramingError </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read UART Framing Error. </p>
<p>Reads the value from CameraLink UART framing error port. A non-zero value returned indicates problems while receiving UART data.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current value of the UART Framing Error </dd></dl>

</div>
</div>
<a id="a964ca3d3c0d7c2f3bc9e0af1a45ed353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a964ca3d3c0d7c2f3bc9e0af1a45ed353">&#9670;&nbsp;</a></span>getUARTOverrunError()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint16_t irio::TerminalsDMAIMAQ::getUARTOverrunError </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read UART Overrun Error. </p>
<p>Reads the value from CameraLink UART overrun error port. A non-zero value returned indicates an overrun in a UART buffer, causing data loss.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current value of the UART Overrun Error </dd></dl>

</div>
</div>
<a id="aaf783054429cf873aa7c7315389b3789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf783054429cf873aa7c7315389b3789">&#9670;&nbsp;</a></span>readImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t irio::TerminalsDMAIMAQ::readImage </td>
          <td>(</td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>imagePixelSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::uint64_t *&#160;</td>
          <td class="paramname"><em>imageRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const bool&#160;</td>
          <td class="paramname"><em>blockRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads an specified number of pixels from a DMA group. </p>
<p>It can be configure to wait until there are the specified number of pixels in the DMA or read nothing if there are not enough. If configured to wait, a timeout can be specified.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1ResourceNotFoundError.html" title="Exception when a resource (Register/DMA) is not found.">irio::errors::ResourceNotFoundError</a></td><td>Resource specified not found </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1DMAReadTimeout.html" title="Exception when a timeout expires while trying to read a DMA.">irio::errors::DMAReadTimeout</a></td><td>If reading is in blocking mode, and the timeout expires waiting for enough data to be read </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>Number of DMA group </td></tr>
    <tr><td class="paramname">imagePixelSize</td><td>Number of pixels to read from the DMA </td></tr>
    <tr><td class="paramname">imageRead</td><td>Buffer to write the read image. Allocation and deallocation of this buffer is user responsibility </td></tr>
    <tr><td class="paramname">blockRead</td><td>Whether to wait until the requested number of pixels ( <code>imagePixelSize</code>) are available or not </td></tr>
    <tr><td class="paramname">timeout</td><td>If <code>blockRead</code> is true. Max time in milliseconds to wait for the <code>imagePixelSize</code> to be available, 0 means wait indefinitely. If <code>blockRead</code> is false, this parameter is ignored.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of elements read. 0 if they were not enough, the number specified in <code>imagePixelSize</code> it they were. </dd></dl>

</div>
</div>
<a id="ad23f3e3f9a2d3202262bd4431d9cf838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23f3e3f9a2d3202262bd4431d9cf838">&#9670;&nbsp;</a></span>readImageBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t irio::TerminalsDMAIMAQ::readImageBlocking </td>
          <td>(</td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>imagePixelSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::uint64_t *&#160;</td>
          <td class="paramname"><em>imageRead</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits to read an specified number of pixels from a DMA group. </p>
<p>The read operation will block until the requested number of elements are available or a timeout expires if specified.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1ResourceNotFoundError.html" title="Exception when a resource (Register/DMA) is not found.">irio::errors::ResourceNotFoundError</a></td><td>Resource specified not found </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1DMAReadTimeout.html" title="Exception when a timeout expires while trying to read a DMA.">irio::errors::DMAReadTimeout</a></td><td>If reading is in blocking mode, and the timeout expires waiting for enough data to be read </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>Number of DMA group </td></tr>
    <tr><td class="paramname">imagePixelSize</td><td>Number of pixels to read from the DMA </td></tr>
    <tr><td class="paramname">imageRead</td><td>Buffer to write the read image. Allocation and deallocation of this buffer is user responsibility </td></tr>
    <tr><td class="paramname">timeout</td><td>Max time in milliseconds to wait for the <code>elementsToRead</code> to be available, 0 to wait indefinitely. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unless the timeout expires, this function will always return the specified <code>elementsToRead</code> </dd></dl>

</div>
</div>
<a id="a865bc918ca9ff60e876916d004c2954b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865bc918ca9ff60e876916d004c2954b">&#9670;&nbsp;</a></span>readImageNonBlocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t irio::TerminalsDMAIMAQ::readImageNonBlocking </td>
          <td>(</td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>imagePixelSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::uint64_t *&#160;</td>
          <td class="paramname"><em>imageRead</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tries to read an specifeid number of pixels. </p>
<p>If there are less pixels than requested available, nothing is read.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1ResourceNotFoundError.html" title="Exception when a resource (Register/DMA) is not found.">irio::errors::ResourceNotFoundError</a></td><td>Resource specified not found </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">n</td><td>Number of DMA group where image is stored </td></tr>
    <tr><td class="paramname">imagePixelSize</td><td>Size of the image in pixels </td></tr>
    <tr><td class="paramname">imageRead</td><td>Buffer to write the read data. Allocation and deallocation of data is user responsibility </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of elements read. 0 if they were not enough, the number specified in <code>elementsToRead</code> it they were. </dd></dl>

</div>
</div>
<a id="a82735294aeb940a77278697adce4890c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82735294aeb940a77278697adce4890c">&#9670;&nbsp;</a></span>recvUARTMsg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::uint8_t&gt; irio::TerminalsDMAIMAQ::recvUARTMsg </td>
          <td>(</td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>bytesToRecv</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>1000</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads an UART message from the CameraLink system. </p>
<p>Do not use bytesToRecv = 0 and timeout = 0 at the same time!</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bytesToRecv</td><td>Number of bytes to read. If it is 0, reads everything until timeout </td></tr>
    <tr><td class="paramname">timeout</td><td>Max time (ms) to wait between bytes. (0 to wait indefinetly) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Message read </dd></dl>

</div>
</div>
<a id="aff5f08d2163dc82bc99107b0b5eeaa50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5f08d2163dc82bc99107b0b5eeaa50">&#9670;&nbsp;</a></span>sendUARTMsg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void irio::TerminalsDMAIMAQ::sendUARTMsg </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; std::uint8_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends an UART message to the CameraLink system. </p>
<p>Streams the given vector to the CameraLink camera connected to the frame grabber.</p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1CLUARTTimeout.html" title="Exception when a timeout occurs in a CL UART operation.">irio::errors::CLUARTTimeout</a></td><td>Timeout waiting for <code>TERMINAL_UARTTXREADY</code> to be ready</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">msg</td><td>Message to send </td></tr>
    <tr><td class="paramname">timeout</td><td>Time in ms to wait for line to be ready to send message. (0 to wait indefinetly) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab3e9e9c37f555af2a28505b61b886229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e9e9c37f555af2a28505b61b886229">&#9670;&nbsp;</a></span>setUARTBaudRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void irio::TerminalsDMAIMAQ::setUARTBaudRate </td>
          <td>(</td>
          <td class="paramtype">const UARTBaudRates &amp;&#160;</td>
          <td class="paramname"><em>baudRate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets UART baud rate. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1NiFpgaError.html" title="Exception when an error returns from a NiFpga_* function.">irio::errors::NiFpgaError</a></td><td>Error occurred in an FPGA operation </td></tr>
    <tr><td class="paramname"><a class="el" href="classirio_1_1errors_1_1CLUARTTimeout.html" title="Exception when a timeout occurs in a CL UART operation.">irio::errors::CLUARTTimeout</a></td><td>Timeout waiting for <code>TERMINAL_UARTSETBAUDRATE</code> to be ready</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baudRate</td><td>Baud rate to configure. </td></tr>
    <tr><td class="paramname">timeout</td><td>Time in ms to wait for the line to be ready (0 to wait indefinetly) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="terminalsDMAIMAQ_8h_source.html">terminalsDMAIMAQ.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><b>irio</b></li><li class="navelem"><a class="el" href="classirio_1_1TerminalsDMAIMAQ.html">TerminalsDMAIMAQ</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
