- ğŸ‘‹ Hi, Iâ€™m @yasvanthirasri
- ğŸ‘€ Iâ€™m interested in Unleashing the Power of FPGA Image Encryption ğŸ”’
- ğŸŒ± Iâ€™m currently learning Verilog coding to implement in my project
- ğŸ’ï¸ Iâ€™m currently working on FPGA to encrypt an image
- ğŸ“« Published a paper titled "Implementation of chaos-based image encryption on FPGA"
- presented at the IEEE conference (ViteCon'23)
- Encryption Engineer by Day, FPGA Enthusiast by Night ğŸŒ™
- MATLAB Magician 

<!---
yasvanthirasri/yasvanthirasri is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
