Protel Design System Design Rule Check
PCB File : D:\墨现-工作资料\Insole_16x16\Hardware_Insole_16x16\Harware_Insole_16x16\16x16_Insole.PcbDoc
Date     : 2023/3/1
Time     : 10:36:11

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
   Violation between Clearance Constraint: (5.989mil < 6mil) Between Track (370.752mil,684.726mil)(389.905mil,684.74mil) on Top Layer And Track (373.238mil,670.24mil)(375.737mil,672.74mil) on Top Layer 
   Violation between Clearance Constraint: (5.989mil < 6mil) Between Track (370.752mil,684.726mil)(389.905mil,684.74mil) on Top Layer And Track (375.737mil,672.74mil)(389.905mil,672.74mil) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=12mil) (Preferred=12mil) (InNetClass('pwr'))
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=8mil) (Preferred=8mil) (InNetClass('Column Data'))
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
   Violation between Routing Via Style: Via (2065mil,435mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 12.008mil
   Violation between Routing Via Style: Via (2130mil,965mil) from Top Layer to Bottom Layer Actual Size : 19.685mil Actual Hole Size : 12.008mil
Rule Violations :2

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('CH340'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('D_CH340'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=10mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=15mil) (Prefered=6mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C10-1(916.732mil,438.74mil) on Top Layer And Pad C10-2(883.268mil,438.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C1-1(190mil,347.204mil) on Top Layer And Pad C1-2(190mil,313.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C11-1(1395mil,610.472mil) on Top Layer And Pad C11-2(1395mil,577.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C12-1(1215mil,463.74mil) on Top Layer And Pad C12-2(1248.464mil,463.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C13-1(1338.268mil,518.74mil) on Top Layer And Pad C13-2(1371.732mil,518.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C14-1(1350.354mil,820.354mil) on Top Layer And Pad C14-2(1383.818mil,820.354mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C15-1(1440mil,677.008mil) on Top Layer And Pad C15-2(1440mil,710.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C16-1(2745mil,502.008mil) on Top Layer And Pad C16-2(2745mil,535.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C17-1(2840mil,382.008mil) on Top Layer And Pad C17-2(2840mil,415.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C18-1(2840mil,650.472mil) on Top Layer And Pad C18-2(2840mil,617.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C19-1(2120mil,617.008mil) on Top Layer And Pad C19-2(2120mil,650.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C20-1(2115mil,420.472mil) on Top Layer And Pad C20-2(2115mil,387.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C2-1(135mil,345.473mil) on Top Layer And Pad C2-2(135mil,312.009mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C21-1(3238.268mil,308.74mil) on Top Layer And Pad C21-2(3271.732mil,308.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C22-1(3238.268mil,573.74mil) on Top Layer And Pad C22-2(3271.732mil,573.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C23-1(1911.732mil,683.74mil) on Top Layer And Pad C23-2(1878.268mil,683.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C24-1(1921.732mil,413.74mil) on Top Layer And Pad C24-2(1888.268mil,413.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C25-1(710mil,412.009mil) on Top Layer And Pad C25-2(710mil,445.473mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C26-1(118.464mil,443.74mil) on Top Layer And Pad C26-2(85mil,443.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C27-1(600mil,412.008mil) on Top Layer And Pad C27-2(600mil,445.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C28-1(655mil,412.008mil) on Top Layer And Pad C28-2(655mil,445.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C29-1(765mil,412.009mil) on Top Layer And Pad C29-2(765mil,445.473mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C3-1(3116.732mil,933.74mil) on Top Layer And Pad C3-2(3083.268mil,933.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C4-1(2691.732mil,933.74mil) on Top Layer And Pad C4-2(2658.268mil,933.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C5-1(2271.732mil,933.74mil) on Top Layer And Pad C5-2(2238.268mil,933.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C6-1(1886.732mil,933.74mil) on Top Layer And Pad C6-2(1853.268mil,933.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C7-1(1440mil,787.874mil) on Top Layer And Pad C7-2(1440mil,821.338mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C8-1(1498.268mil,820.354mil) on Top Layer And Pad C8-2(1531.732mil,820.354mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C9-1(830mil,828.268mil) on Top Layer And Pad C9-2(830mil,861.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R10-1(2790mil,650.472mil) on Top Layer And Pad R10-2(2790mil,617.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R11-1(2220mil,617.008mil) on Top Layer And Pad R11-2(2220mil,650.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R12-1(2220mil,420.472mil) on Top Layer And Pad R12-2(2220mil,387.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R13-1(2270mil,617.008mil) on Top Layer And Pad R13-2(2270mil,650.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R14-1(2270mil,420.472mil) on Top Layer And Pad R14-2(2270mil,387.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R15-1(2170mil,617.008mil) on Top Layer And Pad R15-2(2170mil,650.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R16-1(2170mil,387.008mil) on Top Layer And Pad R16-2(2170mil,420.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R18-1(3271.732mil,373.74mil) on Top Layer And Pad R18-2(3238.268mil,373.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R19-1(3271.732mil,623.74mil) on Top Layer And Pad R19-2(3238.268mil,623.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R20-1(1703.268mil,683.74mil) on Top Layer And Pad R20-2(1736.732mil,683.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R2-1(1340mil,610.472mil) on Top Layer And Pad R2-2(1340mil,577.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R21-1(1703.268mil,418.74mil) on Top Layer And Pad R21-2(1736.732mil,418.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R22-1(3238.268mil,423.74mil) on Top Layer And Pad R22-2(3271.732mil,423.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R23-1(3238.268mil,673.74mil) on Top Layer And Pad R23-2(3271.732mil,673.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R24-1(1736.732mil,633.74mil) on Top Layer And Pad R24-2(1703.268mil,633.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R25-1(1736.732mil,363.74mil) on Top Layer And Pad R25-2(1703.268mil,363.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R26-1(3238.268mil,473.74mil) on Top Layer And Pad R26-2(3271.732mil,473.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R27-1(3238.268mil,723.74mil) on Top Layer And Pad R27-2(3271.732mil,723.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R28-1(1736.732mil,583.74mil) on Top Layer And Pad R28-2(1703.268mil,583.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R29-1(1736.732mil,308.74mil) on Top Layer And Pad R29-2(1703.268mil,308.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R30-1(3056.536mil,343.74mil) on Top Layer And Pad R30-2(3090mil,343.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R3-1(918.464mil,363.74mil) on Top Layer And Pad R3-2(885mil,363.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R31-1(3058.268mil,553.74mil) on Top Layer And Pad R31-2(3091.732mil,553.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R32-1(1736.732mil,523.74mil) on Top Layer And Pad R32-2(1703.268mil,523.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R33-1(1736.732mil,243.74mil) on Top Layer And Pad R33-2(1703.268mil,243.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R37-1(286.536mil,758.74mil) on Top Layer And Pad R37-2(320mil,758.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R38-1(725mil,672.008mil) on Top Layer And Pad R38-2(725mil,705.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R39-1(725mil,565.276mil) on Top Layer And Pad R39-2(725mil,598.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R40-1(286.536mil,593.74mil) on Top Layer And Pad R40-2(320mil,593.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R4-1(2695mil,535.472mil) on Top Layer And Pad R4-2(2695mil,502.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R41-1(320mil,703.74mil) on Top Layer And Pad R41-2(286.536mil,703.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R42-1(320mil,648.74mil) on Top Layer And Pad R42-2(286.536mil,648.74mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R5-1(2690mil,415.472mil) on Top Layer And Pad R5-2(2690mil,382.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R6-1(2740mil,617.008mil) on Top Layer And Pad R6-2(2740mil,650.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R7-1(2740mil,382.008mil) on Top Layer And Pad R7-2(2740mil,415.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R8-1(2790mil,382.008mil) on Top Layer And Pad R8-2(2790mil,415.472mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R9-1(2690mil,650.472mil) on Top Layer And Pad R9-2(2690mil,617.008mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-1(3156.368mil,609.34mil) on Top Layer And Pad U10-2(3156.368mil,629.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-10(2990.168mil,609.34mil) on Top Layer And Pad U10-9(2990.168mil,629.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-2(3156.368mil,629.04mil) on Top Layer And Pad U10-3(3156.368mil,648.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-3(3156.368mil,648.74mil) on Top Layer And Pad U10-4(3156.368mil,668.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-4(3156.368mil,668.44mil) on Top Layer And Pad U10-5(3156.368mil,688.14mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-6(2990.168mil,688.14mil) on Top Layer And Pad U10-7(2990.168mil,668.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-7(2990.168mil,668.44mil) on Top Layer And Pad U10-8(2990.168mil,648.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-8(2990.168mil,648.74mil) on Top Layer And Pad U10-9(2990.168mil,629.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-1(1811.9mil,633.14mil) on Top Layer And Pad U11-2(1811.9mil,613.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-10(1978.1mil,633.14mil) on Top Layer And Pad U11-9(1978.1mil,613.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-2(1811.9mil,613.44mil) on Top Layer And Pad U11-3(1811.9mil,593.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-3(1811.9mil,593.74mil) on Top Layer And Pad U11-4(1811.9mil,574.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-4(1811.9mil,574.04mil) on Top Layer And Pad U11-5(1811.9mil,554.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-6(1978.1mil,554.34mil) on Top Layer And Pad U11-7(1978.1mil,574.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-7(1978.1mil,574.04mil) on Top Layer And Pad U11-8(1978.1mil,593.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-8(1978.1mil,593.74mil) on Top Layer And Pad U11-9(1978.1mil,613.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-1(1821.9mil,348.14mil) on Top Layer And Pad U12-2(1821.9mil,328.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-10(1988.1mil,348.14mil) on Top Layer And Pad U12-9(1988.1mil,328.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-2(1821.9mil,328.44mil) on Top Layer And Pad U12-3(1821.9mil,308.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-3(1821.9mil,308.74mil) on Top Layer And Pad U12-4(1821.9mil,289.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-4(1821.9mil,289.04mil) on Top Layer And Pad U12-5(1821.9mil,269.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-6(1988.1mil,269.34mil) on Top Layer And Pad U12-7(1988.1mil,289.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-7(1988.1mil,289.04mil) on Top Layer And Pad U12-8(1988.1mil,308.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-8(1988.1mil,308.74mil) on Top Layer And Pad U12-9(1988.1mil,328.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.945mil < 10mil) Between Pad U14-8(648.968mil,703.74mil) on Top Layer And Via (660mil,745mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-1(3016.9mil,878.14mil) on Top Layer And Pad U3-2(3016.9mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-10(3183.1mil,878.14mil) on Top Layer And Pad U3-9(3183.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-2(3016.9mil,858.44mil) on Top Layer And Pad U3-3(3016.9mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-3(3016.9mil,838.74mil) on Top Layer And Pad U3-4(3016.9mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-4(3016.9mil,819.04mil) on Top Layer And Pad U3-5(3016.9mil,799.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-6(3183.1mil,799.34mil) on Top Layer And Pad U3-7(3183.1mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-7(3183.1mil,819.04mil) on Top Layer And Pad U3-8(3183.1mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-8(3183.1mil,838.74mil) on Top Layer And Pad U3-9(3183.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-1(2591.9mil,878.14mil) on Top Layer And Pad U4-2(2591.9mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-10(2758.1mil,878.14mil) on Top Layer And Pad U4-9(2758.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-2(2591.9mil,858.44mil) on Top Layer And Pad U4-3(2591.9mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-3(2591.9mil,838.74mil) on Top Layer And Pad U4-4(2591.9mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-4(2591.9mil,819.04mil) on Top Layer And Pad U4-5(2591.9mil,799.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-6(2758.1mil,799.34mil) on Top Layer And Pad U4-7(2758.1mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-7(2758.1mil,819.04mil) on Top Layer And Pad U4-8(2758.1mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-8(2758.1mil,838.74mil) on Top Layer And Pad U4-9(2758.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-1(2171.9mil,878.14mil) on Top Layer And Pad U5-2(2171.9mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-10(2338.1mil,878.14mil) on Top Layer And Pad U5-9(2338.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-2(2171.9mil,858.44mil) on Top Layer And Pad U5-3(2171.9mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-3(2171.9mil,838.74mil) on Top Layer And Pad U5-4(2171.9mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-4(2171.9mil,819.04mil) on Top Layer And Pad U5-5(2171.9mil,799.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-6(2338.1mil,799.34mil) on Top Layer And Pad U5-7(2338.1mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.546mil < 10mil) Between Pad U5-6(2338.1mil,799.34mil) on Top Layer And Via (2385mil,778.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.546mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-7(2338.1mil,819.04mil) on Top Layer And Pad U5-8(2338.1mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.414mil < 10mil) Between Pad U5-7(2338.1mil,819.04mil) on Top Layer And Via (2390mil,823.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.414mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-8(2338.1mil,838.74mil) on Top Layer And Pad U5-9(2338.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.069mil < 10mil) Between Pad U5-8(2338.1mil,838.74mil) on Top Layer And Via (2390mil,823.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-1(1781.9mil,878.14mil) on Top Layer And Pad U6-2(1781.9mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-10(1948.1mil,878.14mil) on Top Layer And Pad U6-9(1948.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-2(1781.9mil,858.44mil) on Top Layer And Pad U6-3(1781.9mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-3(1781.9mil,838.74mil) on Top Layer And Pad U6-4(1781.9mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-4(1781.9mil,819.04mil) on Top Layer And Pad U6-5(1781.9mil,799.34mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.084mil < 10mil) Between Pad U6-5(1781.9mil,799.34mil) on Top Layer And Via (1800mil,768.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.084mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-6(1948.1mil,799.34mil) on Top Layer And Pad U6-7(1948.1mil,819.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-7(1948.1mil,819.04mil) on Top Layer And Pad U6-8(1948.1mil,838.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-8(1948.1mil,838.74mil) on Top Layer And Pad U6-9(1948.1mil,858.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.624mil < 10mil) Between Pad U8-12(2372.37mil,463.74mil) on Top Layer And Via (2315mil,463.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-1(3156.368mil,394.34mil) on Top Layer And Pad U9-2(3156.368mil,414.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-10(2990.168mil,394.34mil) on Top Layer And Pad U9-9(2990.168mil,414.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-2(3156.368mil,414.04mil) on Top Layer And Pad U9-3(3156.368mil,433.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-3(3156.368mil,433.74mil) on Top Layer And Pad U9-4(3156.368mil,453.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-4(3156.368mil,453.44mil) on Top Layer And Pad U9-5(3156.368mil,473.14mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-6(2990.168mil,473.14mil) on Top Layer And Pad U9-7(2990.168mil,453.44mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-7(2990.168mil,453.44mil) on Top Layer And Pad U9-8(2990.168mil,433.74mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-8(2990.168mil,433.74mil) on Top Layer And Pad U9-9(2990.168mil,414.04mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB0-1(175.4mil,863.84mil) on Multi-Layer And Pad USB0-A1B12(198mil,819.74mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB0-2(175.4mil,523.64mil) on Multi-Layer And Pad USB0-B1A12(198mil,567.74mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A1B12(198mil,819.74mil) on Top Layer And Pad USB0-A4B9(198mil,788.24mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A4B9(198mil,788.24mil) on Top Layer And Pad USB0-A8(198mil,762.64mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A5(198mil,742.94mil) on Top Layer And Pad USB0-A8(198mil,762.64mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A5(198mil,742.94mil) on Top Layer And Pad USB0-B7(198mil,723.24mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.8mil < 10mil) Between Pad USB0-A6(198mil,703.54mil) on Top Layer And Pad USB0-A7(198mil,683.94mil) on Top Layer [Top Solder] Mask Sliver [3.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A6(198mil,703.54mil) on Top Layer And Pad USB0-B7(198mil,723.24mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-A7(198mil,683.94mil) on Top Layer And Pad USB0-B6(198mil,664.24mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-B1A12(198mil,567.74mil) on Top Layer And Pad USB0-B4A9(198mil,599.24mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-B4A9(198mil,599.24mil) on Top Layer And Pad USB0-B5(198mil,624.84mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-B5(198mil,624.84mil) on Top Layer And Pad USB0-B8(198mil,644.54mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB0-B6(198mil,664.24mil) on Top Layer And Pad USB0-B8(198mil,644.54mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.591mil < 10mil) Between Pad USB0-B6(198mil,664.24mil) on Top Layer And Via (245mil,648.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.334mil < 10mil) Between Pad USB0-B8(198mil,644.54mil) on Top Layer And Via (245mil,648.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.334mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.324mil < 10mil) Between Via (1115mil,438.74mil) from Top Layer to Bottom Layer And Via (1150mil,443.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.324mil] / [Bottom Solder] Mask Sliver [3.324mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.662mil < 10mil) Between Via (1225mil,903.74mil) from Top Layer to Bottom Layer And Via (1260mil,896.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.662mil] / [Bottom Solder] Mask Sliver [3.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.719mil < 10mil) Between Via (1890mil,313.74mil) from Top Layer to Bottom Layer And Via (1921.97mil,329.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.719mil] / [Bottom Solder] Mask Sliver [3.719mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.954mil < 10mil) Between Via (1965mil,495.74mil) from Top Layer to Bottom Layer And Via (1995mil,513.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.954mil] / [Bottom Solder] Mask Sliver [2.954mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.324mil < 10mil) Between Via (2235mil,838.74mil) from Top Layer to Bottom Layer And Via (2260mil,813.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.324mil] / [Bottom Solder] Mask Sliver [3.324mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.28mil < 10mil) Between Via (2485mil,783.74mil) from Top Layer to Bottom Layer And Via (2490mil,743.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.28mil] / [Bottom Solder] Mask Sliver [8.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.324mil < 10mil) Between Via (2490mil,743.74mil) from Top Layer to Bottom Layer And Via (2495mil,708.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.324mil] / [Bottom Solder] Mask Sliver [3.324mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.048mil < 10mil) Between Via (2825mil,808.74mil) from Top Layer to Bottom Layer And Via (2840mil,843.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.048mil] / [Bottom Solder] Mask Sliver [6.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.28mil < 10mil) Between Via (2825mil,808.74mil) from Top Layer to Bottom Layer And Via (2860mil,788.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.28mil] / [Bottom Solder] Mask Sliver [8.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.166mil < 10mil) Between Via (2840mil,843.74mil) from Top Layer to Bottom Layer And Via (2880mil,847.722mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.166mil] / [Bottom Solder] Mask Sliver [8.166mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.837mil < 10mil) Between Via (3305mil,788.74mil) from Top Layer to Bottom Layer And Via (3330mil,810.079mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.837mil] / [Bottom Solder] Mask Sliver [0.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Via (365mil,463.74mil) from Top Layer to Bottom Layer And Via (405mil,463.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.969mil] / [Bottom Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.168mil < 10mil) Between Via (625mil,748.74mil) from Top Layer to Bottom Layer And Via (660mil,745mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.168mil] / [Bottom Solder] Mask Sliver [3.168mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.969mil < 10mil) Between Via (660mil,745mil) from Top Layer to Bottom Layer And Via (660mil,780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.969mil] / [Bottom Solder] Mask Sliver [2.969mil]
Rule Violations :165

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1130.983mil,1086.891mil) on Top Overlay And Pad FPC1-1(1095.55mil,1080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1202.007mil,449.764mil) on Top Overlay And Pad C12-1(1215mil,463.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1202.007mil,477.717mil) on Top Overlay And Pad C12-1(1215mil,463.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (121.024mil,299.017mil) on Top Overlay And Pad C2-2(135mil,312.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (121.024mil,358.465mil) on Top Overlay And Pad C2-1(135mil,345.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1261.456mil,449.764mil) on Top Overlay And Pad C12-2(1248.464mil,463.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1261.456mil,477.716mil) on Top Overlay And Pad C12-2(1248.464mil,463.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (131.457mil,429.764mil) on Top Overlay And Pad C26-1(118.464mil,443.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (131.457mil,457.716mil) on Top Overlay And Pad C26-1(118.464mil,443.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1325.276mil,504.764mil) on Top Overlay And Pad C13-1(1338.268mil,518.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1325.276mil,532.717mil) on Top Overlay And Pad C13-1(1338.268mil,518.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1337.362mil,806.378mil) on Top Overlay And Pad C14-1(1350.354mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Arc (1337.362mil,806.378mil) on Top Overlay And Pad Y1-3(1322.086mil,765.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1337.362mil,834.331mil) on Top Overlay And Pad C14-1(1350.354mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1381.024mil,564.016mil) on Top Overlay And Pad C11-2(1395mil,577.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1381.024mil,623.465mil) on Top Overlay And Pad C11-1(1395mil,610.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1384.724mil,504.764mil) on Top Overlay And Pad C13-2(1371.732mil,518.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1384.724mil,532.716mil) on Top Overlay And Pad C13-2(1371.732mil,518.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Arc (1385mil,713.74mil) on Top Overlay And Pad Y1-1(1385.079mil,678.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1396.811mil,806.378mil) on Top Overlay And Pad C14-2(1383.818mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Arc (1396.811mil,806.378mil) on Top Overlay And Pad Y1-2(1385.079mil,765.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1396.811mil,834.331mil) on Top Overlay And Pad C14-2(1383.818mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1408.976mil,564.016mil) on Top Overlay And Pad C11-2(1395mil,577.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1408.976mil,623.465mil) on Top Overlay And Pad C11-1(1395mil,610.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1426.024mil,664.016mil) on Top Overlay And Pad C15-1(1440mil,677.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Arc (1426.024mil,664.016mil) on Top Overlay And Pad Y1-1(1385.079mil,678.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1426.024mil,723.465mil) on Top Overlay And Pad C15-2(1440mil,710.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1426.024mil,774.881mil) on Top Overlay And Pad C7-1(1440mil,787.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Arc (1426.024mil,774.881mil) on Top Overlay And Pad Y1-2(1385.079mil,765.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1426.024mil,834.33mil) on Top Overlay And Pad C7-2(1440mil,821.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1453.976mil,664.016mil) on Top Overlay And Pad C15-1(1440mil,677.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1453.976mil,723.465mil) on Top Overlay And Pad C15-2(1440mil,710.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1453.976mil,774.881mil) on Top Overlay And Pad C7-1(1440mil,787.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1453.976mil,834.33mil) on Top Overlay And Pad C7-2(1440mil,821.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (148.976mil,299.017mil) on Top Overlay And Pad C2-2(135mil,312.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (148.976mil,358.465mil) on Top Overlay And Pad C2-1(135mil,345.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1485.276mil,806.378mil) on Top Overlay And Pad C8-1(1498.268mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1485.276mil,834.331mil) on Top Overlay And Pad C8-1(1498.268mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1544.724mil,806.378mil) on Top Overlay And Pad C8-2(1531.732mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1544.724mil,834.331mil) on Top Overlay And Pad C8-2(1531.732mil,820.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (176.024mil,300.748mil) on Top Overlay And Pad C1-2(190mil,313.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (176.024mil,360.197mil) on Top Overlay And Pad C1-1(190mil,347.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1781.9mil,901.44mil) on Top Overlay And Pad U6-1(1781.9mil,878.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1811.9mil,656.44mil) on Top Overlay And Pad U11-1(1811.9mil,633.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1821.9mil,371.44mil) on Top Overlay And Pad U12-1(1821.9mil,348.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1840.276mil,919.764mil) on Top Overlay And Pad C6-2(1853.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1840.276mil,947.717mil) on Top Overlay And Pad C6-2(1853.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1865.276mil,669.764mil) on Top Overlay And Pad C23-2(1878.268mil,683.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1865.276mil,697.717mil) on Top Overlay And Pad C23-2(1878.268mil,683.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1875.276mil,399.764mil) on Top Overlay And Pad C24-2(1888.268mil,413.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1875.276mil,427.717mil) on Top Overlay And Pad C24-2(1888.268mil,413.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1899.724mil,919.764mil) on Top Overlay And Pad C6-1(1886.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1899.724mil,947.716mil) on Top Overlay And Pad C6-1(1886.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1924.724mil,669.764mil) on Top Overlay And Pad C23-1(1911.732mil,683.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1924.724mil,697.717mil) on Top Overlay And Pad C23-1(1911.732mil,683.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1934.724mil,399.764mil) on Top Overlay And Pad C24-1(1921.732mil,413.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1934.724mil,427.716mil) on Top Overlay And Pad C24-1(1921.732mil,413.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (203.976mil,300.748mil) on Top Overlay And Pad C1-2(190mil,313.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Arc (203.976mil,300.748mil) on Top Overlay And Pad U1-4(268.072mil,363.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (203.976mil,360.197mil) on Top Overlay And Pad C1-1(190mil,347.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Arc (203.976mil,360.197mil) on Top Overlay And Pad U1-4(268.072mil,363.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2101.024mil,374.016mil) on Top Overlay And Pad C20-2(2115mil,387.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.416mil < 10mil) Between Arc (2101.024mil,374.016mil) on Top Overlay And Pad TP9-1(2065mil,383.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2101.024mil,433.465mil) on Top Overlay And Pad C20-1(2115mil,420.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2106.024mil,604.016mil) on Top Overlay And Pad C19-1(2120mil,617.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2106.024mil,663.465mil) on Top Overlay And Pad C19-2(2120mil,650.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2128.976mil,374.016mil) on Top Overlay And Pad C20-2(2115mil,387.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2128.976mil,433.465mil) on Top Overlay And Pad C20-1(2115mil,420.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2133.976mil,604.016mil) on Top Overlay And Pad C19-1(2120mil,617.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2133.976mil,663.465mil) on Top Overlay And Pad C19-2(2120mil,650.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2171.9mil,901.44mil) on Top Overlay And Pad U5-1(2171.9mil,878.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2225.276mil,919.764mil) on Top Overlay And Pad C5-2(2238.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2225.276mil,947.717mil) on Top Overlay And Pad C5-2(2238.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2284.724mil,919.764mil) on Top Overlay And Pad C5-1(2271.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2284.724mil,947.716mil) on Top Overlay And Pad C5-1(2271.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.925mil < 10mil) Between Arc (2440.529mil,1077.687mil) on Top Overlay And Pad FPC2-1(2394.743mil,1070.127mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Arc (2587.63mil,334.22mil) on Top Overlay And Pad U8-1(2587.63mil,363.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2591.9mil,901.44mil) on Top Overlay And Pad U4-1(2591.9mil,878.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2645.276mil,919.764mil) on Top Overlay And Pad C4-2(2658.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2645.276mil,947.717mil) on Top Overlay And Pad C4-2(2658.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2704.724mil,919.764mil) on Top Overlay And Pad C4-1(2691.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2704.724mil,947.716mil) on Top Overlay And Pad C4-1(2691.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2731.024mil,489.016mil) on Top Overlay And Pad C16-1(2745mil,502.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2731.024mil,548.465mil) on Top Overlay And Pad C16-2(2745mil,535.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2758.976mil,489.016mil) on Top Overlay And Pad C16-1(2745mil,502.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2758.976mil,548.465mil) on Top Overlay And Pad C16-2(2745mil,535.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2826.024mil,369.016mil) on Top Overlay And Pad C17-1(2840mil,382.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2826.024mil,428.465mil) on Top Overlay And Pad C17-2(2840mil,415.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2826.024mil,604.016mil) on Top Overlay And Pad C18-2(2840mil,617.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2826.024mil,663.465mil) on Top Overlay And Pad C18-1(2840mil,650.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2853.976mil,369.016mil) on Top Overlay And Pad C17-1(2840mil,382.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2853.976mil,428.465mil) on Top Overlay And Pad C17-2(2840mil,415.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2853.976mil,604.016mil) on Top Overlay And Pad C18-2(2840mil,617.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2853.976mil,663.465mil) on Top Overlay And Pad C18-1(2840mil,650.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3016.9mil,901.44mil) on Top Overlay And Pad U3-1(3016.9mil,878.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3070.276mil,919.764mil) on Top Overlay And Pad C3-2(3083.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3070.276mil,947.717mil) on Top Overlay And Pad C3-2(3083.268mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3129.724mil,919.764mil) on Top Overlay And Pad C3-1(3116.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3129.724mil,947.716mil) on Top Overlay And Pad C3-1(3116.732mil,933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3156.368mil,371.04mil) on Top Overlay And Pad U9-1(3156.368mil,394.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3156.368mil,586.04mil) on Top Overlay And Pad U10-1(3156.368mil,609.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3225.276mil,294.764mil) on Top Overlay And Pad C21-1(3238.268mil,308.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3225.276mil,322.717mil) on Top Overlay And Pad C21-1(3238.268mil,308.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3225.276mil,559.764mil) on Top Overlay And Pad C22-1(3238.268mil,573.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3225.276mil,587.717mil) on Top Overlay And Pad C22-1(3238.268mil,573.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3284.724mil,294.764mil) on Top Overlay And Pad C21-2(3271.732mil,308.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3284.724mil,322.716mil) on Top Overlay And Pad C21-2(3271.732mil,308.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3284.724mil,559.764mil) on Top Overlay And Pad C22-2(3271.732mil,573.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3284.724mil,587.716mil) on Top Overlay And Pad C22-2(3271.732mil,573.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.99mil < 10mil) Between Arc (431.03mil,732.85mil) on Top Overlay And Pad U14-1(431.034mil,703.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (586.024mil,399.016mil) on Top Overlay And Pad C27-1(600mil,412.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (586.024mil,458.465mil) on Top Overlay And Pad C27-2(600mil,445.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (613.976mil,399.016mil) on Top Overlay And Pad C27-1(600mil,412.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (613.976mil,458.465mil) on Top Overlay And Pad C27-2(600mil,445.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (641.024mil,399.016mil) on Top Overlay And Pad C28-1(655mil,412.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (641.024mil,458.465mil) on Top Overlay And Pad C28-2(655mil,445.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (668.976mil,399.016mil) on Top Overlay And Pad C28-1(655mil,412.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (668.976mil,458.465mil) on Top Overlay And Pad C28-2(655mil,445.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (696.024mil,399.016mil) on Top Overlay And Pad C25-1(710mil,412.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (696.024mil,458.465mil) on Top Overlay And Pad C25-2(710mil,445.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (72.008mil,429.764mil) on Top Overlay And Pad C26-2(85mil,443.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (72.008mil,457.717mil) on Top Overlay And Pad C26-2(85mil,443.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (723.976mil,399.016mil) on Top Overlay And Pad C25-1(710mil,412.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (723.976mil,458.465mil) on Top Overlay And Pad C25-2(710mil,445.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (751.024mil,399.016mil) on Top Overlay And Pad C29-1(765mil,412.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (751.024mil,458.465mil) on Top Overlay And Pad C29-2(765mil,445.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (778.976mil,399.016mil) on Top Overlay And Pad C29-1(765mil,412.009mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (778.976mil,458.465mil) on Top Overlay And Pad C29-2(765mil,445.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (816.024mil,815.276mil) on Top Overlay And Pad C9-1(830mil,828.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (816.024mil,874.724mil) on Top Overlay And Pad C9-2(830mil,861.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (843.976mil,815.276mil) on Top Overlay And Pad C9-1(830mil,828.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (843.976mil,874.724mil) on Top Overlay And Pad C9-2(830mil,861.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (870.276mil,424.764mil) on Top Overlay And Pad C10-2(883.268mil,438.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (870.276mil,452.717mil) on Top Overlay And Pad C10-2(883.268mil,438.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (929.724mil,424.764mil) on Top Overlay And Pad C10-1(916.732mil,438.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (929.724mil,452.716mil) on Top Overlay And Pad C10-1(916.732mil,438.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(916.732mil,438.74mil) on Top Layer And Track (911.812mil,416.102mil)(929.528mil,416.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(916.732mil,438.74mil) on Top Layer And Track (911.81mil,461.378mil)(929.528mil,461.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(916.732mil,438.74mil) on Top Layer And Track (938.386mil,424.764mil)(938.386mil,452.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(883.268mil,438.74mil) on Top Layer And Track (861.614mil,424.764mil)(861.614mil,452.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(883.268mil,438.74mil) on Top Layer And Track (870.472mil,416.102mil)(888.19mil,416.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(883.268mil,438.74mil) on Top Layer And Track (870.472mil,461.378mil)(888.19mil,461.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(190mil,347.204mil) on Top Layer And Track (167.362mil,342.282mil)(167.362mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(190mil,347.204mil) on Top Layer And Track (176.024mil,368.858mil)(203.976mil,368.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(190mil,347.204mil) on Top Layer And Track (212.638mil,342.284mil)(212.638mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1395mil,610.472mil) on Top Layer And Track (1372.362mil,605.55mil)(1372.362mil,623.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1395mil,610.472mil) on Top Layer And Track (1381.024mil,632.126mil)(1408.976mil,632.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1395mil,610.472mil) on Top Layer And Track (1417.638mil,605.55mil)(1417.638mil,623.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1395mil,577.008mil) on Top Layer And Track (1372.362mil,564.212mil)(1372.362mil,581.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1395mil,577.008mil) on Top Layer And Track (1381.024mil,555.354mil)(1408.976mil,555.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1395mil,577.008mil) on Top Layer And Track (1417.638mil,564.212mil)(1417.638mil,581.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(190mil,313.74mil) on Top Layer And Track (167.362mil,300.944mil)(167.362mil,318.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(190mil,313.74mil) on Top Layer And Track (176.024mil,292.086mil)(203.976mil,292.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(190mil,313.74mil) on Top Layer And Track (212.638mil,300.944mil)(212.638mil,318.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1215mil,463.74mil) on Top Layer And Track (1193.346mil,449.764mil)(1193.346mil,477.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1215mil,463.74mil) on Top Layer And Track (1202.204mil,441.102mil)(1219.922mil,441.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1215mil,463.74mil) on Top Layer And Track (1202.204mil,486.378mil)(1219.92mil,486.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1248.464mil,463.74mil) on Top Layer And Track (1243.542mil,441.102mil)(1261.26mil,441.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1248.464mil,463.74mil) on Top Layer And Track (1243.542mil,486.378mil)(1261.26mil,486.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1248.464mil,463.74mil) on Top Layer And Track (1270.118mil,449.764mil)(1270.118mil,477.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1338.268mil,518.74mil) on Top Layer And Track (1316.614mil,504.764mil)(1316.614mil,532.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1338.268mil,518.74mil) on Top Layer And Track (1325.472mil,496.102mil)(1343.19mil,496.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1338.268mil,518.74mil) on Top Layer And Track (1325.472mil,541.378mil)(1343.188mil,541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1371.732mil,518.74mil) on Top Layer And Track (1366.81mil,496.102mil)(1384.528mil,496.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1371.732mil,518.74mil) on Top Layer And Track (1366.81mil,541.378mil)(1384.528mil,541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1371.732mil,518.74mil) on Top Layer And Track (1393.386mil,504.764mil)(1393.386mil,532.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1350.354mil,820.354mil) on Top Layer And Track (1328.7mil,806.378mil)(1328.7mil,834.33mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1350.354mil,820.354mil) on Top Layer And Track (1337.558mil,797.716mil)(1355.276mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1350.354mil,820.354mil) on Top Layer And Track (1337.558mil,842.992mil)(1355.276mil,842.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1383.818mil,820.354mil) on Top Layer And Track (1378.898mil,797.716mil)(1396.614mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1383.818mil,820.354mil) on Top Layer And Track (1378.898mil,842.992mil)(1396.614mil,842.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1383.818mil,820.354mil) on Top Layer And Track (1405.472mil,806.378mil)(1405.472mil,834.33mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1440mil,677.008mil) on Top Layer And Track (1417.362mil,664.212mil)(1417.362mil,681.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1440mil,677.008mil) on Top Layer And Track (1426.024mil,655.354mil)(1453.976mil,655.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1440mil,677.008mil) on Top Layer And Track (1462.638mil,664.212mil)(1462.638mil,681.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1440mil,710.472mil) on Top Layer And Track (1417.362mil,705.55mil)(1417.362mil,723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1440mil,710.472mil) on Top Layer And Track (1426.024mil,732.126mil)(1453.976mil,732.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1440mil,710.472mil) on Top Layer And Track (1462.638mil,705.55mil)(1462.638mil,723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2745mil,502.008mil) on Top Layer And Track (2722.362mil,489.212mil)(2722.362mil,506.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2745mil,502.008mil) on Top Layer And Track (2731.024mil,480.354mil)(2758.976mil,480.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2745mil,502.008mil) on Top Layer And Track (2767.638mil,489.212mil)(2767.638mil,506.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2745mil,535.472mil) on Top Layer And Track (2722.362mil,530.552mil)(2722.362mil,548.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2745mil,535.472mil) on Top Layer And Track (2731.024mil,557.126mil)(2758.976mil,557.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2745mil,535.472mil) on Top Layer And Track (2767.638mil,530.552mil)(2767.638mil,548.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2840mil,382.008mil) on Top Layer And Track (2817.362mil,369.212mil)(2817.362mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2840mil,382.008mil) on Top Layer And Track (2826.024mil,360.354mil)(2853.976mil,360.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2840mil,382.008mil) on Top Layer And Track (2862.638mil,369.212mil)(2862.638mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2840mil,415.472mil) on Top Layer And Track (2817.362mil,410.552mil)(2817.362mil,428.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2840mil,415.472mil) on Top Layer And Track (2826.024mil,437.126mil)(2853.976mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2840mil,415.472mil) on Top Layer And Track (2862.638mil,410.552mil)(2862.638mil,428.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2840mil,650.472mil) on Top Layer And Track (2817.362mil,645.55mil)(2817.362mil,663.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2840mil,650.472mil) on Top Layer And Track (2826.024mil,672.126mil)(2853.976mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2840mil,650.472mil) on Top Layer And Track (2862.638mil,645.55mil)(2862.638mil,663.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2840mil,617.008mil) on Top Layer And Track (2817.362mil,604.212mil)(2817.362mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2840mil,617.008mil) on Top Layer And Track (2826.024mil,595.354mil)(2853.976mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2840mil,617.008mil) on Top Layer And Track (2862.638mil,604.212mil)(2862.638mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2120mil,617.008mil) on Top Layer And Track (2097.362mil,604.212mil)(2097.362mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2120mil,617.008mil) on Top Layer And Track (2106.024mil,595.354mil)(2133.976mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2120mil,617.008mil) on Top Layer And Track (2142.638mil,604.212mil)(2142.638mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2120mil,650.472mil) on Top Layer And Track (2097.362mil,645.552mil)(2097.362mil,663.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2120mil,650.472mil) on Top Layer And Track (2106.024mil,672.126mil)(2133.976mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2120mil,650.472mil) on Top Layer And Track (2142.638mil,645.552mil)(2142.638mil,663.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2115mil,420.472mil) on Top Layer And Track (2092.362mil,415.55mil)(2092.362mil,433.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2115mil,420.472mil) on Top Layer And Track (2101.024mil,442.126mil)(2128.976mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2115mil,420.472mil) on Top Layer And Track (2137.638mil,415.55mil)(2137.638mil,433.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2115mil,387.008mil) on Top Layer And Track (2092.362mil,374.212mil)(2092.362mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2115mil,387.008mil) on Top Layer And Track (2101.024mil,365.354mil)(2128.976mil,365.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2115mil,387.008mil) on Top Layer And Track (2137.638mil,374.212mil)(2137.638mil,391.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(135mil,345.473mil) on Top Layer And Track (112.362mil,340.551mil)(112.362mil,358.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(135mil,345.473mil) on Top Layer And Track (121.024mil,367.127mil)(148.976mil,367.127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(135mil,345.473mil) on Top Layer And Track (157.638mil,340.553mil)(157.638mil,358.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3238.268mil,308.74mil) on Top Layer And Track (3216.614mil,294.764mil)(3216.614mil,322.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3238.268mil,308.74mil) on Top Layer And Track (3225.472mil,286.102mil)(3243.19mil,286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3238.268mil,308.74mil) on Top Layer And Track (3225.472mil,331.378mil)(3243.19mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3271.732mil,308.74mil) on Top Layer And Track (3266.812mil,286.102mil)(3284.528mil,286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3271.732mil,308.74mil) on Top Layer And Track (3266.812mil,331.378mil)(3284.528mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3271.732mil,308.74mil) on Top Layer And Track (3293.386mil,294.764mil)(3293.386mil,322.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(135mil,312.009mil) on Top Layer And Track (112.362mil,299.213mil)(112.362mil,316.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(135mil,312.009mil) on Top Layer And Track (121.024mil,290.355mil)(148.976mil,290.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(135mil,312.009mil) on Top Layer And Track (157.638mil,299.213mil)(157.638mil,316.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3238.268mil,573.74mil) on Top Layer And Track (3216.614mil,559.764mil)(3216.614mil,587.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3238.268mil,573.74mil) on Top Layer And Track (3225.472mil,551.102mil)(3243.19mil,551.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3238.268mil,573.74mil) on Top Layer And Track (3225.472mil,596.378mil)(3243.19mil,596.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3271.732mil,573.74mil) on Top Layer And Track (3266.812mil,551.102mil)(3284.528mil,551.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3271.732mil,573.74mil) on Top Layer And Track (3266.81mil,596.378mil)(3284.528mil,596.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3271.732mil,573.74mil) on Top Layer And Track (3293.386mil,559.764mil)(3293.386mil,587.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1911.732mil,683.74mil) on Top Layer And Track (1906.81mil,661.102mil)(1924.528mil,661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1911.732mil,683.74mil) on Top Layer And Track (1906.81mil,706.378mil)(1924.528mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1911.732mil,683.74mil) on Top Layer And Track (1933.386mil,669.764mil)(1933.386mil,697.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1878.268mil,683.74mil) on Top Layer And Track (1856.614mil,669.764mil)(1856.614mil,697.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1878.268mil,683.74mil) on Top Layer And Track (1865.472mil,661.102mil)(1883.19mil,661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1878.268mil,683.74mil) on Top Layer And Track (1865.472mil,706.378mil)(1883.188mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(1921.732mil,413.74mil) on Top Layer And Track (1916.81mil,391.102mil)(1934.528mil,391.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(1921.732mil,413.74mil) on Top Layer And Track (1916.81mil,436.378mil)(1934.528mil,436.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(1921.732mil,413.74mil) on Top Layer And Track (1943.386mil,399.764mil)(1943.386mil,427.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1888.268mil,413.74mil) on Top Layer And Track (1866.614mil,399.764mil)(1866.614mil,427.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1888.268mil,413.74mil) on Top Layer And Track (1875.472mil,391.102mil)(1893.19mil,391.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1888.268mil,413.74mil) on Top Layer And Track (1875.472mil,436.378mil)(1893.188mil,436.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(710mil,412.009mil) on Top Layer And Track (687.362mil,399.213mil)(687.362mil,416.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(710mil,412.009mil) on Top Layer And Track (696.024mil,390.355mil)(723.976mil,390.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(710mil,412.009mil) on Top Layer And Track (732.638mil,399.213mil)(732.638mil,416.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(710mil,445.473mil) on Top Layer And Track (687.362mil,440.551mil)(687.362mil,458.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(710mil,445.473mil) on Top Layer And Track (696.024mil,467.127mil)(723.976mil,467.127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(710mil,445.473mil) on Top Layer And Track (732.638mil,440.551mil)(732.638mil,458.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(118.464mil,443.74mil) on Top Layer And Track (113.542mil,466.378mil)(131.26mil,466.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(118.464mil,443.74mil) on Top Layer And Track (113.544mil,421.102mil)(131.26mil,421.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(118.464mil,443.74mil) on Top Layer And Track (140.118mil,429.764mil)(140.118mil,457.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(85mil,443.74mil) on Top Layer And Track (63.346mil,429.764mil)(63.346mil,457.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(85mil,443.74mil) on Top Layer And Track (72.204mil,421.102mil)(89.922mil,421.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(85mil,443.74mil) on Top Layer And Track (72.204mil,466.378mil)(89.922mil,466.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(600mil,412.008mil) on Top Layer And Track (577.362mil,399.212mil)(577.362mil,416.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(600mil,412.008mil) on Top Layer And Track (586.024mil,390.354mil)(613.976mil,390.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(600mil,412.008mil) on Top Layer And Track (622.638mil,399.212mil)(622.638mil,416.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(600mil,445.472mil) on Top Layer And Track (577.362mil,440.55mil)(577.362mil,458.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(600mil,445.472mil) on Top Layer And Track (586.024mil,467.126mil)(613.976mil,467.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(600mil,445.472mil) on Top Layer And Track (622.638mil,440.552mil)(622.638mil,458.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(655mil,412.008mil) on Top Layer And Track (632.362mil,399.212mil)(632.362mil,416.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(655mil,412.008mil) on Top Layer And Track (641.024mil,390.354mil)(668.976mil,390.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(655mil,412.008mil) on Top Layer And Track (677.638mil,399.212mil)(677.638mil,416.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(655mil,445.472mil) on Top Layer And Track (632.362mil,440.55mil)(632.362mil,458.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(655mil,445.472mil) on Top Layer And Track (641.024mil,467.126mil)(668.976mil,467.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(655mil,445.472mil) on Top Layer And Track (677.638mil,440.552mil)(677.638mil,458.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(765mil,412.009mil) on Top Layer And Track (742.362mil,399.213mil)(742.362mil,416.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(765mil,412.009mil) on Top Layer And Track (751.024mil,390.355mil)(778.976mil,390.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(765mil,412.009mil) on Top Layer And Track (787.638mil,399.213mil)(787.638mil,416.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(765mil,445.473mil) on Top Layer And Track (742.362mil,440.551mil)(742.362mil,458.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(765mil,445.473mil) on Top Layer And Track (751.024mil,467.127mil)(778.976mil,467.127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(765mil,445.473mil) on Top Layer And Track (787.638mil,440.551mil)(787.638mil,458.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3116.732mil,933.74mil) on Top Layer And Track (3111.81mil,911.102mil)(3129.528mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3116.732mil,933.74mil) on Top Layer And Track (3111.81mil,956.378mil)(3129.528mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3116.732mil,933.74mil) on Top Layer And Track (3138.386mil,919.764mil)(3138.386mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3083.268mil,933.74mil) on Top Layer And Track (3061.614mil,919.764mil)(3061.614mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3083.268mil,933.74mil) on Top Layer And Track (3070.472mil,911.102mil)(3088.19mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3083.268mil,933.74mil) on Top Layer And Track (3070.472mil,956.378mil)(3088.188mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2691.732mil,933.74mil) on Top Layer And Track (2686.81mil,911.102mil)(2704.528mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2691.732mil,933.74mil) on Top Layer And Track (2686.81mil,956.378mil)(2704.528mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2691.732mil,933.74mil) on Top Layer And Track (2713.386mil,919.764mil)(2713.386mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2658.268mil,933.74mil) on Top Layer And Track (2636.614mil,919.764mil)(2636.614mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2658.268mil,933.74mil) on Top Layer And Track (2645.472mil,911.102mil)(2663.188mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2658.268mil,933.74mil) on Top Layer And Track (2645.472mil,956.378mil)(2663.188mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2271.732mil,933.74mil) on Top Layer And Track (2266.81mil,911.102mil)(2284.528mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2271.732mil,933.74mil) on Top Layer And Track (2266.81mil,956.378mil)(2284.528mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2271.732mil,933.74mil) on Top Layer And Track (2293.386mil,919.764mil)(2293.386mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2238.268mil,933.74mil) on Top Layer And Track (2216.614mil,919.764mil)(2216.614mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2238.268mil,933.74mil) on Top Layer And Track (2225.472mil,911.102mil)(2243.19mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2238.268mil,933.74mil) on Top Layer And Track (2225.472mil,956.378mil)(2243.188mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1886.732mil,933.74mil) on Top Layer And Track (1881.81mil,911.102mil)(1899.528mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1886.732mil,933.74mil) on Top Layer And Track (1881.81mil,956.378mil)(1899.528mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1886.732mil,933.74mil) on Top Layer And Track (1908.386mil,919.764mil)(1908.386mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1853.268mil,933.74mil) on Top Layer And Track (1831.614mil,919.764mil)(1831.614mil,947.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1853.268mil,933.74mil) on Top Layer And Track (1840.472mil,911.102mil)(1858.19mil,911.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1853.268mil,933.74mil) on Top Layer And Track (1840.472mil,956.378mil)(1858.188mil,956.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1440mil,787.874mil) on Top Layer And Track (1417.362mil,775.078mil)(1417.362mil,792.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1440mil,787.874mil) on Top Layer And Track (1426.024mil,766.22mil)(1453.976mil,766.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1440mil,787.874mil) on Top Layer And Track (1462.638mil,775.078mil)(1462.638mil,792.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1440mil,821.338mil) on Top Layer And Track (1417.362mil,816.416mil)(1417.362mil,834.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1440mil,821.338mil) on Top Layer And Track (1426.024mil,842.992mil)(1453.976mil,842.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1440mil,821.338mil) on Top Layer And Track (1462.638mil,816.416mil)(1462.638mil,834.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1498.268mil,820.354mil) on Top Layer And Track (1476.614mil,806.378mil)(1476.614mil,834.33mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1498.268mil,820.354mil) on Top Layer And Track (1485.472mil,797.716mil)(1503.19mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1498.268mil,820.354mil) on Top Layer And Track (1485.472mil,842.992mil)(1503.19mil,842.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1531.732mil,820.354mil) on Top Layer And Track (1526.812mil,797.716mil)(1544.528mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1531.732mil,820.354mil) on Top Layer And Track (1526.812mil,842.992mil)(1544.528mil,842.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1531.732mil,820.354mil) on Top Layer And Track (1553.386mil,806.378mil)(1553.386mil,834.33mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(830mil,828.268mil) on Top Layer And Track (807.362mil,815.472mil)(807.362mil,833.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(830mil,828.268mil) on Top Layer And Track (816.024mil,806.614mil)(843.976mil,806.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(830mil,828.268mil) on Top Layer And Track (852.638mil,815.472mil)(852.638mil,833.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(830mil,861.732mil) on Top Layer And Track (807.362mil,856.81mil)(807.362mil,874.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(830mil,861.732mil) on Top Layer And Track (816.024mil,883.386mil)(843.976mil,883.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(830mil,861.732mil) on Top Layer And Track (852.638mil,856.81mil)(852.638mil,874.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(894.37mil,298.74mil) on Top Layer And Track (864.252mil,267.638mil)(864.252mil,329.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(894.37mil,298.74mil) on Top Layer And Track (864.252mil,267.638mil)(908.938mil,267.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(894.37mil,298.74mil) on Top Layer And Track (864.252mil,329.842mil)(908.938mil,329.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(955mil,298.74mil) on Top Layer And Track (940.434mil,267.638mil)(975.868mil,267.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(955mil,298.74mil) on Top Layer And Track (940.434mil,329.842mil)(975.868mil,329.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(955mil,298.74mil) on Top Layer And Track (975.868mil,267.638mil)(983.742mil,275.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(955mil,298.74mil) on Top Layer And Track (975.868mil,329.842mil)(983.742mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D1-K(955mil,298.74mil) on Top Layer And Track (983.742mil,275.236mil)(983.742mil,322.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(490mil,808.74mil) on Top Layer And Track (465.02mil,848.74mil)(515.02mil,848.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(490mil,808.74mil) on Top Layer And Track (466.462mil,768.74mil)(515.02mil,768.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.343mil < 10mil) Between Pad F1-1(490mil,808.74mil) on Top Layer And Track (517.02mil,779.74mil)(517.02mil,839.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.343mil < 10mil) Between Pad F1-2(400.04mil,808.74mil) on Top Layer And Track (372.02mil,777.74mil)(372.02mil,837.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(400.04mil,808.74mil) on Top Layer And Track (375.02mil,768.74mil)(425.02mil,768.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(400.04mil,808.74mil) on Top Layer And Track (375.02mil,848.74mil)(425.02mil,848.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1515mil,683.702mil) on Top Layer And Track (1474.252mil,649.056mil)(1474.252mil,788.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1515mil,683.702mil) on Top Layer And Track (1474.252mil,649.056mil)(1555.748mil,649.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1515mil,683.702mil) on Top Layer And Track (1555.748mil,649.056mil)(1555.748mil,788.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1515mil,753.78mil) on Top Layer And Track (1474.252mil,649.056mil)(1474.252mil,788.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1515mil,753.78mil) on Top Layer And Track (1474.252mil,788.426mil)(1555.748mil,788.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1515mil,753.78mil) on Top Layer And Track (1555.748mil,649.056mil)(1555.748mil,788.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad FPC1-1(1095.55mil,1080mil) on Top Layer And Track (1116.461mil,1118.388mil)(1145.505mil,1118.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad FPC1-16(505mil,1080mil) on Top Layer And Track (455.044mil,1118.388mil)(484.088mil,1118.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad FPC1-17(396.73mil,1176.46mil) on Top Layer And Track (347.52mil,1244.612mil)(347.52mil,1328.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad FPC1-17(396.73mil,1176.46mil) on Top Layer And Track (455.044mil,1118.388mil)(484.088mil,1118.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad FPC1-18(1203.82mil,1176.46mil) on Top Layer And Track (1116.461mil,1118.388mil)(1145.505mil,1118.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad FPC1-18(1203.82mil,1176.46mil) on Top Layer And Track (1253.03mil,1244.612mil)(1253.03mil,1328.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.893mil < 10mil) Between Pad FPC2-17(1699.863mil,1178.397mil) on Top Layer And Track (1646.712mil,1230.1mil)(1646.712mil,1331.784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.377mil < 10mil) Between Pad FPC2-17(1699.863mil,1178.397mil) on Top Layer And Track (1750.767mil,1116.193mil)(2448.152mil,1116.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.385mil < 10mil) Between Pad FPC2-18(2499.073mil,1178.397mil) on Top Layer And Track (1750.767mil,1116.193mil)(2448.152mil,1116.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.895mil < 10mil) Between Pad FPC2-18(2499.073mil,1178.397mil) on Top Layer And Track (2552.226mil,1230.099mil)(2552.226mil,1331.784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2790mil,650.472mil) on Top Layer And Track (2767.362mil,645.55mil)(2767.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2790mil,650.472mil) on Top Layer And Track (2767.362mil,672.126mil)(2812.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2790mil,650.472mil) on Top Layer And Track (2812.638mil,645.55mil)(2812.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2790mil,617.008mil) on Top Layer And Track (2767.362mil,595.354mil)(2767.362mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2790mil,617.008mil) on Top Layer And Track (2767.362mil,595.354mil)(2812.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2790mil,617.008mil) on Top Layer And Track (2812.638mil,595.354mil)(2812.638mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2220mil,617.008mil) on Top Layer And Track (2197.362mil,595.354mil)(2197.362mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2220mil,617.008mil) on Top Layer And Track (2197.362mil,595.354mil)(2242.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2220mil,617.008mil) on Top Layer And Track (2242.638mil,595.354mil)(2242.638mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2220mil,650.472mil) on Top Layer And Track (2197.362mil,645.55mil)(2197.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2220mil,650.472mil) on Top Layer And Track (2197.362mil,672.126mil)(2242.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2220mil,650.472mil) on Top Layer And Track (2242.638mil,645.55mil)(2242.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2220mil,420.472mil) on Top Layer And Track (2197.362mil,415.55mil)(2197.362mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2220mil,420.472mil) on Top Layer And Track (2197.362mil,442.126mil)(2242.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2220mil,420.472mil) on Top Layer And Track (2242.638mil,415.55mil)(2242.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2220mil,387.008mil) on Top Layer And Track (2197.362mil,365.354mil)(2197.362mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2220mil,387.008mil) on Top Layer And Track (2197.362mil,365.354mil)(2242.638mil,365.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2220mil,387.008mil) on Top Layer And Track (2242.638mil,365.354mil)(2242.638mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2270mil,617.008mil) on Top Layer And Track (2247.362mil,595.354mil)(2247.362mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2270mil,617.008mil) on Top Layer And Track (2247.362mil,595.354mil)(2292.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2270mil,617.008mil) on Top Layer And Track (2292.638mil,595.354mil)(2292.638mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2270mil,650.472mil) on Top Layer And Track (2247.362mil,645.552mil)(2247.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2270mil,650.472mil) on Top Layer And Track (2247.362mil,672.126mil)(2292.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2270mil,650.472mil) on Top Layer And Track (2292.638mil,645.552mil)(2292.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2270mil,420.472mil) on Top Layer And Track (2247.362mil,415.55mil)(2247.362mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2270mil,420.472mil) on Top Layer And Track (2247.362mil,442.126mil)(2292.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2270mil,420.472mil) on Top Layer And Track (2292.638mil,415.55mil)(2292.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2270mil,387.008mil) on Top Layer And Track (2247.362mil,365.354mil)(2247.362mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2270mil,387.008mil) on Top Layer And Track (2247.362mil,365.354mil)(2292.638mil,365.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2270mil,387.008mil) on Top Layer And Track (2292.638mil,365.354mil)(2292.638mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2170mil,617.008mil) on Top Layer And Track (2147.362mil,595.354mil)(2147.362mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2170mil,617.008mil) on Top Layer And Track (2147.362mil,595.354mil)(2192.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2170mil,617.008mil) on Top Layer And Track (2192.638mil,595.354mil)(2192.638mil,621.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2170mil,650.472mil) on Top Layer And Track (2147.362mil,645.552mil)(2147.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2170mil,650.472mil) on Top Layer And Track (2147.362mil,672.126mil)(2192.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2170mil,650.472mil) on Top Layer And Track (2192.638mil,645.552mil)(2192.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2170mil,387.008mil) on Top Layer And Track (2147.362mil,365.354mil)(2147.362mil,391.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2170mil,387.008mil) on Top Layer And Track (2147.362mil,365.354mil)(2192.638mil,365.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2170mil,387.008mil) on Top Layer And Track (2192.638mil,365.354mil)(2192.638mil,391.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2170mil,420.472mil) on Top Layer And Track (2147.362mil,415.552mil)(2147.362mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2170mil,420.472mil) on Top Layer And Track (2147.362mil,442.126mil)(2192.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2170mil,420.472mil) on Top Layer And Track (2192.638mil,415.552mil)(2192.638mil,442.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3271.732mil,373.74mil) on Top Layer And Track (3266.812mil,351.102mil)(3293.386mil,351.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3271.732mil,373.74mil) on Top Layer And Track (3266.812mil,396.378mil)(3293.386mil,396.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3271.732mil,373.74mil) on Top Layer And Track (3293.386mil,351.102mil)(3293.386mil,396.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3238.268mil,373.74mil) on Top Layer And Track (3216.614mil,351.102mil)(3216.614mil,396.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3238.268mil,373.74mil) on Top Layer And Track (3216.614mil,351.102mil)(3243.19mil,351.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3238.268mil,373.74mil) on Top Layer And Track (3216.614mil,396.378mil)(3243.19mil,396.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3271.732mil,623.74mil) on Top Layer And Track (3266.812mil,601.102mil)(3293.386mil,601.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3271.732mil,623.74mil) on Top Layer And Track (3266.812mil,646.378mil)(3293.386mil,646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3271.732mil,623.74mil) on Top Layer And Track (3293.386mil,601.102mil)(3293.386mil,646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3238.268mil,623.74mil) on Top Layer And Track (3216.614mil,601.102mil)(3216.614mil,646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3238.268mil,623.74mil) on Top Layer And Track (3216.614mil,601.102mil)(3243.19mil,601.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3238.268mil,623.74mil) on Top Layer And Track (3216.614mil,646.378mil)(3243.19mil,646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1703.268mil,683.74mil) on Top Layer And Track (1681.614mil,661.102mil)(1681.614mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1703.268mil,683.74mil) on Top Layer And Track (1681.614mil,661.102mil)(1708.188mil,661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1703.268mil,683.74mil) on Top Layer And Track (1681.614mil,706.378mil)(1708.188mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1736.732mil,683.74mil) on Top Layer And Track (1731.81mil,661.102mil)(1758.386mil,661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1736.732mil,683.74mil) on Top Layer And Track (1731.81mil,706.378mil)(1758.386mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1736.732mil,683.74mil) on Top Layer And Track (1758.386mil,661.102mil)(1758.386mil,706.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1340mil,610.472mil) on Top Layer And Track (1317.362mil,605.55mil)(1317.362mil,632.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1340mil,610.472mil) on Top Layer And Track (1317.362mil,632.126mil)(1362.638mil,632.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1340mil,610.472mil) on Top Layer And Track (1362.638mil,605.55mil)(1362.638mil,632.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1703.268mil,418.74mil) on Top Layer And Track (1681.614mil,396.102mil)(1681.614mil,441.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1703.268mil,418.74mil) on Top Layer And Track (1681.614mil,396.102mil)(1708.19mil,396.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1703.268mil,418.74mil) on Top Layer And Track (1681.614mil,441.378mil)(1708.19mil,441.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1736.732mil,418.74mil) on Top Layer And Track (1731.812mil,396.102mil)(1758.386mil,396.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1736.732mil,418.74mil) on Top Layer And Track (1731.812mil,441.378mil)(1758.386mil,441.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1736.732mil,418.74mil) on Top Layer And Track (1758.386mil,396.102mil)(1758.386mil,441.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1340mil,577.008mil) on Top Layer And Track (1317.362mil,555.354mil)(1317.362mil,581.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1340mil,577.008mil) on Top Layer And Track (1317.362mil,555.354mil)(1362.638mil,555.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1340mil,577.008mil) on Top Layer And Track (1362.638mil,555.354mil)(1362.638mil,581.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3238.268mil,423.74mil) on Top Layer And Track (3216.614mil,401.102mil)(3216.614mil,446.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3238.268mil,423.74mil) on Top Layer And Track (3216.614mil,401.102mil)(3243.19mil,401.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3238.268mil,423.74mil) on Top Layer And Track (3216.614mil,446.378mil)(3243.19mil,446.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3271.732mil,423.74mil) on Top Layer And Track (3266.812mil,401.102mil)(3293.386mil,401.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3271.732mil,423.74mil) on Top Layer And Track (3266.812mil,446.378mil)(3293.386mil,446.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3271.732mil,423.74mil) on Top Layer And Track (3293.386mil,401.102mil)(3293.386mil,446.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3238.268mil,673.74mil) on Top Layer And Track (3216.614mil,651.102mil)(3216.614mil,696.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3238.268mil,673.74mil) on Top Layer And Track (3216.614mil,651.102mil)(3243.188mil,651.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3238.268mil,673.74mil) on Top Layer And Track (3216.614mil,696.378mil)(3243.188mil,696.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3271.732mil,673.74mil) on Top Layer And Track (3266.81mil,651.102mil)(3293.386mil,651.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3271.732mil,673.74mil) on Top Layer And Track (3266.81mil,696.378mil)(3293.386mil,696.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3271.732mil,673.74mil) on Top Layer And Track (3293.386mil,651.102mil)(3293.386mil,696.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1736.732mil,633.74mil) on Top Layer And Track (1731.812mil,611.102mil)(1758.386mil,611.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1736.732mil,633.74mil) on Top Layer And Track (1731.812mil,656.378mil)(1758.386mil,656.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1736.732mil,633.74mil) on Top Layer And Track (1758.386mil,611.102mil)(1758.386mil,656.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1703.268mil,633.74mil) on Top Layer And Track (1681.614mil,611.102mil)(1681.614mil,656.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1703.268mil,633.74mil) on Top Layer And Track (1681.614mil,611.102mil)(1708.19mil,611.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1703.268mil,633.74mil) on Top Layer And Track (1681.614mil,656.378mil)(1708.19mil,656.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1736.732mil,363.74mil) on Top Layer And Track (1731.812mil,341.102mil)(1758.386mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1736.732mil,363.74mil) on Top Layer And Track (1731.812mil,386.378mil)(1758.386mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1736.732mil,363.74mil) on Top Layer And Track (1758.386mil,341.102mil)(1758.386mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1703.268mil,363.74mil) on Top Layer And Track (1681.614mil,341.102mil)(1681.614mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1703.268mil,363.74mil) on Top Layer And Track (1681.614mil,341.102mil)(1708.19mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1703.268mil,363.74mil) on Top Layer And Track (1681.614mil,386.378mil)(1708.19mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3238.268mil,473.74mil) on Top Layer And Track (3216.614mil,451.102mil)(3216.614mil,496.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3238.268mil,473.74mil) on Top Layer And Track (3216.614mil,451.102mil)(3243.19mil,451.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3238.268mil,473.74mil) on Top Layer And Track (3216.614mil,496.378mil)(3243.19mil,496.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3271.732mil,473.74mil) on Top Layer And Track (3266.812mil,451.102mil)(3293.386mil,451.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3271.732mil,473.74mil) on Top Layer And Track (3266.812mil,496.378mil)(3293.386mil,496.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3271.732mil,473.74mil) on Top Layer And Track (3293.386mil,451.102mil)(3293.386mil,496.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3238.268mil,723.74mil) on Top Layer And Track (3216.614mil,701.102mil)(3216.614mil,746.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3238.268mil,723.74mil) on Top Layer And Track (3216.614mil,701.102mil)(3243.188mil,701.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3238.268mil,723.74mil) on Top Layer And Track (3216.614mil,746.378mil)(3243.188mil,746.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3271.732mil,723.74mil) on Top Layer And Track (3266.81mil,701.102mil)(3293.386mil,701.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3271.732mil,723.74mil) on Top Layer And Track (3266.81mil,746.378mil)(3293.386mil,746.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3271.732mil,723.74mil) on Top Layer And Track (3293.386mil,701.102mil)(3293.386mil,746.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1736.732mil,583.74mil) on Top Layer And Track (1731.81mil,561.102mil)(1758.386mil,561.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1736.732mil,583.74mil) on Top Layer And Track (1731.81mil,606.378mil)(1758.386mil,606.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1736.732mil,583.74mil) on Top Layer And Track (1758.386mil,561.102mil)(1758.386mil,606.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1703.268mil,583.74mil) on Top Layer And Track (1681.614mil,561.102mil)(1681.614mil,606.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1703.268mil,583.74mil) on Top Layer And Track (1681.614mil,561.102mil)(1708.188mil,561.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1703.268mil,583.74mil) on Top Layer And Track (1681.614mil,606.378mil)(1708.188mil,606.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1736.732mil,308.74mil) on Top Layer And Track (1731.812mil,286.102mil)(1758.386mil,286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1736.732mil,308.74mil) on Top Layer And Track (1731.812mil,331.378mil)(1758.386mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1736.732mil,308.74mil) on Top Layer And Track (1758.386mil,286.102mil)(1758.386mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1703.268mil,308.74mil) on Top Layer And Track (1681.614mil,286.102mil)(1681.614mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1703.268mil,308.74mil) on Top Layer And Track (1681.614mil,286.102mil)(1708.19mil,286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1703.268mil,308.74mil) on Top Layer And Track (1681.614mil,331.378mil)(1708.19mil,331.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3056.536mil,343.74mil) on Top Layer And Track (3034.882mil,321.102mil)(3034.882mil,366.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3056.536mil,343.74mil) on Top Layer And Track (3034.882mil,321.102mil)(3061.458mil,321.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3056.536mil,343.74mil) on Top Layer And Track (3034.882mil,366.378mil)(3061.458mil,366.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3090mil,343.74mil) on Top Layer And Track (3085.08mil,321.102mil)(3111.654mil,321.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3090mil,343.74mil) on Top Layer And Track (3085.08mil,366.378mil)(3111.654mil,366.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3090mil,343.74mil) on Top Layer And Track (3111.654mil,321.102mil)(3111.654mil,366.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(918.464mil,363.74mil) on Top Layer And Track (913.544mil,341.102mil)(940.118mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(918.464mil,363.74mil) on Top Layer And Track (913.544mil,386.378mil)(940.118mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(918.464mil,363.74mil) on Top Layer And Track (940.118mil,341.102mil)(940.118mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3058.268mil,553.74mil) on Top Layer And Track (3036.614mil,531.102mil)(3036.614mil,576.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3058.268mil,553.74mil) on Top Layer And Track (3036.614mil,531.102mil)(3063.188mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3058.268mil,553.74mil) on Top Layer And Track (3036.614mil,576.378mil)(3063.188mil,576.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3091.732mil,553.74mil) on Top Layer And Track (3086.81mil,531.102mil)(3113.386mil,531.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3091.732mil,553.74mil) on Top Layer And Track (3086.81mil,576.378mil)(3113.386mil,576.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3091.732mil,553.74mil) on Top Layer And Track (3113.386mil,531.102mil)(3113.386mil,576.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(885mil,363.74mil) on Top Layer And Track (863.346mil,341.102mil)(863.346mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(885mil,363.74mil) on Top Layer And Track (863.346mil,341.102mil)(889.922mil,341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(885mil,363.74mil) on Top Layer And Track (863.346mil,386.378mil)(889.922mil,386.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1736.732mil,523.74mil) on Top Layer And Track (1731.812mil,501.102mil)(1758.386mil,501.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1736.732mil,523.74mil) on Top Layer And Track (1731.812mil,546.378mil)(1758.386mil,546.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1736.732mil,523.74mil) on Top Layer And Track (1758.386mil,501.102mil)(1758.386mil,546.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1703.268mil,523.74mil) on Top Layer And Track (1681.614mil,501.102mil)(1681.614mil,546.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1703.268mil,523.74mil) on Top Layer And Track (1681.614mil,501.102mil)(1708.19mil,501.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1703.268mil,523.74mil) on Top Layer And Track (1681.614mil,546.378mil)(1708.19mil,546.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1736.732mil,243.74mil) on Top Layer And Track (1731.812mil,221.102mil)(1758.386mil,221.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1736.732mil,243.74mil) on Top Layer And Track (1731.812mil,266.378mil)(1758.386mil,266.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1736.732mil,243.74mil) on Top Layer And Track (1758.386mil,221.102mil)(1758.386mil,266.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1703.268mil,243.74mil) on Top Layer And Track (1681.614mil,221.102mil)(1681.614mil,266.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1703.268mil,243.74mil) on Top Layer And Track (1681.614mil,221.102mil)(1708.19mil,221.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1703.268mil,243.74mil) on Top Layer And Track (1681.614mil,266.378mil)(1708.19mil,266.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(286.536mil,758.74mil) on Top Layer And Track (264.882mil,736.102mil)(264.882mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(286.536mil,758.74mil) on Top Layer And Track (264.882mil,736.102mil)(291.456mil,736.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(286.536mil,758.74mil) on Top Layer And Track (264.882mil,781.378mil)(291.456mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(320mil,758.74mil) on Top Layer And Track (315.078mil,736.102mil)(341.654mil,736.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(320mil,758.74mil) on Top Layer And Track (315.078mil,781.378mil)(341.654mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(320mil,758.74mil) on Top Layer And Track (341.654mil,736.102mil)(341.654mil,781.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(725mil,672.008mil) on Top Layer And Track (702.362mil,650.354mil)(702.362mil,676.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(725mil,672.008mil) on Top Layer And Track (702.362mil,650.354mil)(747.638mil,650.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(725mil,672.008mil) on Top Layer And Track (747.638mil,650.354mil)(747.638mil,676.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(725mil,705.472mil) on Top Layer And Track (702.362mil,700.55mil)(702.362mil,727.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(725mil,705.472mil) on Top Layer And Track (702.362mil,727.126mil)(747.638mil,727.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(725mil,705.472mil) on Top Layer And Track (747.638mil,700.55mil)(747.638mil,727.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(725mil,565.276mil) on Top Layer And Track (702.362mil,543.622mil)(702.362mil,570.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(725mil,565.276mil) on Top Layer And Track (702.362mil,543.622mil)(747.638mil,543.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(725mil,565.276mil) on Top Layer And Track (747.638mil,543.622mil)(747.638mil,570.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(725mil,598.74mil) on Top Layer And Track (702.362mil,593.818mil)(702.362mil,620.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(725mil,598.74mil) on Top Layer And Track (702.362mil,620.394mil)(747.638mil,620.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(725mil,598.74mil) on Top Layer And Track (747.638mil,593.818mil)(747.638mil,620.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(286.536mil,593.74mil) on Top Layer And Track (264.882mil,571.102mil)(264.882mil,616.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(286.536mil,593.74mil) on Top Layer And Track (264.882mil,571.102mil)(291.456mil,571.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(286.536mil,593.74mil) on Top Layer And Track (264.882mil,616.378mil)(291.456mil,616.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(320mil,593.74mil) on Top Layer And Track (315.078mil,571.102mil)(341.654mil,571.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(320mil,593.74mil) on Top Layer And Track (315.078mil,616.378mil)(341.654mil,616.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(320mil,593.74mil) on Top Layer And Track (341.654mil,571.102mil)(341.654mil,616.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2695mil,535.472mil) on Top Layer And Track (2672.362mil,530.552mil)(2672.362mil,557.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2695mil,535.472mil) on Top Layer And Track (2672.362mil,557.126mil)(2717.638mil,557.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2695mil,535.472mil) on Top Layer And Track (2717.638mil,530.552mil)(2717.638mil,557.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(320mil,703.74mil) on Top Layer And Track (315.08mil,681.102mil)(341.654mil,681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(320mil,703.74mil) on Top Layer And Track (315.08mil,726.378mil)(341.654mil,726.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(320mil,703.74mil) on Top Layer And Track (341.654mil,681.102mil)(341.654mil,726.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(286.536mil,703.74mil) on Top Layer And Track (264.882mil,681.102mil)(264.882mil,726.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(286.536mil,703.74mil) on Top Layer And Track (264.882mil,681.102mil)(291.458mil,681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(286.536mil,703.74mil) on Top Layer And Track (264.882mil,726.378mil)(291.458mil,726.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2695mil,502.008mil) on Top Layer And Track (2672.362mil,480.354mil)(2672.362mil,506.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2695mil,502.008mil) on Top Layer And Track (2672.362mil,480.354mil)(2717.638mil,480.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2695mil,502.008mil) on Top Layer And Track (2717.638mil,480.354mil)(2717.638mil,506.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(320mil,648.74mil) on Top Layer And Track (315.08mil,626.102mil)(341.654mil,626.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(320mil,648.74mil) on Top Layer And Track (315.08mil,671.378mil)(341.654mil,671.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(320mil,648.74mil) on Top Layer And Track (341.654mil,626.102mil)(341.654mil,671.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(286.536mil,648.74mil) on Top Layer And Track (264.882mil,626.102mil)(264.882mil,671.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(286.536mil,648.74mil) on Top Layer And Track (264.882mil,626.102mil)(291.458mil,626.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(286.536mil,648.74mil) on Top Layer And Track (264.882mil,671.378mil)(291.458mil,671.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2690mil,415.472mil) on Top Layer And Track (2667.362mil,410.552mil)(2667.362mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2690mil,415.472mil) on Top Layer And Track (2667.362mil,437.126mil)(2712.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2690mil,415.472mil) on Top Layer And Track (2712.638mil,410.552mil)(2712.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2690mil,382.008mil) on Top Layer And Track (2667.362mil,360.354mil)(2667.362mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2690mil,382.008mil) on Top Layer And Track (2667.362mil,360.354mil)(2712.638mil,360.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2690mil,382.008mil) on Top Layer And Track (2712.638mil,360.354mil)(2712.638mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2740mil,617.008mil) on Top Layer And Track (2717.362mil,595.354mil)(2717.362mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2740mil,617.008mil) on Top Layer And Track (2717.362mil,595.354mil)(2762.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2740mil,617.008mil) on Top Layer And Track (2762.638mil,595.354mil)(2762.638mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2740mil,650.472mil) on Top Layer And Track (2717.362mil,645.55mil)(2717.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2740mil,650.472mil) on Top Layer And Track (2717.362mil,672.126mil)(2762.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2740mil,650.472mil) on Top Layer And Track (2762.638mil,645.55mil)(2762.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2740mil,382.008mil) on Top Layer And Track (2717.362mil,360.354mil)(2717.362mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2740mil,382.008mil) on Top Layer And Track (2717.362mil,360.354mil)(2762.638mil,360.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2740mil,382.008mil) on Top Layer And Track (2762.638mil,360.354mil)(2762.638mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2740mil,415.472mil) on Top Layer And Track (2717.362mil,410.552mil)(2717.362mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2740mil,415.472mil) on Top Layer And Track (2717.362mil,437.126mil)(2762.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2740mil,415.472mil) on Top Layer And Track (2762.638mil,410.552mil)(2762.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2790mil,382.008mil) on Top Layer And Track (2767.362mil,360.354mil)(2767.362mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2790mil,382.008mil) on Top Layer And Track (2767.362mil,360.354mil)(2812.638mil,360.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2790mil,382.008mil) on Top Layer And Track (2812.638mil,360.354mil)(2812.638mil,386.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2790mil,415.472mil) on Top Layer And Track (2767.362mil,410.552mil)(2767.362mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2790mil,415.472mil) on Top Layer And Track (2767.362mil,437.126mil)(2812.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2790mil,415.472mil) on Top Layer And Track (2812.638mil,410.552mil)(2812.638mil,437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2690mil,650.472mil) on Top Layer And Track (2667.362mil,645.55mil)(2667.362mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2690mil,650.472mil) on Top Layer And Track (2667.362mil,672.126mil)(2712.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2690mil,650.472mil) on Top Layer And Track (2712.638mil,645.55mil)(2712.638mil,672.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2690mil,617.008mil) on Top Layer And Track (2667.362mil,595.354mil)(2667.362mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2690mil,617.008mil) on Top Layer And Track (2667.362mil,595.354mil)(2712.638mil,595.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2690mil,617.008mil) on Top Layer And Track (2712.638mil,595.354mil)(2712.638mil,621.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.731mil < 10mil) Between Pad TP2-1(85mil,388.74mil) on Top Layer And Track (72.204mil,421.102mil)(89.922mil,421.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.731mil < 10mil) Between Pad TP9-1(2065mil,383.74mil) on Top Layer And Track (2092.362mil,374.212mil)(2092.362mil,391.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-1(3156.368mil,609.34mil) on Top Layer And Track (3115.468mil,586.64mil)(3115.468mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-10(2990.168mil,609.34mil) on Top Layer And Track (3031.068mil,586.64mil)(3031.068mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-2(3156.368mil,629.04mil) on Top Layer And Track (3115.468mil,586.64mil)(3115.468mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-3(3156.368mil,648.74mil) on Top Layer And Track (3115.468mil,586.64mil)(3115.468mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-4(3156.368mil,668.44mil) on Top Layer And Track (3115.468mil,586.64mil)(3115.468mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-5(3156.368mil,688.14mil) on Top Layer And Track (3115.468mil,586.64mil)(3115.468mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-6(2990.168mil,688.14mil) on Top Layer And Track (3031.068mil,586.64mil)(3031.068mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-7(2990.168mil,668.44mil) on Top Layer And Track (3031.068mil,586.64mil)(3031.068mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-8(2990.168mil,648.74mil) on Top Layer And Track (3031.068mil,586.64mil)(3031.068mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U10-9(2990.168mil,629.04mil) on Top Layer And Track (3031.068mil,586.64mil)(3031.068mil,710.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-1(1811.9mil,633.14mil) on Top Layer And Track (1852.8mil,531.64mil)(1852.8mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-10(1978.1mil,633.14mil) on Top Layer And Track (1937.2mil,531.64mil)(1937.2mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-2(1811.9mil,613.44mil) on Top Layer And Track (1852.8mil,531.64mil)(1852.8mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-3(1811.9mil,593.74mil) on Top Layer And Track (1852.8mil,531.64mil)(1852.8mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-4(1811.9mil,574.04mil) on Top Layer And Track (1852.8mil,531.64mil)(1852.8mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-5(1811.9mil,554.34mil) on Top Layer And Track (1852.8mil,531.64mil)(1852.8mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-6(1978.1mil,554.34mil) on Top Layer And Track (1937.2mil,531.64mil)(1937.2mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-7(1978.1mil,574.04mil) on Top Layer And Track (1937.2mil,531.64mil)(1937.2mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-8(1978.1mil,593.74mil) on Top Layer And Track (1937.2mil,531.64mil)(1937.2mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U11-9(1978.1mil,613.44mil) on Top Layer And Track (1937.2mil,531.64mil)(1937.2mil,655.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-1(1821.9mil,348.14mil) on Top Layer And Track (1862.8mil,246.64mil)(1862.8mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-10(1988.1mil,348.14mil) on Top Layer And Track (1947.2mil,246.64mil)(1947.2mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-2(1821.9mil,328.44mil) on Top Layer And Track (1862.8mil,246.64mil)(1862.8mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-3(1821.9mil,308.74mil) on Top Layer And Track (1862.8mil,246.64mil)(1862.8mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-4(1821.9mil,289.04mil) on Top Layer And Track (1862.8mil,246.64mil)(1862.8mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-5(1821.9mil,269.34mil) on Top Layer And Track (1862.8mil,246.64mil)(1862.8mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-6(1988.1mil,269.34mil) on Top Layer And Track (1947.2mil,246.64mil)(1947.2mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-7(1988.1mil,289.04mil) on Top Layer And Track (1947.2mil,246.64mil)(1947.2mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-8(1988.1mil,308.74mil) on Top Layer And Track (1947.2mil,246.64mil)(1947.2mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U12-9(1988.1mil,328.44mil) on Top Layer And Track (1947.2mil,246.64mil)(1947.2mil,370.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Pad U1-4(268.072mil,363.74mil) on Top Layer And Track (212.638mil,300.944mil)(212.638mil,318.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Pad U1-4(268.072mil,363.74mil) on Top Layer And Track (212.638mil,342.284mil)(212.638mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad U1-4(268.072mil,363.74mil) on Top Layer And Track (323.133mil,232.787mil)(323.133mil,494.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-1(431.034mil,703.74mil) on Top Layer And Track (480.102mil,529.284mil)(480.102mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-2(431.034mil,653.74mil) on Top Layer And Track (480.102mil,529.284mil)(480.102mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-3(431.034mil,603.74mil) on Top Layer And Track (480.102mil,529.284mil)(480.102mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-4(431.034mil,553.74mil) on Top Layer And Track (480.102mil,529.284mil)(480.102mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-5(648.968mil,553.74mil) on Top Layer And Track (599.898mil,529.284mil)(599.898mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-5(648.968mil,553.74mil) on Top Layer And Track (702.362mil,543.622mil)(702.362mil,570.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-6(648.968mil,603.74mil) on Top Layer And Track (599.898mil,529.284mil)(599.898mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-6(648.968mil,603.74mil) on Top Layer And Track (702.362mil,593.818mil)(702.362mil,620.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-7(648.968mil,653.74mil) on Top Layer And Track (599.898mil,529.284mil)(599.898mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-7(648.968mil,653.74mil) on Top Layer And Track (702.362mil,650.354mil)(702.362mil,676.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.617mil < 10mil) Between Pad U14-7(648.968mil,653.74mil) on Top Layer And Track (702.362mil,650.354mil)(747.638mil,650.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-8(648.968mil,703.74mil) on Top Layer And Track (599.898mil,529.284mil)(599.898mil,728.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-8(648.968mil,703.74mil) on Top Layer And Track (702.362mil,700.55mil)(702.362mil,727.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-1(3016.9mil,878.14mil) on Top Layer And Track (3057.8mil,776.64mil)(3057.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-10(3183.1mil,878.14mil) on Top Layer And Track (3142.2mil,776.64mil)(3142.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-2(3016.9mil,858.44mil) on Top Layer And Track (3057.8mil,776.64mil)(3057.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-3(3016.9mil,838.74mil) on Top Layer And Track (3057.8mil,776.64mil)(3057.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-4(3016.9mil,819.04mil) on Top Layer And Track (3057.8mil,776.64mil)(3057.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-5(3016.9mil,799.34mil) on Top Layer And Track (3057.8mil,776.64mil)(3057.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-6(3183.1mil,799.34mil) on Top Layer And Track (3142.2mil,776.64mil)(3142.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-7(3183.1mil,819.04mil) on Top Layer And Track (3142.2mil,776.64mil)(3142.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-8(3183.1mil,838.74mil) on Top Layer And Track (3142.2mil,776.64mil)(3142.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U3-9(3183.1mil,858.44mil) on Top Layer And Track (3142.2mil,776.64mil)(3142.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-1(2591.9mil,878.14mil) on Top Layer And Track (2632.8mil,776.64mil)(2632.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-10(2758.1mil,878.14mil) on Top Layer And Track (2717.2mil,776.64mil)(2717.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-2(2591.9mil,858.44mil) on Top Layer And Track (2632.8mil,776.64mil)(2632.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-3(2591.9mil,838.74mil) on Top Layer And Track (2632.8mil,776.64mil)(2632.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-4(2591.9mil,819.04mil) on Top Layer And Track (2632.8mil,776.64mil)(2632.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-5(2591.9mil,799.34mil) on Top Layer And Track (2632.8mil,776.64mil)(2632.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-6(2758.1mil,799.34mil) on Top Layer And Track (2717.2mil,776.64mil)(2717.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-7(2758.1mil,819.04mil) on Top Layer And Track (2717.2mil,776.64mil)(2717.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-8(2758.1mil,838.74mil) on Top Layer And Track (2717.2mil,776.64mil)(2717.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U4-9(2758.1mil,858.44mil) on Top Layer And Track (2717.2mil,776.64mil)(2717.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-1(2171.9mil,878.14mil) on Top Layer And Track (2212.8mil,776.64mil)(2212.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-10(2338.1mil,878.14mil) on Top Layer And Track (2297.2mil,776.64mil)(2297.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-2(2171.9mil,858.44mil) on Top Layer And Track (2212.8mil,776.64mil)(2212.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-3(2171.9mil,838.74mil) on Top Layer And Track (2212.8mil,776.64mil)(2212.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-4(2171.9mil,819.04mil) on Top Layer And Track (2212.8mil,776.64mil)(2212.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-5(2171.9mil,799.34mil) on Top Layer And Track (2212.8mil,776.64mil)(2212.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-6(2338.1mil,799.34mil) on Top Layer And Track (2297.2mil,776.64mil)(2297.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-7(2338.1mil,819.04mil) on Top Layer And Track (2297.2mil,776.64mil)(2297.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-8(2338.1mil,838.74mil) on Top Layer And Track (2297.2mil,776.64mil)(2297.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U5-9(2338.1mil,858.44mil) on Top Layer And Track (2297.2mil,776.64mil)(2297.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-1(1781.9mil,878.14mil) on Top Layer And Track (1822.8mil,776.64mil)(1822.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-10(1948.1mil,878.14mil) on Top Layer And Track (1907.2mil,776.64mil)(1907.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-2(1781.9mil,858.44mil) on Top Layer And Track (1822.8mil,776.64mil)(1822.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-3(1781.9mil,838.74mil) on Top Layer And Track (1822.8mil,776.64mil)(1822.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-4(1781.9mil,819.04mil) on Top Layer And Track (1822.8mil,776.64mil)(1822.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-5(1781.9mil,799.34mil) on Top Layer And Track (1822.8mil,776.64mil)(1822.8mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-6(1948.1mil,799.34mil) on Top Layer And Track (1907.2mil,776.64mil)(1907.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-7(1948.1mil,819.04mil) on Top Layer And Track (1907.2mil,776.64mil)(1907.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-8(1948.1mil,838.74mil) on Top Layer And Track (1907.2mil,776.64mil)(1907.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U6-9(1948.1mil,858.44mil) on Top Layer And Track (1907.2mil,776.64mil)(1907.2mil,900.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-1(2587.63mil,363.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-10(2372.37mil,563.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-11(2372.37mil,513.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-12(2372.37mil,463.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-13(2372.37mil,413.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-14(2372.37mil,363.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-2(2587.63mil,413.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-3(2587.63mil,463.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-4(2587.63mil,513.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-5(2587.63mil,563.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-6(2587.63mil,613.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-7(2587.63mil,663.74mil) on Top Layer And Track (2539.898mil,340.464mil)(2539.898mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-8(2372.37mil,663.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U8-9(2372.37mil,613.74mil) on Top Layer And Track (2420.102mil,340.464mil)(2420.102mil,687.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-1(3156.368mil,394.34mil) on Top Layer And Track (3115.468mil,371.64mil)(3115.468mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-10(2990.168mil,394.34mil) on Top Layer And Track (3031.068mil,371.64mil)(3031.068mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-2(3156.368mil,414.04mil) on Top Layer And Track (3115.468mil,371.64mil)(3115.468mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-3(3156.368mil,433.74mil) on Top Layer And Track (3115.468mil,371.64mil)(3115.468mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-4(3156.368mil,453.44mil) on Top Layer And Track (3115.468mil,371.64mil)(3115.468mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-5(3156.368mil,473.14mil) on Top Layer And Track (3115.468mil,371.64mil)(3115.468mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-6(2990.168mil,473.14mil) on Top Layer And Track (3031.068mil,371.64mil)(3031.068mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-7(2990.168mil,453.44mil) on Top Layer And Track (3031.068mil,371.64mil)(3031.068mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-8(2990.168mil,433.74mil) on Top Layer And Track (3031.068mil,371.64mil)(3031.068mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Pad U9-9(2990.168mil,414.04mil) on Top Layer And Track (3031.068mil,371.64mil)(3031.068mil,495.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-1(1385.079mil,678.74mil) on Top Layer And Track (1347.677mil,659.056mil)(1359.488mil,659.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-1(1385.079mil,678.74mil) on Top Layer And Track (1402.796mil,706.3mil)(1402.796mil,737.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Pad Y1-1(1385.079mil,678.74mil) on Top Layer And Track (1417.362mil,664.212mil)(1417.362mil,681.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.676mil < 10mil) Between Pad Y1-1(1385.079mil,678.74mil) on Top Layer And Track (1417.362mil,705.55mil)(1417.362mil,723.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-2(1385.079mil,765.354mil) on Top Layer And Track (1347.677mil,785.04mil)(1359.488mil,785.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad Y1-2(1385.079mil,765.354mil) on Top Layer And Track (1378.898mil,797.716mil)(1396.614mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-2(1385.079mil,765.354mil) on Top Layer And Track (1402.796mil,706.3mil)(1402.796mil,737.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Pad Y1-2(1385.079mil,765.354mil) on Top Layer And Track (1417.362mil,775.078mil)(1417.362mil,792.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-3(1322.086mil,765.354mil) on Top Layer And Track (1304.37mil,706.3mil)(1304.37mil,737.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.771mil < 10mil) Between Pad Y1-3(1322.086mil,765.354mil) on Top Layer And Track (1337.558mil,797.716mil)(1355.276mil,797.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.771mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-3(1322.086mil,765.354mil) on Top Layer And Track (1347.677mil,785.04mil)(1359.488mil,785.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-4(1322.086mil,678.74mil) on Top Layer And Track (1304.37mil,706.3mil)(1304.37mil,737.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-4(1322.086mil,678.74mil) on Top Layer And Track (1347.677mil,659.056mil)(1359.488mil,659.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
Rule Violations :687

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.848mil < 10mil) Between Text "5V GND RX TX" (585.905mil,99.646mil) on Top Overlay And Track (1005mil,148.74mil)(1005mil,248.74mil) on Top Overlay Silk Text to Silk Clearance [2.848mil]
   Violation between Silk To Silk Clearance Constraint: (2.848mil < 10mil) Between Text "5V GND RX TX" (585.905mil,99.646mil) on Top Overlay And Track (605mil,148.74mil)(1005mil,148.74mil) on Top Overlay Silk Text to Silk Clearance [2.848mil]
   Violation between Silk To Silk Clearance Constraint: (2.848mil < 10mil) Between Text "5V GND RX TX" (585.905mil,99.646mil) on Top Overlay And Track (605mil,148.74mil)(605mil,248.74mil) on Top Overlay Silk Text to Silk Clearance [2.848mil]
   Violation between Silk To Silk Clearance Constraint: (5.38mil < 10mil) Between Text "GND SWC SWD 3V3" (1110.905mil,99.646mil) on Top Overlay And Track (1110mil,148.74mil)(1110mil,248.74mil) on Top Overlay Silk Text to Silk Clearance [5.38mil]
   Violation between Silk To Silk Clearance Constraint: (2.848mil < 10mil) Between Text "GND SWC SWD 3V3" (1110.905mil,99.646mil) on Top Overlay And Track (1110mil,148.74mil)(1510mil,148.74mil) on Top Overlay Silk Text to Silk Clearance [2.848mil]
   Violation between Silk To Silk Clearance Constraint: (2.848mil < 10mil) Between Text "GND SWC SWD 3V3" (1110.905mil,99.646mil) on Top Overlay And Track (1510mil,148.74mil)(1510mil,248.74mil) on Top Overlay Silk Text to Silk Clearance [2.848mil]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('D_CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('CH340'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power'))
   Violation between Room Definition: Between Component U1 (385mil,363.74mil) on Top Layer And Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SIP Component USB0-TYPE-C16PIN (105mil,693.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C1-10uF (106) 20% 10V (190mil,330.473mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C2-100nF (104) 10% 16V (135mil,328.741mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C25-10uF (106) 20% 10V (710mil,428.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C26-100nF (104) 10% 16V (101.732mil,443.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C27-100nF (104) 10% 16V (600mil,428.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C28-10uF (106) 20% 6.3V (655mil,428.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component C29-100nF (104) 10% 16V (765mil,428.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component F1-SL0805150 6V 1.5A (445.02mil,808.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R37-5.1KΩ (5101) ±1% (303.268mil,758.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R38-100Ω (1000) ±1% (725mil,688.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R39-100Ω (1000) ±1% (725mil,582.008mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R40-5.1KΩ (5101) ±1% (303.268mil,593.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R41-100Ω (1000) ±1% (303.268mil,703.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component R42-100Ω (1000) ±1% (303.268mil,648.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component TP1-TP (-49836mil,50173.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SMT Small Component TP2-TP (-49856mil,50308.74mil) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power')) And SOIC Component U14 (540mil,628.74mil) on Top Layer 
Rule Violations :19

Processing Rule : Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure'))
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C16-100nF (104) 10% 16V (2745mil,518.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C17-150pF (151) 10% 50V (2840mil,398.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C18-150pF (151) 10% 50V (2840mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C19-150pF (151) 10% 50V (2120mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C20-150pF (151) 10% 50V (2115mil,403.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C21-100nF (104) 10% 16V (3255mil,308.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C22-100nF (104) 10% 16V (3255mil,573.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C23-100nF (104) 10% 16V (1895mil,683.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component C24-100nF (104) 10% 16V (1905mil,413.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R10-470Ω (4700) ±1% (2790mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R11-1KΩ (1001) ±1% (2220mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R12-1KΩ (1001) ±1% (2220mil,403.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R13-1KΩ (1001) ±1% (2270mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R14-1KΩ (1001) ±1% (2270mil,403.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R15-470Ω (4700) ±1% (2170mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R16-470Ω (4700) ±1% (2170mil,403.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R18-200R (3255mil,373.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R19-200R (3255mil,623.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R20-200R (1720mil,683.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R21-200R (1720mil,418.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R22-1K (3255mil,423.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R23-1K (3255mil,673.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R24-1K (1720mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R25-1K (1720mil,363.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R26-10K (3255mil,473.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R27-10K (3255mil,723.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R28-10K (1720mil,583.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R29-10K (1720mil,308.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R30-4.7K (3073.268mil,343.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R31-4.7k (3075mil,553.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R32-4.7K (1720mil,523.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R33-4.7K (1720mil,243.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R4-10Ω (10R0) ±1% (2695mil,518.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R5-1KΩ (1001) ±1% (2690mil,398.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R6-1KΩ (1001) ±1% (2740mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R7-1KΩ (1001) ±1% (2740mil,398.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R8-470Ω (4700) ±1% (2790mil,398.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component R9-1KΩ (1001) ±1% (2690mil,633.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component TP6-TP (-47041mil,50338.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component TP7-TP (-47041mil,50572.378mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component TP8-TP (-47885mil,50573.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SMT Small Component TP9-TP (-47876mil,50303.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SOIC Component U10-RS2255XN (3073.268mil,648.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SOIC Component U11-RS2255XN (1895mil,593.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SOIC Component U12-RS2255XN (1905mil,308.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SOIC Component U8-LMV324-SR (2480mil,513.74mil) on Top Layer 
   Violation between Room Definition: Between Room Measure (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Measure')) And SOIC Component U9-RS2255XN (3073.268mil,433.74mil) on Top Layer 
Rule Violations :47

Processing Rule : Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU'))
   Violation between Room Definition: Between Component Y1-25MHz (1385.079mil,678.74mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between LCC Component U7-GD32E103CBT6 (1065mil,673.74mil) on Top Layer And Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SIP Component P55-XH2.54 4P (805mil,198.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SIP Component P5-HC06 (1310mil,198.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C10-100nF (104) 10% 16V (900mil,438.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C11-100nF (104) 10% 16V (1395mil,593.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C12-100nF (104) 10% 16V (1231.732mil,463.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C13-100nF (104) 10% 16V (1355mil,518.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C14-20pF (200) 5% 50V (1367.086mil,820.354mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C15-20pF (200) 5% 50V (1440mil,693.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C7-10nF (103) 10% 50V (1440mil,804.606mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C8-1.0uF (105) 10% 25V (1515mil,820.354mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component C9-100nF (104) 10% 16V (830mil,845mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component D1-绿灯 0603 (924.686mil,298.741mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component FB1-100Ω ±25% 100MHz (1515mil,718.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component R2-10KΩ (1002) ±1% (1340mil,593.74mil) on Top Layer 
   Violation between Room Definition: Between Room MCU (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU')) And SMT Small Component R3-300Ω (3000) ±1% (901.732mil,363.74mil) on Top Layer 
Rule Violations :17

Processing Rule : Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan'))
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT SIP Component FPC1-X10B25U16T (800.275mil,1128.23mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT SIP Component FPC2-1.0K-FX-16PWB (2099.468mil,1124.262mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT Small Component C3-100nF (104) 10% 16V (3100mil,933.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT Small Component C4-100nF (104) 10% 16V (2675mil,933.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT Small Component C5-100nF (104) 10% 16V (2255mil,933.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SMT Small Component C6-100nF (104) 10% 16V (1870mil,933.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SOIC Component U3-RS2255XN (3100mil,838.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SOIC Component U4 (2675mil,838.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SOIC Component U5-RS2255XN (2255mil,838.74mil) on Top Layer 
   Violation between Room Definition: Between Room Scan (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Scan')) And SOIC Component U6 (1865mil,838.74mil) on Top Layer 
Rule Violations :10

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 955
Waived Violations : 0
Time Elapsed        : 00:00:02